-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "03/09/2015 13:46:13"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Part3 IS
    PORT (
	N : OUT std_logic;
	IRout : OUT std_logic_vector(23 DOWNTO 0);
	Reset : IN std_logic;
	clk27 : IN std_logic;
	MemDataOut : OUT std_logic_vector(23 DOWNTO 0);
	mem_read : OUT std_logic;
	muxMAout : OUT std_logic_vector(15 DOWNTO 0);
	ma_select : OUT std_logic;
	RZout : OUT std_logic_vector(15 DOWNTO 0);
	DataS : OUT std_logic_vector(15 DOWNTO 0);
	RYout : OUT std_logic_vector(15 DOWNTO 0);
	key : IN std_logic_vector(3 DOWNTO 0);
	DataT : OUT std_logic_vector(15 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	IMV : OUT std_logic_vector(15 DOWNTO 0);
	Address : OUT std_logic_vector(15 DOWNTO 0);
	C : OUT std_logic;
	V : OUT std_logic;
	Z : OUT std_logic;
	VGA_HSYNC : OUT std_logic;
	VGA_VSYNC : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(7 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	muxMA : OUT std_logic_vector(15 DOWNTO 0);
	RMout : OUT std_logic_vector(15 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_R : OUT std_logic_vector(3 DOWNTO 0)
	);
END Part3;

-- Design Ports Information
-- N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[23]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[22]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[21]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[20]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[19]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[18]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[17]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[16]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[15]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[14]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[13]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[12]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[11]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[10]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[9]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[8]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[6]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[3]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRout[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[23]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[22]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[21]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[20]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[19]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[18]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[17]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[16]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[14]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[13]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[12]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[11]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[10]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[8]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[7]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[4]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[3]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[2]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[1]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemDataOut[0]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mem_read	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[15]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[14]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[13]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[12]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[11]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[10]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[9]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[8]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[7]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[6]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[5]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[4]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[3]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[2]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[1]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMAout[0]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ma_select	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[15]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[14]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[13]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[12]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[11]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[10]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[9]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[8]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[6]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[5]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[4]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RZout[0]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[15]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[14]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[12]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[11]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[10]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[9]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[8]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[5]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[4]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[1]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataS[0]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[15]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[13]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[11]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[8]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[1]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RYout[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[15]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[14]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[13]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[12]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[11]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[10]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[9]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[8]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[7]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[6]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[4]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[2]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[1]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DataT[0]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[15]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[14]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[13]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[12]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[11]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[10]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[9]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[8]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[7]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[6]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[3]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[2]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IMV[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[15]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[14]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[13]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[12]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[10]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[8]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[7]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[5]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[2]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Address[0]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- C	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- V	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Z	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HSYNC	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VSYNC	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[15]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[14]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[13]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[12]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[11]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[10]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[9]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[8]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[7]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[6]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[5]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[4]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[3]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[2]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[1]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxMA[0]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[15]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[14]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[13]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[12]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[11]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[10]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[9]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[8]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[7]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[6]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[5]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[4]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[3]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[1]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RMout[0]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[3]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[2]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[1]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[2]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[2]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[1]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[0]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key[0]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Part3 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_N : std_logic;
SIGNAL ww_IRout : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_Reset : std_logic;
SIGNAL ww_clk27 : std_logic;
SIGNAL ww_MemDataOut : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_mem_read : std_logic;
SIGNAL ww_muxMAout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ma_select : std_logic;
SIGNAL ww_RZout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DataS : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_RYout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DataT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_IMV : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Address : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_C : std_logic;
SIGNAL ww_V : std_logic;
SIGNAL ww_Z : std_logic;
SIGNAL ww_VGA_HSYNC : std_logic;
SIGNAL ww_VGA_VSYNC : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_muxMA : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_RMout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst22|divider|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst22|divider|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|inst11~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst6~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst8~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst10~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk27~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst12~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|divider|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst9~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|inst7~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~60\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~60_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~62_combout\ : std_logic;
SIGNAL \inst2|Add0~1\ : std_logic;
SIGNAL \inst2|Add0~0_combout\ : std_logic;
SIGNAL \inst2|Add0~3\ : std_logic;
SIGNAL \inst2|Add0~2_combout\ : std_logic;
SIGNAL \inst2|Add0~5\ : std_logic;
SIGNAL \inst2|Add0~4_combout\ : std_logic;
SIGNAL \inst2|Add0~7\ : std_logic;
SIGNAL \inst2|Add0~6_combout\ : std_logic;
SIGNAL \inst2|Add0~9\ : std_logic;
SIGNAL \inst2|Add0~8_combout\ : std_logic;
SIGNAL \inst2|Add0~11\ : std_logic;
SIGNAL \inst2|Add0~10_combout\ : std_logic;
SIGNAL \inst2|Add0~13\ : std_logic;
SIGNAL \inst2|Add0~12_combout\ : std_logic;
SIGNAL \inst2|Add0~15\ : std_logic;
SIGNAL \inst2|Add0~14_combout\ : std_logic;
SIGNAL \inst2|Add0~17\ : std_logic;
SIGNAL \inst2|Add0~16_combout\ : std_logic;
SIGNAL \inst2|Add0~19\ : std_logic;
SIGNAL \inst2|Add0~18_combout\ : std_logic;
SIGNAL \inst2|Add0~21\ : std_logic;
SIGNAL \inst2|Add0~20_combout\ : std_logic;
SIGNAL \inst2|Add0~23\ : std_logic;
SIGNAL \inst2|Add0~22_combout\ : std_logic;
SIGNAL \inst2|Add0~25\ : std_logic;
SIGNAL \inst2|Add0~24_combout\ : std_logic;
SIGNAL \inst2|Add0~27\ : std_logic;
SIGNAL \inst2|Add0~26_combout\ : std_logic;
SIGNAL \inst2|Add0~29\ : std_logic;
SIGNAL \inst2|Add0~28_combout\ : std_logic;
SIGNAL \inst2|Add0~31\ : std_logic;
SIGNAL \inst2|Add0~30_combout\ : std_logic;
SIGNAL \inst2|Add0~33\ : std_logic;
SIGNAL \inst2|Add0~32_combout\ : std_logic;
SIGNAL \inst2|Add0~35\ : std_logic;
SIGNAL \inst2|Add0~34_combout\ : std_logic;
SIGNAL \inst2|Add0~37\ : std_logic;
SIGNAL \inst2|Add0~36_combout\ : std_logic;
SIGNAL \inst2|Add0~39\ : std_logic;
SIGNAL \inst2|Add0~38_combout\ : std_logic;
SIGNAL \inst2|Add0~41\ : std_logic;
SIGNAL \inst2|Add0~40_combout\ : std_logic;
SIGNAL \inst2|Add0~43\ : std_logic;
SIGNAL \inst2|Add0~42_combout\ : std_logic;
SIGNAL \inst2|Add0~45\ : std_logic;
SIGNAL \inst2|Add0~44_combout\ : std_logic;
SIGNAL \inst2|Add0~47\ : std_logic;
SIGNAL \inst2|Add0~46_combout\ : std_logic;
SIGNAL \inst2|Add0~49\ : std_logic;
SIGNAL \inst2|Add0~48_combout\ : std_logic;
SIGNAL \inst2|Add0~51\ : std_logic;
SIGNAL \inst2|Add0~50_combout\ : std_logic;
SIGNAL \inst2|Add0~53\ : std_logic;
SIGNAL \inst2|Add0~52_combout\ : std_logic;
SIGNAL \inst2|Add0~55\ : std_logic;
SIGNAL \inst2|Add0~54_combout\ : std_logic;
SIGNAL \inst2|Add0~57\ : std_logic;
SIGNAL \inst2|Add0~56_combout\ : std_logic;
SIGNAL \inst2|Add0~59\ : std_logic;
SIGNAL \inst2|Add0~58_combout\ : std_logic;
SIGNAL \inst2|Add0~61\ : std_logic;
SIGNAL \inst2|Add0~60_combout\ : std_logic;
SIGNAL \inst2|Add0~62_combout\ : std_logic;
SIGNAL \inst2|Add1~0_combout\ : std_logic;
SIGNAL \inst2|Add1~2_combout\ : std_logic;
SIGNAL \inst2|Add2~6_combout\ : std_logic;
SIGNAL \inst2|Add1~8_combout\ : std_logic;
SIGNAL \inst2|Add2~8_combout\ : std_logic;
SIGNAL \inst2|Add1~10_combout\ : std_logic;
SIGNAL \inst2|Add2~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \inst2|Add1~12_combout\ : std_logic;
SIGNAL \inst2|Add2~12_combout\ : std_logic;
SIGNAL \inst2|Add1~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \inst2|Add1~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~30_combout\ : std_logic;
SIGNAL \inst2|Add1~30_combout\ : std_logic;
SIGNAL \inst2|Add1~32_combout\ : std_logic;
SIGNAL \inst2|Add1~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~40_combout\ : std_logic;
SIGNAL \inst2|Add1~40_combout\ : std_logic;
SIGNAL \inst2|Add1~42_combout\ : std_logic;
SIGNAL \inst2|Add1~44_combout\ : std_logic;
SIGNAL \inst2|Add1~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~52_combout\ : std_logic;
SIGNAL \inst2|Add1~52_combout\ : std_logic;
SIGNAL \inst2|Add2~52_combout\ : std_logic;
SIGNAL \inst2|Add2~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~59\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~61\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~60_combout\ : std_logic;
SIGNAL \inst2|Add1~61\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~62_combout\ : std_logic;
SIGNAL \inst2|Add1~62_combout\ : std_logic;
SIGNAL \inst22|divider|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \inst22|divider|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_8~1_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_8~3_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_8~5_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \inst22|Add2~13\ : std_logic;
SIGNAL \inst22|Add2~14_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \inst22|Add1~4_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~9_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~10_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~11_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~5_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~10_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~11_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~7_combout\ : std_logic;
SIGNAL \inst22|sync~1_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\ : std_logic;
SIGNAL \inst|inst7|adder4|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder13|Cout~0_combout\ : std_logic;
SIGNAL \inst14|M_Mem_write~combout\ : std_logic;
SIGNAL \inst2|stage~3_combout\ : std_logic;
SIGNAL \inst2|stage~4_combout\ : std_logic;
SIGNAL \inst2|stage~5_combout\ : std_logic;
SIGNAL \inst2|stage~6_combout\ : std_logic;
SIGNAL \inst2|stage~7_combout\ : std_logic;
SIGNAL \inst2|stage~8_combout\ : std_logic;
SIGNAL \inst2|stage~11_combout\ : std_logic;
SIGNAL \inst2|stage~25_combout\ : std_logic;
SIGNAL \inst2|stage~26_combout\ : std_logic;
SIGNAL \inst2|stage~27_combout\ : std_logic;
SIGNAL \inst2|stage~28_combout\ : std_logic;
SIGNAL \inst2|stage~29_combout\ : std_logic;
SIGNAL \inst2|stage~30_combout\ : std_logic;
SIGNAL \inst2|stage~31_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\ : std_logic;
SIGNAL \inst2|stage~32_combout\ : std_logic;
SIGNAL \inst2|stage~33_combout\ : std_logic;
SIGNAL \inst2|Equal16~0_combout\ : std_logic;
SIGNAL \inst2|Equal16~1_combout\ : std_logic;
SIGNAL \inst2|Equal16~2_combout\ : std_logic;
SIGNAL \inst2|Equal16~3_combout\ : std_logic;
SIGNAL \inst2|Equal16~4_combout\ : std_logic;
SIGNAL \inst2|Equal16~5_combout\ : std_logic;
SIGNAL \inst2|Equal16~6_combout\ : std_logic;
SIGNAL \inst2|Equal16~7_combout\ : std_logic;
SIGNAL \inst2|Equal16~8_combout\ : std_logic;
SIGNAL \inst2|Equal16~9_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\ : std_logic;
SIGNAL \inst2|Equal17~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[31]~31_combout\ : std_logic;
SIGNAL \inst2|mem_read~0_combout\ : std_logic;
SIGNAL \inst2|Equal17~11_combout\ : std_logic;
SIGNAL \inst2|mem_read~3_combout\ : std_logic;
SIGNAL \inst2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|process_0~2_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst2|ma_select~0_combout\ : std_logic;
SIGNAL \inst2|ma_select~1_combout\ : std_logic;
SIGNAL \inst|inst1|f[14]~1_combout\ : std_logic;
SIGNAL \inst|inst7|adder12|S~combout\ : std_logic;
SIGNAL \inst|inst1|f[11]~4_combout\ : std_logic;
SIGNAL \inst|inst1|f[10]~5_combout\ : std_logic;
SIGNAL \inst|inst7|adder10|S~combout\ : std_logic;
SIGNAL \inst|inst1|f[9]~6_combout\ : std_logic;
SIGNAL \inst|inst1|f[8]~7_combout\ : std_logic;
SIGNAL \inst|inst1|f[6]~9_combout\ : std_logic;
SIGNAL \inst|inst1|f[5]~10_combout\ : std_logic;
SIGNAL \inst|inst1|f[3]~12_combout\ : std_logic;
SIGNAL \inst|inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst|inst1|f[1]~14_combout\ : std_logic;
SIGNAL \inst|inst5|Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst1|f[0]~15_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~12_combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[15]~0_combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[12]~3_combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[11]~4_combout\ : std_logic;
SIGNAL \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\ : std_logic;
SIGNAL \inst|inst8|Z~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[10]~67_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[30]~88_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[34]~92_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[10]~67_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[22]~80_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[26]~84_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[34]~92_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \inst2|b_inv~0_combout\ : std_logic;
SIGNAL \inst2|b_inv~1_combout\ : std_logic;
SIGNAL \inst2|cdx~5_combout\ : std_logic;
SIGNAL \inst2|cdx~6_combout\ : std_logic;
SIGNAL \inst2|cdx~7_combout\ : std_logic;
SIGNAL \inst2|pc_enable~1_combout\ : std_logic;
SIGNAL \inst2|c_select[1]~6_combout\ : std_logic;
SIGNAL \inst2|rf_write~1_combout\ : std_logic;
SIGNAL \inst2|rf_write~2_combout\ : std_logic;
SIGNAL \inst2|y_select[1]~2_combout\ : std_logic;
SIGNAL \inst22|Equal0~1_combout\ : std_logic;
SIGNAL \inst22|Equal0~2_combout\ : std_logic;
SIGNAL \inst22|Equal2~1_combout\ : std_logic;
SIGNAL \inst22|Equal1~0_combout\ : std_logic;
SIGNAL \inst7|inst12~combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\ : std_logic;
SIGNAL \inst2|stage~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[22]~97_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[26]~98_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[34]~100_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[14]~101_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[33]~107_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[14]~101_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\ : std_logic;
SIGNAL \inst|inst5|Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux9~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux5~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux5~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst7|inst12~clkctrl_outclk\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegL12|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegG7|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegA1|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegB2|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegC3|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegG7|output[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegL12|output[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegA1|output[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegA1|output[0]~feeder_combout\ : std_logic;
SIGNAL \inst22|v_count_d[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \clk27~combout\ : std_logic;
SIGNAL \clk27~clkctrl_outclk\ : std_logic;
SIGNAL \inst2|Add2~1\ : std_logic;
SIGNAL \inst2|Add2~2_combout\ : std_logic;
SIGNAL \Reset~combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\ : std_logic;
SIGNAL \inst2|Add2~42_combout\ : std_logic;
SIGNAL \inst2|stage~12_combout\ : std_logic;
SIGNAL \inst2|Add2~40_combout\ : std_logic;
SIGNAL \inst2|stage~13_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\ : std_logic;
SIGNAL \inst2|Add2~35\ : std_logic;
SIGNAL \inst2|Add2~36_combout\ : std_logic;
SIGNAL \inst2|stage~15_combout\ : std_logic;
SIGNAL \inst2|Add2~32_combout\ : std_logic;
SIGNAL \inst2|stage~17_combout\ : std_logic;
SIGNAL \inst2|Add2~30_combout\ : std_logic;
SIGNAL \inst2|stage~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\ : std_logic;
SIGNAL \inst2|Add2~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \inst2|Add1~1\ : std_logic;
SIGNAL \inst2|Add1~3\ : std_logic;
SIGNAL \inst2|Add1~5\ : std_logic;
SIGNAL \inst2|Add1~7\ : std_logic;
SIGNAL \inst2|Add1~9\ : std_logic;
SIGNAL \inst2|Add1~11\ : std_logic;
SIGNAL \inst2|Add1~13\ : std_logic;
SIGNAL \inst2|Add1~15\ : std_logic;
SIGNAL \inst2|Add1~17\ : std_logic;
SIGNAL \inst2|Add1~18_combout\ : std_logic;
SIGNAL \inst2|Add1~16_combout\ : std_logic;
SIGNAL \inst2|Add1~6_combout\ : std_logic;
SIGNAL \inst2|Add2~3\ : std_logic;
SIGNAL \inst2|Add2~5\ : std_logic;
SIGNAL \inst2|Add2~7\ : std_logic;
SIGNAL \inst2|Add2~9\ : std_logic;
SIGNAL \inst2|Add2~11\ : std_logic;
SIGNAL \inst2|Add2~13\ : std_logic;
SIGNAL \inst2|Add2~15\ : std_logic;
SIGNAL \inst2|Add2~17\ : std_logic;
SIGNAL \inst2|Add2~19\ : std_logic;
SIGNAL \inst2|Add2~21\ : std_logic;
SIGNAL \inst2|Add2~22_combout\ : std_logic;
SIGNAL \inst2|stage~22_combout\ : std_logic;
SIGNAL \inst2|Add2~20_combout\ : std_logic;
SIGNAL \inst2|stage~23_combout\ : std_logic;
SIGNAL \inst2|Add2~18_combout\ : std_logic;
SIGNAL \inst2|stage~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\ : std_logic;
SIGNAL \inst2|Add1~19\ : std_logic;
SIGNAL \inst2|Add1~21\ : std_logic;
SIGNAL \inst2|Add1~22_combout\ : std_logic;
SIGNAL \inst2|Add2~23\ : std_logic;
SIGNAL \inst2|Add2~24_combout\ : std_logic;
SIGNAL \inst2|stage~21_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\ : std_logic;
SIGNAL \inst2|Add1~23\ : std_logic;
SIGNAL \inst2|Add1~24_combout\ : std_logic;
SIGNAL \inst2|Add2~25\ : std_logic;
SIGNAL \inst2|Add2~26_combout\ : std_logic;
SIGNAL \inst2|stage~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\ : std_logic;
SIGNAL \inst2|Add1~25\ : std_logic;
SIGNAL \inst2|Add1~26_combout\ : std_logic;
SIGNAL \inst2|Add2~27\ : std_logic;
SIGNAL \inst2|Add2~28_combout\ : std_logic;
SIGNAL \inst2|stage~19_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\ : std_logic;
SIGNAL \inst2|Add1~27\ : std_logic;
SIGNAL \inst2|Add1~28_combout\ : std_logic;
SIGNAL \inst2|Add2~29\ : std_logic;
SIGNAL \inst2|Add2~31\ : std_logic;
SIGNAL \inst2|Add2~33\ : std_logic;
SIGNAL \inst2|Add2~34_combout\ : std_logic;
SIGNAL \inst2|stage~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\ : std_logic;
SIGNAL \inst2|Add1~29\ : std_logic;
SIGNAL \inst2|Add1~31\ : std_logic;
SIGNAL \inst2|Add1~33\ : std_logic;
SIGNAL \inst2|Add1~35\ : std_logic;
SIGNAL \inst2|Add1~36_combout\ : std_logic;
SIGNAL \inst2|Add2~37\ : std_logic;
SIGNAL \inst2|Add2~38_combout\ : std_logic;
SIGNAL \inst2|stage~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\ : std_logic;
SIGNAL \inst2|Add1~37\ : std_logic;
SIGNAL \inst2|Add1~38_combout\ : std_logic;
SIGNAL \inst2|Add2~39\ : std_logic;
SIGNAL \inst2|Add2~41\ : std_logic;
SIGNAL \inst2|Add2~43\ : std_logic;
SIGNAL \inst2|Add2~45\ : std_logic;
SIGNAL \inst2|Add2~46_combout\ : std_logic;
SIGNAL \inst2|stage~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~11\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~17\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~19\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~21\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~27\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~35\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~37\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~57\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~59\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~57\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~59\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~61\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~63\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~41\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~43\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\ : std_logic;
SIGNAL \inst2|Add1~39\ : std_logic;
SIGNAL \inst2|Add1~41\ : std_logic;
SIGNAL \inst2|Add1~43\ : std_logic;
SIGNAL \inst2|Add1~45\ : std_logic;
SIGNAL \inst2|Add1~47\ : std_logic;
SIGNAL \inst2|Add1~48_combout\ : std_logic;
SIGNAL \inst2|Add2~47\ : std_logic;
SIGNAL \inst2|Add2~48_combout\ : std_logic;
SIGNAL \inst2|stage~9_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~13\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~15\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~29\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~39\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~45\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~57\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~58_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~57\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~58_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~56_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\ : std_logic;
SIGNAL \inst2|Add1~49\ : std_logic;
SIGNAL \inst2|Add1~51\ : std_logic;
SIGNAL \inst2|Add1~53\ : std_logic;
SIGNAL \inst2|Add1~55\ : std_logic;
SIGNAL \inst2|Add1~57\ : std_logic;
SIGNAL \inst2|Add1~59\ : std_logic;
SIGNAL \inst2|Add1~60_combout\ : std_logic;
SIGNAL \inst2|Add1~58_combout\ : std_logic;
SIGNAL \inst2|Add1~56_combout\ : std_logic;
SIGNAL \inst2|Add1~54_combout\ : std_logic;
SIGNAL \inst2|Add1~50_combout\ : std_logic;
SIGNAL \inst2|Add2~49\ : std_logic;
SIGNAL \inst2|Add2~51\ : std_logic;
SIGNAL \inst2|Add2~53\ : std_logic;
SIGNAL \inst2|Add2~55\ : std_logic;
SIGNAL \inst2|Add2~57\ : std_logic;
SIGNAL \inst2|Add2~59\ : std_logic;
SIGNAL \inst2|Add2~61\ : std_logic;
SIGNAL \inst2|Add2~62_combout\ : std_logic;
SIGNAL \inst2|stage~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~7\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~9\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~23\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~25\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~31\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~33\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~47\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~49\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~51\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~53\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~55\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~57\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~59\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~61\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_24~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \inst2|Add1~4_combout\ : std_logic;
SIGNAL \inst2|Add2~4_combout\ : std_logic;
SIGNAL \inst2|Equal18~0_combout\ : std_logic;
SIGNAL \inst2|Add2~14_combout\ : std_logic;
SIGNAL \inst2|Add2~16_combout\ : std_logic;
SIGNAL \inst2|Equal17~1_combout\ : std_logic;
SIGNAL \inst2|Equal17~3_combout\ : std_logic;
SIGNAL \inst2|Equal17~2_combout\ : std_logic;
SIGNAL \inst2|Equal17~4_combout\ : std_logic;
SIGNAL \inst2|Add2~44_combout\ : std_logic;
SIGNAL \inst2|Equal17~5_combout\ : std_logic;
SIGNAL \inst2|Add2~56_combout\ : std_logic;
SIGNAL \inst2|Add2~60_combout\ : std_logic;
SIGNAL \inst2|Add2~58_combout\ : std_logic;
SIGNAL \inst2|Equal17~8_combout\ : std_logic;
SIGNAL \inst2|Equal17~12_combout\ : std_logic;
SIGNAL \inst2|Equal19~0_combout\ : std_logic;
SIGNAL \inst2|Add2~50_combout\ : std_logic;
SIGNAL \inst2|Equal17~6_combout\ : std_logic;
SIGNAL \inst2|Equal17~7_combout\ : std_logic;
SIGNAL \inst2|Equal17~9_combout\ : std_logic;
SIGNAL \inst2|Equal17~10_combout\ : std_logic;
SIGNAL \inst2|b_select~0_combout\ : std_logic;
SIGNAL \inst2|b_inv~2_combout\ : std_logic;
SIGNAL \inst2|b_inv~regout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst2|inc_select~0_combout\ : std_logic;
SIGNAL \inst2|inc_select~regout\ : std_logic;
SIGNAL \inst2|ma_select~2_combout\ : std_logic;
SIGNAL \inst2|ma_select~3_combout\ : std_logic;
SIGNAL \inst2|ma_select~4_combout\ : std_logic;
SIGNAL \inst2|ma_select~regout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[0]~16_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[3]~23\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[4]~25\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[5]~26_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[5]~27\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[6]~28_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~5_combout\ : std_logic;
SIGNAL \inst2|j_sel~0_combout\ : std_logic;
SIGNAL \inst2|j_sel~regout\ : std_logic;
SIGNAL \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[6]~29\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[7]~31\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[8]~32_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[8]~33\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[9]~34_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[10]~5_combout\ : std_logic;
SIGNAL \RY|output[10]~5_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[9]~35\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[10]~36_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \inst2|flag_enable~0_combout\ : std_logic;
SIGNAL \inst2|Equal17~13_combout\ : std_logic;
SIGNAL \inst2|y_select~4_combout\ : std_logic;
SIGNAL \inst2|Equal25~0_combout\ : std_logic;
SIGNAL \inst2|Equal25~1_combout\ : std_logic;
SIGNAL \inst2|y_select[1]~3_combout\ : std_logic;
SIGNAL \RY|output[3]~9_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[1]~19_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[1]~20_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|Equal18~1_combout\ : std_logic;
SIGNAL \inst2|ir_enable~0_combout\ : std_logic;
SIGNAL \inst2|ir_enable~regout\ : std_logic;
SIGNAL \inst2|c_select~9_combout\ : std_logic;
SIGNAL \inst2|c_select~4_combout\ : std_logic;
SIGNAL \inst2|c_select[1]~5_combout\ : std_logic;
SIGNAL \inst2|c_select[1]~7_combout\ : std_logic;
SIGNAL \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ : std_logic;
SIGNAL \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~17_combout\ : std_logic;
SIGNAL \inst4|RegL12|output[1]~feeder_combout\ : std_logic;
SIGNAL \inst2|Equal26~0_combout\ : std_logic;
SIGNAL \inst2|rf_write~3_combout\ : std_logic;
SIGNAL \inst2|rf_write~regout\ : std_logic;
SIGNAL \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~14_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~16_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~15_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~0_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[1]~feeder_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~13_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~4_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~28_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~23_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~24_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux14~9_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[2]~16_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[2]~17_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[2]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~9_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux13~9_combout\ : std_logic;
SIGNAL \RM|output[2]~feeder_combout\ : std_logic;
SIGNAL \RY|output[6]~6_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[7]~30_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \inst2|pc_enable~0_combout\ : std_logic;
SIGNAL \inst2|pc_enable~2_combout\ : std_logic;
SIGNAL \inst2|pc_enable~3_combout\ : std_logic;
SIGNAL \inst2|pc_enable~regout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[7]~5_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~18_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~21_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~2_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~19_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~22_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux8~9_combout\ : std_logic;
SIGNAL \RB|output[7]~feeder_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \inst|inst7|adder7|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder8|S~combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\ : std_logic;
SIGNAL \inst|inst4|output[5]~5_combout\ : std_logic;
SIGNAL \inst2|alu_op~0_combout\ : std_logic;
SIGNAL \inst2|alu_op~5_combout\ : std_logic;
SIGNAL \RM|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst2|alu_op[1]~2_combout\ : std_logic;
SIGNAL \inst2|alu_op[1]~3_combout\ : std_logic;
SIGNAL \inst2|alu_op[1]~4_combout\ : std_logic;
SIGNAL \inst2|alu_op~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[5]~9_combout\ : std_logic;
SIGNAL \inst4|RegB2|output[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegC3|output[5]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux10~9_combout\ : std_logic;
SIGNAL \RM|output[5]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[10]~37\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[11]~39\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[12]~40_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~2_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~26_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~30_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux3~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[6]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux9~9_combout\ : std_logic;
SIGNAL \RM|output[6]~feeder_combout\ : std_logic;
SIGNAL \RM|output[7]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[3]~13_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[3]~14_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~3_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~4_combout\ : std_logic;
SIGNAL \inst4|RegB2|output[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux12~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\ : std_logic;
SIGNAL \inst|inst7|adder3|Cout~0_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\ : std_logic;
SIGNAL \inst|inst7|adder4|S~combout\ : std_logic;
SIGNAL \inst|inst7|adder5|Cout~0_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\ : std_logic;
SIGNAL \inst|inst7|adder6|S~combout\ : std_logic;
SIGNAL \inst|inst8|Z~1_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\ : std_logic;
SIGNAL \inst|inst7|adder0|Cout~0_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux14~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\ : std_logic;
SIGNAL \inst|inst7|adder1|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder2|S~combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\ : std_logic;
SIGNAL \inst18|output[18]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux1~12_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \inst|inst7|adder14|Cout~0_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~4_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~27_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux4~9_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\ : std_logic;
SIGNAL \inst|inst4|output[11]~2_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~20_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~7_combout\ : std_logic;
SIGNAL \inst4|RegC3|output[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux2~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\ : std_logic;
SIGNAL \inst|inst4|output[13]~1_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\ : std_logic;
SIGNAL \inst|inst7|adder8|Cout~0_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ : std_logic;
SIGNAL \inst|inst4|output[9]~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux6~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[9]~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux6~9_combout\ : std_logic;
SIGNAL \RB|output[9]~feeder_combout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\ : std_logic;
SIGNAL \inst|inst7|adder9|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder10|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder11|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder12|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst8|Z~5_combout\ : std_logic;
SIGNAL \inst|inst8|Z~6_combout\ : std_logic;
SIGNAL \inst|inst4|output[7]~4_combout\ : std_logic;
SIGNAL \inst|inst8|Z~3_combout\ : std_logic;
SIGNAL \inst|inst4|output[3]~6_combout\ : std_logic;
SIGNAL \inst|inst8|Z~2_combout\ : std_logic;
SIGNAL \inst|inst8|Z~4_combout\ : std_logic;
SIGNAL \inst|inst8|Z~7_combout\ : std_logic;
SIGNAL \inst2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|flag_enable~1_combout\ : std_logic;
SIGNAL \inst2|flag_enable~2_combout\ : std_logic;
SIGNAL \inst2|flag_enable~3_combout\ : std_logic;
SIGNAL \inst2|flag_enable~4_combout\ : std_logic;
SIGNAL \inst2|flag_enable~5_combout\ : std_logic;
SIGNAL \inst2|flag_enable~regout\ : std_logic;
SIGNAL \MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux0~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ : std_logic;
SIGNAL \inst|inst8|V~combout\ : std_logic;
SIGNAL \inst2|cdx~9_combout\ : std_logic;
SIGNAL \inst2|cdx~10_combout\ : std_logic;
SIGNAL \inst2|cdx~4_combout\ : std_logic;
SIGNAL \inst2|cdx~8_combout\ : std_logic;
SIGNAL \inst2|cdx~regout\ : std_logic;
SIGNAL \inst2|process_0~3_combout\ : std_logic;
SIGNAL \inst2|pc_select~0_combout\ : std_logic;
SIGNAL \inst2|process_0~4_combout\ : std_logic;
SIGNAL \inst2|pc_select~1_combout\ : std_logic;
SIGNAL \inst2|pc_select~2_combout\ : std_logic;
SIGNAL \inst2|pc_select~regout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~7_combout\ : std_logic;
SIGNAL \inst4|RegB2|output[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux5~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\ : std_logic;
SIGNAL \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\ : std_logic;
SIGNAL \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52_combout\ : std_logic;
SIGNAL \inst|inst7|adder14|S~combout\ : std_logic;
SIGNAL \inst|inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux1~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \RY|output[14]~1_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[12]~41\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[13]~42_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[13]~43\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[14]~44_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~4_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~29_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux1~9_combout\ : std_logic;
SIGNAL \RB|output[14]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[14]~45\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[15]~46_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ : std_logic;
SIGNAL \inst14|IO_sel~combout\ : std_logic;
SIGNAL \inst15|lpm_mux_component|auto_generated|result_node[13]~2_combout\ : std_logic;
SIGNAL \RY|output[13]~2_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~4_combout\ : std_logic;
SIGNAL \inst4|RegF6|output[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux2~9_combout\ : std_logic;
SIGNAL \RM|output[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegL12|output[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~0_combout\ : std_logic;
SIGNAL \inst4|RegM13|output[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux6~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ : std_logic;
SIGNAL \inst18|output[23]~feeder_combout\ : std_logic;
SIGNAL \inst2|rf_write~0_combout\ : std_logic;
SIGNAL \inst2|c_select~10_combout\ : std_logic;
SIGNAL \inst2|c_select~8_combout\ : std_logic;
SIGNAL \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ : std_logic;
SIGNAL \inst4|Decoder|Mux14~25_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux7~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ : std_logic;
SIGNAL \RM|output[9]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux5~9_combout\ : std_logic;
SIGNAL \RB|output[10]~feeder_combout\ : std_logic;
SIGNAL \RM|output[10]~feeder_combout\ : std_logic;
SIGNAL \RM|output[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[4]~11_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux11~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\ : std_logic;
SIGNAL \inst|inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux4~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\ : std_logic;
SIGNAL \RY|output[11]~4_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[11]~38_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[11]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux4~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64_combout\ : std_logic;
SIGNAL \inst|inst1|f[12]~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux3~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\ : std_logic;
SIGNAL \RY|output[12]~3_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegC3|output[12]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux3~9_combout\ : std_logic;
SIGNAL \RB|output[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|f[7]~8_combout\ : std_logic;
SIGNAL \inst|inst5|Mux8~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder6|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux8~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst18|output[10]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux9~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux10~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[4]~24_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|f[4]~11_combout\ : std_logic;
SIGNAL \inst|inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux11~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[0]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux15~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[0]~17\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[1]~19\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[2]~21\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[3]~22_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~5_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~6_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux11~9_combout\ : std_logic;
SIGNAL \RB|output[4]~feeder_combout\ : std_logic;
SIGNAL \RM|output[4]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~6_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~7_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~8_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux13~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\ : std_logic;
SIGNAL \inst|inst5|Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst1|f[2]~13_combout\ : std_logic;
SIGNAL \inst|inst5|Mux13~1_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ : std_logic;
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[1]~18_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst4|output[1]~7_combout\ : std_logic;
SIGNAL \inst|inst5|Mux14~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ : std_logic;
SIGNAL \inst2|shift_sel~7_combout\ : std_logic;
SIGNAL \inst2|shift_sel~5_combout\ : std_logic;
SIGNAL \inst2|shift_sel~4_combout\ : std_logic;
SIGNAL \inst2|shift_sel~6_combout\ : std_logic;
SIGNAL \inst2|shift_sel~regout\ : std_logic;
SIGNAL \inst20~combout\ : std_logic;
SIGNAL \inst|inst5|Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux15~1_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\ : std_logic;
SIGNAL \inst2|y_select[1]~0_combout\ : std_logic;
SIGNAL \inst2|y_select~1_combout\ : std_logic;
SIGNAL \RY|output[6]~7_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\ : std_logic;
SIGNAL \inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[8]~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~7_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux7~9_combout\ : std_logic;
SIGNAL \RM|output[8]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~2_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~3_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~0_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~1_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~4_combout\ : std_logic;
SIGNAL \inst4|Mux1|Mux8~9_combout\ : std_logic;
SIGNAL \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58_combout\ : std_logic;
SIGNAL \inst|inst1|f[13]~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux2~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux2~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ : std_logic;
SIGNAL \RY|output[3]~8_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[0]~22_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \MuxY|lpm_mux_component|auto_generated|result_node[0]~23_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~8_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux15~9_combout\ : std_logic;
SIGNAL \RM|output[0]~feeder_combout\ : std_logic;
SIGNAL \inst18|output[3]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux12~9_combout\ : std_logic;
SIGNAL \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38_combout\ : std_logic;
SIGNAL \inst|inst4|output[15]~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux0~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux0~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\ : std_logic;
SIGNAL \RY|output[15]~0_combout\ : std_logic;
SIGNAL \inst5|inst4|lpm_ff_component|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegO15|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|RegN14|output[15]~feeder_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~0_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~1_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~2_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~3_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~4_combout\ : std_logic;
SIGNAL \inst4|Mux2|Mux0~12_combout\ : std_logic;
SIGNAL \inst|inst1|f[15]~0_combout\ : std_logic;
SIGNAL \inst|inst7|adder15|S~combout\ : std_logic;
SIGNAL \inst2|mem_read~2_combout\ : std_logic;
SIGNAL \inst2|mem_read~1_combout\ : std_logic;
SIGNAL \inst2|mem_read~4_combout\ : std_logic;
SIGNAL \inst2|mem_read~regout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[11]~4_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\ : std_logic;
SIGNAL \inst8|lpm_mux_component|auto_generated|result_node[10]~5_combout\ : std_logic;
SIGNAL \inst|inst5|Mux7~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux7~1_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\ : std_logic;
SIGNAL \inst|inst7|adder2|Cout~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux12~1_combout\ : std_logic;
SIGNAL \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\ : std_logic;
SIGNAL \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\ : std_logic;
SIGNAL \inst1|immedEx[15]~0_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[2]~20_combout\ : std_logic;
SIGNAL \inst5|inst2|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst7|adder15|Cout~0_combout\ : std_logic;
SIGNAL \inst22|Add0~1\ : std_logic;
SIGNAL \inst22|Add0~3\ : std_logic;
SIGNAL \inst22|Add0~4_combout\ : std_logic;
SIGNAL \inst22|Add0~5\ : std_logic;
SIGNAL \inst22|Add0~7\ : std_logic;
SIGNAL \inst22|Add0~9\ : std_logic;
SIGNAL \inst22|Add0~11\ : std_logic;
SIGNAL \inst22|Add0~13\ : std_logic;
SIGNAL \inst22|Add0~14_combout\ : std_logic;
SIGNAL \inst22|Add0~15\ : std_logic;
SIGNAL \inst22|Add0~16_combout\ : std_logic;
SIGNAL \inst22|h_count~0_combout\ : std_logic;
SIGNAL \inst22|h_count_d[7]~feeder_combout\ : std_logic;
SIGNAL \inst22|Add0~17\ : std_logic;
SIGNAL \inst22|Add0~18_combout\ : std_logic;
SIGNAL \inst22|h_count~1_combout\ : std_logic;
SIGNAL \inst22|sync~0_combout\ : std_logic;
SIGNAL \inst22|Add0~8_combout\ : std_logic;
SIGNAL \inst22|Add0~6_combout\ : std_logic;
SIGNAL \inst22|sync~2_combout\ : std_logic;
SIGNAL \inst22|Add0~12_combout\ : std_logic;
SIGNAL \inst22|Add0~10_combout\ : std_logic;
SIGNAL \inst22|h_count~2_combout\ : std_logic;
SIGNAL \inst22|h_count_d[5]~feeder_combout\ : std_logic;
SIGNAL \inst22|sync~3_combout\ : std_logic;
SIGNAL \inst22|Add1~13\ : std_logic;
SIGNAL \inst22|Add1~14_combout\ : std_logic;
SIGNAL \inst22|Add0~0_combout\ : std_logic;
SIGNAL \inst22|Add0~2_combout\ : std_logic;
SIGNAL \inst22|Equal0~0_combout\ : std_logic;
SIGNAL \inst22|Equal1~1_combout\ : std_logic;
SIGNAL \inst22|Add1~15\ : std_logic;
SIGNAL \inst22|Add1~16_combout\ : std_logic;
SIGNAL \inst22|Add1~17\ : std_logic;
SIGNAL \inst22|Add1~18_combout\ : std_logic;
SIGNAL \inst22|v_count~0_combout\ : std_logic;
SIGNAL \inst22|Equal2~0_combout\ : std_logic;
SIGNAL \inst22|Add1~1\ : std_logic;
SIGNAL \inst22|Add1~2_combout\ : std_logic;
SIGNAL \inst22|Add1~0_combout\ : std_logic;
SIGNAL \inst22|v_count~1_combout\ : std_logic;
SIGNAL \inst22|Equal2~2_combout\ : std_logic;
SIGNAL \inst22|v_count~3_combout\ : std_logic;
SIGNAL \inst22|Add1~3\ : std_logic;
SIGNAL \inst22|Add1~5\ : std_logic;
SIGNAL \inst22|Add1~6_combout\ : std_logic;
SIGNAL \inst22|v_count~2_combout\ : std_logic;
SIGNAL \inst22|Add1~7\ : std_logic;
SIGNAL \inst22|Add1~8_combout\ : std_logic;
SIGNAL \inst22|Add1~9\ : std_logic;
SIGNAL \inst22|Add1~11\ : std_logic;
SIGNAL \inst22|Add1~12_combout\ : std_logic;
SIGNAL \inst22|v_count_d[6]~feeder_combout\ : std_logic;
SIGNAL \inst22|Add1~10_combout\ : std_logic;
SIGNAL \inst22|sync~5_combout\ : std_logic;
SIGNAL \inst22|v_count_d[3]~feeder_combout\ : std_logic;
SIGNAL \inst22|sync~4_combout\ : std_logic;
SIGNAL \inst22|sync~6_combout\ : std_logic;
SIGNAL \inst2|mem_write~0_combout\ : std_logic;
SIGNAL \inst2|mem_write~1_combout\ : std_logic;
SIGNAL \inst2|mem_write~2_combout\ : std_logic;
SIGNAL \inst2|mem_write~3_combout\ : std_logic;
SIGNAL \inst2|mem_write~4_combout\ : std_logic;
SIGNAL \inst2|mem_write~regout\ : std_logic;
SIGNAL \inst7|inst8~0_combout\ : std_logic;
SIGNAL \inst7|inst7~combout\ : std_logic;
SIGNAL \inst7|inst7~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst9~combout\ : std_logic;
SIGNAL \inst7|inst9~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst10~combout\ : std_logic;
SIGNAL \inst7|inst10~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst11~combout\ : std_logic;
SIGNAL \inst7|inst11~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst6~combout\ : std_logic;
SIGNAL \inst7|inst6~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|inst8~combout\ : std_logic;
SIGNAL \inst7|inst8~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|LED2|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|LED2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \inst22|drawarea~0_combout\ : std_logic;
SIGNAL \inst22|drawarea~1_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[10]~66_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[14]~72_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[18]~76_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[22]~80_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[26]~84_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[30]~99_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \inst22|Add2~1\ : std_logic;
SIGNAL \inst22|Add2~3\ : std_logic;
SIGNAL \inst22|Add2~5\ : std_logic;
SIGNAL \inst22|Add2~7\ : std_logic;
SIGNAL \inst22|Add2~9\ : std_logic;
SIGNAL \inst22|Add2~10_combout\ : std_logic;
SIGNAL \inst22|Add3~0_combout\ : std_logic;
SIGNAL \inst22|divider|altpll_component|_clk0\ : std_logic;
SIGNAL \inst22|divider|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \inst22|Add2~11\ : std_logic;
SIGNAL \inst22|Add2~12_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[10]~66_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[14]~72_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[22]~97_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[18]~76_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[26]~98_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[34]~100_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[30]~88_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[33]~107_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~1_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~3_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~5_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ : std_logic;
SIGNAL \inst22|Add2~0_combout\ : std_logic;
SIGNAL \inst22|Add2~2_combout\ : std_logic;
SIGNAL \inst22|Add2~4_combout\ : std_logic;
SIGNAL \inst22|Add2~6_combout\ : std_logic;
SIGNAL \inst22|Add2~8_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst22|Add3~2_combout\ : std_logic;
SIGNAL \inst22|Add3~1_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ : std_logic;
SIGNAL \inst4|RegB2|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegD4|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegF6|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegH8|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegJ10|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegL12|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegN14|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RY|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|HEX_DISPLAY|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|LED|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|VGA_buffer|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RB|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst23|output\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|stage\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|c_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst18|output\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst6|inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \RZ|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegA1|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|PUSH_BUTTON|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|inst4|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst22|v_count_d\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst22|red\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|h_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst22|blue\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \key~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RA|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegC3|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegE5|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegG7|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegI9|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegK11|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegM13|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|RegO15|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|SWITCHES|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|LED2|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RM|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|inst|lpm_mux_component|auto_generated|result_node\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst2|y_select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|extend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|alu_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst5|inst2|lpm_ff_component|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst22|v_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst22|h_count_d\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst22|green\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_clk27~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Reset~combout\ : std_logic;
SIGNAL \inst2|ALT_INV_pc_select~regout\ : std_logic;

BEGIN

N <= ww_N;
IRout <= ww_IRout;
ww_Reset <= Reset;
ww_clk27 <= clk27;
MemDataOut <= ww_MemDataOut;
mem_read <= ww_mem_read;
muxMAout <= ww_muxMAout;
ma_select <= ww_ma_select;
RZout <= ww_RZout;
DataS <= ww_DataS;
RYout <= ww_RYout;
ww_key <= key;
DataT <= ww_DataT;
ww_SW <= SW;
IMV <= ww_IMV;
Address <= ww_Address;
C <= ww_C;
V <= ww_V;
Z <= ww_Z;
VGA_HSYNC <= ww_VGA_HSYNC;
VGA_VSYNC <= ww_VGA_VSYNC;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
muxMA <= ww_muxMA;
RMout <= ww_RMout;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(20) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(21) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(22) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(23) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(16) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(17) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(18) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(19) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\RM|output\(15) & \RM|output\(14) & \RM|output\(13) & \RM|output\(12));

\inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(12) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(13) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(14) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(15) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\RM|output\(11) & \RM|output\(10) & \RM|output\(9) & \RM|output\(8));

\inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(8) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(9) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(10) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(11) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\RM|output\(7) & \RM|output\(6) & \RM|output\(5) & \RM|output\(4));

\inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(4) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(5) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(6) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(7) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RM|output\(3) & \RM|output\(2) & \RM|output\(1) & \RM|output\(0));

\inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & 
\inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

\inst6|inst|altsyncram_component|auto_generated|q_a\(0) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst6|inst|altsyncram_component|auto_generated|q_a\(1) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst6|inst|altsyncram_component|auto_generated|q_a\(2) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst6|inst|altsyncram_component|auto_generated|q_a\(3) <= \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst22|Add2~8_combout\ & \inst22|Add2~6_combout\ & \inst22|Add2~4_combout\ & \inst22|Add2~2_combout\ & \inst22|Add2~0_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ & \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ & 
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst22|divider|altpll_component|pll_INCLK_bus\ <= (gnd & \clk27~combout\);

\inst22|divider|altpll_component|_clk0\ <= \inst22|divider|altpll_component|pll_CLK_bus\(0);
\inst22|divider|altpll_component|pll~CLK1\ <= \inst22|divider|altpll_component|pll_CLK_bus\(1);
\inst22|divider|altpll_component|pll~CLK2\ <= \inst22|divider|altpll_component|pll_CLK_bus\(2);

\inst7|inst11~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst11~combout\);

\inst7|inst6~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst6~combout\);

\inst7|inst8~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst8~combout\);

\inst7|inst10~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst10~combout\);

\clk27~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk27~combout\);

\inst7|inst12~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst12~combout\);

\inst22|divider|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst22|divider|altpll_component|_clk0\);

\inst7|inst9~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst9~combout\);

\inst7|inst7~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|inst7~combout\);
\ALT_INV_clk27~clkctrl_outclk\ <= NOT \clk27~clkctrl_outclk\;
\ALT_INV_Reset~combout\ <= NOT \Reset~combout\;
\inst2|ALT_INV_pc_select~regout\ <= NOT \inst2|pc_select~regout\;

-- Location: M4K_X26_Y22
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000800000000400000000000000000000000000000000100200800000000000000000000000000000000000000000200000000000401000100000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000",
	mem_init0 => X"00000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000010000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000C00000000000000000000040000000000000000000000000000000000000000000000020000000000000000000010108000000020000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y18
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y18
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100400000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000080000000000000000020000000000000000000000000000000004004000000000040000000A00200000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000004000000000000000000000200000000001000000000000000000002000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000002000000000000000000000000000080000000000000000000000000000804008000000000001000000000000000000000000000000000004020040000000400004000000000000000000000000000000005002000000020000200000000000000000000000000000000000020100200000002000020000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y20
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y23
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y18
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000040000000000000000010000000000000000000000000000000002002000000000020000000500100000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000002000000000000000000000100000000000800000000000000000001000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y20
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100400000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000080000000000000000020000000000000000000000000000000004004000000000040000000A00200000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000004000000000000000000000200000000001000000000000000000002000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000002000000000000000000000000000080000000000000000000000000000804008000000000001000000000000000000000000000000000004020040000000400004000000000000000000000000000000005002000000020000200000000000000000000000000000000000020100200000002000020000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y21
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y27_N18
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~24_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~24_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\ & (\inst2|stage~2_combout\ $ (\inst2|stage~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~24_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\);

-- Location: LCCOMB_X42_Y26_N28
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\ & (\inst2|stage~3_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\ & 
-- ((\inst2|stage~3_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~60\ = CARRY((\inst2|stage~3_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~3_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~60\);

-- Location: LCCOMB_X42_Y26_N30
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ = !\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~60\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~60\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\);

-- Location: LCCOMB_X46_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|op_11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_11~3\ $ (GND))) # 
-- (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|op_11~3\ & VCC))
-- \inst2|Mod0|auto_generated|divider|divider|op_11~5\ = CARRY((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_11~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X45_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|op_22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_22~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_22~1\);

-- Location: LCCOMB_X45_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|op_22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_22~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_22~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_22~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_22~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_22~3\);

-- Location: LCCOMB_X44_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|op_25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_25~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_25~1\);

-- Location: LCCOMB_X44_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|op_25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_25~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_25~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_25~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_25~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_25~3\);

-- Location: LCCOMB_X44_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|op_25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_25~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_25~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_25~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_25~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_25~5\);

-- Location: LCCOMB_X43_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|op_26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_26~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~1\);

-- Location: LCCOMB_X43_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|op_26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_26~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_26~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~5\);

-- Location: LCCOMB_X43_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|op_26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_26~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_26~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~7\);

-- Location: LCCOMB_X42_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|op_27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_27~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~3\);

-- Location: LCCOMB_X42_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|op_27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_27~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~7\);

-- Location: LCCOMB_X42_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|op_27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_27~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~11\);

-- Location: LCCOMB_X43_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|op_28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_28~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~1\);

-- Location: LCCOMB_X42_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|op_29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_29~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~1\);

-- Location: LCCOMB_X42_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|op_29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_29~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~5\);

-- Location: LCCOMB_X42_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|op_29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_29~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~7\);

-- Location: LCCOMB_X42_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|op_29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_29~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~11\);

-- Location: LCCOMB_X41_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|op_30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_30~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~5\);

-- Location: LCCOMB_X41_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|op_30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_30~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~7\);

-- Location: LCCOMB_X41_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|op_30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_30~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~9\);

-- Location: LCCOMB_X41_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|op_30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_30~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~11\);

-- Location: LCCOMB_X41_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|op_30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_30~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~13\);

-- Location: LCCOMB_X41_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X41_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~11\);

-- Location: LCCOMB_X41_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|op_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_2~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X41_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_3~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X41_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X41_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_3~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X41_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X41_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~11\);

-- Location: LCCOMB_X41_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~15\);

-- Location: LCCOMB_X41_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|op_3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~21\);

-- Location: LCCOMB_X41_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|op_3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~25\);

-- Location: LCCOMB_X41_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|op_4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_4~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X41_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|op_4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X41_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|op_4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X41_Y17_N14
\inst2|Mod0|auto_generated|divider|divider|op_4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~15\);

-- Location: LCCOMB_X41_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|op_4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~19\);

-- Location: LCCOMB_X41_Y17_N26
\inst2|Mod0|auto_generated|divider|divider|op_4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~27\);

-- Location: LCCOMB_X37_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|op_5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X37_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|op_5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_5~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X37_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|op_5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~9\);

-- Location: LCCOMB_X37_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|op_5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~11\);

-- Location: LCCOMB_X37_Y17_N22
\inst2|Mod0|auto_generated|divider|divider|op_5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~23\);

-- Location: LCCOMB_X37_Y17_N26
\inst2|Mod0|auto_generated|divider|divider|op_5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~27\);

-- Location: LCCOMB_X37_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|op_5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~29\);

-- Location: LCCOMB_X36_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X36_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~15\);

-- Location: LCCOMB_X36_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~23\);

-- Location: LCCOMB_X35_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_8~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X35_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X35_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~17\);

-- Location: LCCOMB_X34_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|op_9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_9~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X34_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X34_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~15\);

-- Location: LCCOMB_X34_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~19\);

-- Location: LCCOMB_X34_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~23\);

-- Location: LCCOMB_X33_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~7\);

-- Location: LCCOMB_X33_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~17\);

-- Location: LCCOMB_X33_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~19\);

-- Location: LCCOMB_X33_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~27\);

-- Location: LCCOMB_X33_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~33\);

-- Location: LCCOMB_X33_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~35\);

-- Location: LCCOMB_X31_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|op_12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~3\);

-- Location: LCCOMB_X31_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~11\);

-- Location: LCCOMB_X31_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~13\);

-- Location: LCCOMB_X31_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~15\);

-- Location: LCCOMB_X31_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_12~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~25\);

-- Location: LCCOMB_X31_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_12~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~31\);

-- Location: LCCOMB_X31_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_12~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~33\);

-- Location: LCCOMB_X31_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_12~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~37\);

-- Location: LCCOMB_X31_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_12~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~39\);

-- Location: LCCOMB_X31_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|op_12~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~41\);

-- Location: LCCOMB_X31_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|op_13~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~27\);

-- Location: LCCOMB_X31_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|op_13~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~29\);

-- Location: LCCOMB_X29_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|op_14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~17\);

-- Location: LCCOMB_X29_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|op_14~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~27\);

-- Location: LCCOMB_X29_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|op_14~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~31\);

-- Location: LCCOMB_X29_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|op_14~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~33\);

-- Location: LCCOMB_X29_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|op_15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~11\);

-- Location: LCCOMB_X29_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|op_15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~15\);

-- Location: LCCOMB_X29_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|op_15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~21\);

-- Location: LCCOMB_X29_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|op_15~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~25\);

-- Location: LCCOMB_X29_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|op_15~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~45\);

-- Location: LCCOMB_X29_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|op_16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_16~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~1\);

-- Location: LCCOMB_X29_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|op_16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~3\);

-- Location: LCCOMB_X29_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|op_16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~7\);

-- Location: LCCOMB_X29_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|op_16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~9\);

-- Location: LCCOMB_X29_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|op_16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~17\);

-- Location: LCCOMB_X29_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|op_16~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~27\);

-- Location: LCCOMB_X29_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|op_16~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~33\);

-- Location: LCCOMB_X29_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|op_16~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~41\);

-- Location: LCCOMB_X31_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|op_17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~3\);

-- Location: LCCOMB_X31_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|op_17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~7\);

-- Location: LCCOMB_X31_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|op_17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~19\);

-- Location: LCCOMB_X31_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|op_17~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~27\);

-- Location: LCCOMB_X31_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|op_17~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~31\);

-- Location: LCCOMB_X31_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|op_17~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~39\);

-- Location: LCCOMB_X31_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|op_17~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~41\);

-- Location: LCCOMB_X31_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|op_17~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~47\);

-- Location: LCCOMB_X31_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|op_18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~9\);

-- Location: LCCOMB_X31_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|op_18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~15\);

-- Location: LCCOMB_X31_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|op_18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~17\);

-- Location: LCCOMB_X31_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|op_18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~19\);

-- Location: LCCOMB_X31_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|op_18~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~51\);

-- Location: LCCOMB_X33_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|op_19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~3\);

-- Location: LCCOMB_X33_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|op_19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~19\);

-- Location: LCCOMB_X33_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|op_19~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~23\);

-- Location: LCCOMB_X33_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|op_19~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~25\);

-- Location: LCCOMB_X33_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|op_19~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~29\);

-- Location: LCCOMB_X33_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|op_19~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~31\);

-- Location: LCCOMB_X33_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|op_19~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~33\);

-- Location: LCCOMB_X33_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|op_19~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~41\);

-- Location: LCCOMB_X33_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|op_19~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~47\);

-- Location: LCCOMB_X33_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|op_20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~3\);

-- Location: LCCOMB_X33_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|op_20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~7\);

-- Location: LCCOMB_X33_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|op_20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~15\);

-- Location: LCCOMB_X33_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|op_20~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~25\);

-- Location: LCCOMB_X33_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|op_20~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~29\);

-- Location: LCCOMB_X33_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|op_20~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~33\);

-- Location: LCCOMB_X33_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|op_20~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~39\);

-- Location: LCCOMB_X33_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|op_20~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~43\);

-- Location: LCCOMB_X33_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|op_20~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~55\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~55\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~57\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~55\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~57\);

-- Location: LCCOMB_X34_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|op_21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_21~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~1\);

-- Location: LCCOMB_X34_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|op_21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_21~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~5\);

-- Location: LCCOMB_X34_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|op_21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~9\);

-- Location: LCCOMB_X34_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|op_21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~11\);

-- Location: LCCOMB_X34_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|op_21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~15\);

-- Location: LCCOMB_X34_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|op_21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~19\);

-- Location: LCCOMB_X34_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|op_21~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~29\);

-- Location: LCCOMB_X34_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|op_21~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~39\);

-- Location: LCCOMB_X34_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|op_21~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~55\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~55\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~57\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~55\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~57\);

-- Location: LCCOMB_X36_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|op_23~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~29\);

-- Location: LCCOMB_X36_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|op_23~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~35\);

-- Location: LCCOMB_X36_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|op_23~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~39\);

-- Location: LCCOMB_X36_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|op_23~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~51\);

-- Location: LCCOMB_X36_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|op_23~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~57\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~57\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~59\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~57\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~59\);

-- Location: LCCOMB_X36_Y27_N26
\inst2|Mod0|auto_generated|divider|divider|op_24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~11\);

-- Location: LCCOMB_X36_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|op_24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~17\);

-- Location: LCCOMB_X36_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|op_24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~21\);

-- Location: LCCOMB_X36_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|op_24~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~23\);

-- Location: LCCOMB_X36_Y26_N14
\inst2|Mod0|auto_generated|divider|divider|op_24~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~31\);

-- Location: LCCOMB_X36_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|op_24~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~37\);

-- Location: LCCOMB_X36_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|op_24~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~41\);

-- Location: LCCOMB_X36_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|op_24~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~60_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~59\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~59\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~61\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~59\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~60_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~61\);

-- Location: LCCOMB_X36_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|op_24~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~62_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~61\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~61\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~63\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~61\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~62_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~63\);

-- Location: LCCOMB_X41_Y25_N0
\inst2|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~0_combout\ = (\inst2|stage~2_combout\ & (\inst2|stage~32_combout\ $ (VCC))) # (!\inst2|stage~2_combout\ & (\inst2|stage~32_combout\ & VCC))
-- \inst2|Add0~1\ = CARRY((\inst2|stage~2_combout\ & \inst2|stage~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~32_combout\,
	datad => VCC,
	combout => \inst2|Add0~0_combout\,
	cout => \inst2|Add0~1\);

-- Location: LCCOMB_X41_Y25_N2
\inst2|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~2_combout\ = (\inst2|Add0~1\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~33_combout\)))) # (!\inst2|Add0~1\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~33_combout\)) # (GND)))
-- \inst2|Add0~3\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~33_combout\)) # (!\inst2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~33_combout\,
	datad => VCC,
	cin => \inst2|Add0~1\,
	combout => \inst2|Add0~2_combout\,
	cout => \inst2|Add0~3\);

-- Location: LCCOMB_X41_Y25_N4
\inst2|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~4_combout\ = (\inst2|Add0~3\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~31_combout\)))) # (!\inst2|Add0~3\ & (\inst2|stage~2_combout\ $ (\inst2|stage~31_combout\ $ (VCC))))
-- \inst2|Add0~5\ = CARRY((!\inst2|Add0~3\ & (\inst2|stage~2_combout\ $ (\inst2|stage~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~31_combout\,
	datad => VCC,
	cin => \inst2|Add0~3\,
	combout => \inst2|Add0~4_combout\,
	cout => \inst2|Add0~5\);

-- Location: LCCOMB_X41_Y25_N6
\inst2|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~6_combout\ = (\inst2|Add0~5\ & (\inst2|stage~30_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~5\ & ((\inst2|stage~30_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~7\ = CARRY((\inst2|stage~30_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~30_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~5\,
	combout => \inst2|Add0~6_combout\,
	cout => \inst2|Add0~7\);

-- Location: LCCOMB_X41_Y25_N8
\inst2|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~8_combout\ = (\inst2|Add0~7\ & ((\inst2|stage~29_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~7\ & (\inst2|stage~29_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~9\ = CARRY((!\inst2|Add0~7\ & (\inst2|stage~29_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~29_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~7\,
	combout => \inst2|Add0~8_combout\,
	cout => \inst2|Add0~9\);

-- Location: LCCOMB_X41_Y25_N10
\inst2|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~10_combout\ = (\inst2|Add0~9\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~28_combout\)))) # (!\inst2|Add0~9\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~28_combout\)) # (GND)))
-- \inst2|Add0~11\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~28_combout\)) # (!\inst2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~28_combout\,
	datad => VCC,
	cin => \inst2|Add0~9\,
	combout => \inst2|Add0~10_combout\,
	cout => \inst2|Add0~11\);

-- Location: LCCOMB_X41_Y25_N12
\inst2|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~12_combout\ = (\inst2|Add0~11\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~27_combout\)))) # (!\inst2|Add0~11\ & (\inst2|stage~2_combout\ $ (\inst2|stage~27_combout\ $ (VCC))))
-- \inst2|Add0~13\ = CARRY((!\inst2|Add0~11\ & (\inst2|stage~2_combout\ $ (\inst2|stage~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~27_combout\,
	datad => VCC,
	cin => \inst2|Add0~11\,
	combout => \inst2|Add0~12_combout\,
	cout => \inst2|Add0~13\);

-- Location: LCCOMB_X41_Y25_N14
\inst2|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~14_combout\ = (\inst2|Add0~13\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~26_combout\)))) # (!\inst2|Add0~13\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~26_combout\)) # (GND)))
-- \inst2|Add0~15\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~26_combout\)) # (!\inst2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~26_combout\,
	datad => VCC,
	cin => \inst2|Add0~13\,
	combout => \inst2|Add0~14_combout\,
	cout => \inst2|Add0~15\);

-- Location: LCCOMB_X41_Y25_N16
\inst2|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~16_combout\ = (\inst2|Add0~15\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~25_combout\)))) # (!\inst2|Add0~15\ & (\inst2|stage~2_combout\ $ (\inst2|stage~25_combout\ $ (VCC))))
-- \inst2|Add0~17\ = CARRY((!\inst2|Add0~15\ & (\inst2|stage~2_combout\ $ (\inst2|stage~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~25_combout\,
	datad => VCC,
	cin => \inst2|Add0~15\,
	combout => \inst2|Add0~16_combout\,
	cout => \inst2|Add0~17\);

-- Location: LCCOMB_X41_Y25_N18
\inst2|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~18_combout\ = (\inst2|Add0~17\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~24_combout\)))) # (!\inst2|Add0~17\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~24_combout\)) # (GND)))
-- \inst2|Add0~19\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~24_combout\)) # (!\inst2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~24_combout\,
	datad => VCC,
	cin => \inst2|Add0~17\,
	combout => \inst2|Add0~18_combout\,
	cout => \inst2|Add0~19\);

-- Location: LCCOMB_X41_Y25_N20
\inst2|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~20_combout\ = (\inst2|Add0~19\ & ((\inst2|stage~23_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~19\ & (\inst2|stage~23_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~21\ = CARRY((!\inst2|Add0~19\ & (\inst2|stage~23_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~23_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~19\,
	combout => \inst2|Add0~20_combout\,
	cout => \inst2|Add0~21\);

-- Location: LCCOMB_X41_Y25_N22
\inst2|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~22_combout\ = (\inst2|Add0~21\ & (\inst2|stage~22_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~21\ & ((\inst2|stage~22_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~23\ = CARRY((\inst2|stage~22_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~22_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~21\,
	combout => \inst2|Add0~22_combout\,
	cout => \inst2|Add0~23\);

-- Location: LCCOMB_X41_Y25_N24
\inst2|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~24_combout\ = (\inst2|Add0~23\ & ((\inst2|stage~21_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~23\ & (\inst2|stage~21_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~25\ = CARRY((!\inst2|Add0~23\ & (\inst2|stage~21_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~21_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~23\,
	combout => \inst2|Add0~24_combout\,
	cout => \inst2|Add0~25\);

-- Location: LCCOMB_X41_Y25_N26
\inst2|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~26_combout\ = (\inst2|Add0~25\ & (\inst2|stage~20_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~25\ & ((\inst2|stage~20_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~27\ = CARRY((\inst2|stage~20_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~20_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~25\,
	combout => \inst2|Add0~26_combout\,
	cout => \inst2|Add0~27\);

-- Location: LCCOMB_X41_Y25_N28
\inst2|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~28_combout\ = (\inst2|Add0~27\ & ((\inst2|stage~19_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~27\ & (\inst2|stage~19_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~29\ = CARRY((!\inst2|Add0~27\ & (\inst2|stage~19_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~19_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~27\,
	combout => \inst2|Add0~28_combout\,
	cout => \inst2|Add0~29\);

-- Location: LCCOMB_X41_Y25_N30
\inst2|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~30_combout\ = (\inst2|Add0~29\ & (\inst2|stage~18_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~29\ & ((\inst2|stage~18_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~31\ = CARRY((\inst2|stage~18_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~18_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~29\,
	combout => \inst2|Add0~30_combout\,
	cout => \inst2|Add0~31\);

-- Location: LCCOMB_X41_Y24_N0
\inst2|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~32_combout\ = (\inst2|Add0~31\ & ((\inst2|stage~17_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~31\ & (\inst2|stage~17_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~33\ = CARRY((!\inst2|Add0~31\ & (\inst2|stage~17_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~17_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~31\,
	combout => \inst2|Add0~32_combout\,
	cout => \inst2|Add0~33\);

-- Location: LCCOMB_X41_Y24_N2
\inst2|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~34_combout\ = (\inst2|Add0~33\ & (\inst2|stage~16_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~33\ & ((\inst2|stage~16_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~35\ = CARRY((\inst2|stage~16_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~16_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~33\,
	combout => \inst2|Add0~34_combout\,
	cout => \inst2|Add0~35\);

-- Location: LCCOMB_X41_Y24_N4
\inst2|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~36_combout\ = (\inst2|Add0~35\ & ((\inst2|stage~15_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~35\ & (\inst2|stage~15_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~37\ = CARRY((!\inst2|Add0~35\ & (\inst2|stage~15_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~15_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~35\,
	combout => \inst2|Add0~36_combout\,
	cout => \inst2|Add0~37\);

-- Location: LCCOMB_X41_Y24_N6
\inst2|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~38_combout\ = (\inst2|Add0~37\ & (\inst2|stage~14_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~37\ & ((\inst2|stage~14_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~39\ = CARRY((\inst2|stage~14_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~14_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~37\,
	combout => \inst2|Add0~38_combout\,
	cout => \inst2|Add0~39\);

-- Location: LCCOMB_X41_Y24_N8
\inst2|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~40_combout\ = (\inst2|Add0~39\ & ((\inst2|stage~13_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~39\ & (\inst2|stage~13_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~41\ = CARRY((!\inst2|Add0~39\ & (\inst2|stage~13_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~13_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~39\,
	combout => \inst2|Add0~40_combout\,
	cout => \inst2|Add0~41\);

-- Location: LCCOMB_X41_Y24_N10
\inst2|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~42_combout\ = (\inst2|Add0~41\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~12_combout\)))) # (!\inst2|Add0~41\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~12_combout\)) # (GND)))
-- \inst2|Add0~43\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~12_combout\)) # (!\inst2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~12_combout\,
	datad => VCC,
	cin => \inst2|Add0~41\,
	combout => \inst2|Add0~42_combout\,
	cout => \inst2|Add0~43\);

-- Location: LCCOMB_X41_Y24_N12
\inst2|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~44_combout\ = (\inst2|Add0~43\ & ((\inst2|stage~11_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Add0~43\ & (\inst2|stage~11_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Add0~45\ = CARRY((!\inst2|Add0~43\ & (\inst2|stage~11_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~11_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~43\,
	combout => \inst2|Add0~44_combout\,
	cout => \inst2|Add0~45\);

-- Location: LCCOMB_X41_Y24_N14
\inst2|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~46_combout\ = (\inst2|Add0~45\ & (\inst2|stage~10_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Add0~45\ & ((\inst2|stage~10_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Add0~47\ = CARRY((\inst2|stage~10_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~10_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Add0~45\,
	combout => \inst2|Add0~46_combout\,
	cout => \inst2|Add0~47\);

-- Location: LCCOMB_X41_Y24_N16
\inst2|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~48_combout\ = (\inst2|Add0~47\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~9_combout\)))) # (!\inst2|Add0~47\ & (\inst2|stage~2_combout\ $ (\inst2|stage~9_combout\ $ (VCC))))
-- \inst2|Add0~49\ = CARRY((!\inst2|Add0~47\ & (\inst2|stage~2_combout\ $ (\inst2|stage~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~9_combout\,
	datad => VCC,
	cin => \inst2|Add0~47\,
	combout => \inst2|Add0~48_combout\,
	cout => \inst2|Add0~49\);

-- Location: LCCOMB_X41_Y24_N18
\inst2|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~50_combout\ = (\inst2|Add0~49\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~8_combout\)))) # (!\inst2|Add0~49\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~8_combout\)) # (GND)))
-- \inst2|Add0~51\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~8_combout\)) # (!\inst2|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~8_combout\,
	datad => VCC,
	cin => \inst2|Add0~49\,
	combout => \inst2|Add0~50_combout\,
	cout => \inst2|Add0~51\);

-- Location: LCCOMB_X41_Y24_N20
\inst2|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~52_combout\ = (\inst2|Add0~51\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~7_combout\)))) # (!\inst2|Add0~51\ & (\inst2|stage~2_combout\ $ (\inst2|stage~7_combout\ $ (VCC))))
-- \inst2|Add0~53\ = CARRY((!\inst2|Add0~51\ & (\inst2|stage~2_combout\ $ (\inst2|stage~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~7_combout\,
	datad => VCC,
	cin => \inst2|Add0~51\,
	combout => \inst2|Add0~52_combout\,
	cout => \inst2|Add0~53\);

-- Location: LCCOMB_X41_Y24_N22
\inst2|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~54_combout\ = (\inst2|Add0~53\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~6_combout\)))) # (!\inst2|Add0~53\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~6_combout\)) # (GND)))
-- \inst2|Add0~55\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~6_combout\)) # (!\inst2|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~6_combout\,
	datad => VCC,
	cin => \inst2|Add0~53\,
	combout => \inst2|Add0~54_combout\,
	cout => \inst2|Add0~55\);

-- Location: LCCOMB_X41_Y24_N24
\inst2|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~56_combout\ = (\inst2|Add0~55\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~5_combout\)))) # (!\inst2|Add0~55\ & (\inst2|stage~2_combout\ $ (\inst2|stage~5_combout\ $ (VCC))))
-- \inst2|Add0~57\ = CARRY((!\inst2|Add0~55\ & (\inst2|stage~2_combout\ $ (\inst2|stage~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~5_combout\,
	datad => VCC,
	cin => \inst2|Add0~55\,
	combout => \inst2|Add0~56_combout\,
	cout => \inst2|Add0~57\);

-- Location: LCCOMB_X41_Y24_N26
\inst2|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~58_combout\ = (\inst2|Add0~57\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~4_combout\)))) # (!\inst2|Add0~57\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~4_combout\)) # (GND)))
-- \inst2|Add0~59\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~4_combout\)) # (!\inst2|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~4_combout\,
	datad => VCC,
	cin => \inst2|Add0~57\,
	combout => \inst2|Add0~58_combout\,
	cout => \inst2|Add0~59\);

-- Location: LCCOMB_X41_Y24_N28
\inst2|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~60_combout\ = (\inst2|Add0~59\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~3_combout\)))) # (!\inst2|Add0~59\ & (\inst2|stage~2_combout\ $ (\inst2|stage~3_combout\ $ (VCC))))
-- \inst2|Add0~61\ = CARRY((!\inst2|Add0~59\ & (\inst2|stage~2_combout\ $ (\inst2|stage~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~3_combout\,
	datad => VCC,
	cin => \inst2|Add0~59\,
	combout => \inst2|Add0~60_combout\,
	cout => \inst2|Add0~61\);

-- Location: LCCOMB_X41_Y24_N30
\inst2|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add0~62_combout\ = \inst2|Add0~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Add0~61\,
	combout => \inst2|Add0~62_combout\);

-- Location: LCCOMB_X37_Y27_N0
\inst2|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~0_combout\ = (\inst2|stage~34_combout\ & (\inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\ $ (VCC))) # (!\inst2|stage~34_combout\ & (\inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\ & VCC))
-- \inst2|Add1~1\ = CARRY((\inst2|stage~34_combout\ & \inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datad => VCC,
	combout => \inst2|Add1~0_combout\,
	cout => \inst2|Add1~1\);

-- Location: LCCOMB_X37_Y27_N2
\inst2|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~2_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\ & (!\inst2|Add1~1\)) # (!\inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\ & ((\inst2|Add1~1\) # (GND)))
-- \inst2|Add1~3\ = CARRY((!\inst2|Add1~1\) # (!\inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\,
	datad => VCC,
	cin => \inst2|Add1~1\,
	combout => \inst2|Add1~2_combout\,
	cout => \inst2|Add1~3\);

-- Location: LCCOMB_X38_Y27_N6
\inst2|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~6_combout\ = (\inst2|Add1~6_combout\ & (!\inst2|Add2~5\)) # (!\inst2|Add1~6_combout\ & ((\inst2|Add2~5\) # (GND)))
-- \inst2|Add2~7\ = CARRY((!\inst2|Add2~5\) # (!\inst2|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~6_combout\,
	datad => VCC,
	cin => \inst2|Add2~5\,
	combout => \inst2|Add2~6_combout\,
	cout => \inst2|Add2~7\);

-- Location: LCCOMB_X37_Y27_N8
\inst2|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~8_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\ & (\inst2|Add1~7\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\ & (!\inst2|Add1~7\ & VCC))
-- \inst2|Add1~9\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\ & !\inst2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\,
	datad => VCC,
	cin => \inst2|Add1~7\,
	combout => \inst2|Add1~8_combout\,
	cout => \inst2|Add1~9\);

-- Location: LCCOMB_X38_Y27_N8
\inst2|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~8_combout\ = (\inst2|Add1~8_combout\ & (\inst2|Add2~7\ $ (GND))) # (!\inst2|Add1~8_combout\ & (!\inst2|Add2~7\ & VCC))
-- \inst2|Add2~9\ = CARRY((\inst2|Add1~8_combout\ & !\inst2|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~8_combout\,
	datad => VCC,
	cin => \inst2|Add2~7\,
	combout => \inst2|Add2~8_combout\,
	cout => \inst2|Add2~9\);

-- Location: LCCOMB_X37_Y27_N10
\inst2|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~10_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\ & (!\inst2|Add1~9\)) # (!\inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\ & ((\inst2|Add1~9\) # (GND)))
-- \inst2|Add1~11\ = CARRY((!\inst2|Add1~9\) # (!\inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\,
	datad => VCC,
	cin => \inst2|Add1~9\,
	combout => \inst2|Add1~10_combout\,
	cout => \inst2|Add1~11\);

-- Location: LCCOMB_X38_Y27_N10
\inst2|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~10_combout\ = (\inst2|Add1~10_combout\ & (!\inst2|Add2~9\)) # (!\inst2|Add1~10_combout\ & ((\inst2|Add2~9\) # (GND)))
-- \inst2|Add2~11\ = CARRY((!\inst2|Add2~9\) # (!\inst2|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~10_combout\,
	datad => VCC,
	cin => \inst2|Add2~9\,
	combout => \inst2|Add2~10_combout\,
	cout => \inst2|Add2~11\);

-- Location: LCCOMB_X35_Y26_N12
\inst2|Mod0|auto_generated|divider|op_2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~12_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~11\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~11\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~13\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~11\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X37_Y27_N12
\inst2|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~12_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\ & (\inst2|Add1~11\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\ & (!\inst2|Add1~11\ & VCC))
-- \inst2|Add1~13\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\ & !\inst2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\,
	datad => VCC,
	cin => \inst2|Add1~11\,
	combout => \inst2|Add1~12_combout\,
	cout => \inst2|Add1~13\);

-- Location: LCCOMB_X38_Y27_N12
\inst2|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~12_combout\ = (\inst2|Add1~12_combout\ & (\inst2|Add2~11\ $ (GND))) # (!\inst2|Add1~12_combout\ & (!\inst2|Add2~11\ & VCC))
-- \inst2|Add2~13\ = CARRY((\inst2|Add1~12_combout\ & !\inst2|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~12_combout\,
	datad => VCC,
	cin => \inst2|Add2~11\,
	combout => \inst2|Add2~12_combout\,
	cout => \inst2|Add2~13\);

-- Location: LCCOMB_X37_Y27_N14
\inst2|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~14_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\ & (!\inst2|Add1~13\)) # (!\inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\ & ((\inst2|Add1~13\) # (GND)))
-- \inst2|Add1~15\ = CARRY((!\inst2|Add1~13\) # (!\inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\,
	datad => VCC,
	cin => \inst2|Add1~13\,
	combout => \inst2|Add1~14_combout\,
	cout => \inst2|Add1~15\);

-- Location: LCCOMB_X35_Y26_N16
\inst2|Mod0|auto_generated|divider|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~16_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~15\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~15\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~17\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~15\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X35_Y26_N18
\inst2|Mod0|auto_generated|divider|op_2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~18_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~17\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~17\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~19\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~17\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X35_Y26_N20
\inst2|Mod0|auto_generated|divider|op_2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~20_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~19\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~19\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~21\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~19\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X37_Y27_N20
\inst2|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~20_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\ & (\inst2|Add1~19\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\ & (!\inst2|Add1~19\ & VCC))
-- \inst2|Add1~21\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\ & !\inst2|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\,
	datad => VCC,
	cin => \inst2|Add1~19\,
	combout => \inst2|Add1~20_combout\,
	cout => \inst2|Add1~21\);

-- Location: LCCOMB_X35_Y26_N30
\inst2|Mod0|auto_generated|divider|op_2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~30_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~29\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~29\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~31\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~29\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~31\);

-- Location: LCCOMB_X37_Y27_N30
\inst2|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~30_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\ & (!\inst2|Add1~29\)) # (!\inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\ & ((\inst2|Add1~29\) # (GND)))
-- \inst2|Add1~31\ = CARRY((!\inst2|Add1~29\) # (!\inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\,
	datad => VCC,
	cin => \inst2|Add1~29\,
	combout => \inst2|Add1~30_combout\,
	cout => \inst2|Add1~31\);

-- Location: LCCOMB_X37_Y26_N0
\inst2|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~32_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\ & (\inst2|Add1~31\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\ & (!\inst2|Add1~31\ & VCC))
-- \inst2|Add1~33\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\ & !\inst2|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\,
	datad => VCC,
	cin => \inst2|Add1~31\,
	combout => \inst2|Add1~32_combout\,
	cout => \inst2|Add1~33\);

-- Location: LCCOMB_X37_Y26_N2
\inst2|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~34_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\ & (!\inst2|Add1~33\)) # (!\inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\ & ((\inst2|Add1~33\) # (GND)))
-- \inst2|Add1~35\ = CARRY((!\inst2|Add1~33\) # (!\inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\,
	datad => VCC,
	cin => \inst2|Add1~33\,
	combout => \inst2|Add1~34_combout\,
	cout => \inst2|Add1~35\);

-- Location: LCCOMB_X35_Y25_N4
\inst2|Mod0|auto_generated|divider|op_2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~36_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~35\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~35\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~37\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~35\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~37\);

-- Location: LCCOMB_X35_Y25_N8
\inst2|Mod0|auto_generated|divider|op_2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~40_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~39\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~39\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~41\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~39\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~41\);

-- Location: LCCOMB_X37_Y26_N8
\inst2|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~40_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\ & (\inst2|Add1~39\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\ & (!\inst2|Add1~39\ & VCC))
-- \inst2|Add1~41\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\ & !\inst2|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\,
	datad => VCC,
	cin => \inst2|Add1~39\,
	combout => \inst2|Add1~40_combout\,
	cout => \inst2|Add1~41\);

-- Location: LCCOMB_X37_Y26_N10
\inst2|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~42_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\ & (!\inst2|Add1~41\)) # (!\inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\ & ((\inst2|Add1~41\) # (GND)))
-- \inst2|Add1~43\ = CARRY((!\inst2|Add1~41\) # (!\inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\,
	datad => VCC,
	cin => \inst2|Add1~41\,
	combout => \inst2|Add1~42_combout\,
	cout => \inst2|Add1~43\);

-- Location: LCCOMB_X37_Y26_N12
\inst2|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~44_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\ & (\inst2|Add1~43\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\ & (!\inst2|Add1~43\ & VCC))
-- \inst2|Add1~45\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\ & !\inst2|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\,
	datad => VCC,
	cin => \inst2|Add1~43\,
	combout => \inst2|Add1~44_combout\,
	cout => \inst2|Add1~45\);

-- Location: LCCOMB_X37_Y26_N14
\inst2|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~46_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\ & (!\inst2|Add1~45\)) # (!\inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\ & ((\inst2|Add1~45\) # (GND)))
-- \inst2|Add1~47\ = CARRY((!\inst2|Add1~45\) # (!\inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\,
	datad => VCC,
	cin => \inst2|Add1~45\,
	combout => \inst2|Add1~46_combout\,
	cout => \inst2|Add1~47\);

-- Location: LCCOMB_X35_Y25_N20
\inst2|Mod0|auto_generated|divider|op_2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~52_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~51\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~51\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~53\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~51\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~53\);

-- Location: LCCOMB_X37_Y26_N20
\inst2|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~52_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\ & (\inst2|Add1~51\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\ & (!\inst2|Add1~51\ & VCC))
-- \inst2|Add1~53\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\ & !\inst2|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\,
	datad => VCC,
	cin => \inst2|Add1~51\,
	combout => \inst2|Add1~52_combout\,
	cout => \inst2|Add1~53\);

-- Location: LCCOMB_X38_Y26_N20
\inst2|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~52_combout\ = (\inst2|Add1~52_combout\ & (\inst2|Add2~51\ $ (GND))) # (!\inst2|Add1~52_combout\ & (!\inst2|Add2~51\ & VCC))
-- \inst2|Add2~53\ = CARRY((\inst2|Add1~52_combout\ & !\inst2|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~52_combout\,
	datad => VCC,
	cin => \inst2|Add2~51\,
	combout => \inst2|Add2~52_combout\,
	cout => \inst2|Add2~53\);

-- Location: LCCOMB_X38_Y26_N22
\inst2|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~54_combout\ = (\inst2|Add1~54_combout\ & (!\inst2|Add2~53\)) # (!\inst2|Add1~54_combout\ & ((\inst2|Add2~53\) # (GND)))
-- \inst2|Add2~55\ = CARRY((!\inst2|Add2~53\) # (!\inst2|Add1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~54_combout\,
	datad => VCC,
	cin => \inst2|Add2~53\,
	combout => \inst2|Add2~54_combout\,
	cout => \inst2|Add2~55\);

-- Location: LCCOMB_X35_Y25_N26
\inst2|Mod0|auto_generated|divider|op_2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~58_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~57\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~57\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~59\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~57\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~58_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~59\);

-- Location: LCCOMB_X35_Y25_N28
\inst2|Mod0|auto_generated|divider|op_2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~60_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~59\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~59\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~61\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~59\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~60_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~61\);

-- Location: LCCOMB_X37_Y26_N28
\inst2|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~60_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\ & (\inst2|Add1~59\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\ & (!\inst2|Add1~59\ & VCC))
-- \inst2|Add1~61\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\ & !\inst2|Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\,
	datad => VCC,
	cin => \inst2|Add1~59\,
	combout => \inst2|Add1~60_combout\,
	cout => \inst2|Add1~61\);

-- Location: LCCOMB_X35_Y25_N30
\inst2|Mod0|auto_generated|divider|op_2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~62_combout\ = \inst2|Mod0|auto_generated|divider|op_2~61\ $ (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\,
	cin => \inst2|Mod0|auto_generated|divider|op_2~61\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~62_combout\);

-- Location: LCCOMB_X37_Y26_N30
\inst2|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~62_combout\ = \inst2|Add1~61\ $ (\inst2|Mod0|auto_generated|divider|remainder[31]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst2|Mod0|auto_generated|divider|remainder[31]~31_combout\,
	cin => \inst2|Add1~61\,
	combout => \inst2|Add1~62_combout\);

-- Location: LCCOMB_X18_Y19_N14
\inst22|Div1|auto_generated|divider|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_1~2_combout\ = (\inst22|v_count\(8) & (\inst22|Div1|auto_generated|divider|divider|op_1~1\ & VCC)) # (!\inst22|v_count\(8) & (!\inst22|Div1|auto_generated|divider|divider|op_1~1\))
-- \inst22|Div1|auto_generated|divider|divider|op_1~3\ = CARRY((!\inst22|v_count\(8) & !\inst22|Div1|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(8),
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_1~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_1~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X18_Y19_N16
\inst22|Div1|auto_generated|divider|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_1~4_combout\ = (\inst22|v_count\(9) & (\inst22|Div1|auto_generated|divider|divider|op_1~3\ $ (GND))) # (!\inst22|v_count\(9) & (!\inst22|Div1|auto_generated|divider|divider|op_1~3\ & VCC))
-- \inst22|Div1|auto_generated|divider|divider|op_1~5\ = CARRY((\inst22|v_count\(9) & !\inst22|Div1|auto_generated|divider|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(9),
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_1~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_1~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X20_Y20_N6
\inst22|Div1|auto_generated|divider|divider|op_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\ = \inst22|v_count\(4) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_4~1\ = CARRY(\inst22|v_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(4),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X19_Y20_N10
\inst22|Div1|auto_generated|divider|divider|op_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_5~0_combout\ = \inst22|v_count\(3) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_5~1\ = CARRY(\inst22|v_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(3),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_5~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X19_Y20_N22
\inst22|Div1|auto_generated|divider|divider|op_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_6~0_combout\ = \inst22|v_count\(2) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_6~1\ = CARRY(\inst22|v_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(2),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_6~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X19_Y20_N26
\inst22|Div1|auto_generated|divider|divider|op_6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_6~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_6~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_6~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_6~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_6~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_6~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X18_Y20_N6
\inst22|Div1|auto_generated|divider|divider|op_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_7~0_combout\ = \inst22|v_count\(1) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_7~1\ = CARRY(\inst22|v_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(1),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_7~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X18_Y20_N8
\inst22|Div1|auto_generated|divider|divider|op_7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_7~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_7~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_7~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_7~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_7~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X18_Y20_N10
\inst22|Div1|auto_generated|divider|divider|op_7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_7~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_7~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_7~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_7~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_7~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_7~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X17_Y20_N22
\inst22|Div1|auto_generated|divider|divider|op_8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_8~1_cout\ = CARRY(\inst22|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(0),
	datad => VCC,
	cout => \inst22|Div1|auto_generated|divider|divider|op_8~1_cout\);

-- Location: LCCOMB_X17_Y20_N24
\inst22|Div1|auto_generated|divider|divider|op_8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_8~3_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[32]~94_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_8~1_cout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_8~3_cout\);

-- Location: LCCOMB_X17_Y20_N26
\inst22|Div1|auto_generated|divider|divider|op_8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_8~5_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_8~3_cout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[33]~107_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[33]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[33]~107_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_8~3_cout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_8~5_cout\);

-- Location: LCCOMB_X17_Y20_N28
\inst22|Div1|auto_generated|divider|divider|op_8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[34]~100_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[34]~92_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_8~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[34]~100_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[34]~92_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_8~5_cout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X17_Y20_N30
\inst22|Div1|auto_generated|divider|divider|op_8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_8~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_8~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X21_Y22_N14
\inst22|Div0|auto_generated|divider|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\ = \inst22|h_count\(7) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_1~1\ = CARRY(\inst22|h_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(7),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X21_Y22_N18
\inst22|Div0|auto_generated|divider|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_1~4_combout\ = (\inst22|h_count\(9) & (\inst22|Div0|auto_generated|divider|divider|op_1~3\ $ (GND))) # (!\inst22|h_count\(9) & (!\inst22|Div0|auto_generated|divider|divider|op_1~3\ & VCC))
-- \inst22|Div0|auto_generated|divider|divider|op_1~5\ = CARRY((\inst22|h_count\(9) & !\inst22|Div0|auto_generated|divider|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(9),
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_1~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_1~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X21_Y20_N12
\inst22|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~12_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & (!\inst22|Add2~11\ & VCC)) # (!\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & (\inst22|Add2~11\ $ (GND)))
-- \inst22|Add2~13\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & !\inst22|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~11\,
	combout => \inst22|Add2~12_combout\,
	cout => \inst22|Add2~13\);

-- Location: LCCOMB_X21_Y20_N14
\inst22|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~14_combout\ = \inst22|Add2~13\ $ (!\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	cin => \inst22|Add2~13\,
	combout => \inst22|Add2~14_combout\);

-- Location: LCCOMB_X22_Y23_N6
\inst22|Div0|auto_generated|divider|divider|op_3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_3~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_3~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_3~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_3~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X21_Y23_N6
\inst22|Div0|auto_generated|divider|divider|op_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\ = \inst22|h_count\(4) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_4~1\ = CARRY(\inst22|h_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(4),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X21_Y23_N10
\inst22|Div0|auto_generated|divider|divider|op_4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_4~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_4~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_4~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_4~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X21_Y23_N26
\inst22|Div0|auto_generated|divider|divider|op_5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_5~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_5~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_5~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_5~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_5~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X19_Y23_N20
\inst22|Div0|auto_generated|divider|divider|op_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~0_combout\ = \inst22|h_count\(1) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_7~1\ = CARRY(\inst22|h_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(1),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_7~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X19_Y23_N22
\inst22|Div0|auto_generated|divider|divider|op_7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_7~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_7~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_7~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_7~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X19_Y23_N24
\inst22|Div0|auto_generated|divider|divider|op_7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_7~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_7~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_7~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_7~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_7~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X19_Y19_N10
\inst22|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~4_combout\ = (\inst22|v_count\(2) & (\inst22|Add1~3\ $ (GND))) # (!\inst22|v_count\(2) & (!\inst22|Add1~3\ & VCC))
-- \inst22|Add1~5\ = CARRY((\inst22|v_count\(2) & !\inst22|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(2),
	datad => VCC,
	cin => \inst22|Add1~3\,
	combout => \inst22|Add1~4_combout\,
	cout => \inst22|Add1~5\);

-- Location: LCCOMB_X31_Y33_N14
\inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (!\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((!\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24_combout\);

-- Location: LCCOMB_X31_Y33_N24
\inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\);

-- Location: LCCOMB_X31_Y33_N4
\inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[31]~24_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26_combout\);

-- Location: LCCOMB_X31_Y33_N0
\inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[47]~26_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30_combout\);

-- Location: LCFF_X33_Y32_N7
\RZ|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux5~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(10));

-- Location: LCFF_X34_Y34_N9
\RZ|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux9~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(6));

-- Location: LCFF_X38_Y33_N17
\inst4|RegL12|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegL12|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(15));

-- Location: LCCOMB_X37_Y33_N10
\inst4|Mux1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~0_combout\ = (\inst18|output\(4) & (\inst18|output\(5))) # (!\inst18|output\(4) & ((\inst18|output\(5) & ((\inst4|RegN14|output\(15)))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegL12|output\(15),
	datad => \inst4|RegN14|output\(15),
	combout => \inst4|Mux1|Mux0~0_combout\);

-- Location: LCCOMB_X37_Y32_N4
\inst4|Mux1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~2_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(15)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(15) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(15),
	datac => \inst4|RegI9|output\(15),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux0~2_combout\);

-- Location: LCCOMB_X38_Y32_N4
\inst4|Mux1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux0~2_combout\ & ((\inst4|RegK11|output\(15)))) # (!\inst4|Mux1|Mux0~2_combout\ & (\inst4|RegJ10|output\(15))))) # (!\inst18|output\(5) & (\inst4|Mux1|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|Mux1|Mux0~2_combout\,
	datac => \inst4|RegJ10|output\(15),
	datad => \inst4|RegK11|output\(15),
	combout => \inst4|Mux1|Mux0~3_combout\);

-- Location: LCFF_X37_Y34_N13
\inst4|RegB2|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegB2|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(15));

-- Location: LCFF_X37_Y33_N1
\inst4|RegC3|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegC3|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(15));

-- Location: LCFF_X44_Y34_N17
\inst4|RegA1|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegA1|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(15));

-- Location: LCFF_X43_Y33_N1
\inst4|RegF6|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(15));

-- Location: LCFF_X43_Y34_N1
\inst4|RegE5|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(15));

-- Location: LCFF_X43_Y34_N31
\inst4|RegD4|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(15));

-- Location: LCCOMB_X43_Y34_N0
\inst4|Mux1|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~5_combout\ = (\inst18|output\(5) & (\inst18|output\(4))) # (!\inst18|output\(5) & ((\inst18|output\(4) & (\inst4|RegE5|output\(15))) # (!\inst18|output\(4) & ((\inst4|RegD4|output\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegE5|output\(15),
	datad => \inst4|RegD4|output\(15),
	combout => \inst4|Mux1|Mux0~5_combout\);

-- Location: LCFF_X43_Y33_N31
\inst4|RegG7|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegG7|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(15));

-- Location: LCCOMB_X43_Y33_N16
\inst4|Mux1|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~6_combout\ = (\inst4|Mux1|Mux0~5_combout\ & ((\inst4|RegG7|output\(15)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux0~5_combout\ & (((\inst18|output\(5) & \inst4|RegF6|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux0~5_combout\,
	datab => \inst4|RegG7|output\(15),
	datac => \inst18|output\(5),
	datad => \inst4|RegF6|output\(15),
	combout => \inst4|Mux1|Mux0~6_combout\);

-- Location: LCCOMB_X44_Y33_N4
\inst4|Mux1|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~7_combout\ = (\inst4|Mux1|Mux1~2_combout\ & (((\inst4|Mux1|Mux0~6_combout\)) # (!\inst4|Mux1|Mux1~1_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux1~1_combout\ & (\inst4|RegA1|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~2_combout\,
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|RegA1|output\(15),
	datad => \inst4|Mux1|Mux0~6_combout\,
	combout => \inst4|Mux1|Mux0~7_combout\);

-- Location: LCCOMB_X37_Y33_N18
\inst4|Mux1|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux0~7_combout\ & ((\inst4|RegC3|output\(15)))) # (!\inst4|Mux1|Mux0~7_combout\ & (\inst4|RegB2|output\(15))))) # (!\inst4|Mux1|Mux1~0_combout\ & (((\inst4|Mux1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(15),
	datab => \inst4|RegC3|output\(15),
	datac => \inst4|Mux1|Mux1~0_combout\,
	datad => \inst4|Mux1|Mux0~7_combout\,
	combout => \inst4|Mux1|Mux0~8_combout\);

-- Location: LCFF_X37_Y32_N17
\inst4|RegI9|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(14));

-- Location: LCFF_X37_Y32_N11
\inst4|RegH8|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(14));

-- Location: LCCOMB_X37_Y32_N16
\inst4|Mux1|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~5_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(14)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(14) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(14),
	datac => \inst4|RegI9|output\(14),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux1~5_combout\);

-- Location: LCCOMB_X38_Y32_N22
\inst4|Mux1|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~6_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux1~5_combout\ & ((\inst4|RegK11|output\(14)))) # (!\inst4|Mux1|Mux1~5_combout\ & (\inst4|RegJ10|output\(14))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(14),
	datab => \inst18|output\(5),
	datac => \inst4|RegK11|output\(14),
	datad => \inst4|Mux1|Mux1~5_combout\,
	combout => \inst4|Mux1|Mux1~6_combout\);

-- Location: LCFF_X41_Y33_N13
\inst4|RegB2|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(14));

-- Location: LCFF_X44_Y34_N11
\inst4|RegA1|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(14));

-- Location: LCCOMB_X44_Y34_N8
\inst4|Mux1|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~8_combout\ = (\inst18|output\(5) & ((\inst18|output\(4)) # ((\inst4|RegF6|output\(14))))) # (!\inst18|output\(5) & (!\inst18|output\(4) & ((\inst4|RegD4|output\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegF6|output\(14),
	datad => \inst4|RegD4|output\(14),
	combout => \inst4|Mux1|Mux1~8_combout\);

-- Location: LCCOMB_X44_Y34_N30
\inst4|Mux1|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~9_combout\ = (\inst4|Mux1|Mux1~8_combout\ & (((\inst4|RegG7|output\(14)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux1~8_combout\ & (\inst4|RegE5|output\(14) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegE5|output\(14),
	datab => \inst4|Mux1|Mux1~8_combout\,
	datac => \inst4|RegG7|output\(14),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux1~9_combout\);

-- Location: LCCOMB_X45_Y34_N26
\inst4|Mux1|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~10_combout\ = (\inst4|Mux1|Mux1~2_combout\ & (((\inst4|Mux1|Mux1~9_combout\) # (!\inst4|Mux1|Mux1~1_combout\)))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(14) & ((\inst4|Mux1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(14),
	datab => \inst4|Mux1|Mux1~2_combout\,
	datac => \inst4|Mux1|Mux1~9_combout\,
	datad => \inst4|Mux1|Mux1~1_combout\,
	combout => \inst4|Mux1|Mux1~10_combout\);

-- Location: LCCOMB_X41_Y33_N14
\inst4|Mux1|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~11_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux1~10_combout\ & ((\inst4|RegC3|output\(14)))) # (!\inst4|Mux1|Mux1~10_combout\ & (\inst4|RegB2|output\(14))))) # (!\inst4|Mux1|Mux1~0_combout\ & 
-- (((\inst4|Mux1|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(14),
	datab => \inst4|Mux1|Mux1~0_combout\,
	datac => \inst4|RegC3|output\(14),
	datad => \inst4|Mux1|Mux1~10_combout\,
	combout => \inst4|Mux1|Mux1~11_combout\);

-- Location: LCFF_X43_Y34_N13
\inst4|RegE5|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(13));

-- Location: LCFF_X43_Y34_N27
\inst4|RegD4|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(13));

-- Location: LCCOMB_X43_Y34_N12
\inst4|Mux1|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~5_combout\ = (\inst18|output\(5) & (((\inst18|output\(4))))) # (!\inst18|output\(5) & ((\inst18|output\(4) & ((\inst4|RegE5|output\(13)))) # (!\inst18|output\(4) & (\inst4|RegD4|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegD4|output\(13),
	datab => \inst18|output\(5),
	datac => \inst4|RegE5|output\(13),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux2~5_combout\);

-- Location: LCCOMB_X44_Y34_N20
\inst4|Mux1|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~6_combout\ = (\inst4|Mux1|Mux2~5_combout\ & ((\inst4|RegG7|output\(13)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux2~5_combout\ & (((\inst18|output\(5) & \inst4|RegF6|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux2~5_combout\,
	datab => \inst4|RegG7|output\(13),
	datac => \inst18|output\(5),
	datad => \inst4|RegF6|output\(13),
	combout => \inst4|Mux1|Mux2~6_combout\);

-- Location: LCFF_X38_Y34_N27
\inst4|RegM13|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(12));

-- Location: LCFF_X37_Y33_N23
\inst4|RegN14|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(12));

-- Location: LCFF_X38_Y33_N5
\inst4|RegL12|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(12));

-- Location: LCCOMB_X37_Y33_N22
\inst4|Mux1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(12)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(12) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(12),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(12),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux3~0_combout\);

-- Location: LCFF_X38_Y33_N27
\inst4|RegO15|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(12));

-- Location: LCCOMB_X37_Y33_N16
\inst4|Mux1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~1_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux3~0_combout\ & ((\inst4|RegO15|output\(12)))) # (!\inst4|Mux1|Mux3~0_combout\ & (\inst4|RegM13|output\(12))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegM13|output\(12),
	datac => \inst4|RegO15|output\(12),
	datad => \inst4|Mux1|Mux3~0_combout\,
	combout => \inst4|Mux1|Mux3~1_combout\);

-- Location: LCFF_X38_Y32_N13
\inst4|RegJ10|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(12));

-- Location: LCCOMB_X37_Y32_N8
\inst4|Mux1|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(12))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(12),
	datad => \inst4|RegH8|output\(12),
	combout => \inst4|Mux1|Mux3~2_combout\);

-- Location: LCCOMB_X38_Y32_N12
\inst4|Mux1|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~3_combout\ = (\inst4|Mux1|Mux3~2_combout\ & (((\inst4|RegK11|output\(12))) # (!\inst18|output\(5)))) # (!\inst4|Mux1|Mux3~2_combout\ & (\inst18|output\(5) & (\inst4|RegJ10|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux3~2_combout\,
	datab => \inst18|output\(5),
	datac => \inst4|RegJ10|output\(12),
	datad => \inst4|RegK11|output\(12),
	combout => \inst4|Mux1|Mux3~3_combout\);

-- Location: LCCOMB_X37_Y33_N26
\inst4|Mux1|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux3~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux3~3_combout\,
	datab => \inst18|output\(6),
	datac => \inst4|Mux1|Mux3~1_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux3~4_combout\);

-- Location: LCFF_X37_Y34_N27
\inst4|RegB2|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(12));

-- Location: LCFF_X44_Y33_N7
\inst4|RegF6|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[12]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(12));

-- Location: LCFF_X43_Y34_N7
\inst4|RegD4|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(12));

-- Location: LCCOMB_X44_Y33_N16
\inst4|Mux1|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~5_combout\ = (\inst18|output\(5) & (((\inst18|output\(4)) # (\inst4|RegF6|output\(12))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(12) & (!\inst18|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegD4|output\(12),
	datac => \inst18|output\(4),
	datad => \inst4|RegF6|output\(12),
	combout => \inst4|Mux1|Mux3~5_combout\);

-- Location: LCFF_X38_Y33_N13
\inst4|RegL12|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(11));

-- Location: LCFF_X42_Y34_N17
\inst4|RegF6|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[11]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(11));

-- Location: LCFF_X43_Y34_N21
\inst4|RegE5|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(11));

-- Location: LCCOMB_X43_Y34_N20
\inst4|Mux1|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~5_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegE5|output\(11))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegD4|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegE5|output\(11),
	datad => \inst4|RegD4|output\(11),
	combout => \inst4|Mux1|Mux4~5_combout\);

-- Location: LCCOMB_X42_Y34_N18
\inst4|Mux1|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~6_combout\ = (\inst4|Mux1|Mux4~5_combout\ & (((\inst4|RegG7|output\(11)) # (!\inst18|output\(5))))) # (!\inst4|Mux1|Mux4~5_combout\ & (\inst4|RegF6|output\(11) & ((\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegF6|output\(11),
	datab => \inst4|Mux1|Mux4~5_combout\,
	datac => \inst4|RegG7|output\(11),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux4~6_combout\);

-- Location: LCCOMB_X41_Y33_N16
\inst4|Mux1|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux4~6_combout\)) # (!\inst4|Mux1|Mux1~2_combout\ & ((\inst4|RegA1|output\(11)))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~1_combout\,
	datab => \inst4|Mux1|Mux4~6_combout\,
	datac => \inst4|RegA1|output\(11),
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux4~7_combout\);

-- Location: LCCOMB_X41_Y33_N22
\inst4|Mux1|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~8_combout\ = (\inst4|Mux1|Mux4~7_combout\ & (((\inst4|RegC3|output\(11)) # (!\inst4|Mux1|Mux1~0_combout\)))) # (!\inst4|Mux1|Mux4~7_combout\ & (\inst4|RegB2|output\(11) & ((\inst4|Mux1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux4~7_combout\,
	datab => \inst4|RegB2|output\(11),
	datac => \inst4|RegC3|output\(11),
	datad => \inst4|Mux1|Mux1~0_combout\,
	combout => \inst4|Mux1|Mux4~8_combout\);

-- Location: LCCOMB_X37_Y32_N0
\inst4|Mux1|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(10))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(10),
	datad => \inst4|RegH8|output\(10),
	combout => \inst4|Mux1|Mux5~2_combout\);

-- Location: LCFF_X38_Y32_N7
\inst4|RegK11|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(10));

-- Location: LCCOMB_X38_Y32_N6
\inst4|Mux1|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~3_combout\ = (\inst4|Mux1|Mux5~2_combout\ & (((\inst4|RegK11|output\(10)) # (!\inst18|output\(5))))) # (!\inst4|Mux1|Mux5~2_combout\ & (\inst4|RegJ10|output\(10) & ((\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux5~2_combout\,
	datab => \inst4|RegJ10|output\(10),
	datac => \inst4|RegK11|output\(10),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux5~3_combout\);

-- Location: LCFF_X43_Y34_N9
\inst4|RegE5|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(10));

-- Location: LCFF_X45_Y34_N29
\inst4|RegF6|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(10));

-- Location: LCFF_X43_Y34_N3
\inst4|RegD4|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(10));

-- Location: LCCOMB_X45_Y34_N30
\inst4|Mux1|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~5_combout\ = (\inst18|output\(5) & (((\inst18|output\(4)) # (\inst4|RegF6|output\(10))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(10) & (!\inst18|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegD4|output\(10),
	datac => \inst18|output\(4),
	datad => \inst4|RegF6|output\(10),
	combout => \inst4|Mux1|Mux5~5_combout\);

-- Location: LCFF_X44_Y34_N25
\inst4|RegG7|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(10));

-- Location: LCCOMB_X44_Y34_N24
\inst4|Mux1|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~6_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux5~5_combout\ & ((\inst4|RegG7|output\(10)))) # (!\inst4|Mux1|Mux5~5_combout\ & (\inst4|RegE5|output\(10))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegE5|output\(10),
	datab => \inst18|output\(4),
	datac => \inst4|RegG7|output\(10),
	datad => \inst4|Mux1|Mux5~5_combout\,
	combout => \inst4|Mux1|Mux5~6_combout\);

-- Location: LCFF_X41_Y34_N7
\inst4|RegO15|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(9));

-- Location: LCFF_X38_Y32_N21
\inst4|RegJ10|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(9));

-- Location: LCFF_X37_Y32_N21
\inst4|RegI9|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(9));

-- Location: LCFF_X37_Y32_N3
\inst4|RegH8|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(9));

-- Location: LCCOMB_X37_Y32_N20
\inst4|Mux1|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(9))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(9),
	datad => \inst4|RegH8|output\(9),
	combout => \inst4|Mux1|Mux6~2_combout\);

-- Location: LCFF_X38_Y32_N15
\inst4|RegK11|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(9));

-- Location: LCCOMB_X38_Y32_N20
\inst4|Mux1|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~3_combout\ = (\inst4|Mux1|Mux6~2_combout\ & ((\inst4|RegK11|output\(9)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux6~2_combout\ & (((\inst4|RegJ10|output\(9) & \inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux6~2_combout\,
	datab => \inst4|RegK11|output\(9),
	datac => \inst4|RegJ10|output\(9),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux6~3_combout\);

-- Location: LCFF_X42_Y34_N29
\inst4|RegF6|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(9));

-- Location: LCFF_X43_Y34_N29
\inst4|RegE5|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(9));

-- Location: LCFF_X43_Y34_N11
\inst4|RegD4|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(9));

-- Location: LCCOMB_X43_Y34_N28
\inst4|Mux1|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~5_combout\ = (\inst18|output\(5) & (((\inst18|output\(4))))) # (!\inst18|output\(5) & ((\inst18|output\(4) & ((\inst4|RegE5|output\(9)))) # (!\inst18|output\(4) & (\inst4|RegD4|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegD4|output\(9),
	datab => \inst18|output\(5),
	datac => \inst4|RegE5|output\(9),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux6~5_combout\);

-- Location: LCFF_X42_Y33_N11
\inst4|RegG7|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(9));

-- Location: LCCOMB_X42_Y34_N10
\inst4|Mux1|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~6_combout\ = (\inst4|Mux1|Mux6~5_combout\ & ((\inst4|RegG7|output\(9)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux6~5_combout\ & (((\inst4|RegF6|output\(9) & \inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegG7|output\(9),
	datab => \inst4|Mux1|Mux6~5_combout\,
	datac => \inst4|RegF6|output\(9),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux6~6_combout\);

-- Location: LCCOMB_X41_Y33_N10
\inst4|Mux1|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux6~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(9))))) # (!\inst4|Mux1|Mux1~1_combout\ & (\inst4|Mux1|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~1_combout\,
	datab => \inst4|Mux1|Mux1~2_combout\,
	datac => \inst4|RegA1|output\(9),
	datad => \inst4|Mux1|Mux6~6_combout\,
	combout => \inst4|Mux1|Mux6~7_combout\);

-- Location: LCCOMB_X41_Y33_N4
\inst4|Mux1|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~8_combout\ = (\inst4|Mux1|Mux6~7_combout\ & (((\inst4|RegC3|output\(9)) # (!\inst4|Mux1|Mux1~0_combout\)))) # (!\inst4|Mux1|Mux6~7_combout\ & (\inst4|RegB2|output\(9) & ((\inst4|Mux1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux6~7_combout\,
	datab => \inst4|RegB2|output\(9),
	datac => \inst4|RegC3|output\(9),
	datad => \inst4|Mux1|Mux1~0_combout\,
	combout => \inst4|Mux1|Mux6~8_combout\);

-- Location: LCFF_X40_Y34_N25
\inst4|RegM13|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(8));

-- Location: LCCOMB_X42_Y34_N24
\inst4|Mux1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(8)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(8) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(8),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(8),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux7~0_combout\);

-- Location: LCCOMB_X41_Y34_N4
\inst4|Mux1|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~1_combout\ = (\inst4|Mux1|Mux7~0_combout\ & (((\inst4|RegO15|output\(8)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux7~0_combout\ & (\inst4|RegM13|output\(8) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux7~0_combout\,
	datab => \inst4|RegM13|output\(8),
	datac => \inst4|RegO15|output\(8),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux7~1_combout\);

-- Location: LCCOMB_X41_Y32_N8
\inst4|Mux1|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~2_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(8)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(8) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(8),
	datac => \inst4|RegI9|output\(8),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux7~2_combout\);

-- Location: LCFF_X40_Y32_N11
\inst4|RegK11|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(8));

-- Location: LCCOMB_X40_Y32_N10
\inst4|Mux1|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~3_combout\ = (\inst4|Mux1|Mux7~2_combout\ & (((\inst4|RegK11|output\(8))) # (!\inst18|output\(5)))) # (!\inst4|Mux1|Mux7~2_combout\ & (\inst18|output\(5) & ((\inst4|RegJ10|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux7~2_combout\,
	datab => \inst18|output\(5),
	datac => \inst4|RegK11|output\(8),
	datad => \inst4|RegJ10|output\(8),
	combout => \inst4|Mux1|Mux7~3_combout\);

-- Location: LCCOMB_X36_Y33_N6
\inst4|Mux1|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux7~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux7~3_combout\,
	datab => \inst4|Mux1|Mux7~1_combout\,
	datac => \inst18|output\(6),
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux7~4_combout\);

-- Location: LCFF_X43_Y34_N17
\inst4|RegE5|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(8));

-- Location: LCFF_X42_Y34_N15
\inst4|RegF6|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(8));

-- Location: LCFF_X43_Y34_N23
\inst4|RegD4|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(8));

-- Location: LCCOMB_X42_Y34_N14
\inst4|Mux1|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~5_combout\ = (\inst18|output\(5) & (((\inst4|RegF6|output\(8)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(8) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegD4|output\(8),
	datab => \inst18|output\(5),
	datac => \inst4|RegF6|output\(8),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux7~5_combout\);

-- Location: LCFF_X42_Y33_N15
\inst4|RegG7|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(8));

-- Location: LCCOMB_X43_Y34_N16
\inst4|Mux1|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~6_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux7~5_combout\ & (\inst4|RegG7|output\(8))) # (!\inst4|Mux1|Mux7~5_combout\ & ((\inst4|RegE5|output\(8)))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegG7|output\(8),
	datab => \inst18|output\(4),
	datac => \inst4|RegE5|output\(8),
	datad => \inst4|Mux1|Mux7~5_combout\,
	combout => \inst4|Mux1|Mux7~6_combout\);

-- Location: LCFF_X40_Y33_N1
\inst4|RegB2|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(7));

-- Location: LCFF_X40_Y33_N27
\inst4|RegC3|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(7));

-- Location: LCFF_X42_Y33_N13
\inst4|RegA1|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(7));

-- Location: LCFF_X43_Y33_N3
\inst4|RegF6|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(7));

-- Location: LCFF_X45_Y33_N25
\inst4|RegE5|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(7));

-- Location: LCFF_X45_Y33_N27
\inst4|RegD4|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(7));

-- Location: LCCOMB_X45_Y33_N24
\inst4|Mux1|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~5_combout\ = (\inst18|output\(5) & (\inst18|output\(4))) # (!\inst18|output\(5) & ((\inst18|output\(4) & (\inst4|RegE5|output\(7))) # (!\inst18|output\(4) & ((\inst4|RegD4|output\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegE5|output\(7),
	datad => \inst4|RegD4|output\(7),
	combout => \inst4|Mux1|Mux8~5_combout\);

-- Location: LCFF_X42_Y33_N19
\inst4|RegG7|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(7));

-- Location: LCCOMB_X43_Y33_N4
\inst4|Mux1|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~6_combout\ = (\inst4|Mux1|Mux8~5_combout\ & (((\inst4|RegG7|output\(7)) # (!\inst18|output\(5))))) # (!\inst4|Mux1|Mux8~5_combout\ & (\inst4|RegF6|output\(7) & (\inst18|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux8~5_combout\,
	datab => \inst4|RegF6|output\(7),
	datac => \inst18|output\(5),
	datad => \inst4|RegG7|output\(7),
	combout => \inst4|Mux1|Mux8~6_combout\);

-- Location: LCCOMB_X43_Y33_N14
\inst4|Mux1|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~7_combout\ = (\inst4|Mux1|Mux1~2_combout\ & (((\inst4|Mux1|Mux8~6_combout\) # (!\inst4|Mux1|Mux1~1_combout\)))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(7) & ((\inst4|Mux1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(7),
	datab => \inst4|Mux1|Mux1~2_combout\,
	datac => \inst4|Mux1|Mux8~6_combout\,
	datad => \inst4|Mux1|Mux1~1_combout\,
	combout => \inst4|Mux1|Mux8~7_combout\);

-- Location: LCCOMB_X40_Y33_N26
\inst4|Mux1|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux8~7_combout\ & ((\inst4|RegC3|output\(7)))) # (!\inst4|Mux1|Mux8~7_combout\ & (\inst4|RegB2|output\(7))))) # (!\inst4|Mux1|Mux1~0_combout\ & (((\inst4|Mux1|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|RegB2|output\(7),
	datac => \inst4|RegC3|output\(7),
	datad => \inst4|Mux1|Mux8~7_combout\,
	combout => \inst4|Mux1|Mux8~8_combout\);

-- Location: LCCOMB_X42_Y34_N6
\inst4|Mux1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(6)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(6) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(6),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(6),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux9~0_combout\);

-- Location: LCFF_X41_Y32_N17
\inst4|RegI9|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(6));

-- Location: LCFF_X41_Y32_N27
\inst4|RegH8|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(6));

-- Location: LCCOMB_X41_Y32_N16
\inst4|Mux1|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~2_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(6)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(6) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(6),
	datac => \inst4|RegI9|output\(6),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux9~2_combout\);

-- Location: LCCOMB_X40_Y32_N30
\inst4|Mux1|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~3_combout\ = (\inst4|Mux1|Mux9~2_combout\ & (((\inst4|RegK11|output\(6)) # (!\inst18|output\(5))))) # (!\inst4|Mux1|Mux9~2_combout\ & (\inst4|RegJ10|output\(6) & ((\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux9~2_combout\,
	datab => \inst4|RegJ10|output\(6),
	datac => \inst4|RegK11|output\(6),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux9~3_combout\);

-- Location: LCFF_X45_Y33_N29
\inst4|RegE5|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(6));

-- Location: LCFF_X44_Y33_N27
\inst4|RegF6|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[6]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(6));

-- Location: LCFF_X45_Y33_N7
\inst4|RegD4|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(6));

-- Location: LCCOMB_X44_Y33_N24
\inst4|Mux1|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~5_combout\ = (\inst18|output\(5) & ((\inst4|RegF6|output\(6)) # ((\inst18|output\(4))))) # (!\inst18|output\(5) & (((!\inst18|output\(4) & \inst4|RegD4|output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegF6|output\(6),
	datac => \inst18|output\(4),
	datad => \inst4|RegD4|output\(6),
	combout => \inst4|Mux1|Mux9~5_combout\);

-- Location: LCFF_X44_Y33_N19
\inst4|RegG7|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegG7|output[6]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(6));

-- Location: LCCOMB_X44_Y33_N8
\inst4|Mux1|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~6_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux9~5_combout\ & (\inst4|RegG7|output\(6))) # (!\inst4|Mux1|Mux9~5_combout\ & ((\inst4|RegE5|output\(6)))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegG7|output\(6),
	datac => \inst4|Mux1|Mux9~5_combout\,
	datad => \inst4|RegE5|output\(6),
	combout => \inst4|Mux1|Mux9~6_combout\);

-- Location: LCCOMB_X43_Y33_N28
\inst4|Mux1|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux9~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(6))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(6),
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|Mux1|Mux9~6_combout\,
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux9~7_combout\);

-- Location: LCCOMB_X42_Y32_N18
\inst4|Mux1|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~8_combout\ = (\inst4|Mux1|Mux9~7_combout\ & ((\inst4|RegC3|output\(6)) # ((!\inst4|Mux1|Mux1~0_combout\)))) # (!\inst4|Mux1|Mux9~7_combout\ & (((\inst4|RegB2|output\(6) & \inst4|Mux1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux9~7_combout\,
	datab => \inst4|RegC3|output\(6),
	datac => \inst4|RegB2|output\(6),
	datad => \inst4|Mux1|Mux1~0_combout\,
	combout => \inst4|Mux1|Mux9~8_combout\);

-- Location: LCFF_X40_Y34_N21
\inst4|RegM13|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(5));

-- Location: LCCOMB_X42_Y34_N20
\inst4|Mux1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(5)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(5) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(5),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(5),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux10~0_combout\);

-- Location: LCCOMB_X42_Y34_N22
\inst4|Mux1|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~1_combout\ = (\inst4|Mux1|Mux10~0_combout\ & ((\inst4|RegO15|output\(5)) # ((!\inst18|output\(4))))) # (!\inst4|Mux1|Mux10~0_combout\ & (((\inst4|RegM13|output\(5) & \inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegO15|output\(5),
	datab => \inst4|RegM13|output\(5),
	datac => \inst4|Mux1|Mux10~0_combout\,
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux10~1_combout\);

-- Location: LCFF_X37_Y32_N29
\inst4|RegI9|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(5));

-- Location: LCCOMB_X37_Y32_N28
\inst4|Mux1|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(5))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(5),
	datad => \inst4|RegH8|output\(5),
	combout => \inst4|Mux1|Mux10~2_combout\);

-- Location: LCCOMB_X40_Y32_N0
\inst4|Mux1|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux10~2_combout\ & ((\inst4|RegK11|output\(5)))) # (!\inst4|Mux1|Mux10~2_combout\ & (\inst4|RegJ10|output\(5))))) # (!\inst18|output\(5) & (\inst4|Mux1|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|Mux1|Mux10~2_combout\,
	datac => \inst4|RegJ10|output\(5),
	datad => \inst4|RegK11|output\(5),
	combout => \inst4|Mux1|Mux10~3_combout\);

-- Location: LCCOMB_X34_Y33_N12
\inst4|Mux1|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & (\inst4|Mux1|Mux10~1_combout\)) # (!\inst18|output\(6) & ((\inst4|Mux1|Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(6),
	datab => \inst18|output\(7),
	datac => \inst4|Mux1|Mux10~1_combout\,
	datad => \inst4|Mux1|Mux10~3_combout\,
	combout => \inst4|Mux1|Mux10~4_combout\);

-- Location: LCFF_X43_Y33_N7
\inst4|RegF6|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(5));

-- Location: LCFF_X45_Y33_N5
\inst4|RegE5|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(5));

-- Location: LCFF_X45_Y33_N31
\inst4|RegD4|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(5));

-- Location: LCCOMB_X45_Y33_N4
\inst4|Mux1|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~5_combout\ = (\inst18|output\(5) & (\inst18|output\(4))) # (!\inst18|output\(5) & ((\inst18|output\(4) & (\inst4|RegE5|output\(5))) # (!\inst18|output\(4) & ((\inst4|RegD4|output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegE5|output\(5),
	datad => \inst4|RegD4|output\(5),
	combout => \inst4|Mux1|Mux10~5_combout\);

-- Location: LCFF_X43_Y33_N25
\inst4|RegG7|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(5));

-- Location: LCCOMB_X43_Y33_N24
\inst4|Mux1|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~6_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux10~5_combout\ & (\inst4|RegG7|output\(5))) # (!\inst4|Mux1|Mux10~5_combout\ & ((\inst4|RegF6|output\(5)))))) # (!\inst18|output\(5) & (\inst4|Mux1|Mux10~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|Mux1|Mux10~5_combout\,
	datac => \inst4|RegG7|output\(5),
	datad => \inst4|RegF6|output\(5),
	combout => \inst4|Mux1|Mux10~6_combout\);

-- Location: LCCOMB_X43_Y33_N18
\inst4|Mux1|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux10~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(5))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(5),
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|Mux1|Mux10~6_combout\,
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux10~7_combout\);

-- Location: LCFF_X38_Y34_N13
\inst4|RegM13|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(4));

-- Location: LCFF_X42_Y34_N1
\inst4|RegN14|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(4));

-- Location: LCFF_X41_Y34_N19
\inst4|RegL12|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(4));

-- Location: LCCOMB_X42_Y34_N0
\inst4|Mux1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~0_combout\ = (\inst18|output\(5) & ((\inst18|output\(4)) # ((\inst4|RegN14|output\(4))))) # (!\inst18|output\(5) & (!\inst18|output\(4) & ((\inst4|RegL12|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegN14|output\(4),
	datad => \inst4|RegL12|output\(4),
	combout => \inst4|Mux1|Mux11~0_combout\);

-- Location: LCFF_X41_Y34_N21
\inst4|RegO15|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(4));

-- Location: LCCOMB_X40_Y34_N22
\inst4|Mux1|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~1_combout\ = (\inst4|Mux1|Mux11~0_combout\ & (((\inst4|RegO15|output\(4))) # (!\inst18|output\(4)))) # (!\inst4|Mux1|Mux11~0_combout\ & (\inst18|output\(4) & (\inst4|RegM13|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux11~0_combout\,
	datab => \inst18|output\(4),
	datac => \inst4|RegM13|output\(4),
	datad => \inst4|RegO15|output\(4),
	combout => \inst4|Mux1|Mux11~1_combout\);

-- Location: LCFF_X40_Y32_N9
\inst4|RegJ10|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(4));

-- Location: LCFF_X41_Y32_N25
\inst4|RegI9|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(4));

-- Location: LCFF_X41_Y32_N7
\inst4|RegH8|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(4));

-- Location: LCCOMB_X41_Y32_N24
\inst4|Mux1|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(4))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(4),
	datad => \inst4|RegH8|output\(4),
	combout => \inst4|Mux1|Mux11~2_combout\);

-- Location: LCFF_X40_Y32_N3
\inst4|RegK11|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(4));

-- Location: LCCOMB_X40_Y32_N2
\inst4|Mux1|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux11~2_combout\ & ((\inst4|RegK11|output\(4)))) # (!\inst4|Mux1|Mux11~2_combout\ & (\inst4|RegJ10|output\(4))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegK11|output\(4),
	datad => \inst4|Mux1|Mux11~2_combout\,
	combout => \inst4|Mux1|Mux11~3_combout\);

-- Location: LCCOMB_X37_Y33_N2
\inst4|Mux1|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & (\inst4|Mux1|Mux11~1_combout\)) # (!\inst18|output\(6) & ((\inst4|Mux1|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux11~1_combout\,
	datab => \inst18|output\(6),
	datac => \inst4|Mux1|Mux11~3_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux11~4_combout\);

-- Location: LCCOMB_X44_Y33_N22
\inst4|Mux1|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~5_combout\ = (\inst18|output\(5) & (((\inst4|RegF6|output\(4)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(4) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegD4|output\(4),
	datac => \inst4|RegF6|output\(4),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux11~5_combout\);

-- Location: LCFF_X44_Y33_N21
\inst4|RegG7|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(4));

-- Location: LCCOMB_X44_Y33_N20
\inst4|Mux1|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~6_combout\ = (\inst4|Mux1|Mux11~5_combout\ & (((\inst4|RegG7|output\(4)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux11~5_combout\ & (\inst4|RegE5|output\(4) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegE5|output\(4),
	datab => \inst4|Mux1|Mux11~5_combout\,
	datac => \inst4|RegG7|output\(4),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux11~6_combout\);

-- Location: LCCOMB_X41_Y33_N6
\inst4|Mux1|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux11~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(4))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~1_combout\,
	datab => \inst4|RegA1|output\(4),
	datac => \inst4|Mux1|Mux11~6_combout\,
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux11~7_combout\);

-- Location: LCCOMB_X42_Y34_N2
\inst4|Mux1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(3)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(3) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegL12|output\(3),
	datac => \inst4|RegN14|output\(3),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux12~0_combout\);

-- Location: LCFF_X41_Y32_N21
\inst4|RegI9|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(3));

-- Location: LCFF_X40_Y32_N7
\inst4|RegK11|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(3));

-- Location: LCFF_X44_Y33_N15
\inst4|RegF6|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(3));

-- Location: LCFF_X45_Y33_N21
\inst4|RegE5|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(3));

-- Location: LCFF_X45_Y33_N3
\inst4|RegD4|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(3));

-- Location: LCCOMB_X45_Y33_N2
\inst4|Mux1|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~5_combout\ = (\inst18|output\(5) & (\inst18|output\(4))) # (!\inst18|output\(5) & ((\inst18|output\(4) & ((\inst4|RegE5|output\(3)))) # (!\inst18|output\(4) & (\inst4|RegD4|output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegD4|output\(3),
	datad => \inst4|RegE5|output\(3),
	combout => \inst4|Mux1|Mux12~5_combout\);

-- Location: LCFF_X42_Y33_N9
\inst4|RegG7|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(3));

-- Location: LCCOMB_X44_Y33_N14
\inst4|Mux1|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~6_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux12~5_combout\ & (\inst4|RegG7|output\(3))) # (!\inst4|Mux1|Mux12~5_combout\ & ((\inst4|RegF6|output\(3)))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegG7|output\(3),
	datac => \inst4|RegF6|output\(3),
	datad => \inst4|Mux1|Mux12~5_combout\,
	combout => \inst4|Mux1|Mux12~6_combout\);

-- Location: LCFF_X42_Y35_N25
\inst4|RegN14|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[2]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(2));

-- Location: LCFF_X41_Y35_N25
\inst4|RegL12|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegL12|output[2]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(2));

-- Location: LCCOMB_X41_Y35_N6
\inst4|Mux1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~0_combout\ = (\inst18|output\(4) & (((\inst18|output\(5))))) # (!\inst18|output\(4) & ((\inst18|output\(5) & ((\inst4|RegN14|output\(2)))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(2),
	datab => \inst4|RegN14|output\(2),
	datac => \inst18|output\(4),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux13~0_combout\);

-- Location: LCFF_X40_Y32_N17
\inst4|RegJ10|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(2));

-- Location: LCFF_X41_Y32_N1
\inst4|RegI9|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(2));

-- Location: LCFF_X41_Y32_N19
\inst4|RegH8|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(2));

-- Location: LCCOMB_X41_Y32_N18
\inst4|Mux1|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~2_combout\ = (\inst18|output\(4) & ((\inst4|RegI9|output\(2)) # ((\inst18|output\(5))))) # (!\inst18|output\(4) & (((\inst4|RegH8|output\(2) & !\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegI9|output\(2),
	datac => \inst4|RegH8|output\(2),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux13~2_combout\);

-- Location: LCFF_X40_Y32_N27
\inst4|RegK11|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(2));

-- Location: LCCOMB_X40_Y32_N16
\inst4|Mux1|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux13~2_combout\ & (\inst4|RegK11|output\(2))) # (!\inst4|Mux1|Mux13~2_combout\ & ((\inst4|RegJ10|output\(2)))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegK11|output\(2),
	datac => \inst4|RegJ10|output\(2),
	datad => \inst4|Mux1|Mux13~2_combout\,
	combout => \inst4|Mux1|Mux13~3_combout\);

-- Location: LCFF_X44_Y33_N13
\inst4|RegF6|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(2));

-- Location: LCFF_X45_Y33_N11
\inst4|RegD4|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(2));

-- Location: LCCOMB_X44_Y33_N12
\inst4|Mux1|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~5_combout\ = (\inst18|output\(5) & (((\inst4|RegF6|output\(2)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(2) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegD4|output\(2),
	datac => \inst4|RegF6|output\(2),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux13~5_combout\);

-- Location: LCFF_X40_Y32_N13
\inst4|RegJ10|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(1));

-- Location: LCFF_X41_Y32_N29
\inst4|RegI9|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(1));

-- Location: LCFF_X41_Y32_N23
\inst4|RegH8|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(1));

-- Location: LCCOMB_X41_Y32_N22
\inst4|Mux1|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~2_combout\ = (\inst18|output\(4) & ((\inst4|RegI9|output\(1)) # ((\inst18|output\(5))))) # (!\inst18|output\(4) & (((\inst4|RegH8|output\(1) & !\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegI9|output\(1),
	datac => \inst4|RegH8|output\(1),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux14~2_combout\);

-- Location: LCFF_X40_Y32_N15
\inst4|RegK11|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(1));

-- Location: LCCOMB_X40_Y32_N12
\inst4|Mux1|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~3_combout\ = (\inst4|Mux1|Mux14~2_combout\ & ((\inst4|RegK11|output\(1)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux14~2_combout\ & (((\inst4|RegJ10|output\(1) & \inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux14~2_combout\,
	datab => \inst4|RegK11|output\(1),
	datac => \inst4|RegJ10|output\(1),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux14~3_combout\);

-- Location: LCFF_X42_Y35_N1
\inst4|RegA1|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegA1|output[1]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(1));

-- Location: LCFF_X43_Y33_N11
\inst4|RegF6|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(1));

-- Location: LCFF_X45_Y33_N1
\inst4|RegE5|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(1));

-- Location: LCFF_X45_Y33_N23
\inst4|RegD4|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(1));

-- Location: LCCOMB_X45_Y33_N22
\inst4|Mux1|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~5_combout\ = (\inst18|output\(5) & (\inst18|output\(4))) # (!\inst18|output\(5) & ((\inst18|output\(4) & ((\inst4|RegE5|output\(1)))) # (!\inst18|output\(4) & (\inst4|RegD4|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst18|output\(4),
	datac => \inst4|RegD4|output\(1),
	datad => \inst4|RegE5|output\(1),
	combout => \inst4|Mux1|Mux14~5_combout\);

-- Location: LCFF_X43_Y33_N13
\inst4|RegG7|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(1));

-- Location: LCCOMB_X43_Y33_N10
\inst4|Mux1|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~6_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux14~5_combout\ & ((\inst4|RegG7|output\(1)))) # (!\inst4|Mux1|Mux14~5_combout\ & (\inst4|RegF6|output\(1))))) # (!\inst18|output\(5) & (\inst4|Mux1|Mux14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|Mux1|Mux14~5_combout\,
	datac => \inst4|RegF6|output\(1),
	datad => \inst4|RegG7|output\(1),
	combout => \inst4|Mux1|Mux14~6_combout\);

-- Location: LCCOMB_X43_Y33_N22
\inst4|Mux1|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~7_combout\ = (\inst4|Mux1|Mux1~2_combout\ & (((\inst4|Mux1|Mux14~6_combout\) # (!\inst4|Mux1|Mux1~1_combout\)))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(1) & ((\inst4|Mux1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(1),
	datab => \inst4|Mux1|Mux1~2_combout\,
	datac => \inst4|Mux1|Mux14~6_combout\,
	datad => \inst4|Mux1|Mux1~1_combout\,
	combout => \inst4|Mux1|Mux14~7_combout\);

-- Location: LCCOMB_X40_Y33_N2
\inst4|Mux1|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux14~7_combout\ & ((\inst4|RegC3|output\(1)))) # (!\inst4|Mux1|Mux14~7_combout\ & (\inst4|RegB2|output\(1))))) # (!\inst4|Mux1|Mux1~0_combout\ & (\inst4|Mux1|Mux14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|Mux1|Mux14~7_combout\,
	datac => \inst4|RegB2|output\(1),
	datad => \inst4|RegC3|output\(1),
	combout => \inst4|Mux1|Mux14~8_combout\);

-- Location: LCFF_X40_Y35_N31
\inst4|RegM13|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(0));

-- Location: LCFF_X41_Y35_N11
\inst4|RegL12|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(0));

-- Location: LCFF_X38_Y32_N29
\inst4|RegJ10|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(0));

-- Location: LCFF_X41_Y32_N5
\inst4|RegI9|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(0));

-- Location: LCFF_X41_Y32_N15
\inst4|RegH8|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(0));

-- Location: LCCOMB_X41_Y32_N14
\inst4|Mux1|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~2_combout\ = (\inst18|output\(4) & ((\inst4|RegI9|output\(0)) # ((\inst18|output\(5))))) # (!\inst18|output\(4) & (((\inst4|RegH8|output\(0) & !\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegI9|output\(0),
	datac => \inst4|RegH8|output\(0),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux15~2_combout\);

-- Location: LCFF_X38_Y32_N3
\inst4|RegK11|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(0));

-- Location: LCCOMB_X38_Y32_N28
\inst4|Mux1|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~3_combout\ = (\inst4|Mux1|Mux15~2_combout\ & (((\inst4|RegK11|output\(0))) # (!\inst18|output\(5)))) # (!\inst4|Mux1|Mux15~2_combout\ & (\inst18|output\(5) & (\inst4|RegJ10|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux15~2_combout\,
	datab => \inst18|output\(5),
	datac => \inst4|RegJ10|output\(0),
	datad => \inst4|RegK11|output\(0),
	combout => \inst4|Mux1|Mux15~3_combout\);

-- Location: LCFF_X42_Y35_N13
\inst4|RegA1|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegA1|output[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(0));

-- Location: LCFF_X45_Y33_N13
\inst4|RegE5|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(0));

-- Location: LCFF_X44_Y33_N29
\inst4|RegF6|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(0));

-- Location: LCFF_X45_Y33_N15
\inst4|RegD4|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(0));

-- Location: LCCOMB_X44_Y33_N28
\inst4|Mux1|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~5_combout\ = (\inst18|output\(5) & (((\inst4|RegF6|output\(0)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegD4|output\(0) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegD4|output\(0),
	datac => \inst4|RegF6|output\(0),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux15~5_combout\);

-- Location: LCFF_X44_Y33_N3
\inst4|RegG7|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(0));

-- Location: LCCOMB_X44_Y33_N2
\inst4|Mux1|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~6_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux15~5_combout\ & ((\inst4|RegG7|output\(0)))) # (!\inst4|Mux1|Mux15~5_combout\ & (\inst4|RegE5|output\(0))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegE5|output\(0),
	datac => \inst4|RegG7|output\(0),
	datad => \inst4|Mux1|Mux15~5_combout\,
	combout => \inst4|Mux1|Mux15~6_combout\);

-- Location: LCCOMB_X43_Y33_N8
\inst4|Mux1|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~7_combout\ = (\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux15~6_combout\) # ((!\inst4|Mux1|Mux1~1_combout\)))) # (!\inst4|Mux1|Mux1~2_combout\ & (((\inst4|RegA1|output\(0) & \inst4|Mux1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux15~6_combout\,
	datab => \inst4|Mux1|Mux1~2_combout\,
	datac => \inst4|RegA1|output\(0),
	datad => \inst4|Mux1|Mux1~1_combout\,
	combout => \inst4|Mux1|Mux15~7_combout\);

-- Location: LCCOMB_X40_Y33_N8
\inst4|Mux1|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux15~7_combout\ & ((\inst4|RegC3|output\(0)))) # (!\inst4|Mux1|Mux15~7_combout\ & (\inst4|RegB2|output\(0))))) # (!\inst4|Mux1|Mux1~0_combout\ & 
-- (((\inst4|Mux1|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|RegB2|output\(0),
	datac => \inst4|RegC3|output\(0),
	datad => \inst4|Mux1|Mux15~7_combout\,
	combout => \inst4|Mux1|Mux15~8_combout\);

-- Location: LCCOMB_X43_Y34_N30
\inst4|Mux2|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~6_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegE5|output\(15))) # (!\inst18|output\(0) & ((\inst4|RegD4|output\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegE5|output\(15),
	datac => \inst4|RegD4|output\(15),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux0~6_combout\);

-- Location: LCCOMB_X43_Y33_N26
\inst4|Mux2|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~7_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux0~6_combout\ & ((\inst4|RegG7|output\(15)))) # (!\inst4|Mux2|Mux0~6_combout\ & (\inst4|RegF6|output\(15))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegF6|output\(15),
	datac => \inst4|Mux2|Mux0~6_combout\,
	datad => \inst4|RegG7|output\(15),
	combout => \inst4|Mux2|Mux0~7_combout\);

-- Location: LCCOMB_X44_Y34_N4
\inst4|Mux2|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~10_combout\ = (\inst4|Mux2|Mux0~8_combout\ & ((\inst4|Mux2|Mux0~9_combout\ & (\inst4|Mux2|Mux0~7_combout\)) # (!\inst4|Mux2|Mux0~9_combout\ & ((\inst4|RegA1|output\(15)))))) # (!\inst4|Mux2|Mux0~8_combout\ & 
-- (((\inst4|Mux2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~7_combout\,
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|RegA1|output\(15),
	datad => \inst4|Mux2|Mux0~9_combout\,
	combout => \inst4|Mux2|Mux0~10_combout\);

-- Location: LCCOMB_X37_Y34_N10
\inst4|Mux2|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~11_combout\ = (\inst4|Mux2|Mux0~10_combout\ & (((\inst4|RegC3|output\(15)) # (!\inst4|Mux2|Mux0~5_combout\)))) # (!\inst4|Mux2|Mux0~10_combout\ & (\inst4|RegB2|output\(15) & ((\inst4|Mux2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(15),
	datab => \inst4|RegC3|output\(15),
	datac => \inst4|Mux2|Mux0~10_combout\,
	datad => \inst4|Mux2|Mux0~5_combout\,
	combout => \inst4|Mux2|Mux0~11_combout\);

-- Location: LCCOMB_X37_Y32_N10
\inst4|Mux2|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegI9|output\(14))) # (!\inst18|output\(0) & ((\inst4|RegH8|output\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(14),
	datab => \inst18|output\(1),
	datac => \inst4|RegH8|output\(14),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux1~2_combout\);

-- Location: LCCOMB_X37_Y32_N14
\inst4|Mux2|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegI9|output\(13))) # (!\inst18|output\(0) & ((\inst4|RegH8|output\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(13),
	datab => \inst18|output\(1),
	datac => \inst4|RegH8|output\(13),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux2~2_combout\);

-- Location: LCCOMB_X43_Y34_N26
\inst4|Mux2|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~5_combout\ = (\inst18|output\(1) & (\inst18|output\(0))) # (!\inst18|output\(1) & ((\inst18|output\(0) & ((\inst4|RegE5|output\(13)))) # (!\inst18|output\(0) & (\inst4|RegD4|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(13),
	datad => \inst4|RegE5|output\(13),
	combout => \inst4|Mux2|Mux2~5_combout\);

-- Location: LCCOMB_X38_Y33_N4
\inst4|Mux2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(12))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(12),
	datac => \inst4|RegL12|output\(12),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux3~0_combout\);

-- Location: LCCOMB_X38_Y33_N26
\inst4|Mux2|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux3~0_combout\ & (\inst4|RegO15|output\(12))) # (!\inst4|Mux2|Mux3~0_combout\ & ((\inst4|RegM13|output\(12)))))) # (!\inst18|output\(0) & (\inst4|Mux2|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|Mux2|Mux3~0_combout\,
	datac => \inst4|RegO15|output\(12),
	datad => \inst4|RegM13|output\(12),
	combout => \inst4|Mux2|Mux3~1_combout\);

-- Location: LCCOMB_X43_Y34_N6
\inst4|Mux2|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~5_combout\ = (\inst18|output\(1) & ((\inst4|RegF6|output\(12)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegD4|output\(12) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegF6|output\(12),
	datac => \inst4|RegD4|output\(12),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux3~5_combout\);

-- Location: LCCOMB_X43_Y34_N24
\inst4|Mux2|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~6_combout\ = (\inst4|Mux2|Mux3~5_combout\ & ((\inst4|RegG7|output\(12)) # ((!\inst18|output\(0))))) # (!\inst4|Mux2|Mux3~5_combout\ & (((\inst4|RegE5|output\(12) & \inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux3~5_combout\,
	datab => \inst4|RegG7|output\(12),
	datac => \inst4|RegE5|output\(12),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux3~6_combout\);

-- Location: LCCOMB_X38_Y33_N12
\inst4|Mux2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(11))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(11),
	datac => \inst4|RegL12|output\(11),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux4~0_combout\);

-- Location: LCCOMB_X37_Y32_N30
\inst4|Mux2|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegI9|output\(11))) # (!\inst18|output\(0) & ((\inst4|RegH8|output\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(11),
	datab => \inst18|output\(1),
	datac => \inst4|RegH8|output\(11),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux4~2_combout\);

-- Location: LCCOMB_X43_Y34_N2
\inst4|Mux2|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~5_combout\ = (\inst18|output\(1) & ((\inst4|RegF6|output\(10)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegD4|output\(10) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegF6|output\(10),
	datac => \inst4|RegD4|output\(10),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux5~5_combout\);

-- Location: LCCOMB_X43_Y34_N8
\inst4|Mux2|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~6_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux5~5_combout\ & ((\inst4|RegG7|output\(10)))) # (!\inst4|Mux2|Mux5~5_combout\ & (\inst4|RegE5|output\(10))))) # (!\inst18|output\(0) & (\inst4|Mux2|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|Mux2|Mux5~5_combout\,
	datac => \inst4|RegE5|output\(10),
	datad => \inst4|RegG7|output\(10),
	combout => \inst4|Mux2|Mux5~6_combout\);

-- Location: LCCOMB_X41_Y34_N22
\inst4|Mux2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(9))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(9),
	datac => \inst4|RegL12|output\(9),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y31_N30
\inst4|Mux2|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux6~0_combout\ & ((\inst4|RegO15|output\(9)))) # (!\inst4|Mux2|Mux6~0_combout\ & (\inst4|RegM13|output\(9))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(9),
	datab => \inst18|output\(0),
	datac => \inst4|Mux2|Mux6~0_combout\,
	datad => \inst4|RegO15|output\(9),
	combout => \inst4|Mux2|Mux6~1_combout\);

-- Location: LCCOMB_X37_Y32_N2
\inst4|Mux2|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(9)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(9) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(9),
	datab => \inst18|output\(0),
	datac => \inst4|RegH8|output\(9),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux6~2_combout\);

-- Location: LCCOMB_X38_Y32_N14
\inst4|Mux2|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux6~2_combout\ & ((\inst4|RegK11|output\(9)))) # (!\inst4|Mux2|Mux6~2_combout\ & (\inst4|RegJ10|output\(9))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(9),
	datab => \inst18|output\(1),
	datac => \inst4|RegK11|output\(9),
	datad => \inst4|Mux2|Mux6~2_combout\,
	combout => \inst4|Mux2|Mux6~3_combout\);

-- Location: LCCOMB_X41_Y31_N20
\inst4|Mux2|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux6~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst4|Mux2|Mux6~3_combout\,
	datac => \inst18|output\(3),
	datad => \inst4|Mux2|Mux6~1_combout\,
	combout => \inst4|Mux2|Mux6~4_combout\);

-- Location: LCCOMB_X43_Y34_N10
\inst4|Mux2|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~5_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegE5|output\(9))) # (!\inst18|output\(0) & ((\inst4|RegD4|output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegE5|output\(9),
	datac => \inst4|RegD4|output\(9),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux6~5_combout\);

-- Location: LCCOMB_X42_Y33_N10
\inst4|Mux2|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~6_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux6~5_combout\ & ((\inst4|RegG7|output\(9)))) # (!\inst4|Mux2|Mux6~5_combout\ & (\inst4|RegF6|output\(9))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegF6|output\(9),
	datac => \inst4|RegG7|output\(9),
	datad => \inst4|Mux2|Mux6~5_combout\,
	combout => \inst4|Mux2|Mux6~6_combout\);

-- Location: LCCOMB_X43_Y34_N22
\inst4|Mux2|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~5_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegF6|output\(8))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegD4|output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(8),
	datad => \inst4|RegF6|output\(8),
	combout => \inst4|Mux2|Mux7~5_combout\);

-- Location: LCCOMB_X42_Y33_N14
\inst4|Mux2|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~6_combout\ = (\inst4|Mux2|Mux7~5_combout\ & (((\inst4|RegG7|output\(8))) # (!\inst18|output\(0)))) # (!\inst4|Mux2|Mux7~5_combout\ & (\inst18|output\(0) & ((\inst4|RegE5|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux7~5_combout\,
	datab => \inst18|output\(0),
	datac => \inst4|RegG7|output\(8),
	datad => \inst4|RegE5|output\(8),
	combout => \inst4|Mux2|Mux7~6_combout\);

-- Location: LCCOMB_X45_Y33_N26
\inst4|Mux2|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~5_combout\ = (\inst18|output\(0) & ((\inst4|RegE5|output\(7)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegD4|output\(7) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegE5|output\(7),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(7),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y33_N18
\inst4|Mux2|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~6_combout\ = (\inst4|Mux2|Mux8~5_combout\ & (((\inst4|RegG7|output\(7))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux8~5_combout\ & (\inst18|output\(1) & ((\inst4|RegF6|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux8~5_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegG7|output\(7),
	datad => \inst4|RegF6|output\(7),
	combout => \inst4|Mux2|Mux8~6_combout\);

-- Location: LCCOMB_X42_Y33_N12
\inst4|Mux2|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux8~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(7) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux8~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(7),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux8~7_combout\);

-- Location: LCCOMB_X40_Y33_N0
\inst4|Mux2|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~8_combout\ = (\inst4|Mux2|Mux8~7_combout\ & (((\inst4|RegC3|output\(7))) # (!\inst4|Mux2|Mux0~5_combout\))) # (!\inst4|Mux2|Mux8~7_combout\ & (\inst4|Mux2|Mux0~5_combout\ & (\inst4|RegB2|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux8~7_combout\,
	datab => \inst4|Mux2|Mux0~5_combout\,
	datac => \inst4|RegB2|output\(7),
	datad => \inst4|RegC3|output\(7),
	combout => \inst4|Mux2|Mux8~8_combout\);

-- Location: LCCOMB_X41_Y32_N26
\inst4|Mux2|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(6)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(6) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(6),
	datab => \inst18|output\(0),
	datac => \inst4|RegH8|output\(6),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux9~2_combout\);

-- Location: LCCOMB_X45_Y33_N6
\inst4|Mux2|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~5_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegF6|output\(6))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegD4|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(6),
	datad => \inst4|RegF6|output\(6),
	combout => \inst4|Mux2|Mux9~5_combout\);

-- Location: LCCOMB_X45_Y33_N28
\inst4|Mux2|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~6_combout\ = (\inst4|Mux2|Mux9~5_combout\ & (((\inst4|RegG7|output\(6))) # (!\inst18|output\(0)))) # (!\inst4|Mux2|Mux9~5_combout\ & (\inst18|output\(0) & (\inst4|RegE5|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux9~5_combout\,
	datab => \inst18|output\(0),
	datac => \inst4|RegE5|output\(6),
	datad => \inst4|RegG7|output\(6),
	combout => \inst4|Mux2|Mux9~6_combout\);

-- Location: LCCOMB_X45_Y33_N30
\inst4|Mux2|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~5_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegE5|output\(5))) # (!\inst18|output\(0) & ((\inst4|RegD4|output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegE5|output\(5),
	datac => \inst4|RegD4|output\(5),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux10~5_combout\);

-- Location: LCCOMB_X43_Y33_N6
\inst4|Mux2|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~6_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux10~5_combout\ & (\inst4|RegG7|output\(5))) # (!\inst4|Mux2|Mux10~5_combout\ & ((\inst4|RegF6|output\(5)))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegG7|output\(5),
	datac => \inst4|RegF6|output\(5),
	datad => \inst4|Mux2|Mux10~5_combout\,
	combout => \inst4|Mux2|Mux10~6_combout\);

-- Location: LCCOMB_X41_Y34_N18
\inst4|Mux2|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~0_combout\ = (\inst18|output\(1) & ((\inst4|RegN14|output\(4)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegL12|output\(4) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegN14|output\(4),
	datac => \inst4|RegL12|output\(4),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux11~0_combout\);

-- Location: LCCOMB_X41_Y34_N20
\inst4|Mux2|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux11~0_combout\ & (\inst4|RegO15|output\(4))) # (!\inst4|Mux2|Mux11~0_combout\ & ((\inst4|RegM13|output\(4)))))) # (!\inst18|output\(0) & (\inst4|Mux2|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|Mux2|Mux11~0_combout\,
	datac => \inst4|RegO15|output\(4),
	datad => \inst4|RegM13|output\(4),
	combout => \inst4|Mux2|Mux11~1_combout\);

-- Location: LCCOMB_X41_Y32_N6
\inst4|Mux2|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(4)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(4) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(4),
	datab => \inst18|output\(0),
	datac => \inst4|RegH8|output\(4),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux11~2_combout\);

-- Location: LCCOMB_X40_Y32_N8
\inst4|Mux2|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~3_combout\ = (\inst4|Mux2|Mux11~2_combout\ & ((\inst4|RegK11|output\(4)) # ((!\inst18|output\(1))))) # (!\inst4|Mux2|Mux11~2_combout\ & (((\inst4|RegJ10|output\(4) & \inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux11~2_combout\,
	datab => \inst4|RegK11|output\(4),
	datac => \inst4|RegJ10|output\(4),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux11~3_combout\);

-- Location: LCCOMB_X41_Y31_N16
\inst4|Mux2|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux11~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux11~3_combout\,
	datad => \inst4|Mux2|Mux11~1_combout\,
	combout => \inst4|Mux2|Mux11~4_combout\);

-- Location: LCCOMB_X41_Y32_N20
\inst4|Mux2|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~2_combout\ = (\inst18|output\(0) & (((\inst4|RegI9|output\(3)) # (\inst18|output\(1))))) # (!\inst18|output\(0) & (\inst4|RegH8|output\(3) & ((!\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegH8|output\(3),
	datab => \inst18|output\(0),
	datac => \inst4|RegI9|output\(3),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux12~2_combout\);

-- Location: LCCOMB_X40_Y32_N6
\inst4|Mux2|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~3_combout\ = (\inst4|Mux2|Mux12~2_combout\ & (((\inst4|RegK11|output\(3)) # (!\inst18|output\(1))))) # (!\inst4|Mux2|Mux12~2_combout\ & (\inst4|RegJ10|output\(3) & ((\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(3),
	datab => \inst4|Mux2|Mux12~2_combout\,
	datac => \inst4|RegK11|output\(3),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux12~3_combout\);

-- Location: LCCOMB_X45_Y33_N20
\inst4|Mux2|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~5_combout\ = (\inst18|output\(1) & (\inst18|output\(0))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegE5|output\(3))) # (!\inst18|output\(0) & ((\inst4|RegD4|output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegE5|output\(3),
	datad => \inst4|RegD4|output\(3),
	combout => \inst4|Mux2|Mux12~5_combout\);

-- Location: LCCOMB_X42_Y33_N8
\inst4|Mux2|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~6_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux12~5_combout\ & ((\inst4|RegG7|output\(3)))) # (!\inst4|Mux2|Mux12~5_combout\ & (\inst4|RegF6|output\(3))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegF6|output\(3),
	datab => \inst18|output\(1),
	datac => \inst4|RegG7|output\(3),
	datad => \inst4|Mux2|Mux12~5_combout\,
	combout => \inst4|Mux2|Mux12~6_combout\);

-- Location: LCCOMB_X42_Y33_N2
\inst4|Mux2|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux12~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(3) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~9_combout\,
	datab => \inst4|Mux2|Mux12~6_combout\,
	datac => \inst4|RegA1|output\(3),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux12~7_combout\);

-- Location: LCCOMB_X40_Y33_N12
\inst4|Mux2|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux12~7_combout\ & ((\inst4|RegC3|output\(3)))) # (!\inst4|Mux2|Mux12~7_combout\ & (\inst4|RegB2|output\(3))))) # (!\inst4|Mux2|Mux0~5_combout\ & 
-- (((\inst4|Mux2|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(3),
	datab => \inst4|Mux2|Mux0~5_combout\,
	datac => \inst4|RegC3|output\(3),
	datad => \inst4|Mux2|Mux12~7_combout\,
	combout => \inst4|Mux2|Mux12~8_combout\);

-- Location: LCCOMB_X41_Y35_N16
\inst4|Mux2|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~0_combout\ = (\inst18|output\(1) & (((\inst18|output\(0)) # (\inst4|RegN14|output\(2))))) # (!\inst18|output\(1) & (\inst4|RegL12|output\(2) & (!\inst18|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(2),
	datab => \inst18|output\(1),
	datac => \inst18|output\(0),
	datad => \inst4|RegN14|output\(2),
	combout => \inst4|Mux2|Mux13~0_combout\);

-- Location: LCCOMB_X41_Y32_N0
\inst4|Mux2|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & ((\inst4|RegI9|output\(2)))) # (!\inst18|output\(0) & (\inst4|RegH8|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegH8|output\(2),
	datac => \inst4|RegI9|output\(2),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux13~2_combout\);

-- Location: LCCOMB_X40_Y32_N26
\inst4|Mux2|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~3_combout\ = (\inst4|Mux2|Mux13~2_combout\ & (((\inst4|RegK11|output\(2)) # (!\inst18|output\(1))))) # (!\inst4|Mux2|Mux13~2_combout\ & (\inst4|RegJ10|output\(2) & ((\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(2),
	datab => \inst4|Mux2|Mux13~2_combout\,
	datac => \inst4|RegK11|output\(2),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux13~3_combout\);

-- Location: LCCOMB_X45_Y33_N10
\inst4|Mux2|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~5_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegF6|output\(2))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegD4|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(2),
	datad => \inst4|RegF6|output\(2),
	combout => \inst4|Mux2|Mux13~5_combout\);

-- Location: LCCOMB_X45_Y33_N8
\inst4|Mux2|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~6_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux13~5_combout\ & (\inst4|RegG7|output\(2))) # (!\inst4|Mux2|Mux13~5_combout\ & ((\inst4|RegE5|output\(2)))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegG7|output\(2),
	datab => \inst18|output\(0),
	datac => \inst4|RegE5|output\(2),
	datad => \inst4|Mux2|Mux13~5_combout\,
	combout => \inst4|Mux2|Mux13~6_combout\);

-- Location: LCCOMB_X41_Y32_N28
\inst4|Mux2|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & ((\inst4|RegI9|output\(1)))) # (!\inst18|output\(0) & (\inst4|RegH8|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegH8|output\(1),
	datac => \inst4|RegI9|output\(1),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux14~2_combout\);

-- Location: LCCOMB_X40_Y32_N14
\inst4|Mux2|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~3_combout\ = (\inst4|Mux2|Mux14~2_combout\ & (((\inst4|RegK11|output\(1)) # (!\inst18|output\(1))))) # (!\inst4|Mux2|Mux14~2_combout\ & (\inst4|RegJ10|output\(1) & ((\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(1),
	datab => \inst4|Mux2|Mux14~2_combout\,
	datac => \inst4|RegK11|output\(1),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux14~3_combout\);

-- Location: LCCOMB_X45_Y33_N0
\inst4|Mux2|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~5_combout\ = (\inst18|output\(1) & (\inst18|output\(0))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegE5|output\(1))) # (!\inst18|output\(0) & ((\inst4|RegD4|output\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegE5|output\(1),
	datad => \inst4|RegD4|output\(1),
	combout => \inst4|Mux2|Mux14~5_combout\);

-- Location: LCCOMB_X43_Y33_N12
\inst4|Mux2|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~6_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux14~5_combout\ & (\inst4|RegG7|output\(1))) # (!\inst4|Mux2|Mux14~5_combout\ & ((\inst4|RegF6|output\(1)))))) # (!\inst18|output\(1) & (\inst4|Mux2|Mux14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|Mux2|Mux14~5_combout\,
	datac => \inst4|RegG7|output\(1),
	datad => \inst4|RegF6|output\(1),
	combout => \inst4|Mux2|Mux14~6_combout\);

-- Location: LCCOMB_X42_Y35_N10
\inst4|Mux2|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & (((\inst4|Mux2|Mux14~6_combout\) # (!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (\inst4|RegA1|output\(1) & (\inst4|Mux2|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~9_combout\,
	datab => \inst4|RegA1|output\(1),
	datac => \inst4|Mux2|Mux0~8_combout\,
	datad => \inst4|Mux2|Mux14~6_combout\,
	combout => \inst4|Mux2|Mux14~7_combout\);

-- Location: LCCOMB_X41_Y35_N28
\inst4|Mux2|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~0_combout\ = (\inst18|output\(1) & (((\inst18|output\(0)) # (\inst4|RegN14|output\(0))))) # (!\inst18|output\(1) & (\inst4|RegL12|output\(0) & (!\inst18|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(0),
	datab => \inst18|output\(1),
	datac => \inst18|output\(0),
	datad => \inst4|RegN14|output\(0),
	combout => \inst4|Mux2|Mux15~0_combout\);

-- Location: LCCOMB_X41_Y35_N18
\inst4|Mux2|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux15~0_combout\ & ((\inst4|RegO15|output\(0)))) # (!\inst4|Mux2|Mux15~0_combout\ & (\inst4|RegM13|output\(0))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(0),
	datab => \inst4|RegO15|output\(0),
	datac => \inst18|output\(0),
	datad => \inst4|Mux2|Mux15~0_combout\,
	combout => \inst4|Mux2|Mux15~1_combout\);

-- Location: LCCOMB_X41_Y32_N4
\inst4|Mux2|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~2_combout\ = (\inst18|output\(0) & (((\inst4|RegI9|output\(0)) # (\inst18|output\(1))))) # (!\inst18|output\(0) & (\inst4|RegH8|output\(0) & ((!\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegH8|output\(0),
	datac => \inst4|RegI9|output\(0),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux15~2_combout\);

-- Location: LCCOMB_X38_Y32_N2
\inst4|Mux2|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~3_combout\ = (\inst4|Mux2|Mux15~2_combout\ & (((\inst4|RegK11|output\(0))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux15~2_combout\ & (\inst18|output\(1) & ((\inst4|RegJ10|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux15~2_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegK11|output\(0),
	datad => \inst4|RegJ10|output\(0),
	combout => \inst4|Mux2|Mux15~3_combout\);

-- Location: LCCOMB_X40_Y33_N16
\inst4|Mux2|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux15~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux15~3_combout\,
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux15~1_combout\,
	datad => \inst18|output\(2),
	combout => \inst4|Mux2|Mux15~4_combout\);

-- Location: LCCOMB_X45_Y33_N14
\inst4|Mux2|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~5_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegF6|output\(0))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegD4|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(0),
	datad => \inst4|RegF6|output\(0),
	combout => \inst4|Mux2|Mux15~5_combout\);

-- Location: LCCOMB_X45_Y33_N12
\inst4|Mux2|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~6_combout\ = (\inst4|Mux2|Mux15~5_combout\ & ((\inst4|RegG7|output\(0)) # ((!\inst18|output\(0))))) # (!\inst4|Mux2|Mux15~5_combout\ & (((\inst4|RegE5|output\(0) & \inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegG7|output\(0),
	datab => \inst4|Mux2|Mux15~5_combout\,
	datac => \inst4|RegE5|output\(0),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux15~6_combout\);

-- Location: LCCOMB_X42_Y35_N4
\inst4|Mux2|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~7_combout\ = (\inst4|Mux2|Mux0~8_combout\ & ((\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux15~6_combout\))) # (!\inst4|Mux2|Mux0~9_combout\ & (\inst4|RegA1|output\(0))))) # (!\inst4|Mux2|Mux0~8_combout\ & 
-- (((\inst4|Mux2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(0),
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|Mux2|Mux0~9_combout\,
	datad => \inst4|Mux2|Mux15~6_combout\,
	combout => \inst4|Mux2|Mux15~7_combout\);

-- Location: LCFF_X19_Y22_N27
\inst22|h_count_d[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(1));

-- Location: LCFF_X19_Y22_N29
\inst22|h_count_d[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(0));

-- Location: LCFF_X19_Y22_N15
\inst22|h_count_d[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(2));

-- Location: LCCOMB_X19_Y22_N14
\inst22|sync~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~1_combout\ = (\inst22|h_count_d\(2)) # ((!\inst22|h_count_d\(5) & (\inst22|h_count_d\(0) & \inst22|h_count_d\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count_d\(5),
	datab => \inst22|h_count_d\(0),
	datac => \inst22|h_count_d\(2),
	datad => \inst22|h_count_d\(1),
	combout => \inst22|sync~1_combout\);

-- Location: LCFF_X19_Y22_N25
\inst22|v_count_d[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|v_count_d[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(0));

-- Location: LCFF_X21_Y19_N13
\inst22|v_count_d[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(8));

-- Location: LCCOMB_X22_Y20_N16
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9~portadataout\)) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a9~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a6~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1_combout\);

-- Location: LCCOMB_X23_Y20_N12
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11~portadataout\)) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a11~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a8~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10_combout\);

-- Location: LCCOMB_X33_Y34_N4
\MuxB|lpm_mux_component|auto_generated|result_node[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(14),
	datac => \RB|output\(10),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\);

-- Location: LCCOMB_X33_Y34_N6
\MuxB|lpm_mux_component|auto_generated|result_node[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\ = (\inst2|extend\(0) & ((\inst18|output\(14)))) # (!\inst2|extend\(0) & (\RB|output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RB|output\(8),
	datac => \inst18|output\(14),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\);

-- Location: LCCOMB_X31_Y32_N28
\MuxB|lpm_mux_component|auto_generated|result_node[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\ = (\inst2|extend\(0) & (\inst18|output\(10))) # (!\inst2|extend\(0) & ((\RB|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(10),
	datac => \RB|output\(2),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\);

-- Location: LCCOMB_X34_Y32_N24
\inst|inst7|adder4|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder4|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & ((\inst|inst7|adder3|Cout~0_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & (\inst|inst7|adder3|Cout~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	datab => \inst|inst7|adder3|Cout~0_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder4|Cout~0_combout\);

-- Location: LCCOMB_X34_Y30_N20
\inst|inst7|adder13|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder13|Cout~0_combout\ = (\inst|inst7|adder12|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\)))) # 
-- (!\inst|inst7|adder12|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst|inst7|adder12|Cout~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\,
	combout => \inst|inst7|adder13|Cout~0_combout\);

-- Location: LCCOMB_X32_Y30_N4
\inst14|M_Mem_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst14|M_Mem_write~combout\ = (!\inst14|IO_sel~combout\ & \inst2|mem_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst2|mem_write~regout\,
	combout => \inst14|M_Mem_write~combout\);

-- Location: LCFF_X38_Y26_N29
\inst2|stage[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(30));

-- Location: LCCOMB_X41_Y26_N12
\inst2|stage~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~3_combout\ = (\Reset~combout\ & \inst2|stage\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(30),
	combout => \inst2|stage~3_combout\);

-- Location: LCFF_X38_Y26_N27
\inst2|stage[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(29));

-- Location: LCCOMB_X41_Y26_N30
\inst2|stage~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~4_combout\ = (\Reset~combout\ & \inst2|stage\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(29),
	combout => \inst2|stage~4_combout\);

-- Location: LCFF_X38_Y26_N25
\inst2|stage[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(28));

-- Location: LCCOMB_X41_Y26_N20
\inst2|stage~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~5_combout\ = (\Reset~combout\ & \inst2|stage\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(28),
	combout => \inst2|stage~5_combout\);

-- Location: LCFF_X38_Y26_N23
\inst2|stage[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(27));

-- Location: LCCOMB_X41_Y26_N14
\inst2|stage~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~6_combout\ = (\Reset~combout\ & \inst2|stage\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(27),
	combout => \inst2|stage~6_combout\);

-- Location: LCFF_X38_Y26_N21
\inst2|stage[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(26));

-- Location: LCCOMB_X41_Y26_N8
\inst2|stage~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~7_combout\ = (\Reset~combout\ & \inst2|stage\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(26),
	combout => \inst2|stage~7_combout\);

-- Location: LCFF_X38_Y26_N19
\inst2|stage[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(25));

-- Location: LCCOMB_X41_Y26_N10
\inst2|stage~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~8_combout\ = (\Reset~combout\ & \inst2|stage\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(25),
	combout => \inst2|stage~8_combout\);

-- Location: LCFF_X38_Y26_N13
\inst2|stage[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(22));

-- Location: LCCOMB_X41_Y26_N0
\inst2|stage~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~11_combout\ = (\Reset~combout\ & \inst2|stage\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(22),
	combout => \inst2|stage~11_combout\);

-- Location: LCFF_X38_Y27_N17
\inst2|stage[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(8));

-- Location: LCCOMB_X41_Y27_N2
\inst2|stage~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~25_combout\ = (\Reset~combout\ & \inst2|stage\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(8),
	combout => \inst2|stage~25_combout\);

-- Location: LCFF_X38_Y27_N15
\inst2|stage[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(7));

-- Location: LCCOMB_X41_Y27_N8
\inst2|stage~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~26_combout\ = (\Reset~combout\ & \inst2|stage\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(7),
	combout => \inst2|stage~26_combout\);

-- Location: LCFF_X38_Y27_N13
\inst2|stage[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(6));

-- Location: LCCOMB_X41_Y27_N30
\inst2|stage~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~27_combout\ = (\Reset~combout\ & \inst2|stage\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(6),
	combout => \inst2|stage~27_combout\);

-- Location: LCFF_X38_Y27_N11
\inst2|stage[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(5));

-- Location: LCCOMB_X41_Y27_N12
\inst2|stage~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~28_combout\ = (\Reset~combout\ & \inst2|stage\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(5),
	combout => \inst2|stage~28_combout\);

-- Location: LCFF_X38_Y27_N9
\inst2|stage[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(4));

-- Location: LCCOMB_X41_Y27_N14
\inst2|stage~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~29_combout\ = (\Reset~combout\ & \inst2|stage\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(4),
	combout => \inst2|stage~29_combout\);

-- Location: LCFF_X38_Y27_N7
\inst2|stage[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(3));

-- Location: LCCOMB_X41_Y27_N0
\inst2|stage~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~30_combout\ = (\Reset~combout\ & \inst2|stage\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(3),
	combout => \inst2|stage~30_combout\);

-- Location: LCFF_X38_Y27_N5
\inst2|stage[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(2));

-- Location: LCCOMB_X41_Y27_N10
\inst2|stage~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~31_combout\ = (\Reset~combout\ & \inst2|stage\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(2),
	combout => \inst2|stage~31_combout\);

-- Location: LCCOMB_X41_Y27_N20
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\ = ((\inst2|stage\(0)) # (!\inst2|stage\(31))) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \inst2|stage\(0),
	datad => \inst2|stage\(31),
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\);

-- Location: LCCOMB_X46_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\);

-- Location: LCCOMB_X46_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\);

-- Location: LCCOMB_X46_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~936_combout\);

-- Location: LCCOMB_X45_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~942_combout\);

-- Location: LCCOMB_X45_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~944_combout\);

-- Location: LCCOMB_X44_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~947_combout\);

-- Location: LCCOMB_X45_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~949_combout\);

-- Location: LCCOMB_X44_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\);

-- Location: LCCOMB_X41_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~955_combout\);

-- Location: LCCOMB_X44_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_25~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\);

-- Location: LCCOMB_X43_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~959_combout\);

-- Location: LCCOMB_X41_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\);

-- Location: LCCOMB_X42_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\);

-- Location: LCCOMB_X41_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\);

-- Location: LCCOMB_X43_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\);

-- Location: LCCOMB_X43_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~972_combout\);

-- Location: LCCOMB_X43_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~974_combout\);

-- Location: LCCOMB_X44_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~976_combout\);

-- Location: LCCOMB_X44_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\);

-- Location: LCCOMB_X43_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\);

-- Location: LCCOMB_X42_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~982_combout\);

-- Location: LCCOMB_X42_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~984_combout\);

-- Location: LCCOMB_X42_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~985_combout\);

-- Location: LCCOMB_X42_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~987_combout\);

-- Location: LCCOMB_X42_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\);

-- Location: LCCOMB_X40_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\);

-- Location: LCCOMB_X40_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\);

-- Location: LCCOMB_X40_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~995_combout\);

-- Location: LCCOMB_X41_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\);

-- Location: LCCOMB_X42_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\);

-- Location: LCCOMB_X40_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1001_combout\);

-- Location: LCCOMB_X40_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\);

-- Location: LCCOMB_X42_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\);

-- Location: LCCOMB_X40_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\);

-- Location: LCCOMB_X40_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\);

-- Location: LCCOMB_X40_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\);

-- Location: LCCOMB_X41_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\);

-- Location: LCCOMB_X40_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\);

-- Location: LCCOMB_X42_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\);

-- Location: LCCOMB_X40_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1015_combout\);

-- Location: LCCOMB_X42_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1017_combout\);

-- Location: LCCOMB_X42_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\);

-- Location: LCCOMB_X40_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1023_combout\);

-- Location: LCCOMB_X41_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\);

-- Location: LCCOMB_X42_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\);

-- Location: LCCOMB_X40_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1028_combout\);

-- Location: LCCOMB_X42_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1029_combout\);

-- Location: LCCOMB_X40_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\);

-- Location: LCCOMB_X42_Y17_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\);

-- Location: LCCOMB_X41_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\);

-- Location: LCCOMB_X41_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1033_combout\);

-- Location: LCCOMB_X42_Y17_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\);

-- Location: LCCOMB_X42_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\);

-- Location: LCCOMB_X40_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\);

-- Location: LCCOMB_X40_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1039_combout\);

-- Location: LCCOMB_X42_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1041_combout\);

-- Location: LCCOMB_X42_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\);

-- Location: LCCOMB_X40_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1044_combout\);

-- Location: LCCOMB_X41_Y17_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1045_combout\);

-- Location: LCCOMB_X40_Y17_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\);

-- Location: LCCOMB_X40_Y17_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\);

-- Location: LCCOMB_X40_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1053_combout\);

-- Location: LCCOMB_X40_Y17_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\);

-- Location: LCCOMB_X40_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1057_combout\);

-- Location: LCCOMB_X38_Y17_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1059_combout\);

-- Location: LCCOMB_X38_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\);

-- Location: LCCOMB_X38_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\);

-- Location: LCCOMB_X38_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\);

-- Location: LCCOMB_X36_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\);

-- Location: LCCOMB_X36_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\);

-- Location: LCCOMB_X38_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\);

-- Location: LCCOMB_X37_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1082_combout\);

-- Location: LCCOMB_X37_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\);

-- Location: LCCOMB_X37_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\);

-- Location: LCCOMB_X37_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\);

-- Location: LCCOMB_X36_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1093_combout\);

-- Location: LCCOMB_X36_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\);

-- Location: LCCOMB_X35_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1104_combout\);

-- Location: LCCOMB_X35_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\);

-- Location: LCCOMB_X35_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\);

-- Location: LCCOMB_X35_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\);

-- Location: LCCOMB_X35_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\);

-- Location: LCCOMB_X35_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\);

-- Location: LCCOMB_X34_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1123_combout\);

-- Location: LCCOMB_X34_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1125_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\);

-- Location: LCCOMB_X34_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\);

-- Location: LCCOMB_X34_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1137_combout\);

-- Location: LCCOMB_X34_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\);

-- Location: LCCOMB_X33_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1145_combout\);

-- Location: LCCOMB_X32_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\);

-- Location: LCCOMB_X33_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\);

-- Location: LCCOMB_X32_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\);

-- Location: LCCOMB_X33_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1157_combout\);

-- Location: LCCOMB_X30_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\);

-- Location: LCCOMB_X32_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1159_combout\);

-- Location: LCCOMB_X33_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1160_combout\);

-- Location: LCCOMB_X33_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\);

-- Location: LCCOMB_X33_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\);

-- Location: LCCOMB_X30_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\);

-- Location: LCCOMB_X30_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\);

-- Location: LCCOMB_X29_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\);

-- Location: LCCOMB_X30_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\);

-- Location: LCCOMB_X30_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1175_combout\);

-- Location: LCCOMB_X30_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\);

-- Location: LCCOMB_X30_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\);

-- Location: LCCOMB_X30_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\);

-- Location: LCCOMB_X31_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\);

-- Location: LCCOMB_X31_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1184_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1185_combout\);

-- Location: LCCOMB_X31_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\);

-- Location: LCCOMB_X31_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\);

-- Location: LCCOMB_X30_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\);

-- Location: LCCOMB_X32_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\);

-- Location: LCCOMB_X30_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\);

-- Location: LCCOMB_X30_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\);

-- Location: LCCOMB_X32_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\);

-- Location: LCCOMB_X30_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\);

-- Location: LCCOMB_X30_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1207_combout\);

-- Location: LCCOMB_X30_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\);

-- Location: LCCOMB_X31_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1209_combout\);

-- Location: LCCOMB_X30_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\);

-- Location: LCCOMB_X28_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\);

-- Location: LCCOMB_X30_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\);

-- Location: LCCOMB_X29_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\);

-- Location: LCCOMB_X29_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\);

-- Location: LCCOMB_X28_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\);

-- Location: LCCOMB_X28_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\);

-- Location: LCCOMB_X28_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1242_combout\);

-- Location: LCCOMB_X29_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\);

-- Location: LCCOMB_X28_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\);

-- Location: LCCOMB_X30_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\);

-- Location: LCCOMB_X30_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\);

-- Location: LCCOMB_X29_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1253_combout\);

-- Location: LCCOMB_X29_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\);

-- Location: LCCOMB_X29_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1260_combout\);

-- Location: LCCOMB_X28_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\);

-- Location: LCCOMB_X28_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\);

-- Location: LCCOMB_X28_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1265_combout\);

-- Location: LCCOMB_X28_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\);

-- Location: LCCOMB_X28_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\);

-- Location: LCCOMB_X28_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1273_combout\);

-- Location: LCCOMB_X28_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1277_combout\);

-- Location: LCCOMB_X30_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\);

-- Location: LCCOMB_X30_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1280_combout\);

-- Location: LCCOMB_X30_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\);

-- Location: LCCOMB_X28_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\);

-- Location: LCCOMB_X30_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1285_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\);

-- Location: LCCOMB_X30_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1291_combout\);

-- Location: LCCOMB_X30_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\);

-- Location: LCCOMB_X30_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\);

-- Location: LCCOMB_X30_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\);

-- Location: LCCOMB_X30_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\);

-- Location: LCCOMB_X31_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1300_combout\);

-- Location: LCCOMB_X32_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\);

-- Location: LCCOMB_X31_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\);

-- Location: LCCOMB_X32_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\);

-- Location: LCCOMB_X30_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\);

-- Location: LCCOMB_X30_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\);

-- Location: LCCOMB_X30_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\);

-- Location: LCCOMB_X31_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\);

-- Location: LCCOMB_X31_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\);

-- Location: LCCOMB_X31_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\);

-- Location: LCCOMB_X31_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1320_combout\);

-- Location: LCCOMB_X31_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1321_combout\);

-- Location: LCCOMB_X31_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1324_combout\);

-- Location: LCCOMB_X30_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\);

-- Location: LCCOMB_X31_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\);

-- Location: LCCOMB_X31_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\);

-- Location: LCCOMB_X32_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\);

-- Location: LCCOMB_X32_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1334_combout\);

-- Location: LCCOMB_X30_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\);

-- Location: LCCOMB_X32_Y27_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\);

-- Location: LCCOMB_X30_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\);

-- Location: LCCOMB_X32_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1341_combout\);

-- Location: LCCOMB_X31_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1342_combout\);

-- Location: LCCOMB_X32_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1343_combout\);

-- Location: LCCOMB_X30_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\);

-- Location: LCCOMB_X30_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1345_combout\);

-- Location: LCCOMB_X30_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\);

-- Location: LCCOMB_X32_Y26_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\);

-- Location: LCCOMB_X32_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\);

-- Location: LCCOMB_X32_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\);

-- Location: LCCOMB_X32_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1357_combout\);

-- Location: LCCOMB_X34_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\);

-- Location: LCCOMB_X32_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\);

-- Location: LCCOMB_X32_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1366_combout\);

-- Location: LCCOMB_X34_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\);

-- Location: LCCOMB_X34_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\);

-- Location: LCCOMB_X34_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\);

-- Location: LCCOMB_X33_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1371_combout\);

-- Location: LCCOMB_X32_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\);

-- Location: LCCOMB_X33_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\);

-- Location: LCCOMB_X34_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1375_combout\);

-- Location: LCCOMB_X32_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\);

-- Location: LCCOMB_X34_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\);

-- Location: LCCOMB_X34_Y27_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1384_combout\);

-- Location: LCCOMB_X33_Y27_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\);

-- Location: LCCOMB_X33_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1388_combout\);

-- Location: LCCOMB_X33_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\);

-- Location: LCCOMB_X32_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1390_combout\);

-- Location: LCCOMB_X34_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\);

-- Location: LCCOMB_X33_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\);

-- Location: LCCOMB_X34_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\);

-- Location: LCCOMB_X32_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\);

-- Location: LCCOMB_X32_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\);

-- Location: LCCOMB_X33_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\);

-- Location: LCCOMB_X34_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\);

-- Location: LCCOMB_X30_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1399_combout\);

-- Location: LCCOMB_X34_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\);

-- Location: LCCOMB_X34_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\);

-- Location: LCCOMB_X32_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\);

-- Location: LCCOMB_X32_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\);

-- Location: LCCOMB_X32_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1411_combout\);

-- Location: LCCOMB_X33_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\);

-- Location: LCCOMB_X33_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1413_combout\);

-- Location: LCCOMB_X34_Y27_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1414_combout\);

-- Location: LCCOMB_X37_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\);

-- Location: LCCOMB_X34_Y27_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1417_combout\);

-- Location: LCCOMB_X34_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\);

-- Location: LCCOMB_X37_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1421_combout\);

-- Location: LCCOMB_X35_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\);

-- Location: LCCOMB_X35_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\);

-- Location: LCCOMB_X34_Y27_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\);

-- Location: LCCOMB_X35_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\);

-- Location: LCCOMB_X35_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\);

-- Location: LCCOMB_X35_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1436_combout\);

-- Location: LCCOMB_X35_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\);

-- Location: LCCOMB_X35_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\);

-- Location: LCCOMB_X35_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\);

-- Location: LCCOMB_X32_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\);

-- Location: LCCOMB_X31_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\);

-- Location: LCCOMB_X35_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\);

-- Location: LCCOMB_X35_Y27_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\);

-- Location: LCCOMB_X35_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\);

-- Location: LCCOMB_X35_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\);

-- Location: LCCOMB_X35_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\);

-- Location: LCCOMB_X37_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1453_combout\);

-- Location: LCCOMB_X35_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\);

-- Location: LCCOMB_X35_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\);

-- Location: LCCOMB_X37_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1463_combout\);

-- Location: LCCOMB_X37_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1465_combout\);

-- Location: LCCOMB_X35_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\);

-- Location: LCCOMB_X37_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\);

-- Location: LCCOMB_X37_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1472_combout\);

-- Location: LCCOMB_X34_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1473_combout\);

-- Location: LCCOMB_X35_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1475_combout\);

-- Location: LCCOMB_X36_Y27_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\);

-- Location: LCCOMB_X35_Y27_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1478_combout\);

-- Location: LCCOMB_X36_Y27_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\);

-- Location: LCCOMB_X40_Y25_N24
\inst2|stage~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~32_combout\ = (\Reset~combout\ & (\inst2|stage\(31) $ (\inst2|stage\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|stage\(31),
	datac => \inst2|stage\(0),
	datad => \Reset~combout\,
	combout => \inst2|stage~32_combout\);

-- Location: LCCOMB_X40_Y25_N6
\inst2|stage~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~33_combout\ = (\Reset~combout\ & \inst2|stage\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(1),
	combout => \inst2|stage~33_combout\);

-- Location: LCCOMB_X40_Y25_N28
\inst2|Equal16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~0_combout\ = (\inst2|Add0~4_combout\ & (!\inst2|Add0~6_combout\ & (\inst2|Add0~0_combout\ & !\inst2|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~4_combout\,
	datab => \inst2|Add0~6_combout\,
	datac => \inst2|Add0~0_combout\,
	datad => \inst2|Add0~2_combout\,
	combout => \inst2|Equal16~0_combout\);

-- Location: LCCOMB_X40_Y25_N18
\inst2|Equal16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~1_combout\ = (!\inst2|Add0~12_combout\ & (!\inst2|Add0~14_combout\ & (!\inst2|Add0~10_combout\ & !\inst2|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~12_combout\,
	datab => \inst2|Add0~14_combout\,
	datac => \inst2|Add0~10_combout\,
	datad => \inst2|Add0~8_combout\,
	combout => \inst2|Equal16~1_combout\);

-- Location: LCCOMB_X40_Y25_N12
\inst2|Equal16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~2_combout\ = (!\inst2|Add0~22_combout\ & (!\inst2|Add0~20_combout\ & (!\inst2|Add0~16_combout\ & !\inst2|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~22_combout\,
	datab => \inst2|Add0~20_combout\,
	datac => \inst2|Add0~16_combout\,
	datad => \inst2|Add0~18_combout\,
	combout => \inst2|Equal16~2_combout\);

-- Location: LCCOMB_X40_Y25_N14
\inst2|Equal16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~3_combout\ = (!\inst2|Add0~26_combout\ & (!\inst2|Add0~30_combout\ & (!\inst2|Add0~24_combout\ & !\inst2|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~26_combout\,
	datab => \inst2|Add0~30_combout\,
	datac => \inst2|Add0~24_combout\,
	datad => \inst2|Add0~28_combout\,
	combout => \inst2|Equal16~3_combout\);

-- Location: LCCOMB_X40_Y25_N16
\inst2|Equal16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~4_combout\ = (\inst2|Equal16~2_combout\ & (\inst2|Equal16~1_combout\ & (\inst2|Equal16~3_combout\ & \inst2|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal16~2_combout\,
	datab => \inst2|Equal16~1_combout\,
	datac => \inst2|Equal16~3_combout\,
	datad => \inst2|Equal16~0_combout\,
	combout => \inst2|Equal16~4_combout\);

-- Location: LCCOMB_X40_Y24_N12
\inst2|Equal16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~5_combout\ = (!\inst2|Add0~34_combout\ & (!\inst2|Add0~36_combout\ & (!\inst2|Add0~32_combout\ & !\inst2|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~34_combout\,
	datab => \inst2|Add0~36_combout\,
	datac => \inst2|Add0~32_combout\,
	datad => \inst2|Add0~38_combout\,
	combout => \inst2|Equal16~5_combout\);

-- Location: LCCOMB_X40_Y24_N18
\inst2|Equal16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~6_combout\ = (!\inst2|Add0~42_combout\ & (!\inst2|Add0~44_combout\ & (!\inst2|Add0~40_combout\ & !\inst2|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~42_combout\,
	datab => \inst2|Add0~44_combout\,
	datac => \inst2|Add0~40_combout\,
	datad => \inst2|Add0~46_combout\,
	combout => \inst2|Equal16~6_combout\);

-- Location: LCCOMB_X40_Y24_N16
\inst2|Equal16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~7_combout\ = (!\inst2|Add0~54_combout\ & (!\inst2|Add0~52_combout\ & (!\inst2|Add0~48_combout\ & !\inst2|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~54_combout\,
	datab => \inst2|Add0~52_combout\,
	datac => \inst2|Add0~48_combout\,
	datad => \inst2|Add0~50_combout\,
	combout => \inst2|Equal16~7_combout\);

-- Location: LCCOMB_X40_Y24_N2
\inst2|Equal16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~8_combout\ = (!\inst2|Add0~62_combout\ & (!\inst2|Add0~60_combout\ & (!\inst2|Add0~58_combout\ & !\inst2|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add0~62_combout\,
	datab => \inst2|Add0~60_combout\,
	datac => \inst2|Add0~58_combout\,
	datad => \inst2|Add0~56_combout\,
	combout => \inst2|Equal16~8_combout\);

-- Location: LCCOMB_X40_Y24_N0
\inst2|Equal16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal16~9_combout\ = (\inst2|Equal16~5_combout\ & (\inst2|Equal16~8_combout\ & (\inst2|Equal16~7_combout\ & \inst2|Equal16~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal16~5_combout\,
	datab => \inst2|Equal16~8_combout\,
	datac => \inst2|Equal16~7_combout\,
	datad => \inst2|Equal16~6_combout\,
	combout => \inst2|Equal16~9_combout\);

-- Location: LCCOMB_X35_Y27_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\);

-- Location: LCCOMB_X34_Y27_N10
\inst2|Mod0|auto_generated|divider|remainder[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~12_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\,
	datac => \inst2|Mod0|auto_generated|divider|op_2~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[6]~6_combout\);

-- Location: LCCOMB_X38_Y30_N24
\inst2|Equal17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~0_combout\ = (!\inst2|Add2~6_combout\ & (!\inst2|Add2~8_combout\ & (!\inst2|Add2~10_combout\ & !\inst2|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~6_combout\,
	datab => \inst2|Add2~8_combout\,
	datac => \inst2|Add2~10_combout\,
	datad => \inst2|Add2~12_combout\,
	combout => \inst2|Equal17~0_combout\);

-- Location: LCCOMB_X36_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\);

-- Location: LCCOMB_X36_Y22_N10
\inst2|Mod0|auto_generated|divider|remainder[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~16_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1495_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\);

-- Location: LCCOMB_X32_Y26_N18
\inst2|Mod0|auto_generated|divider|remainder[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~18_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\);

-- Location: LCCOMB_X32_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\);

-- Location: LCCOMB_X32_Y24_N2
\inst2|Mod0|auto_generated|divider|remainder[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~20_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1497_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[10]~10_combout\);

-- Location: LCCOMB_X35_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\);

-- Location: LCCOMB_X34_Y26_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\);

-- Location: LCCOMB_X34_Y26_N0
\inst2|Mod0|auto_generated|divider|remainder[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~30_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1502_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[15]~15_combout\);

-- Location: LCCOMB_X37_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\);

-- Location: LCCOMB_X37_Y23_N28
\inst2|Mod0|auto_generated|divider|remainder[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~36_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1505_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\);

-- Location: LCCOMB_X35_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\);

-- Location: LCCOMB_X35_Y23_N14
\inst2|Mod0|auto_generated|divider|remainder[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~40_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1507_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[20]~20_combout\);

-- Location: LCCOMB_X35_Y21_N0
\inst2|Mod0|auto_generated|divider|remainder[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~52_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[26]~26_combout\);

-- Location: LCCOMB_X37_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\);

-- Location: LCCOMB_X37_Y25_N14
\inst2|Mod0|auto_generated|divider|remainder[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~60_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1517_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[30]~30_combout\);

-- Location: LCCOMB_X36_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~62_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\);

-- Location: LCCOMB_X37_Y24_N2
\inst2|Mod0|auto_generated|divider|remainder[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[31]~31_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~62_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1518_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[31]~31_combout\);

-- Location: LCCOMB_X38_Y30_N16
\inst2|mem_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_read~0_combout\ = (!\inst18|output\(20) & (!\inst18|output\(21) & \inst2|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(20),
	datac => \inst18|output\(21),
	datad => \inst2|process_0~0_combout\,
	combout => \inst2|mem_read~0_combout\);

-- Location: LCCOMB_X37_Y30_N24
\inst2|Equal17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~11_combout\ = (!\inst2|Add2~48_combout\ & (!\inst2|Add2~46_combout\ & (!\inst2|Add2~50_combout\ & !\inst2|Add2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~48_combout\,
	datab => \inst2|Add2~46_combout\,
	datac => \inst2|Add2~50_combout\,
	datad => \inst2|Add2~52_combout\,
	combout => \inst2|Equal17~11_combout\);

-- Location: LCCOMB_X37_Y30_N16
\inst2|mem_read~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_read~3_combout\ = (\inst2|mem_read~regout\ & ((\inst2|Add2~0_combout\) # ((!\inst2|Equal17~9_combout\) # (!\inst2|Equal18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_read~regout\,
	datab => \inst2|Add2~0_combout\,
	datac => \inst2|Equal18~0_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|mem_read~3_combout\);

-- Location: LCCOMB_X31_Y30_N20
\inst2|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|process_0~1_combout\ = (\inst18|output\(22) & \inst18|output\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	combout => \inst2|process_0~1_combout\);

-- Location: LCCOMB_X31_Y30_N14
\inst2|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|process_0~2_combout\ = (\inst18|output\(20) & !\inst18|output\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(20),
	datad => \inst18|output\(21),
	combout => \inst2|process_0~2_combout\);

-- Location: LCCOMB_X36_Y31_N4
\inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datad => \inst18|output\(13),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\);

-- Location: LCCOMB_X35_Y32_N4
\inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\ = (\inst18|output\(12) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(12),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\);

-- Location: LCCOMB_X35_Y33_N16
\inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\ = (\inst18|output\(8) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(8),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\);

-- Location: LCCOMB_X35_Y32_N16
\inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ = (\inst18|output\(5) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\);

-- Location: LCCOMB_X36_Y31_N26
\inst5|inst|lpm_mux_component|auto_generated|result_node[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node\(0) = (\inst18|output\(0)) # (!\inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inc_select~regout\,
	datad => \inst18|output\(0),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node\(0));

-- Location: LCCOMB_X36_Y30_N20
\inst2|ma_select~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ma_select~0_combout\ = (\inst2|process_0~0_combout\ & (!\inst18|output\(21) & (\inst2|Equal26~0_combout\ & !\inst2|Equal19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst18|output\(21),
	datac => \inst2|Equal26~0_combout\,
	datad => \inst2|Equal19~0_combout\,
	combout => \inst2|ma_select~0_combout\);

-- Location: LCCOMB_X35_Y30_N24
\inst2|ma_select~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ma_select~1_combout\ = ((\inst18|output\(21)) # ((\inst18|output\(20) & !\inst2|cdx~regout\))) # (!\inst2|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst18|output\(20),
	datac => \inst2|cdx~regout\,
	datad => \inst18|output\(21),
	combout => \inst2|ma_select~1_combout\);

-- Location: LCCOMB_X35_Y34_N12
\inst|inst1|f[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[14]~1_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|extend\(0),
	datab => \inst18|output\(14),
	datac => \RB|output\(14),
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst1|f[14]~1_combout\);

-- Location: LCCOMB_X34_Y30_N28
\inst|inst7|adder12|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder12|S~combout\ = \inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\ $ (\inst|inst7|adder11|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst|inst7|adder11|Cout~0_combout\,
	combout => \inst|inst7|adder12|S~combout\);

-- Location: LCCOMB_X31_Y32_N20
\inst|inst1|f[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[11]~4_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \inst2|b_inv~regout\,
	datac => \RB|output\(11),
	datad => \inst2|extend\(0),
	combout => \inst|inst1|f[11]~4_combout\);

-- Location: LCCOMB_X33_Y34_N20
\inst|inst1|f[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[10]~5_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \RB|output\(10),
	datac => \inst2|b_inv~regout\,
	datad => \inst2|extend\(0),
	combout => \inst|inst1|f[10]~5_combout\);

-- Location: LCCOMB_X33_Y31_N22
\inst|inst7|adder10|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder10|S~combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\ $ (\inst|inst7|adder9|Cout~0_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\ $ (\inst2|b_inv~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\,
	datab => \inst|inst7|adder9|Cout~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder10|S~combout\);

-- Location: LCCOMB_X34_Y34_N12
\inst|inst1|f[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[9]~6_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \inst2|extend\(0),
	datac => \RB|output\(9),
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst1|f[9]~6_combout\);

-- Location: LCCOMB_X33_Y34_N18
\inst|inst1|f[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[8]~7_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \inst2|extend\(0),
	datac => \inst2|b_inv~regout\,
	datad => \RB|output\(8),
	combout => \inst|inst1|f[8]~7_combout\);

-- Location: LCCOMB_X31_Y32_N16
\inst|inst1|f[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[6]~9_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \inst2|b_inv~regout\,
	datac => \RB|output\(6),
	datad => \inst2|extend\(0),
	combout => \inst|inst1|f[6]~9_combout\);

-- Location: LCCOMB_X31_Y32_N4
\inst|inst1|f[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[5]~10_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & ((\inst18|output\(13)))) # (!\inst2|extend\(0) & (\RB|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|extend\(0),
	datab => \inst2|b_inv~regout\,
	datac => \RB|output\(5),
	datad => \inst18|output\(13),
	combout => \inst|inst1|f[5]~10_combout\);

-- Location: LCCOMB_X35_Y32_N12
\inst|inst1|f[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[3]~12_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(11))) # (!\inst2|extend\(0) & ((\RB|output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(11),
	datab => \inst2|extend\(0),
	datac => \inst2|b_inv~regout\,
	datad => \RB|output\(3),
	combout => \inst|inst1|f[3]~12_combout\);

-- Location: LCCOMB_X35_Y32_N26
\inst|inst5|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux12~0_combout\ = (\inst|inst1|f[3]~12_combout\ & ((\inst2|alu_op\(0)) # ((!\inst2|alu_op\(1) & \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\)))) # (!\inst|inst1|f[3]~12_combout\ & (\inst2|alu_op\(0) & 
-- ((\inst2|alu_op\(1)) # (\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[3]~12_combout\,
	datab => \inst2|alu_op\(1),
	datac => \inst2|alu_op\(0),
	datad => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	combout => \inst|inst5|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y33_N6
\inst|inst1|f[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[1]~14_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & ((\inst18|output\(9)))) # (!\inst2|extend\(0) & (\RB|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(1),
	datab => \inst2|b_inv~regout\,
	datac => \inst2|extend\(0),
	datad => \inst18|output\(9),
	combout => \inst|inst1|f[1]~14_combout\);

-- Location: LCCOMB_X35_Y33_N28
\inst|inst5|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux14~0_combout\ = (\inst|inst1|f[1]~14_combout\ & ((\inst2|alu_op\(0)) # ((\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & !\inst2|alu_op\(1))))) # (!\inst|inst1|f[1]~14_combout\ & (\inst2|alu_op\(0) & 
-- ((\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\) # (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[1]~14_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux14~0_combout\);

-- Location: LCCOMB_X35_Y33_N24
\inst|inst1|f[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[0]~15_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(8))) # (!\inst2|extend\(0) & ((\RB|output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(8),
	datab => \inst2|b_inv~regout\,
	datac => \inst2|extend\(0),
	datad => \RB|output\(0),
	combout => \inst|inst1|f[0]~15_combout\);

-- Location: LCCOMB_X43_Y32_N16
\inst4|Decoder|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~12_combout\ = (\inst2|rf_write~regout\ & \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|rf_write~regout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\,
	combout => \inst4|Decoder|Mux14~12_combout\);

-- Location: LCCOMB_X32_Y30_N12
\inst15|lpm_mux_component|auto_generated|result_node[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[15]~0_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[15]~0_combout\);

-- Location: LCCOMB_X32_Y30_N16
\inst15|lpm_mux_component|auto_generated|result_node[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[12]~3_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(12),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[12]~3_combout\);

-- Location: LCCOMB_X38_Y31_N10
\inst15|lpm_mux_component|auto_generated|result_node[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[11]~4_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[11]~4_combout\);

-- Location: LCFF_X36_Y32_N11
\inst5|inst4|lpm_ff_component|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X32_Y30_N14
\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ = (\inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	combout => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\);

-- Location: LCFF_X33_Y30_N21
\inst7|SWITCHES|lpm_ff_component|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X33_Y30_N20
\inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(7) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(7),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2_combout\);

-- Location: LCFF_X36_Y32_N7
\inst5|inst4|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst5|inst2|lpm_ff_component|dffs\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X36_Y32_N6
\MuxY|lpm_mux_component|auto_generated|result_node[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\ = (\RY|output[6]~6_combout\ & (((\inst5|inst4|lpm_ff_component|dffs\(6)) # (\RY|output[6]~7_combout\)))) # (!\RY|output[6]~6_combout\ & 
-- (\inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\ & ((!\RY|output[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\,
	datab => \RY|output[6]~6_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(6),
	datad => \RY|output[6]~7_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\);

-- Location: LCFF_X33_Y30_N27
\inst7|SWITCHES|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X33_Y30_N26
\inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(5) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(5),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4_combout\);

-- Location: LCFF_X40_Y30_N21
\inst7|PUSH_BUTTON|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \key~combout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X40_Y30_N20
\MuxY|lpm_mux_component|auto_generated|result_node[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\ = (\RY|output[3]~8_combout\ & (((\RY|output[3]~9_combout\)))) # (!\RY|output[3]~8_combout\ & ((\RY|output[3]~9_combout\ & ((\inst7|PUSH_BUTTON|lpm_ff_component|dffs\(3)))) # 
-- (!\RY|output[3]~9_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\,
	datab => \RY|output[3]~8_combout\,
	datac => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(3),
	datad => \RY|output[3]~9_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\);

-- Location: LCFF_X40_Y35_N21
\inst5|inst4|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst5|inst2|lpm_ff_component|dffs\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(2));

-- Location: LCFF_X40_Y30_N25
\inst7|PUSH_BUTTON|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \key~combout\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(2));

-- Location: LCFF_X40_Y30_N11
\inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X35_Y33_N30
\inst|inst8|Z~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~0_combout\ = (\inst|inst7|adder12|S~combout\) # ((\inst|inst7|adder14|S~combout\) # (\inst|inst7|adder0|Cout~0_combout\ $ (\inst|inst4|output[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder12|S~combout\,
	datab => \inst|inst7|adder0|Cout~0_combout\,
	datac => \inst|inst4|output[1]~7_combout\,
	datad => \inst|inst7|adder14|S~combout\,
	combout => \inst|inst8|Z~0_combout\);

-- Location: LCCOMB_X18_Y19_N6
\inst22|Div1|auto_generated|divider|divider|StageOut[10]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[10]~67_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_1~4_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_1~4_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[10]~67_combout\);

-- Location: LCCOMB_X18_Y19_N10
\inst22|Div1|auto_generated|divider|divider|StageOut[9]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_1~2_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_1~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\);

-- Location: LCCOMB_X18_Y19_N20
\inst22|Div1|auto_generated|divider|divider|StageOut[8]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\ = (\inst22|v_count\(7) & \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(7),
	datad => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\);

-- Location: LCCOMB_X21_Y19_N4
\inst22|Div1|auto_generated|divider|divider|StageOut[12]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & \inst22|v_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \inst22|v_count\(6),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\);

-- Location: LCCOMB_X21_Y20_N16
\inst22|Div1|auto_generated|divider|divider|StageOut[16]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\ = (\inst22|v_count\(5) & \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|v_count\(5),
	datad => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\);

-- Location: LCCOMB_X20_Y20_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[20]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\);

-- Location: LCCOMB_X19_Y20_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[25]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[25]~85_combout\);

-- Location: LCCOMB_X19_Y20_N6
\inst22|Div1|auto_generated|divider|divider|StageOut[24]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~0_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_5~0_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\);

-- Location: LCCOMB_X18_Y20_N20
\inst22|Div1|auto_generated|divider|divider|StageOut[30]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[30]~88_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~4_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_6~4_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[30]~88_combout\);

-- Location: LCCOMB_X18_Y20_N16
\inst22|Div1|auto_generated|divider|divider|StageOut[28]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~0_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~0_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[28]~91_combout\);

-- Location: LCCOMB_X18_Y20_N30
\inst22|Div1|auto_generated|divider|divider|StageOut[34]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[34]~92_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_7~4_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[34]~92_combout\);

-- Location: LCCOMB_X18_Y20_N0
\inst22|Div1|auto_generated|divider|divider|StageOut[33]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[33]~93_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~2_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_7~2_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X18_Y20_N18
\inst22|Div1|auto_generated|divider|divider|StageOut[32]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & \inst22|v_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst22|v_count\(1),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X17_Y20_N12
\inst22|Div1|auto_generated|divider|divider|StageOut[32]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_7~0_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X21_Y22_N30
\inst22|Div0|auto_generated|divider|divider|StageOut[10]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[10]~67_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & \inst22|Div0|auto_generated|divider|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_1~4_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[10]~67_combout\);

-- Location: LCCOMB_X22_Y22_N24
\inst22|Div0|auto_generated|divider|divider|StageOut[9]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\ = (\inst22|h_count\(8) & \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(8),
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\);

-- Location: LCCOMB_X22_Y22_N10
\inst22|Div0|auto_generated|divider|divider|StageOut[8]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\);

-- Location: LCCOMB_X22_Y23_N12
\inst22|Div0|auto_generated|divider|divider|StageOut[12]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & \inst22|h_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|h_count\(6),
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\);

-- Location: LCCOMB_X22_Y23_N26
\inst22|Div0|auto_generated|divider|divider|StageOut[17]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[17]~77_combout\);

-- Location: LCCOMB_X22_Y23_N22
\inst22|Div0|auto_generated|divider|divider|StageOut[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~0_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\);

-- Location: LCCOMB_X21_Y23_N16
\inst22|Div0|auto_generated|divider|divider|StageOut[22]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[22]~80_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[22]~80_combout\);

-- Location: LCCOMB_X21_Y23_N2
\inst22|Div0|auto_generated|divider|divider|StageOut[21]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[21]~81_combout\);

-- Location: LCCOMB_X21_Y23_N20
\inst22|Div0|auto_generated|divider|divider|StageOut[20]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\);

-- Location: LCCOMB_X20_Y23_N16
\inst22|Div0|auto_generated|divider|divider|StageOut[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[26]~84_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~4_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[26]~84_combout\);

-- Location: LCCOMB_X20_Y23_N12
\inst22|Div0|auto_generated|divider|divider|StageOut[24]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ = (\inst22|h_count\(3) & \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|h_count\(3),
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\);

-- Location: LCCOMB_X20_Y23_N6
\inst22|Div0|auto_generated|divider|divider|StageOut[29]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_6~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[29]~89_combout\);

-- Location: LCCOMB_X20_Y23_N4
\inst22|Div0|auto_generated|divider|divider|StageOut[28]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~0_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_6~0_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[28]~91_combout\);

-- Location: LCCOMB_X19_Y23_N16
\inst22|Div0|auto_generated|divider|divider|StageOut[34]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[34]~92_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~4_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_7~4_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[34]~92_combout\);

-- Location: LCCOMB_X19_Y23_N30
\inst22|Div0|auto_generated|divider|divider|StageOut[33]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[33]~93_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_7~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X19_Y23_N0
\inst22|Div0|auto_generated|divider|divider|StageOut[32]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[32]~95_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~0_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_7~0_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X35_Y30_N2
\inst2|b_inv~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|b_inv~0_combout\ = (\inst18|output\(21)) # ((!\inst18|output\(13) & (!\inst18|output\(12) & \inst18|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(13),
	datab => \inst18|output\(12),
	datac => \inst18|output\(14),
	datad => \inst18|output\(21),
	combout => \inst2|b_inv~0_combout\);

-- Location: LCCOMB_X35_Y30_N18
\inst2|b_inv~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|b_inv~1_combout\ = (\inst2|process_0~3_combout\ & (!\inst18|output\(20) & \inst2|b_inv~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|process_0~3_combout\,
	datac => \inst18|output\(20),
	datad => \inst2|b_inv~0_combout\,
	combout => \inst2|b_inv~1_combout\);

-- Location: LCCOMB_X31_Y33_N30
\inst2|cdx~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~5_combout\ = \inst18|output\(16) $ (((\inst18|output\(17) & (\inst23|output\(0))) # (!\inst18|output\(17) & ((\inst23|output\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst23|output\(0),
	datab => \inst18|output\(16),
	datac => \inst18|output\(17),
	datad => \inst23|output\(2),
	combout => \inst2|cdx~5_combout\);

-- Location: LCCOMB_X31_Y33_N22
\inst2|cdx~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~6_combout\ = \inst18|output\(16) $ (((\inst23|output\(3)) # (!\inst18|output\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(17),
	datab => \inst23|output\(3),
	datad => \inst18|output\(16),
	combout => \inst2|cdx~6_combout\);

-- Location: LCCOMB_X31_Y33_N12
\inst2|cdx~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~7_combout\ = (\inst18|output\(19) & (((\inst18|output\(18))))) # (!\inst18|output\(19) & ((\inst18|output\(18) & (\inst2|cdx~5_combout\)) # (!\inst18|output\(18) & ((\inst2|cdx~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cdx~5_combout\,
	datab => \inst18|output\(19),
	datac => \inst18|output\(18),
	datad => \inst2|cdx~6_combout\,
	combout => \inst2|cdx~7_combout\);

-- Location: LCCOMB_X37_Y31_N20
\inst2|pc_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_enable~1_combout\ = (\inst2|pc_enable~regout\) # (((!\inst2|process_0~4_combout\) # (!\inst2|pc_select~0_combout\)) # (!\inst2|flag_enable~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pc_enable~regout\,
	datab => \inst2|flag_enable~0_combout\,
	datac => \inst2|pc_select~0_combout\,
	datad => \inst2|process_0~4_combout\,
	combout => \inst2|pc_enable~1_combout\);

-- Location: LCCOMB_X31_Y30_N8
\inst2|c_select[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select[1]~6_combout\ = (\inst18|output\(22) & (!\inst18|output\(23) & ((\inst18|output\(20)) # (!\inst2|cdx~regout\)))) # (!\inst18|output\(22) & (((!\inst2|cdx~regout\) # (!\inst18|output\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(20),
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst2|cdx~regout\,
	combout => \inst2|c_select[1]~6_combout\);

-- Location: LCCOMB_X35_Y30_N22
\inst2|rf_write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|rf_write~1_combout\ = (\inst2|process_0~0_combout\ & (((\inst2|process_0~3_combout\ & !\inst18|output\(21))) # (!\inst18|output\(20)))) # (!\inst2|process_0~0_combout\ & (\inst2|process_0~3_combout\ & ((!\inst18|output\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst2|process_0~3_combout\,
	datac => \inst18|output\(20),
	datad => \inst18|output\(21),
	combout => \inst2|rf_write~1_combout\);

-- Location: LCCOMB_X35_Y30_N10
\inst2|rf_write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|rf_write~2_combout\ = (\inst2|rf_write~0_combout\) # ((\inst2|rf_write~1_combout\) # (!\inst2|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rf_write~0_combout\,
	datac => \inst2|process_0~4_combout\,
	datad => \inst2|rf_write~1_combout\,
	combout => \inst2|rf_write~2_combout\);

-- Location: LCCOMB_X38_Y30_N4
\inst2|y_select[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|y_select[1]~2_combout\ = (!\inst2|mem_read~0_combout\ & (\inst2|y_select[1]~0_combout\ & \inst2|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_read~0_combout\,
	datab => \inst2|y_select[1]~0_combout\,
	datac => \inst2|process_0~4_combout\,
	combout => \inst2|y_select[1]~2_combout\);

-- Location: LCCOMB_X19_Y22_N30
\inst22|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal0~1_combout\ = (!\inst22|h_count\(7) & (\inst22|h_count\(2) & (\inst22|h_count\(8) & !\inst22|h_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(7),
	datab => \inst22|h_count\(2),
	datac => \inst22|h_count\(8),
	datad => \inst22|h_count\(5),
	combout => \inst22|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y22_N12
\inst22|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal0~2_combout\ = (\inst22|Equal0~0_combout\ & (\inst22|h_count\(0) & (\inst22|h_count\(1) & \inst22|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal0~0_combout\,
	datab => \inst22|h_count\(0),
	datac => \inst22|h_count\(1),
	datad => \inst22|Equal0~1_combout\,
	combout => \inst22|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y19_N26
\inst22|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal2~1_combout\ = (!\inst22|v_count\(4) & (\inst22|v_count\(2) & (\inst22|v_count\(3) & !\inst22|v_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(4),
	datab => \inst22|v_count\(2),
	datac => \inst22|v_count\(3),
	datad => \inst22|v_count\(5),
	combout => \inst22|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y22_N6
\inst22|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal1~0_combout\ = (\inst22|h_count\(7) & (!\inst22|h_count\(2) & (!\inst22|h_count\(8) & \inst22|h_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(7),
	datab => \inst22|h_count\(2),
	datac => \inst22|h_count\(8),
	datad => \inst22|h_count\(5),
	combout => \inst22|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y30_N26
\inst7|inst12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst12~combout\ = LCELL((\inst2|mem_write~regout\ & (\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & !\clk27~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_write~regout\,
	datab => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datac => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datad => \clk27~combout\,
	combout => \inst7|inst12~combout\);

-- Location: LCCOMB_X44_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\);

-- Location: LCCOMB_X43_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\);

-- Location: LCCOMB_X43_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\);

-- Location: LCCOMB_X42_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\);

-- Location: LCCOMB_X42_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\);

-- Location: LCCOMB_X42_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\);

-- Location: LCCOMB_X42_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\);

-- Location: LCCOMB_X40_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\);

-- Location: LCCOMB_X42_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\);

-- Location: LCCOMB_X41_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\);

-- Location: LCCOMB_X42_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\);

-- Location: LCCOMB_X42_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\);

-- Location: LCCOMB_X42_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\);

-- Location: LCCOMB_X42_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\);

-- Location: LCCOMB_X36_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\);

-- Location: LCCOMB_X34_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\);

-- Location: LCCOMB_X40_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\);

-- Location: LCCOMB_X42_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\);

-- Location: LCCOMB_X40_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\);

-- Location: LCCOMB_X40_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\);

-- Location: LCCOMB_X34_Y17_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\);

-- Location: LCCOMB_X40_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\);

-- Location: LCCOMB_X40_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\);

-- Location: LCCOMB_X38_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\);

-- Location: LCCOMB_X42_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\);

-- Location: LCCOMB_X35_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\);

-- Location: LCCOMB_X40_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\);

-- Location: LCCOMB_X36_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\);

-- Location: LCCOMB_X34_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\);

-- Location: LCCOMB_X40_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\);

-- Location: LCCOMB_X38_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\);

-- Location: LCCOMB_X35_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\);

-- Location: LCCOMB_X32_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\);

-- Location: LCCOMB_X36_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\);

-- Location: LCCOMB_X34_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\);

-- Location: LCCOMB_X40_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\);

-- Location: LCCOMB_X38_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\);

-- Location: LCCOMB_X32_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\);

-- Location: LCCOMB_X36_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\);

-- Location: LCCOMB_X36_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\);

-- Location: LCCOMB_X34_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\);

-- Location: LCCOMB_X33_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\);

-- Location: LCCOMB_X38_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\);

-- Location: LCCOMB_X32_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\);

-- Location: LCCOMB_X36_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\);

-- Location: LCCOMB_X30_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\);

-- Location: LCCOMB_X33_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\);

-- Location: LCCOMB_X32_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\);

-- Location: LCCOMB_X36_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\);

-- Location: LCCOMB_X34_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\);

-- Location: LCCOMB_X30_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\);

-- Location: LCCOMB_X36_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\);

-- Location: LCCOMB_X28_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\);

-- Location: LCCOMB_X30_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\);

-- Location: LCCOMB_X32_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\);

-- Location: LCCOMB_X36_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\);

-- Location: LCCOMB_X28_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\);

-- Location: LCCOMB_X36_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\);

-- Location: LCCOMB_X28_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\);

-- Location: LCCOMB_X30_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\);

-- Location: LCCOMB_X28_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\);

-- Location: LCCOMB_X30_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\);

-- Location: LCCOMB_X32_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\);

-- Location: LCCOMB_X30_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\);

-- Location: LCCOMB_X30_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\);

-- Location: LCCOMB_X32_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\);

-- Location: LCCOMB_X35_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\);

-- Location: LCCOMB_X34_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\);

-- Location: LCCOMB_X30_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\);

-- Location: LCCOMB_X35_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\);

-- Location: LCCOMB_X34_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\);

-- Location: LCCOMB_X34_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\);

-- Location: LCCOMB_X30_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\);

-- Location: LCCOMB_X35_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\);

-- Location: LCCOMB_X32_Y27_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\);

-- Location: LCCOMB_X32_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\);

-- Location: LCCOMB_X30_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\);

-- Location: LCCOMB_X30_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\);

-- Location: LCCOMB_X33_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\);

-- Location: LCCOMB_X32_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\);

-- Location: LCCOMB_X32_Y27_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\);

-- Location: LCCOMB_X37_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\);

-- Location: LCCOMB_X37_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\);

-- Location: LCCOMB_X32_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\);

-- Location: LCCOMB_X34_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\);

-- Location: LCCOMB_X37_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\);

-- Location: LCCOMB_X37_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\);

-- Location: LCCOMB_X32_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\);

-- Location: LCCOMB_X33_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\);

-- Location: LCCOMB_X32_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\);

-- Location: LCCOMB_X34_Y27_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\);

-- Location: LCCOMB_X35_Y27_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\);

-- Location: LCCOMB_X40_Y25_N10
\inst2|stage~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~34_combout\ = (\Reset~combout\ & (\inst2|stage\(31) & ((!\inst2|Equal16~9_combout\) # (!\inst2|Equal16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal16~4_combout\,
	datab => \Reset~combout\,
	datac => \inst2|Equal16~9_combout\,
	datad => \inst2|stage\(31),
	combout => \inst2|stage~34_combout\);

-- Location: LCCOMB_X34_Y27_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1955_combout\);

-- Location: LCCOMB_X32_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1958_combout\);

-- Location: LCCOMB_X33_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\);

-- Location: LCCOMB_X35_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1975_combout\);

-- Location: LCCOMB_X37_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1022]~1979_combout\);

-- Location: LCCOMB_X37_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1922_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1023]~1980_combout\);

-- Location: LCCOMB_X20_Y19_N24
\inst22|Div1|auto_generated|divider|divider|StageOut[18]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[18]~96_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- ((!\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X20_Y20_N16
\inst22|Div1|auto_generated|divider|divider|StageOut[22]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[22]~97_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- ((!\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[22]~97_combout\);

-- Location: LCCOMB_X19_Y20_N20
\inst22|Div1|auto_generated|divider|divider|StageOut[26]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[26]~98_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\) # 
-- ((!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[26]~98_combout\);

-- Location: LCCOMB_X18_Y20_N26
\inst22|Div1|auto_generated|divider|divider|StageOut[34]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[34]~100_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\) # 
-- ((!\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[34]~100_combout\);

-- Location: LCCOMB_X22_Y23_N16
\inst22|Div0|auto_generated|divider|divider|StageOut[18]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- ((!\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[18]~96_combout\);

-- Location: LCCOMB_X20_Y23_N2
\inst22|Div0|auto_generated|divider|divider|StageOut[30]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- ((\inst22|Div0|auto_generated|divider|divider|op_5~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[30]~99_combout\);

-- Location: LCCOMB_X33_Y33_N10
\inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ & ((\inst2|j_sel~regout\) # ((!\RB|output\(1) & !\RB|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(1),
	datab => \inst2|j_sel~regout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datad => \RB|output\(0),
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70_combout\);

-- Location: LCCOMB_X46_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_11~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\);

-- Location: LCCOMB_X18_Y19_N8
\inst22|Div1|auto_generated|divider|divider|StageOut[14]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[14]~101_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & (\inst22|v_count\(8))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(8),
	datab => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_1~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[14]~101_combout\);

-- Location: LCCOMB_X19_Y19_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[13]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & ((\inst22|v_count\(7)))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & (\inst22|Div1|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|v_count\(7),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\);

-- Location: LCCOMB_X20_Y19_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[17]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|v_count\(6)))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & (\inst22|Div1|auto_generated|divider|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_2~0_combout\,
	datab => \inst22|v_count\(6),
	datac => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\);

-- Location: LCCOMB_X20_Y20_N26
\inst22|Div1|auto_generated|divider|divider|StageOut[21]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|v_count\(5)))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & (\inst22|Div1|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_3~0_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|v_count\(5),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\);

-- Location: LCCOMB_X18_Y20_N24
\inst22|Div1|auto_generated|divider|divider|StageOut[29]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & (\inst22|v_count\(3))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(3),
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_5~0_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[29]~106_combout\);

-- Location: LCCOMB_X18_Y20_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[33]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[33]~107_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & (\inst22|v_count\(2))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|v_count\(2),
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~0_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[33]~107_combout\);

-- Location: LCCOMB_X22_Y22_N6
\inst22|Div0|auto_generated|divider|divider|StageOut[14]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[14]~101_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & ((\inst22|h_count\(8)))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & (\inst22|Div0|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\,
	datac => \inst22|h_count\(8),
	datad => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[14]~101_combout\);

-- Location: LCCOMB_X22_Y22_N12
\inst22|Div0|auto_generated|divider|divider|StageOut[13]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & ((\inst22|h_count\(7)))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & (\inst22|Div0|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_1~0_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|h_count\(7),
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[13]~102_combout\);

-- Location: LCCOMB_X21_Y23_N4
\inst22|Div0|auto_generated|divider|divider|StageOut[25]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|h_count\(4)))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & (\inst22|Div0|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_4~0_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|h_count\(4),
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\);

-- Location: LCCOMB_X34_Y32_N8
\inst|inst5|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~0_combout\ = (\inst2|alu_op\(0) & ((\inst2|alu_op\(1) & (\inst|inst7|adder6|S~combout\)) # (!\inst2|alu_op\(1) & ((\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\))))) # (!\inst2|alu_op\(0) & 
-- (((\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst7|adder6|S~combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	combout => \inst|inst5|Mux9~0_combout\);

-- Location: LCCOMB_X34_Y34_N8
\inst|inst5|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~1_combout\ = (\inst|inst5|Mux9~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[6]~9_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux9~0_combout\ & (\inst|inst1|f[6]~9_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst1|f[6]~9_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux9~0_combout\,
	combout => \inst|inst5|Mux9~1_combout\);

-- Location: LCCOMB_X34_Y32_N18
\inst|inst5|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux5~0_combout\ = (\inst2|alu_op\(1) & ((\inst2|alu_op\(0) & (\inst|inst7|adder10|S~combout\)) # (!\inst2|alu_op\(0) & ((\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\))))) # (!\inst2|alu_op\(1) & 
-- (((\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder10|S~combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux5~0_combout\);

-- Location: LCCOMB_X33_Y32_N6
\inst|inst5|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux5~1_combout\ = (\inst|inst5|Mux5~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[10]~5_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux5~0_combout\ & (\inst|inst1|f[10]~5_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[10]~5_combout\,
	datab => \inst|inst5|Mux5~0_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux5~1_combout\);

-- Location: LCCOMB_X35_Y33_N22
\inst|inst5|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux3~0_combout\ = (\inst2|alu_op\(1) & ((\inst2|alu_op\(0) & (\inst|inst7|adder12|S~combout\)) # (!\inst2|alu_op\(0) & ((\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\))))) # (!\inst2|alu_op\(1) & 
-- (((\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder12|S~combout\,
	datab => \inst2|alu_op\(1),
	datac => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux3~0_combout\);

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key(3),
	combout => \key~combout\(3));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key(2),
	combout => \key~combout\(2));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key(0),
	combout => \key~combout\(0));

-- Location: CLKCTRL_G8
\inst7|inst12~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst12~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst12~clkctrl_outclk\);

-- Location: LCCOMB_X36_Y32_N10
\inst5|inst4|lpm_ff_component|dffs[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[9]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(9),
	combout => \inst5|inst4|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: LCCOMB_X38_Y33_N16
\inst4|RegL12|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegL12|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegL12|output[15]~feeder_combout\);

-- Location: LCCOMB_X43_Y33_N30
\inst4|RegG7|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegG7|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegG7|output[15]~feeder_combout\);

-- Location: LCCOMB_X43_Y33_N0
\inst4|RegF6|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegF6|output[15]~feeder_combout\);

-- Location: LCCOMB_X44_Y34_N16
\inst4|RegA1|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegA1|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegA1|output[15]~feeder_combout\);

-- Location: LCCOMB_X37_Y34_N12
\inst4|RegB2|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegB2|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegB2|output[15]~feeder_combout\);

-- Location: LCCOMB_X37_Y33_N0
\inst4|RegC3|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegC3|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegC3|output[15]~feeder_combout\);

-- Location: LCCOMB_X44_Y33_N6
\inst4|RegF6|output[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[12]~feeder_combout\ = \RY|output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(12),
	combout => \inst4|RegF6|output[12]~feeder_combout\);

-- Location: LCCOMB_X42_Y34_N16
\inst4|RegF6|output[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[11]~feeder_combout\ = \RY|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(11),
	combout => \inst4|RegF6|output[11]~feeder_combout\);

-- Location: LCCOMB_X45_Y34_N28
\inst4|RegF6|output[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[10]~feeder_combout\ = \RY|output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(10),
	combout => \inst4|RegF6|output[10]~feeder_combout\);

-- Location: LCCOMB_X41_Y34_N6
\inst4|RegO15|output[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[9]~feeder_combout\ = \RY|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(9),
	combout => \inst4|RegO15|output[9]~feeder_combout\);

-- Location: LCCOMB_X44_Y33_N26
\inst4|RegF6|output[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[6]~feeder_combout\ = \RY|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(6),
	combout => \inst4|RegF6|output[6]~feeder_combout\);

-- Location: LCCOMB_X44_Y33_N18
\inst4|RegG7|output[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegG7|output[6]~feeder_combout\ = \RY|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(6),
	combout => \inst4|RegG7|output[6]~feeder_combout\);

-- Location: LCCOMB_X40_Y34_N20
\inst4|RegM13|output[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[5]~feeder_combout\ = \RY|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(5),
	combout => \inst4|RegM13|output[5]~feeder_combout\);

-- Location: LCCOMB_X41_Y35_N24
\inst4|RegL12|output[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegL12|output[2]~feeder_combout\ = \RY|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(2),
	combout => \inst4|RegL12|output[2]~feeder_combout\);

-- Location: LCCOMB_X42_Y35_N24
\inst4|RegN14|output[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[2]~feeder_combout\ = \RY|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(2),
	combout => \inst4|RegN14|output[2]~feeder_combout\);

-- Location: LCCOMB_X42_Y35_N0
\inst4|RegA1|output[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegA1|output[1]~feeder_combout\ = \RY|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(1),
	combout => \inst4|RegA1|output[1]~feeder_combout\);

-- Location: LCCOMB_X40_Y35_N30
\inst4|RegM13|output[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[0]~feeder_combout\ = \RY|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(0),
	combout => \inst4|RegM13|output[0]~feeder_combout\);

-- Location: LCCOMB_X42_Y35_N12
\inst4|RegA1|output[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegA1|output[0]~feeder_combout\ = \RY|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(0),
	combout => \inst4|RegA1|output[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y22_N24
\inst22|v_count_d[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count_d[0]~feeder_combout\ = \inst22|v_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|v_count\(0),
	combout => \inst22|v_count_d[0]~feeder_combout\);

-- Location: LCCOMB_X40_Y30_N10
\inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]~feeder_combout\ = \key~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \key~combout\(0),
	combout => \inst7|PUSH_BUTTON|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk27,
	combout => \clk27~combout\);

-- Location: CLKCTRL_G9
\clk27~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk27~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk27~clkctrl_outclk\);

-- Location: LCCOMB_X38_Y27_N0
\inst2|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~0_combout\ = \inst2|Add1~0_combout\ $ (VCC)
-- \inst2|Add2~1\ = CARRY(\inst2|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~0_combout\,
	datad => VCC,
	combout => \inst2|Add2~0_combout\,
	cout => \inst2|Add2~1\);

-- Location: LCCOMB_X38_Y27_N2
\inst2|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~2_combout\ = (\inst2|Add1~2_combout\ & (!\inst2|Add2~1\)) # (!\inst2|Add1~2_combout\ & ((\inst2|Add2~1\) # (GND)))
-- \inst2|Add2~3\ = CARRY((!\inst2|Add2~1\) # (!\inst2|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~2_combout\,
	datad => VCC,
	cin => \inst2|Add2~1\,
	combout => \inst2|Add2~2_combout\,
	cout => \inst2|Add2~3\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Reset,
	combout => \Reset~combout\);

-- Location: LCCOMB_X46_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|op_11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_11~1\ & VCC)) # 
-- (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|op_11~1\))
-- \inst2|Mod0|auto_generated|divider|divider|op_11~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_11~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X46_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\);

-- Location: LCCOMB_X46_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|op_11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_11~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X46_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[64]~937_combout\);

-- Location: LCCOMB_X45_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|op_22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_22~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_22~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_22~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~934_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[65]~935_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_22~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_22~5\);

-- Location: LCCOMB_X45_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|op_22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_22~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_22~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_22~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~933_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_22~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_22~7\);

-- Location: LCCOMB_X45_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|op_22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_22~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_22~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\);

-- Location: LCCOMB_X45_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\);

-- Location: LCCOMB_X46_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_11~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\);

-- Location: LCCOMB_X45_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[96]~943_combout\);

-- Location: LCCOMB_X42_Y26_N22
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\ & ((\inst2|stage~6_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\ & 
-- (\inst2|stage~6_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\ & (\inst2|stage~6_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~6_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\);

-- Location: LCCOMB_X44_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|op_25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_25~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_25~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_25~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~940_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_25~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_25~7\);

-- Location: LCCOMB_X44_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\);

-- Location: LCCOMB_X43_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_22~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[97]~941_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[130]~1521_combout\);

-- Location: LCCOMB_X45_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_22~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\);

-- Location: LCCOMB_X43_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~53_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\);

-- Location: LCCOMB_X42_Y26_N20
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\ & (\inst2|stage~7_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\ & 
-- ((\inst2|stage~7_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\ = CARRY((\inst2|stage~7_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~7_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~52\);

-- Location: LCCOMB_X43_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|op_26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_26~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_26~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~951_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[128]~950_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~3\);

-- Location: LCCOMB_X43_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|op_26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_26~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_26~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~946_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~9\);

-- Location: LCCOMB_X43_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|op_26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_26~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_26~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_26~11\);

-- Location: LCCOMB_X43_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|op_26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_26~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_26~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\);

-- Location: LCCOMB_X41_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~953_combout\);

-- Location: LCCOMB_X43_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\);

-- Location: LCCOMB_X44_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_25~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[129]~948_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\);

-- Location: LCCOMB_X43_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\);

-- Location: LCCOMB_X43_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[160]~958_combout\);

-- Location: LCCOMB_X42_Y26_N18
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\ & ((\inst2|stage~8_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\ & 
-- (\inst2|stage~8_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\ & (\inst2|stage~8_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~8_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~50\);

-- Location: LCCOMB_X42_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|op_27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_27~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~1\);

-- Location: LCCOMB_X42_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|op_27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_27~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~956_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[161]~957_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~5\);

-- Location: LCCOMB_X42_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|op_27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_27~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~1524_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[163]~954_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~9\);

-- Location: LCCOMB_X42_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|op_27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_27~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_27~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_27~13\);

-- Location: LCCOMB_X42_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|op_27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_27~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_27~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\);

-- Location: LCCOMB_X42_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\);

-- Location: LCCOMB_X42_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[162]~1525_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\);

-- Location: LCCOMB_X42_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\);

-- Location: LCCOMB_X43_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~51_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\);

-- Location: LCCOMB_X43_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\);

-- Location: LCCOMB_X42_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\);

-- Location: LCCOMB_X43_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|op_28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_28~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~963_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[195]~1529_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~9\);

-- Location: LCCOMB_X42_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[228]~1534_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\);

-- Location: LCCOMB_X42_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[261]~1540_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\);

-- Location: LCCOMB_X42_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\);

-- Location: LCCOMB_X43_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|op_28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_28~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~1530_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[194]~964_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~7\);

-- Location: LCCOMB_X44_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\);

-- Location: LCCOMB_X43_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\);

-- Location: LCCOMB_X43_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~49_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\);

-- Location: LCCOMB_X42_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\);

-- Location: LCCOMB_X38_Y26_N10
\inst2|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~42_combout\ = (\inst2|Add1~42_combout\ & (!\inst2|Add2~41\)) # (!\inst2|Add1~42_combout\ & ((\inst2|Add2~41\) # (GND)))
-- \inst2|Add2~43\ = CARRY((!\inst2|Add2~41\) # (!\inst2|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~42_combout\,
	datad => VCC,
	cin => \inst2|Add2~41\,
	combout => \inst2|Add2~42_combout\,
	cout => \inst2|Add2~43\);

-- Location: LCFF_X38_Y26_N11
\inst2|stage[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(21));

-- Location: LCCOMB_X41_Y26_N18
\inst2|stage~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~12_combout\ = (\Reset~combout\ & \inst2|stage\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(21),
	combout => \inst2|stage~12_combout\);

-- Location: LCCOMB_X38_Y26_N8
\inst2|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~40_combout\ = (\inst2|Add1~40_combout\ & (\inst2|Add2~39\ $ (GND))) # (!\inst2|Add1~40_combout\ & (!\inst2|Add2~39\ & VCC))
-- \inst2|Add2~41\ = CARRY((\inst2|Add1~40_combout\ & !\inst2|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~40_combout\,
	datad => VCC,
	cin => \inst2|Add2~39\,
	combout => \inst2|Add2~40_combout\,
	cout => \inst2|Add2~41\);

-- Location: LCFF_X38_Y26_N9
\inst2|stage[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(20));

-- Location: LCCOMB_X41_Y26_N28
\inst2|stage~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~13_combout\ = (\Reset~combout\ & \inst2|stage\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \inst2|stage\(20),
	combout => \inst2|stage~13_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\);

-- Location: LCCOMB_X43_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|op_28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_28~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~966_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[193]~965_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~5\);

-- Location: LCCOMB_X43_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[226]~1536_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_28~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\);

-- Location: LCCOMB_X42_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[259]~1542_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\);

-- Location: LCCOMB_X42_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[292]~1549_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\);

-- Location: LCCOMB_X43_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|op_28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_28~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~967_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[192]~968_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~3\);

-- Location: LCCOMB_X43_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[225]~975_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\);

-- Location: LCCOMB_X42_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[258]~1543_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\);

-- Location: LCCOMB_X41_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\);

-- Location: LCCOMB_X41_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\);

-- Location: LCCOMB_X42_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[288]~1000_combout\);

-- Location: LCCOMB_X42_Y26_N10
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~12_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~12_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\ & (\inst2|stage~2_combout\ $ (\inst2|stage~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~12_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\);

-- Location: LCCOMB_X41_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_1~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~41_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X41_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_1~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~999_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X41_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~997_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~7\);

-- Location: LCCOMB_X41_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~996_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[291]~1550_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~9\);

-- Location: LCCOMB_X40_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\);

-- Location: LCCOMB_X42_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\);

-- Location: LCCOMB_X42_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|op_29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_29~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~978_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[224]~977_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~3\);

-- Location: LCCOMB_X41_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[257]~986_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\);

-- Location: LCCOMB_X41_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[290]~1551_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\);

-- Location: LCCOMB_X42_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\);

-- Location: LCCOMB_X42_Y26_N12
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\ & (\inst2|stage~11_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\ & 
-- ((\inst2|stage~11_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\ = CARRY((\inst2|stage~11_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~11_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~42\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\);

-- Location: LCCOMB_X41_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|op_30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_30~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~1\);

-- Location: LCCOMB_X41_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|op_30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_30~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~989_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[256]~988_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~3\);

-- Location: LCCOMB_X41_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[289]~998_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\);

-- Location: LCCOMB_X40_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~43_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\);

-- Location: LCCOMB_X42_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\);

-- Location: LCCOMB_X42_Y26_N8
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~13_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~13_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~13_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~13_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~40\);

-- Location: LCCOMB_X41_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|op_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1013_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[320]~1014_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X41_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|op_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_2~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1012_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X41_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|op_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1010_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X41_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|op_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1009_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~9\);

-- Location: LCCOMB_X41_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|op_2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1558_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[324]~1008_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~11\);

-- Location: LCCOMB_X41_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1007_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[325]~1557_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~13\);

-- Location: LCCOMB_X41_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1006_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~15\);

-- Location: LCCOMB_X41_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~994_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~13\);

-- Location: LCCOMB_X42_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\);

-- Location: LCCOMB_X40_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~983_combout\);

-- Location: LCCOMB_X41_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|op_30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_30~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~1539_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~15\);

-- Location: LCCOMB_X40_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\);

-- Location: LCCOMB_X41_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~993_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[294]~1547_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~15\);

-- Location: LCCOMB_X41_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~992_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~17\);

-- Location: LCCOMB_X41_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~991_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~19\);

-- Location: LCCOMB_X41_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_1~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_1~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_1~21\);

-- Location: LCCOMB_X40_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\);

-- Location: LCCOMB_X41_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1005_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~17\);

-- Location: LCCOMB_X41_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~19\);

-- Location: LCCOMB_X41_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1003_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~21\);

-- Location: LCCOMB_X41_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_2~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1002_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_2~23\);

-- Location: LCCOMB_X41_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_2~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\);

-- Location: LCCOMB_X40_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\);

-- Location: LCCOMB_X40_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\);

-- Location: LCCOMB_X41_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\);

-- Location: LCCOMB_X41_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1020_combout\);

-- Location: LCCOMB_X42_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\);

-- Location: LCCOMB_X40_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1022_combout\);

-- Location: LCCOMB_X41_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[322]~1560_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\);

-- Location: LCCOMB_X40_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[321]~1011_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\);

-- Location: LCCOMB_X42_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1026_combout\);

-- Location: LCCOMB_X42_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[352]~1027_combout\);

-- Location: LCCOMB_X38_Y26_N2
\inst2|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~34_combout\ = (\inst2|Add1~34_combout\ & (!\inst2|Add2~33\)) # (!\inst2|Add1~34_combout\ & ((\inst2|Add2~33\) # (GND)))
-- \inst2|Add2~35\ = CARRY((!\inst2|Add2~33\) # (!\inst2|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~34_combout\,
	datad => VCC,
	cin => \inst2|Add2~33\,
	combout => \inst2|Add2~34_combout\,
	cout => \inst2|Add2~35\);

-- Location: LCCOMB_X38_Y26_N4
\inst2|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~36_combout\ = (\inst2|Add1~36_combout\ & (\inst2|Add2~35\ $ (GND))) # (!\inst2|Add1~36_combout\ & (!\inst2|Add2~35\ & VCC))
-- \inst2|Add2~37\ = CARRY((\inst2|Add1~36_combout\ & !\inst2|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~36_combout\,
	datad => VCC,
	cin => \inst2|Add2~35\,
	combout => \inst2|Add2~36_combout\,
	cout => \inst2|Add2~37\);

-- Location: LCFF_X38_Y26_N5
\inst2|stage[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(18));

-- Location: LCCOMB_X41_Y26_N16
\inst2|stage~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~15_combout\ = (\Reset~combout\ & \inst2|stage\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(18),
	combout => \inst2|stage~15_combout\);

-- Location: LCCOMB_X38_Y26_N0
\inst2|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~32_combout\ = (\inst2|Add1~32_combout\ & (\inst2|Add2~31\ $ (GND))) # (!\inst2|Add1~32_combout\ & (!\inst2|Add2~31\ & VCC))
-- \inst2|Add2~33\ = CARRY((\inst2|Add1~32_combout\ & !\inst2|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~32_combout\,
	datad => VCC,
	cin => \inst2|Add2~31\,
	combout => \inst2|Add2~32_combout\,
	cout => \inst2|Add2~33\);

-- Location: LCFF_X38_Y26_N1
\inst2|stage[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(16));

-- Location: LCCOMB_X41_Y26_N24
\inst2|stage~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~17_combout\ = (\Reset~combout\ & \inst2|stage\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(16),
	combout => \inst2|stage~17_combout\);

-- Location: LCCOMB_X38_Y27_N30
\inst2|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~30_combout\ = (\inst2|Add1~30_combout\ & (!\inst2|Add2~29\)) # (!\inst2|Add1~30_combout\ & ((\inst2|Add2~29\) # (GND)))
-- \inst2|Add2~31\ = CARRY((!\inst2|Add2~29\) # (!\inst2|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~30_combout\,
	datad => VCC,
	cin => \inst2|Add2~29\,
	combout => \inst2|Add2~30_combout\,
	cout => \inst2|Add2~31\);

-- Location: LCFF_X38_Y27_N31
\inst2|stage[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(15));

-- Location: LCCOMB_X41_Y27_N16
\inst2|stage~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~18_combout\ = (\Reset~combout\ & \inst2|stage\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \inst2|stage\(15),
	combout => \inst2|stage~18_combout\);

-- Location: LCFF_X38_Y27_N3
\inst2|stage[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(1));

-- Location: LCCOMB_X41_Y26_N2
\inst2|Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = (\Reset~combout\ & (\inst2|stage\(31) $ (\inst2|stage\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \inst2|stage\(31),
	datad => \inst2|stage\(1),
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X42_Y27_N2
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\ & (\inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & VCC)) # 
-- (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\ & (\inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ $ (VCC)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\ & \inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[0]~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\);

-- Location: LCCOMB_X42_Y27_N4
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\ & (\inst2|stage~31_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\ & 
-- ((\inst2|stage~31_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\ = CARRY((\inst2|stage~31_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~31_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~2\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\);

-- Location: LCCOMB_X42_Y27_N6
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\ & ((\inst2|stage~30_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\ & 
-- (\inst2|stage~30_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\ & (\inst2|stage~30_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~30_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~4\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\);

-- Location: LCCOMB_X42_Y27_N8
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\ & (\inst2|stage~29_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\ & 
-- ((\inst2|stage~29_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\ = CARRY((\inst2|stage~29_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~29_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~6\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\);

-- Location: LCCOMB_X42_Y27_N10
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\ & ((\inst2|stage~28_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\ & 
-- (\inst2|stage~28_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\ & (\inst2|stage~28_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~28_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~8\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\);

-- Location: LCCOMB_X42_Y27_N12
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\ & (\inst2|stage~27_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\ & 
-- ((\inst2|stage~27_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\ = CARRY((\inst2|stage~27_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~27_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~10\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\);

-- Location: LCCOMB_X42_Y27_N14
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\ & ((\inst2|stage~26_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\ & 
-- (\inst2|stage~26_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\ & (\inst2|stage~26_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~26_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~12\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\);

-- Location: LCCOMB_X31_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\);

-- Location: LCCOMB_X31_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\);

-- Location: LCCOMB_X31_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|op_18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_18~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~1\);

-- Location: LCCOMB_X31_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|op_18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1328_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[800]~1329_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~3\);

-- Location: LCCOMB_X31_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|op_18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_18~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1327_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~5\);

-- Location: LCCOMB_X31_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[801]~1326_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\);

-- Location: LCCOMB_X32_Y27_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\);

-- Location: LCCOMB_X32_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\);

-- Location: LCCOMB_X33_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[832]~1358_combout\);

-- Location: LCCOMB_X33_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|op_19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_19~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~1\);

-- Location: LCCOMB_X33_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|op_19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_19~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1356_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~5\);

-- Location: LCCOMB_X33_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|op_19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1840_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[834]~1354_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~7\);

-- Location: LCCOMB_X31_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\);

-- Location: LCCOMB_X33_Y27_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\);

-- Location: LCCOMB_X31_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|op_17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_17~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~1\);

-- Location: LCCOMB_X34_Y27_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~11_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\);

-- Location: LCCOMB_X34_Y27_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[833]~1355_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\);

-- Location: LCCOMB_X35_Y27_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~9_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\);

-- Location: LCCOMB_X34_Y27_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[864]~1387_combout\);

-- Location: LCCOMB_X33_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|op_20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_20~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~1\);

-- Location: LCCOMB_X33_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|op_20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_20~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1386_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~5\);

-- Location: LCCOMB_X33_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|op_20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1865_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[867]~1383_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~9\);

-- Location: LCCOMB_X31_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[900]~1891_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\);

-- Location: LCCOMB_X31_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\);

-- Location: LCCOMB_X34_Y27_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[866]~1866_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\);

-- Location: LCCOMB_X34_Y27_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[899]~1892_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\);

-- Location: LCCOMB_X35_Y27_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\);

-- Location: LCCOMB_X34_Y27_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~7_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\);

-- Location: LCCOMB_X34_Y27_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[897]~1416_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\);

-- Location: LCCOMB_X37_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~5_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\);

-- Location: LCCOMB_X35_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\);

-- Location: LCCOMB_X36_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|op_23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_23~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~1\);

-- Location: LCCOMB_X36_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|op_23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1451_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[928]~1450_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~3\);

-- Location: LCCOMB_X36_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|op_23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_23~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1449_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~5\);

-- Location: LCCOMB_X36_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|op_23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1447_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[930]~1921_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~7\);

-- Location: LCCOMB_X36_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|op_23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1446_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~9\);

-- Location: LCCOMB_X36_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|op_23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1445_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[932]~1919_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~11\);

-- Location: LCCOMB_X36_Y27_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\);

-- Location: LCCOMB_X35_Y27_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[865]~1385_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\);

-- Location: LCCOMB_X34_Y27_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\);

-- Location: LCCOMB_X34_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|op_21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1418_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[896]~1419_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~3\);

-- Location: LCCOMB_X34_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|op_21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1415_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[898]~1893_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~7\);

-- Location: LCCOMB_X35_Y27_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[931]~1920_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\);

-- Location: LCCOMB_X35_Y27_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\);

-- Location: LCCOMB_X37_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\);

-- Location: LCCOMB_X36_Y27_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\);

-- Location: LCCOMB_X36_Y27_N16
\inst2|Mod0|auto_generated|divider|divider|op_24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~0_combout\ = (((\inst2|stage\(0) & \Reset~combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~1\ = CARRY((\inst2|stage\(0) & \Reset~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage\(0),
	datab => \Reset~combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~1\);

-- Location: LCCOMB_X36_Y27_N18
\inst2|Mod0|auto_generated|divider|divider|op_24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1483_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[960]~1484_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~3\);

-- Location: LCCOMB_X36_Y27_N20
\inst2|Mod0|auto_generated|divider|divider|op_24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_24~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~5\);

-- Location: LCCOMB_X36_Y27_N22
\inst2|Mod0|auto_generated|divider|divider|op_24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1480_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~7\);

-- Location: LCCOMB_X36_Y27_N24
\inst2|Mod0|auto_generated|divider|divider|op_24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1479_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~9\);

-- Location: LCCOMB_X36_Y27_N28
\inst2|Mod0|auto_generated|divider|divider|op_24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1947_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[965]~1477_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~13\);

-- Location: LCCOMB_X36_Y27_N30
\inst2|Mod0|auto_generated|divider|divider|op_24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1476_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~15\);

-- Location: LCCOMB_X40_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\);

-- Location: LCCOMB_X36_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|op_23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1444_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[933]~1918_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~13\);

-- Location: LCCOMB_X31_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[966]~1946_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\);

-- Location: LCCOMB_X35_Y27_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[998]~1493_combout\);

-- Location: LCCOMB_X35_Y27_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[964]~1948_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\);

-- Location: LCCOMB_X35_Y27_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\);

-- Location: LCCOMB_X37_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[929]~1448_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\);

-- Location: LCCOMB_X37_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[962]~1950_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\);

-- Location: LCCOMB_X36_Y27_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~1_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\);

-- Location: LCFF_X38_Y27_N1
\inst2|stage[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(0));

-- Location: LCCOMB_X40_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\ = (\Reset~combout\ & (\inst2|stage\(0) & \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \inst2|stage\(0),
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\);

-- Location: LCCOMB_X35_Y26_N0
\inst2|Mod0|auto_generated|divider|op_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\)))
-- \inst2|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X35_Y26_N2
\inst2|Mod0|auto_generated|divider|op_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~2_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~1\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\)))) # 
-- (!\inst2|Mod0|auto_generated|divider|op_2~1\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~3\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~1\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X35_Y26_N4
\inst2|Mod0|auto_generated|divider|op_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~4_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~3\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\ & VCC))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~3\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~3\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X35_Y26_N6
\inst2|Mod0|auto_generated|divider|op_2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~6_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~5\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\)))) # 
-- (!\inst2|Mod0|auto_generated|divider|op_2~5\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~7\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~5\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X35_Y26_N8
\inst2|Mod0|auto_generated|divider|op_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~8_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~7\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\ & VCC))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~7\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~9\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~7\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X35_Y26_N10
\inst2|Mod0|auto_generated|divider|op_2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~10_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~9\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\)))) # 
-- (!\inst2|Mod0|auto_generated|divider|op_2~9\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~11\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~9\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X35_Y26_N14
\inst2|Mod0|auto_generated|divider|op_2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~14_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~13\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\)))) # 
-- (!\inst2|Mod0|auto_generated|divider|op_2~13\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~15\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~13\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X40_Y26_N0
\inst2|Mod0|auto_generated|divider|remainder[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~14_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1494_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[999]~1956_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[7]~7_combout\);

-- Location: LCCOMB_X35_Y27_N6
\inst2|Mod0|auto_generated|divider|remainder[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~10_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1492_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|op_2~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[997]~1954_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[5]~5_combout\);

-- Location: LCCOMB_X35_Y27_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[963]~1949_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\);

-- Location: LCCOMB_X35_Y27_N26
\inst2|Mod0|auto_generated|divider|remainder[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~8_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1491_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[996]~1953_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[4]~4_combout\);

-- Location: LCCOMB_X37_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\);

-- Location: LCCOMB_X37_Y24_N28
\inst2|Mod0|auto_generated|divider|remainder[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1951_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[995]~1487_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\);

-- Location: LCCOMB_X36_Y27_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\);

-- Location: LCCOMB_X36_Y27_N6
\inst2|Mod0|auto_generated|divider|remainder[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1490_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[993]~1489_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[1]~3_combout\);

-- Location: LCCOMB_X40_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\);

-- Location: LCCOMB_X40_Y26_N8
\inst2|Mod0|auto_generated|divider|remainder[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~0_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1485_combout\,
	datac => \inst2|Mod0|auto_generated|divider|op_2~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[992]~1486_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X37_Y27_N4
\inst2|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~4_combout\ = ((\inst2|stage~34_combout\ $ (\inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (!\inst2|Add1~3\)))) # (GND)
-- \inst2|Add1~5\ = CARRY((\inst2|stage~34_combout\ & ((\inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\) # (!\inst2|Add1~3\))) # (!\inst2|stage~34_combout\ & (\inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\ & !\inst2|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => VCC,
	cin => \inst2|Add1~3\,
	combout => \inst2|Add1~4_combout\,
	cout => \inst2|Add1~5\);

-- Location: LCCOMB_X37_Y27_N6
\inst2|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~6_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\ & (!\inst2|Add1~5\)) # (!\inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\ & ((\inst2|Add1~5\) # (GND)))
-- \inst2|Add1~7\ = CARRY((!\inst2|Add1~5\) # (!\inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[3]~1_combout\,
	datad => VCC,
	cin => \inst2|Add1~5\,
	combout => \inst2|Add1~6_combout\,
	cout => \inst2|Add1~7\);

-- Location: LCCOMB_X37_Y27_N16
\inst2|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~16_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\ & (\inst2|Add1~15\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\ & (!\inst2|Add1~15\ & VCC))
-- \inst2|Add1~17\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\ & !\inst2|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[8]~8_combout\,
	datad => VCC,
	cin => \inst2|Add1~15\,
	combout => \inst2|Add1~16_combout\,
	cout => \inst2|Add1~17\);

-- Location: LCCOMB_X37_Y27_N18
\inst2|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~18_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\ & (!\inst2|Add1~17\)) # (!\inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\ & ((\inst2|Add1~17\) # (GND)))
-- \inst2|Add1~19\ = CARRY((!\inst2|Add1~17\) # (!\inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[9]~9_combout\,
	datad => VCC,
	cin => \inst2|Add1~17\,
	combout => \inst2|Add1~18_combout\,
	cout => \inst2|Add1~19\);

-- Location: LCCOMB_X38_Y27_N4
\inst2|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~4_combout\ = (\inst2|Add1~4_combout\ & (\inst2|Add2~3\ $ (GND))) # (!\inst2|Add1~4_combout\ & (!\inst2|Add2~3\ & VCC))
-- \inst2|Add2~5\ = CARRY((\inst2|Add1~4_combout\ & !\inst2|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~4_combout\,
	datad => VCC,
	cin => \inst2|Add2~3\,
	combout => \inst2|Add2~4_combout\,
	cout => \inst2|Add2~5\);

-- Location: LCCOMB_X38_Y27_N14
\inst2|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~14_combout\ = (\inst2|Add1~14_combout\ & (!\inst2|Add2~13\)) # (!\inst2|Add1~14_combout\ & ((\inst2|Add2~13\) # (GND)))
-- \inst2|Add2~15\ = CARRY((!\inst2|Add2~13\) # (!\inst2|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~14_combout\,
	datad => VCC,
	cin => \inst2|Add2~13\,
	combout => \inst2|Add2~14_combout\,
	cout => \inst2|Add2~15\);

-- Location: LCCOMB_X38_Y27_N16
\inst2|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~16_combout\ = (\inst2|Add1~16_combout\ & (\inst2|Add2~15\ $ (GND))) # (!\inst2|Add1~16_combout\ & (!\inst2|Add2~15\ & VCC))
-- \inst2|Add2~17\ = CARRY((\inst2|Add1~16_combout\ & !\inst2|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~16_combout\,
	datad => VCC,
	cin => \inst2|Add2~15\,
	combout => \inst2|Add2~16_combout\,
	cout => \inst2|Add2~17\);

-- Location: LCCOMB_X38_Y27_N18
\inst2|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~18_combout\ = (\inst2|Add1~18_combout\ & (!\inst2|Add2~17\)) # (!\inst2|Add1~18_combout\ & ((\inst2|Add2~17\) # (GND)))
-- \inst2|Add2~19\ = CARRY((!\inst2|Add2~17\) # (!\inst2|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~18_combout\,
	datad => VCC,
	cin => \inst2|Add2~17\,
	combout => \inst2|Add2~18_combout\,
	cout => \inst2|Add2~19\);

-- Location: LCCOMB_X38_Y27_N20
\inst2|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~20_combout\ = (\inst2|Add1~20_combout\ & (\inst2|Add2~19\ $ (GND))) # (!\inst2|Add1~20_combout\ & (!\inst2|Add2~19\ & VCC))
-- \inst2|Add2~21\ = CARRY((\inst2|Add1~20_combout\ & !\inst2|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~20_combout\,
	datad => VCC,
	cin => \inst2|Add2~19\,
	combout => \inst2|Add2~20_combout\,
	cout => \inst2|Add2~21\);

-- Location: LCCOMB_X38_Y27_N22
\inst2|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~22_combout\ = (\inst2|Add1~22_combout\ & (!\inst2|Add2~21\)) # (!\inst2|Add1~22_combout\ & ((\inst2|Add2~21\) # (GND)))
-- \inst2|Add2~23\ = CARRY((!\inst2|Add2~21\) # (!\inst2|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~22_combout\,
	datad => VCC,
	cin => \inst2|Add2~21\,
	combout => \inst2|Add2~22_combout\,
	cout => \inst2|Add2~23\);

-- Location: LCFF_X38_Y27_N23
\inst2|stage[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(11));

-- Location: LCCOMB_X41_Y27_N28
\inst2|stage~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~22_combout\ = (\Reset~combout\ & \inst2|stage\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(11),
	combout => \inst2|stage~22_combout\);

-- Location: LCFF_X38_Y27_N21
\inst2|stage[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(10));

-- Location: LCCOMB_X41_Y27_N6
\inst2|stage~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~23_combout\ = (\Reset~combout\ & \inst2|stage\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(10),
	combout => \inst2|stage~23_combout\);

-- Location: LCFF_X38_Y27_N19
\inst2|stage[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(9));

-- Location: LCCOMB_X41_Y27_N4
\inst2|stage~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~24_combout\ = (\Reset~combout\ & \inst2|stage\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(9),
	combout => \inst2|stage~24_combout\);

-- Location: LCCOMB_X42_Y27_N16
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\ & (\inst2|stage~25_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\ & 
-- ((\inst2|stage~25_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\ = CARRY((\inst2|stage~25_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~25_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~14\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~16\);

-- Location: LCCOMB_X42_Y27_N20
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~23_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~23_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~23_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~23_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~18\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\);

-- Location: LCCOMB_X42_Y27_N22
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~22_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~22_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\ & (\inst2|stage~2_combout\ $ (\inst2|stage~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~22_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~20\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\);

-- Location: LCCOMB_X31_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|op_12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_12~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~21_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~1\);

-- Location: LCCOMB_X31_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\);

-- Location: LCCOMB_X31_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|op_13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_13~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~1\);

-- Location: LCCOMB_X31_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|op_13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1198_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[640]~1199_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~3\);

-- Location: LCCOMB_X30_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\);

-- Location: LCCOMB_X29_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|op_14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_14~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~1\);

-- Location: LCCOMB_X29_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|op_14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1222_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[672]~1223_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~3\);

-- Location: LCCOMB_X29_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|op_14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_14~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1220_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[673]~1221_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~5\);

-- Location: LCCOMB_X29_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|op_14~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1201_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~43\);

-- Location: LCCOMB_X29_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|op_14~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1706_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~45\);

-- Location: LCCOMB_X29_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|op_14~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_14~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\);

-- Location: LCCOMB_X29_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\);

-- Location: LCCOMB_X28_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~19_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\);

-- Location: LCCOMB_X28_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\);

-- Location: LCCOMB_X29_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|op_15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_15~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~1\);

-- Location: LCCOMB_X29_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|op_15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1247_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[704]~1248_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~3\);

-- Location: LCCOMB_X29_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|op_15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_15~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1246_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~5\);

-- Location: LCCOMB_X29_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|op_15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1746_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[706]~1244_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~7\);

-- Location: LCCOMB_X28_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1767_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\);

-- Location: LCCOMB_X28_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[705]~1245_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\);

-- Location: LCCOMB_X32_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1768_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\);

-- Location: LCCOMB_X28_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\);

-- Location: LCCOMB_X29_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[736]~1274_combout\);

-- Location: LCCOMB_X29_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|op_16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_16~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1272_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~5\);

-- Location: LCCOMB_X31_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1297_combout\);

-- Location: LCCOMB_X35_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\);

-- Location: LCCOMB_X30_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[768]~1301_combout\);

-- Location: LCCOMB_X31_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|op_17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_17~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1299_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~5\);

-- Location: LCCOMB_X31_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|op_17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1296_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~9\);

-- Location: LCCOMB_X31_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|op_17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1295_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~11\);

-- Location: LCCOMB_X31_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\);

-- Location: LCCOMB_X31_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\);

-- Location: LCCOMB_X29_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~17_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\);

-- Location: LCCOMB_X32_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[737]~1271_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\);

-- Location: LCCOMB_X32_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[770]~1791_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\);

-- Location: LCCOMB_X35_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[769]~1298_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\);

-- Location: LCCOMB_X31_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|op_18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1325_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~7\);

-- Location: LCCOMB_X31_Y26_N14
\inst2|Mod0|auto_generated|divider|divider|op_18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1323_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~11\);

-- Location: LCCOMB_X31_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|op_18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1322_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~13\);

-- Location: LCCOMB_X28_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[772]~1789_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\);

-- Location: LCCOMB_X35_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[805]~1812_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\);

-- Location: LCCOMB_X35_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\);

-- Location: LCCOMB_X35_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\);

-- Location: LCCOMB_X35_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1887_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\);

-- Location: LCCOMB_X34_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\);

-- Location: LCCOMB_X32_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[803]~1814_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\);

-- Location: LCCOMB_X34_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\);

-- Location: LCCOMB_X33_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|op_19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1353_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~9\);

-- Location: LCCOMB_X33_Y26_N14
\inst2|Mod0|auto_generated|divider|divider|op_19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1352_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[836]~1838_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~11\);

-- Location: LCCOMB_X33_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|op_19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1351_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~13\);

-- Location: LCCOMB_X32_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[771]~1790_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\);

-- Location: LCCOMB_X32_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[804]~1813_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\);

-- Location: LCCOMB_X32_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[837]~1837_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\);

-- Location: LCCOMB_X32_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1862_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\);

-- Location: LCCOMB_X32_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\);

-- Location: LCCOMB_X35_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[802]~1815_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\);

-- Location: LCCOMB_X35_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[835]~1839_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\);

-- Location: LCCOMB_X35_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\);

-- Location: LCCOMB_X34_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|op_21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1412_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~13\);

-- Location: LCCOMB_X34_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|op_21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1410_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~17\);

-- Location: LCCOMB_X35_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\);

-- Location: LCCOMB_X34_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\);

-- Location: LCCOMB_X33_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|op_20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1382_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[868]~1864_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~11\);

-- Location: LCCOMB_X33_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|op_20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1863_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[869]~1381_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~13\);

-- Location: LCCOMB_X32_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[902]~1889_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\);

-- Location: LCCOMB_X35_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\);

-- Location: LCCOMB_X36_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|op_23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1443_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~15\);

-- Location: LCCOMB_X36_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|op_23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1442_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[935]~1916_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~17\);

-- Location: LCCOMB_X36_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|op_23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1441_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~19\);

-- Location: LCCOMB_X36_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|op_23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1440_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~21\);

-- Location: LCCOMB_X35_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\);

-- Location: LCCOMB_X32_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[903]~1888_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\);

-- Location: LCCOMB_X32_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[936]~1915_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\);

-- Location: LCCOMB_X32_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[969]~1943_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1002]~1959_combout\);

-- Location: LCCOMB_X37_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\);

-- Location: LCCOMB_X35_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[901]~1890_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\);

-- Location: LCCOMB_X35_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[934]~1917_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\);

-- Location: LCCOMB_X36_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|op_24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1944_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[968]~1474_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~19\);

-- Location: LCCOMB_X32_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1001]~1496_combout\);

-- Location: LCCOMB_X35_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[967]~1945_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1000]~1957_combout\);

-- Location: LCCOMB_X35_Y26_N22
\inst2|Mod0|auto_generated|divider|op_2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~22_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~21\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~21\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~23\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~21\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~23\);

-- Location: LCCOMB_X35_Y24_N22
\inst2|Mod0|auto_generated|divider|remainder[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~22_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1498_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1003]~1960_combout\,
	datac => \inst2|stage~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\);

-- Location: LCCOMB_X37_Y27_N22
\inst2|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~22_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\ & (!\inst2|Add1~21\)) # (!\inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\ & ((\inst2|Add1~21\) # (GND)))
-- \inst2|Add1~23\ = CARRY((!\inst2|Add1~21\) # (!\inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[11]~11_combout\,
	datad => VCC,
	cin => \inst2|Add1~21\,
	combout => \inst2|Add1~22_combout\,
	cout => \inst2|Add1~23\);

-- Location: LCCOMB_X38_Y27_N24
\inst2|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~24_combout\ = (\inst2|Add1~24_combout\ & (\inst2|Add2~23\ $ (GND))) # (!\inst2|Add1~24_combout\ & (!\inst2|Add2~23\ & VCC))
-- \inst2|Add2~25\ = CARRY((\inst2|Add1~24_combout\ & !\inst2|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~24_combout\,
	datad => VCC,
	cin => \inst2|Add2~23\,
	combout => \inst2|Add2~24_combout\,
	cout => \inst2|Add2~25\);

-- Location: LCFF_X38_Y27_N25
\inst2|stage[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(12));

-- Location: LCCOMB_X41_Y27_N22
\inst2|stage~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~21_combout\ = (\Reset~combout\ & \inst2|stage\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(12),
	combout => \inst2|stage~21_combout\);

-- Location: LCCOMB_X42_Y27_N24
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~21_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~21_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~21_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~21_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~22\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\);

-- Location: LCCOMB_X30_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\);

-- Location: LCCOMB_X30_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\);

-- Location: LCCOMB_X29_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|op_14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1219_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~7\);

-- Location: LCCOMB_X28_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\);

-- Location: LCCOMB_X29_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|op_15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1243_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~9\);

-- Location: LCCOMB_X31_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|op_13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_13~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1197_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[641]~1196_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~5\);

-- Location: LCCOMB_X30_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[674]~1725_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\);

-- Location: LCCOMB_X30_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[707]~1745_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\);

-- Location: LCCOMB_X32_Y27_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\);

-- Location: LCCOMB_X31_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|op_17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1294_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~13\);

-- Location: LCCOMB_X32_Y27_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\);

-- Location: LCCOMB_X33_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|op_19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1350_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[838]~1836_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~15\);

-- Location: LCCOMB_X33_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|op_19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1349_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[839]~1835_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~17\);

-- Location: LCCOMB_X34_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\);

-- Location: LCCOMB_X34_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\);

-- Location: LCCOMB_X32_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[870]~1380_combout\);

-- Location: LCCOMB_X33_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|op_20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1861_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[871]~1379_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~17\);

-- Location: LCCOMB_X33_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|op_20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1860_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[872]~1378_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~19\);

-- Location: LCCOMB_X32_Y27_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\);

-- Location: LCCOMB_X36_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|op_23~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1439_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~23\);

-- Location: LCCOMB_X33_Y27_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\);

-- Location: LCCOMB_X34_Y27_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[904]~1409_combout\);

-- Location: LCCOMB_X34_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|op_21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1886_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[905]~1408_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~21\);

-- Location: LCCOMB_X32_Y27_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[938]~1913_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\);

-- Location: LCCOMB_X32_Y27_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\);

-- Location: LCCOMB_X35_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[937]~1914_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[970]~1942_combout\);

-- Location: LCCOMB_X36_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|op_24~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1471_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[971]~1941_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~25\);

-- Location: LCCOMB_X32_Y27_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\);

-- Location: LCCOMB_X35_Y26_N24
\inst2|Mod0|auto_generated|divider|op_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~24_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~23\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~23\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~25\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~23\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~25\);

-- Location: LCCOMB_X32_Y27_N22
\inst2|Mod0|auto_generated|divider|remainder[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~24_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1961_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1004]~1499_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\);

-- Location: LCCOMB_X37_Y27_N24
\inst2|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~24_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\ & (\inst2|Add1~23\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\ & (!\inst2|Add1~23\ & VCC))
-- \inst2|Add1~25\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\ & !\inst2|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[12]~12_combout\,
	datad => VCC,
	cin => \inst2|Add1~23\,
	combout => \inst2|Add1~24_combout\,
	cout => \inst2|Add1~25\);

-- Location: LCCOMB_X38_Y27_N26
\inst2|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~26_combout\ = (\inst2|Add1~26_combout\ & (!\inst2|Add2~25\)) # (!\inst2|Add1~26_combout\ & ((\inst2|Add2~25\) # (GND)))
-- \inst2|Add2~27\ = CARRY((!\inst2|Add2~25\) # (!\inst2|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~26_combout\,
	datad => VCC,
	cin => \inst2|Add2~25\,
	combout => \inst2|Add2~26_combout\,
	cout => \inst2|Add2~27\);

-- Location: LCFF_X38_Y27_N27
\inst2|stage[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(13));

-- Location: LCCOMB_X41_Y27_N24
\inst2|stage~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~20_combout\ = (\Reset~combout\ & \inst2|stage\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(13),
	combout => \inst2|stage~20_combout\);

-- Location: LCCOMB_X42_Y27_N26
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~20_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~20_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\ & (\inst2|stage~2_combout\ $ (\inst2|stage~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~20_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~24\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\);

-- Location: LCCOMB_X42_Y27_N28
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~19_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~19_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~19_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~19_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~26\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\);

-- Location: LCCOMB_X42_Y27_N30
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~18_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~18_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\ & (\inst2|stage~2_combout\ $ (\inst2|stage~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~18_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~28\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\);

-- Location: LCCOMB_X42_Y26_N0
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~17_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~17_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~17_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~17_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~30\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\);

-- Location: LCCOMB_X42_Y26_N2
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~16_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~16_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\ & (\inst2|stage~2_combout\ $ (\inst2|stage~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~16_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~32\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\);

-- Location: LCCOMB_X42_Y26_N4
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~15_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~15_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~15_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~15_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~34\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\);

-- Location: LCCOMB_X42_Y26_N6
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~14_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~14_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\ & (\inst2|stage~2_combout\ $ (\inst2|stage~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~14_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~36\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~38\);

-- Location: LCCOMB_X41_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1024_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X41_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1567_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[357]~1021_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~13\);

-- Location: LCCOMB_X41_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1565_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[359]~1019_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~17\);

-- Location: LCCOMB_X40_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\);

-- Location: LCCOMB_X42_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[358]~1566_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\);

-- Location: LCCOMB_X42_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1035_combout\);

-- Location: LCCOMB_X40_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[323]~1559_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\);

-- Location: LCCOMB_X40_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[356]~1568_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\);

-- Location: LCCOMB_X40_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[355]~1569_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\);

-- Location: LCCOMB_X40_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1038_combout\);

-- Location: LCCOMB_X42_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[353]~1025_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\);

-- Location: LCCOMB_X40_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~39_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\);

-- Location: LCCOMB_X42_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\);

-- Location: LCCOMB_X41_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|op_4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_4~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X41_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|op_4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1043_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[384]~1042_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X41_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|op_4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1037_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[388]~1579_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X41_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|op_4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1036_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[389]~1578_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~13\);

-- Location: LCCOMB_X41_Y17_N16
\inst2|Mod0|auto_generated|divider|divider|op_4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1034_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[391]~1576_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~17\);

-- Location: LCCOMB_X41_Y17_N20
\inst2|Mod0|auto_generated|divider|divider|op_4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1032_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~21\);

-- Location: LCCOMB_X41_Y17_N22
\inst2|Mod0|auto_generated|divider|divider|op_4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_4~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1031_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~23\);

-- Location: LCCOMB_X41_Y17_N24
\inst2|Mod0|auto_generated|divider|divider|op_4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_4~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1030_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_4~25\);

-- Location: LCCOMB_X41_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|op_4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_4~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_4~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\);

-- Location: LCCOMB_X40_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[392]~1575_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\);

-- Location: LCCOMB_X38_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\);

-- Location: LCCOMB_X40_Y17_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[390]~1577_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\);

-- Location: LCCOMB_X38_Y17_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\);

-- Location: LCCOMB_X38_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\);

-- Location: LCCOMB_X40_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[354]~1570_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\);

-- Location: LCCOMB_X33_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[387]~1580_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\);

-- Location: LCCOMB_X40_Y17_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1054_combout\);

-- Location: LCCOMB_X40_Y17_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[385]~1040_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\);

-- Location: LCCOMB_X38_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~37_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\);

-- Location: LCCOMB_X38_Y17_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[416]~1058_combout\);

-- Location: LCCOMB_X37_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|op_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_5~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X37_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|op_5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1055_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~7\);

-- Location: LCCOMB_X37_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|op_5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1590_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[421]~1052_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~13\);

-- Location: LCCOMB_X37_Y17_N14
\inst2|Mod0|auto_generated|divider|divider|op_5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1589_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[422]~1051_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~15\);

-- Location: LCCOMB_X37_Y17_N16
\inst2|Mod0|auto_generated|divider|divider|op_5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1050_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[423]~1588_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~17\);

-- Location: LCCOMB_X37_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|op_5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_5~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1049_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~19\);

-- Location: LCCOMB_X37_Y17_N20
\inst2|Mod0|auto_generated|divider|divider|op_5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1048_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[425]~1586_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~21\);

-- Location: LCCOMB_X40_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\);

-- Location: LCCOMB_X42_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[295]~1546_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\);

-- Location: LCCOMB_X42_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1554_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\);

-- Location: LCCOMB_X42_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[327]~1555_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\);

-- Location: LCCOMB_X41_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|op_3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1018_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~19\);

-- Location: LCCOMB_X41_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|op_3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_3~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_3~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_3~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1016_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_3~23\);

-- Location: LCCOMB_X38_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\);

-- Location: LCCOMB_X40_Y17_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1047_combout\);

-- Location: LCCOMB_X37_Y17_N24
\inst2|Mod0|auto_generated|divider|divider|op_5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_5~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1584_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_5~25\);

-- Location: LCCOMB_X37_Y17_N30
\inst2|Mod0|auto_generated|divider|divider|op_5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_5~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_5~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\);

-- Location: LCCOMB_X38_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\);

-- Location: LCCOMB_X38_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\);

-- Location: LCCOMB_X36_Y17_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\);

-- Location: LCCOMB_X38_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\);

-- Location: LCCOMB_X37_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\);

-- Location: LCCOMB_X33_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[420]~1591_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\);

-- Location: LCCOMB_X38_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\);

-- Location: LCCOMB_X38_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\);

-- Location: LCCOMB_X38_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\);

-- Location: LCCOMB_X38_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~35_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\);

-- Location: LCCOMB_X38_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\);

-- Location: LCCOMB_X37_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_6~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X37_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1075_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[448]~1076_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X37_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_6~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1074_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X37_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1072_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X37_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1071_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X37_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1070_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X37_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1069_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~13\);

-- Location: LCCOMB_X37_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1602_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[454]~1068_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~15\);

-- Location: LCCOMB_X37_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1601_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[455]~1067_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~17\);

-- Location: LCCOMB_X37_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1600_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[456]~1066_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~19\);

-- Location: LCCOMB_X37_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1065_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~21\);

-- Location: LCCOMB_X37_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1598_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[458]~1064_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~23\);

-- Location: LCCOMB_X37_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\);

-- Location: LCCOMB_X36_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[424]~1587_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\);

-- Location: LCCOMB_X36_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[457]~1599_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\);

-- Location: LCCOMB_X37_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\);

-- Location: LCCOMB_X37_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\);

-- Location: LCCOMB_X37_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\);

-- Location: LCCOMB_X37_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1086_combout\);

-- Location: LCCOMB_X37_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\);

-- Location: LCCOMB_X40_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[418]~1593_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\);

-- Location: LCCOMB_X36_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[451]~1605_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\);

-- Location: LCCOMB_X38_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[417]~1056_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\);

-- Location: LCCOMB_X36_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[450]~1606_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\);

-- Location: LCCOMB_X37_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\);

-- Location: LCCOMB_X36_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[480]~1094_combout\);

-- Location: LCCOMB_X36_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_7~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X36_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_7~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1092_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X36_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1090_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X36_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1089_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X36_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1088_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~11\);

-- Location: LCCOMB_X36_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1087_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~13\);

-- Location: LCCOMB_X36_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1615_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[487]~1085_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~17\);

-- Location: LCCOMB_X36_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1614_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[488]~1084_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~19\);

-- Location: LCCOMB_X36_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1613_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[489]~1083_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~21\);

-- Location: LCCOMB_X36_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1611_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[491]~1081_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~25\);

-- Location: LCCOMB_X36_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\);

-- Location: LCCOMB_X36_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[490]~1612_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\);

-- Location: LCCOMB_X36_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\);

-- Location: LCCOMB_X36_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\);

-- Location: LCCOMB_X36_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\);

-- Location: LCCOMB_X33_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[453]~1603_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\);

-- Location: LCCOMB_X33_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[486]~1616_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\);

-- Location: LCCOMB_X40_Y17_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[386]~1581_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\);

-- Location: LCCOMB_X40_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[419]~1592_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\);

-- Location: LCCOMB_X36_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[452]~1604_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\);

-- Location: LCCOMB_X34_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[485]~1617_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\);

-- Location: LCCOMB_X35_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\);

-- Location: LCCOMB_X35_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\);

-- Location: LCCOMB_X38_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1108_combout\);

-- Location: LCCOMB_X35_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\);

-- Location: LCCOMB_X33_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~31_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\);

-- Location: LCCOMB_X36_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\);

-- Location: LCCOMB_X35_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1112_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[512]~1113_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X35_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_8~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1111_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[513]~1110_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X35_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1109_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X35_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1107_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~11\);

-- Location: LCCOMB_X35_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1106_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~13\);

-- Location: LCCOMB_X35_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1105_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~15\);

-- Location: LCCOMB_X35_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1103_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~19\);

-- Location: LCCOMB_X35_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1628_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[521]~1102_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~21\);

-- Location: LCCOMB_X35_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1627_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[522]~1101_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~23\);

-- Location: LCCOMB_X35_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1100_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[523]~1626_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~25\);

-- Location: LCCOMB_X35_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1625_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[524]~1099_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~27\);

-- Location: LCCOMB_X34_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\);

-- Location: LCCOMB_X35_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\);

-- Location: LCCOMB_X35_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\);

-- Location: LCCOMB_X35_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1121_combout\);

-- Location: LCCOMB_X35_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\);

-- Location: LCCOMB_X33_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[519]~1630_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\);

-- Location: LCCOMB_X34_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\);

-- Location: LCCOMB_X34_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[484]~1618_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\);

-- Location: LCCOMB_X34_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[517]~1632_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\);

-- Location: LCCOMB_X34_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\);

-- Location: LCCOMB_X36_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_5~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[449]~1073_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\);

-- Location: LCCOMB_X32_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[482]~1620_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\);

-- Location: LCCOMB_X32_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[515]~1634_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\);

-- Location: LCCOMB_X34_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\);

-- Location: LCCOMB_X35_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1129_combout\);

-- Location: LCCOMB_X34_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\);

-- Location: LCCOMB_X34_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\);

-- Location: LCCOMB_X34_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1133_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[544]~1132_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X34_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_9~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1131_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X34_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1128_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~9\);

-- Location: LCCOMB_X34_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1127_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[548]~1649_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~11\);

-- Location: LCCOMB_X34_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1126_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~13\);

-- Location: LCCOMB_X34_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1124_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~17\);

-- Location: LCCOMB_X34_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1122_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~21\);

-- Location: LCCOMB_X34_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1120_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~25\);

-- Location: LCCOMB_X34_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1641_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[556]~1119_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~27\);

-- Location: LCCOMB_X34_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1640_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[557]~1118_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~29\);

-- Location: LCCOMB_X34_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\);

-- Location: LCCOMB_X34_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1140_combout\);

-- Location: LCCOMB_X34_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[554]~1643_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\);

-- Location: LCCOMB_X34_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\);

-- Location: LCCOMB_X33_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[552]~1645_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\);

-- Location: LCCOMB_X33_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1144_combout\);

-- Location: LCCOMB_X34_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[550]~1647_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\);

-- Location: LCCOMB_X32_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[483]~1619_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\);

-- Location: LCCOMB_X32_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[516]~1633_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\);

-- Location: LCCOMB_X32_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[549]~1648_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\);

-- Location: LCCOMB_X29_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\);

-- Location: LCCOMB_X33_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\);

-- Location: LCCOMB_X33_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[546]~1651_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\);

-- Location: LCCOMB_X33_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1150_combout\);

-- Location: LCCOMB_X34_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\);

-- Location: LCCOMB_X33_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~25_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\);

-- Location: LCCOMB_X33_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|op_10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\ = \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\ $ (VCC)
-- \inst2|Mod0|auto_generated|divider|divider|op_10~1\ = CARRY(\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~23_combout\,
	datad => VCC,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X33_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~1\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~1\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~3\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1154_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[576]~1153_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~1\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X33_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_10~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1152_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X33_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|op_10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1149_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~9\);

-- Location: LCCOMB_X33_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|op_10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1148_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~11\);

-- Location: LCCOMB_X33_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|op_10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1665_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[581]~1147_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~13\);

-- Location: LCCOMB_X33_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1146_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~15\);

-- Location: LCCOMB_X33_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1143_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[585]~1661_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~21\);

-- Location: LCCOMB_X33_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|op_10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1142_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~23\);

-- Location: LCCOMB_X33_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1141_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~25\);

-- Location: LCCOMB_X33_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1139_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~29\);

-- Location: LCCOMB_X33_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1138_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~31\);

-- Location: LCCOMB_X32_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\);

-- Location: LCCOMB_X36_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[589]~1657_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\);

-- Location: LCCOMB_X36_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[622]~1674_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\);

-- Location: LCCOMB_X36_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[555]~1642_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\);

-- Location: LCCOMB_X36_Y17_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[588]~1658_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\);

-- Location: LCCOMB_X34_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[587]~1659_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\);

-- Location: LCCOMB_X33_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1163_combout\);

-- Location: LCCOMB_X32_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\);

-- Location: LCCOMB_X34_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[518]~1631_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\);

-- Location: LCCOMB_X34_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[551]~1646_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[584]~1662_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[583]~1663_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\);

-- Location: LCCOMB_X31_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\);

-- Location: LCCOMB_X31_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1168_combout\);

-- Location: LCCOMB_X31_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1169_combout\);

-- Location: LCCOMB_X31_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1170_combout\);

-- Location: LCCOMB_X30_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~29_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[545]~1130_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\);

-- Location: LCCOMB_X30_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[578]~1668_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\);

-- Location: LCCOMB_X32_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\);

-- Location: LCCOMB_X31_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[608]~1176_combout\);

-- Location: LCCOMB_X31_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|op_12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~3\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~3\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\)))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~5\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|op_12~3\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1174_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~3\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~5\);

-- Location: LCCOMB_X31_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|op_12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1172_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~7\);

-- Location: LCCOMB_X31_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|op_12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1171_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[611]~1685_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~9\);

-- Location: LCCOMB_X31_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|op_12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1167_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~17\);

-- Location: LCCOMB_X31_Y19_N28
\inst2|Mod0|auto_generated|divider|divider|op_12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1166_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[616]~1680_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~19\);

-- Location: LCCOMB_X31_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|op_12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1165_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[617]~1679_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~21\);

-- Location: LCCOMB_X31_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|op_12~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1164_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~23\);

-- Location: LCCOMB_X31_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|op_12~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1162_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~27\);

-- Location: LCCOMB_X31_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|op_12~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1161_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[621]~1675_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~29\);

-- Location: LCCOMB_X31_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\);

-- Location: LCCOMB_X34_Y17_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[620]~1676_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\);

-- Location: LCCOMB_X40_Y18_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[520]~1629_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\);

-- Location: LCCOMB_X40_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[553]~1644_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\);

-- Location: LCCOMB_X40_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[586]~1660_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\);

-- Location: LCCOMB_X40_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[619]~1677_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\);

-- Location: LCCOMB_X33_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[618]~1678_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\);

-- Location: LCCOMB_X32_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\);

-- Location: LCCOMB_X31_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\);

-- Location: LCCOMB_X32_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[614]~1682_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\);

-- Location: LCCOMB_X33_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[579]~1667_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\);

-- Location: LCCOMB_X32_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[612]~1684_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\);

-- Location: LCCOMB_X32_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\);

-- Location: LCCOMB_X29_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\);

-- Location: LCCOMB_X30_Y18_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[609]~1173_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|op_13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~5\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~5\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~7\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1195_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~7\);

-- Location: LCCOMB_X31_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|op_13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1194_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~9\);

-- Location: LCCOMB_X31_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|op_13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1703_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[644]~1193_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~11\);

-- Location: LCCOMB_X31_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|op_13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1192_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[645]~1702_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~13\);

-- Location: LCCOMB_X31_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|op_13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1191_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~15\);

-- Location: LCCOMB_X31_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|op_13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1190_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[647]~1700_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~17\);

-- Location: LCCOMB_X31_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|op_13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1189_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~19\);

-- Location: LCCOMB_X31_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|op_13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1698_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[649]~1188_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~21\);

-- Location: LCCOMB_X31_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|op_13~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1697_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[650]~1187_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~23\);

-- Location: LCCOMB_X31_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|op_13~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1186_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~25\);

-- Location: LCCOMB_X31_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|op_13~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1693_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[654]~1183_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~31\);

-- Location: LCCOMB_X31_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|op_13~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1182_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[655]~1692_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~33\);

-- Location: LCCOMB_X31_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|op_13~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1181_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~35\);

-- Location: LCCOMB_X31_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|op_13~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~37\);

-- Location: LCCOMB_X31_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\);

-- Location: LCCOMB_X32_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[656]~1691_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\);

-- Location: LCCOMB_X30_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1206_combout\);

-- Location: LCCOMB_X30_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[653]~1694_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[652]~1695_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\);

-- Location: LCCOMB_X28_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[651]~1696_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\);

-- Location: LCCOMB_X28_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[582]~1664_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\);

-- Location: LCCOMB_X32_Y19_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[615]~1681_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\);

-- Location: LCCOMB_X32_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[648]~1699_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\);

-- Location: LCCOMB_X30_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1214_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\);

-- Location: LCCOMB_X30_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\);

-- Location: LCCOMB_X28_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\);

-- Location: LCCOMB_X29_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|op_14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1218_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~9\);

-- Location: LCCOMB_X29_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|op_14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1217_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~11\);

-- Location: LCCOMB_X29_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|op_14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1216_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~13\);

-- Location: LCCOMB_X29_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|op_14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1215_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~15\);

-- Location: LCCOMB_X29_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|op_14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1213_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~19\);

-- Location: LCCOMB_X29_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|op_14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1212_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~21\);

-- Location: LCCOMB_X29_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|op_14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1211_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~23\);

-- Location: LCCOMB_X29_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|op_14~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1210_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~25\);

-- Location: LCCOMB_X29_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|op_14~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1208_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~29\);

-- Location: LCCOMB_X29_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|op_14~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1711_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[688]~1205_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~35\);

-- Location: LCCOMB_X29_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|op_14~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1204_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~37\);

-- Location: LCCOMB_X29_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|op_14~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_14~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1203_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~39\);

-- Location: LCCOMB_X29_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|op_14~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_14~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_14~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_14~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_14~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_14~41\);

-- Location: LCCOMB_X28_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1225_combout\);

-- Location: LCCOMB_X28_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\);

-- Location: LCCOMB_X32_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[689]~1710_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\);

-- Location: LCCOMB_X29_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\);

-- Location: LCCOMB_X28_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[687]~1712_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\);

-- Location: LCCOMB_X30_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[686]~1713_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\);

-- Location: LCCOMB_X30_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[685]~1714_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\);

-- Location: LCCOMB_X28_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\);

-- Location: LCCOMB_X29_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\);

-- Location: LCCOMB_X30_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1235_combout\);

-- Location: LCCOMB_X29_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1237_combout\);

-- Location: LCCOMB_X29_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\);

-- Location: LCCOMB_X28_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1240_combout\);

-- Location: LCCOMB_X30_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[642]~1705_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[675]~1724_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\);

-- Location: LCCOMB_X29_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|op_15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~13\);

-- Location: LCCOMB_X29_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|op_15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1239_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~17\);

-- Location: LCCOMB_X29_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|op_15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1238_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~19\);

-- Location: LCCOMB_X29_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|op_15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1236_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~23\);

-- Location: LCCOMB_X29_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|op_15~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1234_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~27\);

-- Location: LCCOMB_X29_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|op_15~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1233_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~29\);

-- Location: LCCOMB_X29_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|op_15~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1232_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~31\);

-- Location: LCCOMB_X29_Y24_N8
\inst2|Mod0|auto_generated|divider|divider|op_15~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1231_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[719]~1733_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~33\);

-- Location: LCCOMB_X29_Y24_N10
\inst2|Mod0|auto_generated|divider|divider|op_15~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1230_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[720]~1732_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~35\);

-- Location: LCCOMB_X29_Y24_N12
\inst2|Mod0|auto_generated|divider|divider|op_15~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1731_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[721]~1229_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~37\);

-- Location: LCCOMB_X29_Y24_N14
\inst2|Mod0|auto_generated|divider|divider|op_15~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1228_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~39\);

-- Location: LCCOMB_X29_Y24_N16
\inst2|Mod0|auto_generated|divider|divider|op_15~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_15~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1227_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~41\);

-- Location: LCCOMB_X29_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|op_15~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~43\);

-- Location: LCCOMB_X29_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|op_15~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_15~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_15~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_15~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_15~47\);

-- Location: LCCOMB_X29_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|op_15~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_15~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_15~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[708]~1744_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\);

-- Location: LCCOMB_X32_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\);

-- Location: LCCOMB_X31_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|op_17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1293_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~15\);

-- Location: LCCOMB_X32_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\);

-- Location: LCCOMB_X32_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1834_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\);

-- Location: LCCOMB_X33_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|op_20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1377_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[873]~1859_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~21\);

-- Location: LCCOMB_X32_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\);

-- Location: LCCOMB_X34_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\);

-- Location: LCCOMB_X34_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|op_21~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1885_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[906]~1407_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~23\);

-- Location: LCCOMB_X32_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\);

-- Location: LCCOMB_X36_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|op_23~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1438_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[939]~1912_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~25\);

-- Location: LCCOMB_X32_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\);

-- Location: LCCOMB_X37_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\);

-- Location: LCCOMB_X36_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|op_24~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1940_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[972]~1470_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~27\);

-- Location: LCCOMB_X35_Y27_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\);

-- Location: LCCOMB_X35_Y26_N26
\inst2|Mod0|auto_generated|divider|op_2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~26_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~25\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~25\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~27\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~25\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~27\);

-- Location: LCCOMB_X33_Y27_N12
\inst2|Mod0|auto_generated|divider|remainder[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~26_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1500_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1005]~1962_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\);

-- Location: LCCOMB_X37_Y27_N26
\inst2|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~26_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\ & (!\inst2|Add1~25\)) # (!\inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\ & ((\inst2|Add1~25\) # (GND)))
-- \inst2|Add1~27\ = CARRY((!\inst2|Add1~25\) # (!\inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[13]~13_combout\,
	datad => VCC,
	cin => \inst2|Add1~25\,
	combout => \inst2|Add1~26_combout\,
	cout => \inst2|Add1~27\);

-- Location: LCCOMB_X38_Y27_N28
\inst2|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~28_combout\ = (\inst2|Add1~28_combout\ & (\inst2|Add2~27\ $ (GND))) # (!\inst2|Add1~28_combout\ & (!\inst2|Add2~27\ & VCC))
-- \inst2|Add2~29\ = CARRY((\inst2|Add1~28_combout\ & !\inst2|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~28_combout\,
	datad => VCC,
	cin => \inst2|Add2~27\,
	combout => \inst2|Add2~28_combout\,
	cout => \inst2|Add2~29\);

-- Location: LCFF_X38_Y27_N29
\inst2|stage[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(14));

-- Location: LCCOMB_X41_Y27_N18
\inst2|stage~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~19_combout\ = (\Reset~combout\ & \inst2|stage\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(14),
	combout => \inst2|stage~19_combout\);

-- Location: LCCOMB_X29_Y19_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~27_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\);

-- Location: LCCOMB_X29_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[577]~1151_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[610]~1686_combout\);

-- Location: LCCOMB_X29_Y19_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[643]~1704_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1241_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\);

-- Location: LCCOMB_X29_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[739]~1269_combout\);

-- Location: LCCOMB_X29_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[738]~1270_combout\);

-- Location: LCCOMB_X29_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|op_16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1268_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[740]~1766_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~11\);

-- Location: LCCOMB_X29_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|op_16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1267_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[741]~1765_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~13\);

-- Location: LCCOMB_X29_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|op_16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1266_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~15\);

-- Location: LCCOMB_X29_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[676]~1723_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\);

-- Location: LCCOMB_X29_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[709]~1743_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\);

-- Location: LCCOMB_X30_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[742]~1764_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\);

-- Location: LCCOMB_X30_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\);

-- Location: LCCOMB_X30_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1809_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\);

-- Location: LCCOMB_X32_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[840]~1348_combout\);

-- Location: LCCOMB_X33_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|op_19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1347_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~21\);

-- Location: LCCOMB_X34_Y26_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\);

-- Location: LCCOMB_X33_Y24_N24
\inst2|Mod0|auto_generated|divider|divider|op_20~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1376_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~23\);

-- Location: LCCOMB_X34_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\);

-- Location: LCCOMB_X34_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|op_21~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1406_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~25\);

-- Location: LCCOMB_X35_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\);

-- Location: LCCOMB_X36_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|op_23~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1437_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~27\);

-- Location: LCCOMB_X37_Y24_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\);

-- Location: LCCOMB_X36_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|op_24~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1469_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~29\);

-- Location: LCCOMB_X30_Y26_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\);

-- Location: LCCOMB_X30_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[841]~1833_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\);

-- Location: LCCOMB_X30_Y26_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[874]~1858_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\);

-- Location: LCCOMB_X30_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[907]~1884_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\);

-- Location: LCCOMB_X30_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[940]~1911_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\);

-- Location: LCCOMB_X30_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[973]~1939_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\);

-- Location: LCCOMB_X35_Y26_N28
\inst2|Mod0|auto_generated|divider|op_2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~28_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~27\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~27\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~29\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~27\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~29\);

-- Location: LCCOMB_X30_Y26_N14
\inst2|Mod0|auto_generated|divider|remainder[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~28_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1963_combout\,
	datab => \inst2|stage~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1006]~1501_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\);

-- Location: LCCOMB_X37_Y27_N28
\inst2|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~28_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\ & (\inst2|Add1~27\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\ & (!\inst2|Add1~27\ & VCC))
-- \inst2|Add1~29\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\ & !\inst2|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[14]~14_combout\,
	datad => VCC,
	cin => \inst2|Add1~27\,
	combout => \inst2|Add1~28_combout\,
	cout => \inst2|Add1~29\);

-- Location: LCFF_X38_Y26_N3
\inst2|stage[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(17));

-- Location: LCCOMB_X41_Y26_N22
\inst2|stage~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~16_combout\ = (\Reset~combout\ & \inst2|stage\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(17),
	combout => \inst2|stage~16_combout\);

-- Location: LCCOMB_X36_Y19_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & 
-- (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\)) # (!\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~33_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_5~0_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\);

-- Location: LCCOMB_X34_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[481]~1091_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[514]~1635_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\);

-- Location: LCCOMB_X34_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[547]~1650_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\);

-- Location: LCCOMB_X34_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[580]~1666_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\);

-- Location: LCCOMB_X34_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[613]~1683_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\);

-- Location: LCCOMB_X30_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[646]~1701_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[679]~1720_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[712]~1740_combout\);

-- Location: LCCOMB_X28_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\);

-- Location: LCCOMB_X32_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[678]~1721_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\);

-- Location: LCCOMB_X32_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[711]~1741_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\);

-- Location: LCCOMB_X30_Y19_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[677]~1722_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\);

-- Location: LCCOMB_X30_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[710]~1742_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\);

-- Location: LCCOMB_X29_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|op_16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1264_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~19\);

-- Location: LCCOMB_X29_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|op_16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1761_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[745]~1263_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~21\);

-- Location: LCCOMB_X30_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\);

-- Location: LCCOMB_X30_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\);

-- Location: LCCOMB_X30_Y19_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[743]~1763_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\);

-- Location: LCCOMB_X30_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\);

-- Location: LCCOMB_X31_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|op_17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1786_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[775]~1292_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~17\);

-- Location: LCCOMB_X31_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|op_17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1290_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~21\);

-- Location: LCCOMB_X31_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|op_17~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1783_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[778]~1289_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~23\);

-- Location: LCCOMB_X30_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\);

-- Location: LCCOMB_X33_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[744]~1762_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\);

-- Location: LCCOMB_X33_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[777]~1784_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\);

-- Location: LCCOMB_X34_Y26_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[776]~1785_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\);

-- Location: LCCOMB_X30_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[808]~1319_combout\);

-- Location: LCCOMB_X32_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[774]~1787_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[807]~1810_combout\);

-- Location: LCCOMB_X32_Y27_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[773]~1788_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[806]~1811_combout\);

-- Location: LCCOMB_X31_Y26_N24
\inst2|Mod0|auto_generated|divider|divider|op_18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~19\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~19\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~21\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1318_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[809]~1808_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~21\);

-- Location: LCCOMB_X31_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|op_18~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1317_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~23\);

-- Location: LCCOMB_X31_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|op_18~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1316_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~25\);

-- Location: LCCOMB_X34_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\);

-- Location: LCCOMB_X34_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1855_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\);

-- Location: LCCOMB_X33_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[810]~1807_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\);

-- Location: LCCOMB_X33_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[843]~1831_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\);

-- Location: LCCOMB_X34_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1832_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\);

-- Location: LCCOMB_X33_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|op_20~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1374_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[876]~1856_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~27\);

-- Location: LCCOMB_X34_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1404_combout\);

-- Location: LCCOMB_X34_Y26_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[875]~1857_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\);

-- Location: LCCOMB_X34_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|op_21~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1405_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~27\);

-- Location: LCCOMB_X34_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|op_21~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1403_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[910]~1881_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~31\);

-- Location: LCCOMB_X34_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\);

-- Location: LCCOMB_X33_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[909]~1882_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\);

-- Location: LCCOMB_X34_Y26_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[908]~1883_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\);

-- Location: LCCOMB_X36_Y24_N30
\inst2|Mod0|auto_generated|divider|divider|op_23~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1435_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[942]~1909_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~31\);

-- Location: LCCOMB_X36_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\);

-- Location: LCCOMB_X37_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1468_combout\);

-- Location: LCCOMB_X36_Y26_N16
\inst2|Mod0|auto_generated|divider|divider|op_24~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1937_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[975]~1467_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~33\);

-- Location: LCCOMB_X36_Y26_N18
\inst2|Mod0|auto_generated|divider|divider|op_24~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1466_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~35\);

-- Location: LCCOMB_X34_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\);

-- Location: LCCOMB_X35_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\);

-- Location: LCCOMB_X36_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|op_23~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1908_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[943]~1434_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~33\);

-- Location: LCCOMB_X34_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[976]~1936_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\);

-- Location: LCCOMB_X33_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\);

-- Location: LCCOMB_X34_Y26_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[941]~1910_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\);

-- Location: LCCOMB_X34_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~28_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[974]~1938_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1007]~1964_combout\);

-- Location: LCCOMB_X35_Y25_N0
\inst2|Mod0|auto_generated|divider|op_2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~32_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~31\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~31\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~33\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~31\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~33\);

-- Location: LCCOMB_X35_Y25_N2
\inst2|Mod0|auto_generated|divider|op_2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~34_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~33\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~33\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~35\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~33\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~35\);

-- Location: LCCOMB_X34_Y22_N24
\inst2|Mod0|auto_generated|divider|remainder[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~34_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1504_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1009]~1966_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[17]~17_combout\);

-- Location: LCCOMB_X33_Y22_N28
\inst2|Mod0|auto_generated|divider|remainder[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~32_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1965_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1008]~1503_combout\,
	datac => \inst2|stage~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[16]~16_combout\);

-- Location: LCCOMB_X37_Y26_N4
\inst2|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~36_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\ & (\inst2|Add1~35\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\ & (!\inst2|Add1~35\ & VCC))
-- \inst2|Add1~37\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\ & !\inst2|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|remainder[18]~18_combout\,
	datad => VCC,
	cin => \inst2|Add1~35\,
	combout => \inst2|Add1~36_combout\,
	cout => \inst2|Add1~37\);

-- Location: LCCOMB_X38_Y26_N6
\inst2|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~38_combout\ = (\inst2|Add1~38_combout\ & (!\inst2|Add2~37\)) # (!\inst2|Add1~38_combout\ & ((\inst2|Add2~37\) # (GND)))
-- \inst2|Add2~39\ = CARRY((!\inst2|Add2~37\) # (!\inst2|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~38_combout\,
	datad => VCC,
	cin => \inst2|Add2~37\,
	combout => \inst2|Add2~38_combout\,
	cout => \inst2|Add2~39\);

-- Location: LCFF_X38_Y26_N7
\inst2|stage[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(19));

-- Location: LCCOMB_X41_Y26_N26
\inst2|stage~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~14_combout\ = (\Reset~combout\ & \inst2|stage\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(19),
	combout => \inst2|stage~14_combout\);

-- Location: LCCOMB_X42_Y26_N14
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\ & ((\inst2|stage~2_combout\ $ (\inst2|stage~10_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\ & 
-- (\inst2|stage~2_combout\ $ (\inst2|stage~10_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\ & (\inst2|stage~2_combout\ $ (\inst2|stage~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~10_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~44\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~45_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\);

-- Location: LCCOMB_X42_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|op_29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_29~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~1535_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[227]~973_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~9\);

-- Location: LCCOMB_X40_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[260]~1541_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\);

-- Location: LCCOMB_X40_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[293]~1548_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[326]~1556_combout\);

-- Location: LCCOMB_X42_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[360]~1564_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\);

-- Location: LCCOMB_X35_Y17_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[393]~1574_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_3~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\);

-- Location: LCCOMB_X35_Y17_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[426]~1585_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\);

-- Location: LCCOMB_X37_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1063_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[459]~1597_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~25\);

-- Location: LCCOMB_X37_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1596_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~27\);

-- Location: LCCOMB_X37_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\);

-- Location: LCCOMB_X37_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~24_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\);

-- Location: LCCOMB_X36_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|op_7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1610_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[492]~1080_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~27\);

-- Location: LCCOMB_X36_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1079_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~29\);

-- Location: LCCOMB_X36_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\);

-- Location: LCCOMB_X36_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\);

-- Location: LCCOMB_X35_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1098_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~29\);

-- Location: LCCOMB_X35_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1097_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~31\);

-- Location: LCCOMB_X35_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1622_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~33\);

-- Location: LCCOMB_X35_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\);

-- Location: LCCOMB_X34_Y17_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\);

-- Location: LCCOMB_X35_Y17_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[525]~1624_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\);

-- Location: LCCOMB_X34_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|op_9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1117_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~31\);

-- Location: LCCOMB_X34_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1116_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~33\);

-- Location: LCCOMB_X34_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_9~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_9~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1637_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[560]~1115_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~35\);

-- Location: LCCOMB_X34_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_9~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_9~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_9~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_9~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1114_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_9~37\);

-- Location: LCCOMB_X34_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|op_9~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_9~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_9~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\);

-- Location: LCCOMB_X38_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\);

-- Location: LCCOMB_X29_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1136_combout\);

-- Location: LCCOMB_X35_Y17_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[558]~1639_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\);

-- Location: LCCOMB_X33_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_10~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_10~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1653_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[593]~1135_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~37\);

-- Location: LCCOMB_X33_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|op_10~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_10~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_10~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_10~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_10~39\);

-- Location: LCCOMB_X32_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1155_combout\);

-- Location: LCCOMB_X32_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1156_combout\);

-- Location: LCCOMB_X35_Y17_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[591]~1655_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\);

-- Location: LCCOMB_X32_Y18_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[590]~1656_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[623]~1673_combout\);

-- Location: LCCOMB_X31_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_12~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_12~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_12~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_12~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1158_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_12~35\);

-- Location: LCCOMB_X31_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|op_12~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_12~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_12~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\);

-- Location: LCCOMB_X31_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1180_combout\);

-- Location: LCCOMB_X31_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|op_13~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1179_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~39\);

-- Location: LCCOMB_X31_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|op_13~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_13~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1178_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~41\);

-- Location: LCCOMB_X31_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|op_13~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_13~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_13~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_13~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1177_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_13~43\);

-- Location: LCCOMB_X31_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|op_13~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_13~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_13~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[681]~1718_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[714]~1738_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\);

-- Location: LCCOMB_X30_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\);

-- Location: LCCOMB_X30_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1781_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\);

-- Location: LCCOMB_X28_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\);

-- Location: LCCOMB_X29_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|op_16~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~21\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~21\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~23\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1262_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~23\);

-- Location: LCCOMB_X30_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[680]~1719_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\);

-- Location: LCCOMB_X30_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[713]~1739_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\);

-- Location: LCCOMB_X30_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[746]~1760_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\);

-- Location: LCCOMB_X30_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\);

-- Location: LCCOMB_X31_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|op_18~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1315_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~27\);

-- Location: LCCOMB_X31_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|op_18~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1314_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~29\);

-- Location: LCCOMB_X30_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[813]~1804_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\);

-- Location: LCCOMB_X34_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[846]~1828_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\);

-- Location: LCCOMB_X34_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[879]~1853_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\);

-- Location: LCCOMB_X34_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\);

-- Location: LCCOMB_X30_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\);

-- Location: LCCOMB_X31_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|op_17~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1782_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[779]~1288_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~25\);

-- Location: LCCOMB_X30_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[812]~1805_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\);

-- Location: LCCOMB_X30_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[845]~1829_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\);

-- Location: LCCOMB_X34_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[811]~1806_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\);

-- Location: LCCOMB_X33_Y26_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[842]~1346_combout\);

-- Location: LCCOMB_X33_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|op_19~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~25\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~25\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~27\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1344_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[844]~1830_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~27\);

-- Location: LCCOMB_X34_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[877]~1373_combout\);

-- Location: LCCOMB_X33_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|op_20~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1372_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[878]~1854_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~31\);

-- Location: LCCOMB_X32_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\);

-- Location: LCCOMB_X34_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|op_21~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1402_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~33\);

-- Location: LCCOMB_X34_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|op_21~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1401_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[912]~1879_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~35\);

-- Location: LCCOMB_X37_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\);

-- Location: LCCOMB_X37_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\);

-- Location: LCCOMB_X37_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1433_combout\);

-- Location: LCCOMB_X36_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|op_23~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1432_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[945]~1906_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~37\);

-- Location: LCCOMB_X36_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\);

-- Location: LCCOMB_X37_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[911]~1880_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\);

-- Location: LCCOMB_X37_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[944]~1907_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\);

-- Location: LCCOMB_X36_Y26_N22
\inst2|Mod0|auto_generated|divider|divider|op_24~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1934_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[978]~1464_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~39\);

-- Location: LCCOMB_X37_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\);

-- Location: LCCOMB_X37_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[977]~1935_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1010]~1967_combout\);

-- Location: LCCOMB_X35_Y25_N6
\inst2|Mod0|auto_generated|divider|op_2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~38_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~37\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~37\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~39\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~37\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~39\);

-- Location: LCCOMB_X37_Y25_N10
\inst2|Mod0|auto_generated|divider|remainder[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~38_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1968_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1011]~1506_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\);

-- Location: LCCOMB_X37_Y26_N6
\inst2|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~38_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\ & (!\inst2|Add1~37\)) # (!\inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\ & ((\inst2|Add1~37\) # (GND)))
-- \inst2|Add1~39\ = CARRY((!\inst2|Add1~37\) # (!\inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[19]~19_combout\,
	datad => VCC,
	cin => \inst2|Add1~37\,
	combout => \inst2|Add1~38_combout\,
	cout => \inst2|Add1~39\);

-- Location: LCCOMB_X38_Y26_N12
\inst2|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~44_combout\ = (\inst2|Add1~44_combout\ & (\inst2|Add2~43\ $ (GND))) # (!\inst2|Add1~44_combout\ & (!\inst2|Add2~43\ & VCC))
-- \inst2|Add2~45\ = CARRY((\inst2|Add1~44_combout\ & !\inst2|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~44_combout\,
	datad => VCC,
	cin => \inst2|Add2~43\,
	combout => \inst2|Add2~44_combout\,
	cout => \inst2|Add2~45\);

-- Location: LCCOMB_X38_Y26_N14
\inst2|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~46_combout\ = (\inst2|Add1~46_combout\ & (!\inst2|Add2~45\)) # (!\inst2|Add1~46_combout\ & ((\inst2|Add2~45\) # (GND)))
-- \inst2|Add2~47\ = CARRY((!\inst2|Add2~45\) # (!\inst2|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~46_combout\,
	datad => VCC,
	cin => \inst2|Add2~45\,
	combout => \inst2|Add2~46_combout\,
	cout => \inst2|Add2~47\);

-- Location: LCFF_X38_Y26_N15
\inst2|stage[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(23));

-- Location: LCCOMB_X41_Y26_N6
\inst2|stage~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~10_combout\ = (\Reset~combout\ & \inst2|stage\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(23),
	combout => \inst2|stage~10_combout\);

-- Location: LCCOMB_X42_Y26_N16
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\ & (\inst2|stage~2_combout\ $ ((!\inst2|stage~9_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\ & 
-- ((\inst2|stage~2_combout\ $ (\inst2|stage~9_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\ = CARRY((\inst2|stage~2_combout\ $ (!\inst2|stage~9_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|stage~9_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~46\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~47_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~48\);

-- Location: LCCOMB_X43_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|op_28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~9\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~9\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~11\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_28~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~1528_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[196]~962_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~11\);

-- Location: LCCOMB_X43_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|op_28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_28~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~961_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~13\);

-- Location: LCCOMB_X43_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\);

-- Location: LCCOMB_X43_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_28~10_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\);

-- Location: LCCOMB_X42_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|op_29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~11\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~11\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~13\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_29~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~1533_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[229]~971_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~11\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~13\);

-- Location: LCCOMB_X42_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|op_29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_29~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~970_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~15\);

-- Location: LCCOMB_X42_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|op_29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_29~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_29~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_29~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_29~17\);

-- Location: LCCOMB_X42_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|op_29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_29~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_29~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\);

-- Location: LCCOMB_X42_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[262]~981_combout\);

-- Location: LCCOMB_X41_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|op_30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~15\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~15\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~17\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_30~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~980_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~17\);

-- Location: LCCOMB_X41_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|op_30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~17\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_30~17\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_30~19\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_30~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~17\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_30~19\);

-- Location: LCCOMB_X41_Y20_N26
\inst2|Mod0|auto_generated|divider|divider|op_30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_30~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_30~19\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\);

-- Location: LCCOMB_X40_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~990_combout\);

-- Location: LCCOMB_X41_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_1~21\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\);

-- Location: LCCOMB_X42_Y19_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[328]~1004_combout\);

-- Location: LCCOMB_X42_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[361]~1563_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[394]~1573_combout\);

-- Location: LCCOMB_X40_Y17_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[427]~1046_combout\);

-- Location: LCCOMB_X38_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_5~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[460]~1062_combout\);

-- Location: LCCOMB_X37_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1061_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~29\);

-- Location: LCCOMB_X37_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~28_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\);

-- Location: LCCOMB_X36_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|op_7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_7~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1608_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[494]~1078_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~31\);

-- Location: LCCOMB_X36_Y18_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[527]~1096_combout\);

-- Location: LCCOMB_X35_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_8~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_8~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_8~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_8~35\);

-- Location: LCCOMB_X35_Y18_N18
\inst2|Mod0|auto_generated|divider|divider|op_8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_8~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\);

-- Location: LCCOMB_X42_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[493]~1609_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\);

-- Location: LCCOMB_X42_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[526]~1623_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\);

-- Location: LCCOMB_X42_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[559]~1638_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\);

-- Location: LCCOMB_X42_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[592]~1654_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\);

-- Location: LCCOMB_X42_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[625]~1671_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\);

-- Location: LCCOMB_X30_Y20_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1202_combout\);

-- Location: LCCOMB_X28_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1226_combout\);

-- Location: LCCOMB_X32_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[658]~1689_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\);

-- Location: LCCOMB_X32_Y18_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[691]~1708_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\);

-- Location: LCCOMB_X32_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[724]~1728_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\);

-- Location: LCCOMB_X30_Y24_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\);

-- Location: LCCOMB_X28_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\);

-- Location: LCCOMB_X32_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[722]~1730_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\);

-- Location: LCCOMB_X29_Y24_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\);

-- Location: LCCOMB_X29_Y24_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\);

-- Location: LCCOMB_X30_Y24_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1257_combout\);

-- Location: LCCOMB_X28_Y20_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[684]~1715_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\);

-- Location: LCCOMB_X28_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[717]~1735_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\);

-- Location: LCCOMB_X30_Y24_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\);

-- Location: LCCOMB_X30_Y21_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[682]~1717_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[715]~1737_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\);

-- Location: LCCOMB_X29_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|op_16~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~23\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~23\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~25\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1261_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[747]~1759_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~23\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~25\);

-- Location: LCCOMB_X29_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|op_16~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1259_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~29\);

-- Location: LCCOMB_X29_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|op_16~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1258_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~31\);

-- Location: LCCOMB_X29_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|op_16~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1256_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~35\);

-- Location: LCCOMB_X29_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|op_16~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1753_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[753]~1255_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~37\);

-- Location: LCCOMB_X29_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|op_16~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1254_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~39\);

-- Location: LCCOMB_X29_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|op_16~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1252_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~43\);

-- Location: LCCOMB_X29_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|op_16~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1251_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[757]~1749_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~45\);

-- Location: LCCOMB_X30_Y24_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[790]~1771_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\);

-- Location: LCCOMB_X35_Y17_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[624]~1672_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\);

-- Location: LCCOMB_X35_Y17_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[657]~1690_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\);

-- Location: LCCOMB_X35_Y17_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[690]~1709_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\);

-- Location: LCCOMB_X28_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[723]~1729_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\);

-- Location: LCCOMB_X28_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[756]~1750_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\);

-- Location: LCCOMB_X28_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\);

-- Location: LCCOMB_X32_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[755]~1751_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\);

-- Location: LCCOMB_X35_Y21_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[754]~1752_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\);

-- Location: LCCOMB_X30_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1281_combout\);

-- Location: LCCOMB_X32_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[752]~1754_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\);

-- Location: LCCOMB_X30_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[718]~1734_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\);

-- Location: LCCOMB_X30_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[751]~1755_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\);

-- Location: LCCOMB_X30_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\);

-- Location: LCCOMB_X28_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[683]~1716_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\);

-- Location: LCCOMB_X28_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[716]~1736_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\);

-- Location: LCCOMB_X33_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[749]~1757_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\);

-- Location: LCCOMB_X35_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[748]~1758_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\);

-- Location: LCCOMB_X31_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[780]~1287_combout\);

-- Location: LCCOMB_X31_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|op_17~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~27\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~27\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~29\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1286_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[781]~1780_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~27\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~29\);

-- Location: LCCOMB_X31_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|op_17~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1284_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~33\);

-- Location: LCCOMB_X31_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|op_17~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1283_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~35\);

-- Location: LCCOMB_X31_Y22_N10
\inst2|Mod0|auto_generated|divider|divider|op_17~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1282_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~37\);

-- Location: LCCOMB_X31_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|op_17~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1279_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[788]~1773_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~43\);

-- Location: LCCOMB_X31_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\);

-- Location: LCCOMB_X35_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[787]~1774_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\);

-- Location: LCCOMB_X32_Y22_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\);

-- Location: LCCOMB_X32_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[785]~1776_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\);

-- Location: LCCOMB_X32_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\);

-- Location: LCCOMB_X36_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[750]~1756_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\);

-- Location: LCCOMB_X36_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[783]~1778_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\);

-- Location: LCCOMB_X34_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[782]~1779_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\);

-- Location: LCCOMB_X32_Y21_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\);

-- Location: LCCOMB_X31_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|op_18~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1313_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~31\);

-- Location: LCCOMB_X31_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|op_18~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1312_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~33\);

-- Location: LCCOMB_X31_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|op_18~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1311_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~35\);

-- Location: LCCOMB_X31_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|op_18~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1310_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~37\);

-- Location: LCCOMB_X31_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|op_18~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1309_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~39\);

-- Location: LCCOMB_X31_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|op_18~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1308_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~41\);

-- Location: LCCOMB_X31_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|op_18~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1307_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[820]~1797_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~43\);

-- Location: LCCOMB_X31_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|op_18~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1306_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~45\);

-- Location: LCCOMB_X31_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|op_18~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_18~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1305_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~47\);

-- Location: LCCOMB_X31_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|op_18~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1304_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[823]~1794_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~49\);

-- Location: LCCOMB_X32_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\);

-- Location: LCCOMB_X30_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\);

-- Location: LCCOMB_X32_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[821]~1796_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\);

-- Location: LCCOMB_X32_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\);

-- Location: LCCOMB_X32_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\);

-- Location: LCCOMB_X34_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1337_combout\);

-- Location: LCCOMB_X30_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[784]~1777_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\);

-- Location: LCCOMB_X30_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[817]~1800_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\);

-- Location: LCCOMB_X36_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[816]~1801_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\);

-- Location: LCCOMB_X34_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[815]~1802_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\);

-- Location: LCCOMB_X35_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[814]~1803_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\);

-- Location: LCCOMB_X33_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|op_19~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1340_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~35\);

-- Location: LCCOMB_X33_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|op_19~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1339_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~37\);

-- Location: LCCOMB_X33_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|op_19~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~37\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~37\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~39\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1338_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~37\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~39\);

-- Location: LCCOMB_X33_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|op_19~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1336_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~43\);

-- Location: LCCOMB_X33_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|op_19~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1821_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[853]~1335_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~45\);

-- Location: LCCOMB_X33_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|op_19~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1333_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~49\);

-- Location: LCCOMB_X33_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|op_19~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1818_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[856]~1332_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~51\);

-- Location: LCCOMB_X33_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|op_19~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_19~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1331_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~53\);

-- Location: LCCOMB_X33_Y21_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\);

-- Location: LCCOMB_X33_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\);

-- Location: LCCOMB_X30_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|op_17~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1772_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[789]~1278_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~45\);

-- Location: LCCOMB_X34_Y21_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[822]~1795_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\);

-- Location: LCCOMB_X34_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[855]~1819_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\);

-- Location: LCCOMB_X32_Y25_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[854]~1820_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\);

-- Location: LCCOMB_X33_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\);

-- Location: LCCOMB_X34_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\);

-- Location: LCCOMB_X32_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[818]~1799_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[851]~1823_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\);

-- Location: LCCOMB_X30_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[850]~1824_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\);

-- Location: LCCOMB_X33_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1368_combout\);

-- Location: LCCOMB_X34_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[848]~1826_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\);

-- Location: LCCOMB_X35_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[847]~1827_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\);

-- Location: LCCOMB_X33_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|op_20~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~33\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~33\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~35\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1370_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~35\);

-- Location: LCCOMB_X33_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|op_20~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1369_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~37\);

-- Location: LCCOMB_X33_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|op_20~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1367_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~41\);

-- Location: LCCOMB_X33_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|op_20~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1365_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~45\);

-- Location: LCCOMB_X33_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|op_20~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1364_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~47\);

-- Location: LCCOMB_X33_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|op_20~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1363_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~49\);

-- Location: LCCOMB_X33_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|op_20~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1362_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~51\);

-- Location: LCCOMB_X33_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|op_20~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_20~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1843_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[889]~1361_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~53\);

-- Location: LCCOMB_X33_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|op_20~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~53\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_20~53\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_20~55\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_20~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1360_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_20~55\);

-- Location: LCCOMB_X34_Y21_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[890]~1842_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\);

-- Location: LCCOMB_X34_Y21_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[923]~1868_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\);

-- Location: LCCOMB_X34_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[888]~1844_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\);

-- Location: LCCOMB_X32_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[887]~1845_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\);

-- Location: LCCOMB_X35_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[886]~1846_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\);

-- Location: LCCOMB_X32_Y23_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[786]~1775_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\);

-- Location: LCCOMB_X32_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[819]~1798_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\);

-- Location: LCCOMB_X32_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[852]~1822_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\);

-- Location: LCCOMB_X32_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[885]~1847_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\);

-- Location: LCCOMB_X32_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[884]~1848_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\);

-- Location: LCCOMB_X30_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[883]~1849_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\);

-- Location: LCCOMB_X36_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[849]~1825_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\);

-- Location: LCCOMB_X36_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[882]~1850_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\);

-- Location: LCCOMB_X34_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[881]~1851_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\);

-- Location: LCCOMB_X34_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\);

-- Location: LCCOMB_X34_Y23_N6
\inst2|Mod0|auto_generated|divider|divider|op_21~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~35\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~35\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~37\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1400_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~35\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~37\);

-- Location: LCCOMB_X34_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|op_21~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1398_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~41\);

-- Location: LCCOMB_X34_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|op_21~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1397_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~43\);

-- Location: LCCOMB_X34_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|op_21~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1396_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[917]~1874_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~45\);

-- Location: LCCOMB_X34_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|op_21~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1395_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~47\);

-- Location: LCCOMB_X34_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|op_21~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1394_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~49\);

-- Location: LCCOMB_X34_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|op_21~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1393_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~51\);

-- Location: LCCOMB_X34_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|op_21~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_21~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1392_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~53\);

-- Location: LCCOMB_X37_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\);

-- Location: LCCOMB_X33_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\);

-- Location: LCCOMB_X35_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1425_combout\);

-- Location: LCCOMB_X35_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\);

-- Location: LCCOMB_X35_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\);

-- Location: LCCOMB_X30_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[916]~1875_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\);

-- Location: LCCOMB_X36_Y22_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[915]~1876_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\);

-- Location: LCCOMB_X34_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[914]~1877_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\);

-- Location: LCCOMB_X35_Y23_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1431_combout\);

-- Location: LCCOMB_X36_Y23_N8
\inst2|Mod0|auto_generated|divider|divider|op_23~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~39\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~39\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~41\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1430_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~41\);

-- Location: LCCOMB_X36_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|op_23~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1429_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~43\);

-- Location: LCCOMB_X36_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|op_23~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1428_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~45\);

-- Location: LCCOMB_X36_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|op_23~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1901_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[950]~1427_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~47\);

-- Location: LCCOMB_X36_Y23_N16
\inst2|Mod0|auto_generated|divider|divider|op_23~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1426_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~49\);

-- Location: LCCOMB_X36_Y23_N20
\inst2|Mod0|auto_generated|divider|divider|op_23~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1424_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~53\);

-- Location: LCCOMB_X36_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|op_23~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~53\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~53\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~55\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_23~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1423_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~55\);

-- Location: LCCOMB_X36_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|op_23~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~55\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~55\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~57\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1896_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~55\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~57\);

-- Location: LCCOMB_X36_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|op_23~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~59\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_23~59\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_23~61\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_23~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1894_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~59\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_23~61\);

-- Location: LCCOMB_X37_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[990]~1452_combout\);

-- Location: LCCOMB_X37_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[956]~1895_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[989]~1923_combout\);

-- Location: LCCOMB_X37_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\);

-- Location: LCCOMB_X37_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\);

-- Location: LCCOMB_X37_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\);

-- Location: LCCOMB_X35_Y21_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[919]~1872_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\);

-- Location: LCCOMB_X35_Y21_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[952]~1899_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\);

-- Location: LCCOMB_X32_Y23_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[918]~1873_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\);

-- Location: LCCOMB_X32_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[951]~1900_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\);

-- Location: LCCOMB_X37_Y25_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\);

-- Location: LCCOMB_X37_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\);

-- Location: LCCOMB_X36_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\);

-- Location: LCCOMB_X36_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\);

-- Location: LCCOMB_X35_Y23_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[880]~1852_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\);

-- Location: LCCOMB_X35_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[913]~1878_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\);

-- Location: LCCOMB_X35_Y23_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[946]~1905_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\);

-- Location: LCCOMB_X36_Y26_N26
\inst2|Mod0|auto_generated|divider|divider|op_24~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~42_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~41\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~41\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~43\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1462_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~41\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~43\);

-- Location: LCCOMB_X36_Y26_N28
\inst2|Mod0|auto_generated|divider|divider|op_24~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~44_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~43\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~43\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~45\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1461_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~43\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~45\);

-- Location: LCCOMB_X36_Y26_N30
\inst2|Mod0|auto_generated|divider|divider|op_24~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1460_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~47\);

-- Location: LCCOMB_X36_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|op_24~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1459_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~49\);

-- Location: LCCOMB_X36_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|op_24~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1458_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~51\);

-- Location: LCCOMB_X36_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|op_24~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1457_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[985]~1927_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~53\);

-- Location: LCCOMB_X36_Y25_N6
\inst2|Mod0|auto_generated|divider|divider|op_24~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~54_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~53\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~53\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~55\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1456_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~55\);

-- Location: LCCOMB_X36_Y25_N8
\inst2|Mod0|auto_generated|divider|divider|op_24~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~56_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~55\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~55\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~57\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_24~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1455_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~55\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~56_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~57\);

-- Location: LCCOMB_X36_Y25_N10
\inst2|Mod0|auto_generated|divider|divider|op_24~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~58_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~57\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_24~57\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_24~59\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_24~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1454_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~57\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~58_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_24~59\);

-- Location: LCCOMB_X36_Y25_N16
\inst2|Mod0|auto_generated|divider|divider|op_24~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_24~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_24~63\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\);

-- Location: LCCOMB_X36_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\);

-- Location: LCCOMB_X36_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[983]~1929_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\);

-- Location: LCCOMB_X30_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\);

-- Location: LCCOMB_X36_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\);

-- Location: LCCOMB_X34_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\);

-- Location: LCCOMB_X35_Y23_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[979]~1933_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1012]~1969_combout\);

-- Location: LCCOMB_X35_Y25_N10
\inst2|Mod0|auto_generated|divider|op_2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~42_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~41\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~41\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~43\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~41\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~42_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~43\);

-- Location: LCCOMB_X35_Y25_N12
\inst2|Mod0|auto_generated|divider|op_2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~44_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~43\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~43\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~45\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~43\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~44_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~45\);

-- Location: LCCOMB_X35_Y25_N14
\inst2|Mod0|auto_generated|divider|op_2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~46_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~45\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~45\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~47\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~45\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~47\);

-- Location: LCCOMB_X35_Y25_N16
\inst2|Mod0|auto_generated|divider|op_2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~48_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~47\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~47\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~49\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~47\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~49\);

-- Location: LCCOMB_X36_Y25_N24
\inst2|Mod0|auto_generated|divider|remainder[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~48_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1511_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1016]~1973_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\);

-- Location: LCCOMB_X30_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[949]~1902_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\);

-- Location: LCCOMB_X30_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~44_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[982]~1930_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\);

-- Location: LCCOMB_X30_Y25_N6
\inst2|Mod0|auto_generated|divider|remainder[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~46_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1972_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1015]~1510_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[23]~23_combout\);

-- Location: LCCOMB_X36_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[948]~1903_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\);

-- Location: LCCOMB_X36_Y22_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~42_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[981]~1931_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\);

-- Location: LCCOMB_X36_Y22_N18
\inst2|Mod0|auto_generated|divider|remainder[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~44_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1971_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1014]~1509_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[22]~22_combout\);

-- Location: LCCOMB_X34_Y25_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[947]~1904_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\);

-- Location: LCCOMB_X34_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[980]~1932_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\);

-- Location: LCCOMB_X34_Y25_N0
\inst2|Mod0|auto_generated|divider|remainder[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~42_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1508_combout\,
	datac => \inst2|Mod0|auto_generated|divider|op_2~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[1013]~1970_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[21]~21_combout\);

-- Location: LCCOMB_X37_Y26_N16
\inst2|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~48_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\ & (\inst2|Add1~47\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\ & (!\inst2|Add1~47\ & VCC))
-- \inst2|Add1~49\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\ & !\inst2|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[24]~24_combout\,
	datad => VCC,
	cin => \inst2|Add1~47\,
	combout => \inst2|Add1~48_combout\,
	cout => \inst2|Add1~49\);

-- Location: LCCOMB_X38_Y26_N16
\inst2|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~48_combout\ = (\inst2|Add1~48_combout\ & (\inst2|Add2~47\ $ (GND))) # (!\inst2|Add1~48_combout\ & (!\inst2|Add2~47\ & VCC))
-- \inst2|Add2~49\ = CARRY((\inst2|Add1~48_combout\ & !\inst2|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~48_combout\,
	datad => VCC,
	cin => \inst2|Add2~47\,
	combout => \inst2|Add2~48_combout\,
	cout => \inst2|Add2~49\);

-- Location: LCFF_X38_Y26_N17
\inst2|stage[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(24));

-- Location: LCCOMB_X41_Y26_N4
\inst2|stage~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~9_combout\ = (\Reset~combout\ & \inst2|stage\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datad => \inst2|stage\(24),
	combout => \inst2|stage~9_combout\);

-- Location: LCCOMB_X42_Y26_N24
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\ & (\inst2|stage~5_combout\ $ ((!\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\ & 
-- ((\inst2|stage~5_combout\ $ (\inst2|stage~2_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\ = CARRY((\inst2|stage~5_combout\ $ (!\inst2|stage~2_combout\)) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~5_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~54\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~55_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\);

-- Location: LCCOMB_X42_Y26_N26
\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\ & ((\inst2|stage~4_combout\ $ (\inst2|stage~2_combout\)))) # (!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\ & 
-- (\inst2|stage~4_combout\ $ (\inst2|stage~2_combout\ $ (VCC))))
-- \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\ = CARRY((!\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\ & (\inst2|stage~4_combout\ $ (\inst2|stage~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~4_combout\,
	datab => \inst2|stage~2_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~56\,
	combout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~57_combout\,
	cout => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~58\);

-- Location: LCCOMB_X46_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_11~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~59_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\);

-- Location: LCCOMB_X44_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_22~4_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[98]~939_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\);

-- Location: LCCOMB_X44_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[131]~1520_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\);

-- Location: LCCOMB_X43_Y20_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[164]~1523_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~8_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\);

-- Location: LCCOMB_X43_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|op_28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~13\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_28~13\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_28~15\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_28~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~13\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_28~15\);

-- Location: LCCOMB_X43_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|op_28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_28~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_28~15\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\);

-- Location: LCCOMB_X43_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[197]~1527_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\);

-- Location: LCCOMB_X42_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~12_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[230]~1532_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\);

-- Location: LCCOMB_X42_Y20_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[263]~1538_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_29~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\);

-- Location: LCCOMB_X42_Y20_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~16_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[296]~1545_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\);

-- Location: LCCOMB_X42_Y20_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_1~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[329]~1553_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\);

-- Location: LCCOMB_X38_Y18_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_2~20_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[362]~1562_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[395]~1572_combout\);

-- Location: LCCOMB_X38_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_4~24_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[428]~1583_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[461]~1595_combout\);

-- Location: LCCOMB_X37_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_6~29\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_6~29\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_6~31\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_6~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1060_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~29\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_6~31\);

-- Location: LCCOMB_X40_Y19_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\);

-- Location: LCCOMB_X36_Y18_N14
\inst2|Mod0|auto_generated|divider|divider|op_7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_7~31\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_7~31\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_7~33\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_7~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1607_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_7~33\);

-- Location: LCCOMB_X40_Y19_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1621_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\);

-- Location: LCCOMB_X34_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1134_combout\);

-- Location: LCCOMB_X33_Y18_N20
\inst2|Mod0|auto_generated|divider|divider|op_10~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_10~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_10~39\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\);

-- Location: LCCOMB_X30_Y18_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[626]~1670_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[659]~1688_combout\);

-- Location: LCCOMB_X30_Y18_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[692]~1707_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\);

-- Location: LCCOMB_X30_Y18_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[725]~1727_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\);

-- Location: LCCOMB_X29_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|op_16~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~45\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~45\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~47\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_16~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1250_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[758]~1748_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~45\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~47\);

-- Location: LCCOMB_X28_Y22_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\);

-- Location: LCCOMB_X31_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|op_17~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_17~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1770_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[791]~1276_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~49\);

-- Location: LCCOMB_X30_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1793_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[857]~1817_combout\);

-- Location: LCCOMB_X33_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|op_19~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~53\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_19~53\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_19~55\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_19~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_19~55\);

-- Location: LCCOMB_X33_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|op_19~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_19~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_19~55\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\);

-- Location: LCCOMB_X33_Y21_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1359_combout\);

-- Location: LCCOMB_X33_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|op_20~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_20~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_20~57\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\);

-- Location: LCCOMB_X32_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\);

-- Location: LCCOMB_X34_Y23_N24
\inst2|Mod0|auto_generated|divider|divider|op_21~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~53\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~53\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~55\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1869_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[922]~1391_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~55\);

-- Location: LCCOMB_X37_Y23_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[955]~1422_combout\);

-- Location: LCCOMB_X37_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[988]~1924_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\);

-- Location: LCCOMB_X36_Y25_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\);

-- Location: LCCOMB_X36_Y25_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~56_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~56_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\);

-- Location: LCCOMB_X32_Y25_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[920]~1871_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\);

-- Location: LCCOMB_X32_Y25_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[953]~1898_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\);

-- Location: LCCOMB_X32_Y25_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[986]~1926_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\);

-- Location: LCCOMB_X35_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1018]~1513_combout\);

-- Location: LCCOMB_X32_Y23_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[984]~1928_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~48_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\);

-- Location: LCCOMB_X35_Y25_N18
\inst2|Mod0|auto_generated|divider|op_2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~50_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~49\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~49\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~51\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~49\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~51\);

-- Location: LCCOMB_X35_Y25_N22
\inst2|Mod0|auto_generated|divider|op_2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~54_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~53\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\)))) 
-- # (!\inst2|Mod0|auto_generated|divider|op_2~53\ & (((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\)) # (GND)))
-- \inst2|Mod0|auto_generated|divider|op_2~55\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\) # (!\inst2|Mod0|auto_generated|divider|op_2~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~53\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~54_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~55\);

-- Location: LCCOMB_X35_Y25_N24
\inst2|Mod0|auto_generated|divider|op_2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|op_2~56_combout\ = (\inst2|Mod0|auto_generated|divider|op_2~55\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\ & 
-- VCC))) # (!\inst2|Mod0|auto_generated|divider|op_2~55\ & ((((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\ & !\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\)))))
-- \inst2|Mod0|auto_generated|divider|op_2~57\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\ & !\inst2|Mod0|auto_generated|divider|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|op_2~55\,
	combout => \inst2|Mod0|auto_generated|divider|op_2~56_combout\,
	cout => \inst2|Mod0|auto_generated|divider|op_2~57\);

-- Location: LCCOMB_X37_Y23_N10
\inst2|Mod0|auto_generated|divider|remainder[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~58_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1978_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1021]~1516_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\);

-- Location: LCCOMB_X34_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[921]~1870_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\);

-- Location: LCCOMB_X34_Y21_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[954]~1897_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\);

-- Location: LCCOMB_X34_Y21_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[987]~1925_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\);

-- Location: LCCOMB_X36_Y25_N20
\inst2|Mod0|auto_generated|divider|remainder[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~56_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1515_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1020]~1977_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\);

-- Location: LCCOMB_X32_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_24~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\);

-- Location: LCCOMB_X32_Y25_N18
\inst2|Mod0|auto_generated|divider|remainder[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~54_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1976_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1019]~1514_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\);

-- Location: LCCOMB_X32_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~50_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\);

-- Location: LCCOMB_X32_Y23_N10
\inst2|Mod0|auto_generated|divider|remainder[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~50_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1974_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[1017]~1512_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\);

-- Location: LCCOMB_X37_Y26_N18
\inst2|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~50_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\ & (!\inst2|Add1~49\)) # (!\inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\ & ((\inst2|Add1~49\) # (GND)))
-- \inst2|Add1~51\ = CARRY((!\inst2|Add1~49\) # (!\inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[25]~25_combout\,
	datad => VCC,
	cin => \inst2|Add1~49\,
	combout => \inst2|Add1~50_combout\,
	cout => \inst2|Add1~51\);

-- Location: LCCOMB_X37_Y26_N22
\inst2|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~54_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\ & (!\inst2|Add1~53\)) # (!\inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\ & ((\inst2|Add1~53\) # (GND)))
-- \inst2|Add1~55\ = CARRY((!\inst2|Add1~53\) # (!\inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[27]~27_combout\,
	datad => VCC,
	cin => \inst2|Add1~53\,
	combout => \inst2|Add1~54_combout\,
	cout => \inst2|Add1~55\);

-- Location: LCCOMB_X37_Y26_N24
\inst2|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~56_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\ & (\inst2|Add1~55\ $ (GND))) # (!\inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\ & (!\inst2|Add1~55\ & VCC))
-- \inst2|Add1~57\ = CARRY((\inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\ & !\inst2|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[28]~28_combout\,
	datad => VCC,
	cin => \inst2|Add1~55\,
	combout => \inst2|Add1~56_combout\,
	cout => \inst2|Add1~57\);

-- Location: LCCOMB_X37_Y26_N26
\inst2|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add1~58_combout\ = (\inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\ & (!\inst2|Add1~57\)) # (!\inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\ & ((\inst2|Add1~57\) # (GND)))
-- \inst2|Add1~59\ = CARRY((!\inst2|Add1~57\) # (!\inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|remainder[29]~29_combout\,
	datad => VCC,
	cin => \inst2|Add1~57\,
	combout => \inst2|Add1~58_combout\,
	cout => \inst2|Add1~59\);

-- Location: LCCOMB_X38_Y26_N18
\inst2|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~50_combout\ = (\inst2|Add1~50_combout\ & (!\inst2|Add2~49\)) # (!\inst2|Add1~50_combout\ & ((\inst2|Add2~49\) # (GND)))
-- \inst2|Add2~51\ = CARRY((!\inst2|Add2~49\) # (!\inst2|Add1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~50_combout\,
	datad => VCC,
	cin => \inst2|Add2~49\,
	combout => \inst2|Add2~50_combout\,
	cout => \inst2|Add2~51\);

-- Location: LCCOMB_X38_Y26_N24
\inst2|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~56_combout\ = (\inst2|Add1~56_combout\ & (\inst2|Add2~55\ $ (GND))) # (!\inst2|Add1~56_combout\ & (!\inst2|Add2~55\ & VCC))
-- \inst2|Add2~57\ = CARRY((\inst2|Add1~56_combout\ & !\inst2|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~56_combout\,
	datad => VCC,
	cin => \inst2|Add2~55\,
	combout => \inst2|Add2~56_combout\,
	cout => \inst2|Add2~57\);

-- Location: LCCOMB_X38_Y26_N26
\inst2|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~58_combout\ = (\inst2|Add1~58_combout\ & (!\inst2|Add2~57\)) # (!\inst2|Add1~58_combout\ & ((\inst2|Add2~57\) # (GND)))
-- \inst2|Add2~59\ = CARRY((!\inst2|Add2~57\) # (!\inst2|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~58_combout\,
	datad => VCC,
	cin => \inst2|Add2~57\,
	combout => \inst2|Add2~58_combout\,
	cout => \inst2|Add2~59\);

-- Location: LCCOMB_X38_Y26_N28
\inst2|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~60_combout\ = (\inst2|Add1~60_combout\ & (\inst2|Add2~59\ $ (GND))) # (!\inst2|Add1~60_combout\ & (!\inst2|Add2~59\ & VCC))
-- \inst2|Add2~61\ = CARRY((\inst2|Add1~60_combout\ & !\inst2|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Add1~60_combout\,
	datad => VCC,
	cin => \inst2|Add2~59\,
	combout => \inst2|Add2~60_combout\,
	cout => \inst2|Add2~61\);

-- Location: LCCOMB_X38_Y26_N30
\inst2|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Add2~62_combout\ = \inst2|Add1~62_combout\ $ (\inst2|Add2~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add1~62_combout\,
	cin => \inst2|Add2~61\,
	combout => \inst2|Add2~62_combout\);

-- Location: LCFF_X38_Y26_N31
\inst2|stage[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|Add2~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|stage\(31));

-- Location: LCCOMB_X42_Y27_N0
\inst2|stage~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|stage~2_combout\ = (\Reset~combout\ & \inst2|stage\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \inst2|stage\(31),
	combout => \inst2|stage~2_combout\);

-- Location: LCCOMB_X46_Y22_N6
\inst2|Mod0|auto_generated|divider|divider|op_11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_11~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_11~5\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\);

-- Location: LCCOMB_X46_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\ = (\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~61_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_11~6_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[66]~932_combout\);

-- Location: LCCOMB_X45_Y22_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_22~6_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_22~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\);

-- Location: LCCOMB_X44_Y22_N18
\inst2|Mod0|auto_generated|divider|divider|op_25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_25~7\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_25~7\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_25~9\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_25~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~1981_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[99]~938_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_25~7\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_25~9\);

-- Location: LCCOMB_X44_Y22_N20
\inst2|Mod0|auto_generated|divider|divider|op_25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_25~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_25~9\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\);

-- Location: LCCOMB_X44_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~945_combout\);

-- Location: LCCOMB_X43_Y22_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~952_combout\);

-- Location: LCCOMB_X41_Y22_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~960_combout\);

-- Location: LCCOMB_X43_Y21_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~969_combout\);

-- Location: LCCOMB_X42_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~979_combout\);

-- Location: LCCOMB_X44_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[132]~1519_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_25~8_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_25~10_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\);

-- Location: LCCOMB_X43_Y20_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_26~10_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_26~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[165]~1522_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\);

-- Location: LCCOMB_X43_Y20_N6
\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_27~14_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_27~12_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[198]~1526_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\);

-- Location: LCCOMB_X43_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_28~16_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[231]~1531_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_28~14_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\);

-- Location: LCCOMB_X43_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_29~18_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[264]~1537_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_29~16_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\);

-- Location: LCCOMB_X40_Y19_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_30~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_30~18_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[297]~1544_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\);

-- Location: LCCOMB_X40_Y19_N24
\inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_1~20_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[330]~1552_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_2~24_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_1~22_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[363]~1561_combout\);

-- Location: LCCOMB_X41_Y18_N26
\inst2|Mod0|auto_generated|divider|divider|op_3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_3~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_3~25\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\);

-- Location: LCCOMB_X40_Y19_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_3~24_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_3~26_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|StageOut[396]~1571_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\);

-- Location: LCCOMB_X40_Y19_N30
\inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_4~26_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[429]~1582_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_5~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[462]~1594_combout\);

-- Location: LCCOMB_X37_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_6~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_6~31\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\);

-- Location: LCCOMB_X38_Y18_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_6~30_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[495]~1077_combout\);

-- Location: LCCOMB_X36_Y18_N16
\inst2|Mod0|auto_generated|divider|divider|op_7~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_7~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_7~33\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\);

-- Location: LCCOMB_X36_Y17_N10
\inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[528]~1095_combout\);

-- Location: LCCOMB_X40_Y19_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[561]~1636_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\);

-- Location: LCCOMB_X32_Y20_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[594]~1652_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[627]~1669_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[660]~1687_combout\);

-- Location: LCCOMB_X28_Y20_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[693]~1200_combout\);

-- Location: LCCOMB_X28_Y20_N12
\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1224_combout\);

-- Location: LCCOMB_X29_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\);

-- Location: LCCOMB_X29_Y22_N22
\inst2|Mod0|auto_generated|divider|divider|op_16~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~47\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_16~47\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_16~49\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_16~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1249_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~47\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_16~49\);

-- Location: LCCOMB_X29_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|op_16~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_16~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_16~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\);

-- Location: LCCOMB_X30_Y22_N4
\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\);

-- Location: LCCOMB_X31_Y22_N24
\inst2|Mod0|auto_generated|divider|divider|op_17~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~49\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_17~49\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_17~51\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_17~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1275_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~49\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_17~51\);

-- Location: LCCOMB_X31_Y22_N26
\inst2|Mod0|auto_generated|divider|divider|op_17~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_17~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_17~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\);

-- Location: LCCOMB_X32_Y22_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\);

-- Location: LCCOMB_X30_Y24_N2
\inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[824]~1303_combout\);

-- Location: LCCOMB_X31_Y25_N24
\inst2|Mod0|auto_generated|divider|divider|op_18~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~51\ & ((((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\))))) # (!\inst2|Mod0|auto_generated|divider|divider|op_18~51\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\) # (GND))))
-- \inst2|Mod0|auto_generated|divider|divider|op_18~53\ = CARRY((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\) # ((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\) # 
-- (!\inst2|Mod0|auto_generated|divider|divider|op_18~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1302_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~51\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_18~53\);

-- Location: LCCOMB_X31_Y25_N26
\inst2|Mod0|auto_generated|divider|divider|op_18~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_18~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_18~53\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\);

-- Location: LCCOMB_X30_Y25_N28
\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1330_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[726]~1726_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[759]~1747_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[792]~1769_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\);

-- Location: LCCOMB_X33_Y21_N20
\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[825]~1792_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\);

-- Location: LCCOMB_X33_Y21_N14
\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[858]~1816_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\);

-- Location: LCCOMB_X33_Y21_N16
\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[891]~1841_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\);

-- Location: LCCOMB_X34_Y23_N28
\inst2|Mod0|auto_generated|divider|divider|op_21~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_21~57\ & (((\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\) # 
-- (\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\)))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~57\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\ & 
-- (!\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\)))
-- \inst2|Mod0|auto_generated|divider|divider|op_21~59\ = CARRY((!\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\ & (!\inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\ & 
-- !\inst2|Mod0|auto_generated|divider|divider|op_21~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1389_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[924]~1867_combout\,
	datad => VCC,
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~57\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	cout => \inst2|Mod0|auto_generated|divider|divider|op_21~59\);

-- Location: LCCOMB_X34_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|op_21~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ = \inst2|Mod0|auto_generated|divider|divider|op_21~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_21~59\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\);

-- Location: LCCOMB_X33_Y27_N18
\inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\ = (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[957]~1420_combout\);

-- Location: LCCOMB_X36_Y23_N30
\inst2|Mod0|auto_generated|divider|divider|op_23~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ = !\inst2|Mod0|auto_generated|divider|divider|op_23~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst2|Mod0|auto_generated|divider|divider|op_23~61\,
	combout => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\);

-- Location: LCCOMB_X36_Y27_N8
\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1482_combout\);

-- Location: LCCOMB_X37_Y25_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~4_combout\ & !\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Mod0|auto_generated|divider|divider|op_24~4_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\);

-- Location: LCCOMB_X38_Y23_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\))) # (!\inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\ & (\inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	datab => \inst2|Mod0|auto_generated|divider|my_abs_num|cs1a[1]~3_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\);

-- Location: LCCOMB_X37_Y24_N0
\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\ = (\inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\) # 
-- ((!\inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|op_23~2_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[961]~1481_combout\,
	datad => \inst2|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\);

-- Location: LCCOMB_X37_Y25_N2
\inst2|Mod0|auto_generated|divider|remainder[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\ = (\inst2|stage~2_combout\ & (((\inst2|Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\inst2|stage~2_combout\ & ((\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\) # 
-- ((\inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|stage~2_combout\,
	datab => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1488_combout\,
	datac => \inst2|Mod0|auto_generated|divider|divider|StageOut[994]~1952_combout\,
	datad => \inst2|Mod0|auto_generated|divider|op_2~4_combout\,
	combout => \inst2|Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X36_Y30_N30
\inst2|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal18~0_combout\ = (\inst2|Add2~2_combout\ & !\inst2|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Add2~2_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|Equal18~0_combout\);

-- Location: LCCOMB_X38_Y30_N14
\inst2|Equal17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~1_combout\ = (!\inst2|Add2~18_combout\ & (!\inst2|Add2~14_combout\ & (!\inst2|Add2~20_combout\ & !\inst2|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~18_combout\,
	datab => \inst2|Add2~14_combout\,
	datac => \inst2|Add2~20_combout\,
	datad => \inst2|Add2~16_combout\,
	combout => \inst2|Equal17~1_combout\);

-- Location: LCCOMB_X38_Y30_N0
\inst2|Equal17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~3_combout\ = (!\inst2|Add2~34_combout\ & (!\inst2|Add2~30_combout\ & (!\inst2|Add2~32_combout\ & !\inst2|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~34_combout\,
	datab => \inst2|Add2~30_combout\,
	datac => \inst2|Add2~32_combout\,
	datad => \inst2|Add2~36_combout\,
	combout => \inst2|Equal17~3_combout\);

-- Location: LCCOMB_X38_Y28_N0
\inst2|Equal17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~2_combout\ = (!\inst2|Add2~22_combout\ & (!\inst2|Add2~26_combout\ & (!\inst2|Add2~28_combout\ & !\inst2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~22_combout\,
	datab => \inst2|Add2~26_combout\,
	datac => \inst2|Add2~28_combout\,
	datad => \inst2|Add2~24_combout\,
	combout => \inst2|Equal17~2_combout\);

-- Location: LCCOMB_X37_Y30_N14
\inst2|Equal17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~4_combout\ = (\inst2|Equal17~0_combout\ & (\inst2|Equal17~1_combout\ & (\inst2|Equal17~3_combout\ & \inst2|Equal17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal17~0_combout\,
	datab => \inst2|Equal17~1_combout\,
	datac => \inst2|Equal17~3_combout\,
	datad => \inst2|Equal17~2_combout\,
	combout => \inst2|Equal17~4_combout\);

-- Location: LCCOMB_X37_Y30_N4
\inst2|Equal17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~5_combout\ = (!\inst2|Add2~38_combout\ & (!\inst2|Add2~40_combout\ & (!\inst2|Add2~44_combout\ & !\inst2|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~38_combout\,
	datab => \inst2|Add2~40_combout\,
	datac => \inst2|Add2~44_combout\,
	datad => \inst2|Add2~42_combout\,
	combout => \inst2|Equal17~5_combout\);

-- Location: LCCOMB_X37_Y30_N8
\inst2|Equal17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~8_combout\ = (!\inst2|Add2~54_combout\ & (!\inst2|Add2~56_combout\ & (!\inst2|Add2~60_combout\ & !\inst2|Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~54_combout\,
	datab => \inst2|Add2~56_combout\,
	datac => \inst2|Add2~60_combout\,
	datad => \inst2|Add2~58_combout\,
	combout => \inst2|Equal17~8_combout\);

-- Location: LCCOMB_X37_Y30_N6
\inst2|Equal17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~12_combout\ = (\inst2|Equal17~11_combout\ & (!\inst2|Add2~62_combout\ & (\inst2|Equal17~5_combout\ & \inst2|Equal17~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal17~11_combout\,
	datab => \inst2|Add2~62_combout\,
	datac => \inst2|Equal17~5_combout\,
	datad => \inst2|Equal17~8_combout\,
	combout => \inst2|Equal17~12_combout\);

-- Location: LCCOMB_X36_Y30_N0
\inst2|Equal19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal19~0_combout\ = (\inst2|Add2~0_combout\ & (\inst2|Equal18~0_combout\ & (\inst2|Equal17~4_combout\ & \inst2|Equal17~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~0_combout\,
	datab => \inst2|Equal18~0_combout\,
	datac => \inst2|Equal17~4_combout\,
	datad => \inst2|Equal17~12_combout\,
	combout => \inst2|Equal19~0_combout\);

-- Location: LCCOMB_X38_Y30_N18
\inst2|Equal17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~6_combout\ = (!\inst2|Add2~48_combout\ & !\inst2|Add2~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Add2~48_combout\,
	datad => \inst2|Add2~46_combout\,
	combout => \inst2|Equal17~6_combout\);

-- Location: LCCOMB_X37_Y30_N2
\inst2|Equal17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~7_combout\ = (!\inst2|Add2~52_combout\ & (\inst2|Equal17~5_combout\ & (!\inst2|Add2~50_combout\ & \inst2|Equal17~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~52_combout\,
	datab => \inst2|Equal17~5_combout\,
	datac => \inst2|Add2~50_combout\,
	datad => \inst2|Equal17~6_combout\,
	combout => \inst2|Equal17~7_combout\);

-- Location: LCCOMB_X37_Y30_N18
\inst2|Equal17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~9_combout\ = (\inst2|Equal17~4_combout\ & (!\inst2|Add2~62_combout\ & (\inst2|Equal17~8_combout\ & \inst2|Equal17~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal17~4_combout\,
	datab => \inst2|Add2~62_combout\,
	datac => \inst2|Equal17~8_combout\,
	datad => \inst2|Equal17~7_combout\,
	combout => \inst2|Equal17~9_combout\);

-- Location: LCCOMB_X36_Y30_N14
\inst2|Equal17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~10_combout\ = (\inst2|Add2~0_combout\ & (!\inst2|Add2~4_combout\ & (!\inst2|Add2~2_combout\ & \inst2|Equal17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~0_combout\,
	datab => \inst2|Add2~4_combout\,
	datac => \inst2|Add2~2_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|Equal17~10_combout\);

-- Location: LCCOMB_X36_Y30_N8
\inst2|b_select~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|b_select~0_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|extend\(0)) # ((\inst2|process_0~0_combout\ & \inst2|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst2|Equal19~0_combout\,
	datac => \inst2|extend\(0),
	datad => \inst2|Equal17~10_combout\,
	combout => \inst2|b_select~0_combout\);

-- Location: LCFF_X36_Y30_N9
\inst2|extend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|b_select~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|extend\(0));

-- Location: LCCOMB_X36_Y30_N10
\inst2|b_inv~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|b_inv~2_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|b_inv~regout\) # ((\inst2|b_inv~1_combout\ & \inst2|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~1_combout\,
	datab => \inst2|Equal19~0_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst2|Equal17~10_combout\,
	combout => \inst2|b_inv~2_combout\);

-- Location: LCFF_X36_Y30_N11
\inst2|b_inv\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|b_inv~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|b_inv~regout\);

-- Location: LCCOMB_X25_Y31_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X35_Y30_N4
\inst2|inc_select~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|inc_select~0_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|inc_select~regout\) # ((!\inst2|process_0~4_combout\ & \inst2|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~4_combout\,
	datab => \inst2|Equal17~10_combout\,
	datac => \inst2|inc_select~regout\,
	datad => \inst2|Equal19~0_combout\,
	combout => \inst2|inc_select~0_combout\);

-- Location: LCFF_X35_Y30_N5
\inst2|inc_select\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|inc_select~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|inc_select~regout\);

-- Location: LCCOMB_X35_Y30_N16
\inst2|ma_select~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ma_select~2_combout\ = (\inst2|ma_select~1_combout\) # (\inst2|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ma_select~1_combout\,
	datac => \inst2|Add2~0_combout\,
	combout => \inst2|ma_select~2_combout\);

-- Location: LCCOMB_X35_Y30_N14
\inst2|ma_select~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ma_select~3_combout\ = ((\inst2|Add2~2_combout\) # ((\inst2|ma_select~2_combout\) # (!\inst2|Equal17~9_combout\))) # (!\inst2|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst2|Add2~2_combout\,
	datac => \inst2|ma_select~2_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|ma_select~3_combout\);

-- Location: LCCOMB_X36_Y30_N24
\inst2|ma_select~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ma_select~4_combout\ = (\inst2|ma_select~0_combout\) # ((\inst2|Equal17~10_combout\) # ((\inst2|ma_select~regout\ & \inst2|ma_select~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|ma_select~0_combout\,
	datab => \inst2|Equal17~10_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst2|ma_select~3_combout\,
	combout => \inst2|ma_select~4_combout\);

-- Location: LCFF_X36_Y30_N25
\inst2|ma_select\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst2|ma_select~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|ma_select~regout\);

-- Location: LCCOMB_X36_Y31_N24
\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datac => \inst18|output\(3),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\);

-- Location: LCCOMB_X36_Y31_N30
\inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inc_select~regout\,
	datad => \inst18|output\(2),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\);

-- Location: LCCOMB_X35_Y31_N0
\inst5|inst2|lpm_ff_component|dffs[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[0]~16_combout\ = (\inst5|inst|lpm_mux_component|auto_generated|result_node\(0) & (\inst5|inst2|lpm_ff_component|dffs\(0) $ (VCC))) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node\(0) & 
-- (\inst5|inst2|lpm_ff_component|dffs\(0) & VCC))
-- \inst5|inst2|lpm_ff_component|dffs[0]~17\ = CARRY((\inst5|inst|lpm_mux_component|auto_generated|result_node\(0) & \inst5|inst2|lpm_ff_component|dffs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst|lpm_mux_component|auto_generated|result_node\(0),
	datab => \inst5|inst2|lpm_ff_component|dffs\(0),
	datad => VCC,
	combout => \inst5|inst2|lpm_ff_component|dffs[0]~16_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[0]~17\);

-- Location: LCCOMB_X34_Y31_N6
\inst5|inst2|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[0]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs[0]~16_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCCOMB_X35_Y31_N6
\inst5|inst2|lpm_ff_component|dffs[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[3]~22_combout\ = (\inst5|inst2|lpm_ff_component|dffs\(3) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & (\inst5|inst2|lpm_ff_component|dffs[2]~21\ & VCC)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & (!\inst5|inst2|lpm_ff_component|dffs[2]~21\)))) # (!\inst5|inst2|lpm_ff_component|dffs\(3) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & 
-- (!\inst5|inst2|lpm_ff_component|dffs[2]~21\)) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & ((\inst5|inst2|lpm_ff_component|dffs[2]~21\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[3]~23\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(3) & (!\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & !\inst5|inst2|lpm_ff_component|dffs[2]~21\)) # (!\inst5|inst2|lpm_ff_component|dffs\(3) 
-- & ((!\inst5|inst2|lpm_ff_component|dffs[2]~21\) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(3),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[2]~21\,
	combout => \inst5|inst2|lpm_ff_component|dffs[3]~22_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[3]~23\);

-- Location: LCCOMB_X35_Y31_N8
\inst5|inst2|lpm_ff_component|dffs[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[4]~24_combout\ = ((\inst5|inst2|lpm_ff_component|dffs\(4) $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\ $ (!\inst5|inst2|lpm_ff_component|dffs[3]~23\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[4]~25\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(4) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\) # (!\inst5|inst2|lpm_ff_component|dffs[3]~23\))) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(4) & (\inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\ & !\inst5|inst2|lpm_ff_component|dffs[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(4),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[3]~23\,
	combout => \inst5|inst2|lpm_ff_component|dffs[4]~24_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[4]~25\);

-- Location: LCCOMB_X35_Y31_N10
\inst5|inst2|lpm_ff_component|dffs[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[5]~26_combout\ = (\inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(5) & (\inst5|inst2|lpm_ff_component|dffs[4]~25\ & VCC)) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(5) & (!\inst5|inst2|lpm_ff_component|dffs[4]~25\)))) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(5) & 
-- (!\inst5|inst2|lpm_ff_component|dffs[4]~25\)) # (!\inst5|inst2|lpm_ff_component|dffs\(5) & ((\inst5|inst2|lpm_ff_component|dffs[4]~25\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[5]~27\ = CARRY((\inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & (!\inst5|inst2|lpm_ff_component|dffs\(5) & !\inst5|inst2|lpm_ff_component|dffs[4]~25\)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & ((!\inst5|inst2|lpm_ff_component|dffs[4]~25\) # (!\inst5|inst2|lpm_ff_component|dffs\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	datab => \inst5|inst2|lpm_ff_component|dffs\(5),
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[4]~25\,
	combout => \inst5|inst2|lpm_ff_component|dffs[5]~26_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[5]~27\);

-- Location: LCCOMB_X34_Y31_N20
\inst5|inst2|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[5]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[5]~26_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCCOMB_X34_Y33_N8
\inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\ = (\inst18|output\(6) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(6),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\);

-- Location: LCCOMB_X35_Y31_N12
\inst5|inst2|lpm_ff_component|dffs[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[6]~28_combout\ = ((\inst5|inst2|lpm_ff_component|dffs\(6) $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\ $ (!\inst5|inst2|lpm_ff_component|dffs[5]~27\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[6]~29\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(6) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\) # (!\inst5|inst2|lpm_ff_component|dffs[5]~27\))) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(6) & (\inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & !\inst5|inst2|lpm_ff_component|dffs[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(6),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[5]~27\,
	combout => \inst5|inst2|lpm_ff_component|dffs[6]~28_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[6]~29\);

-- Location: LCCOMB_X34_Y31_N22
\inst5|inst2|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[6]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs[6]~28_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCCOMB_X40_Y33_N14
\inst4|Mux2|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~5_combout\ = (\inst18|output\(1) & !\inst18|output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(1),
	datad => \inst18|output\(2),
	combout => \inst4|Mux2|Mux0~5_combout\);

-- Location: LCCOMB_X33_Y33_N20
\inst2|j_sel~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|j_sel~0_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|j_sel~regout\) # ((\inst2|process_0~1_combout\ & \inst2|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~1_combout\,
	datab => \inst2|Equal19~0_combout\,
	datac => \inst2|j_sel~regout\,
	datad => \inst2|Equal17~10_combout\,
	combout => \inst2|j_sel~0_combout\);

-- Location: LCFF_X33_Y33_N21
\inst2|j_sel\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst2|j_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|j_sel~regout\);

-- Location: LCCOMB_X33_Y33_N16
\inst16|lpm_mux_component|auto_generated|result_node[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ = (\RB|output\(0) & !\inst2|j_sel~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RB|output\(0),
	datad => \inst2|j_sel~regout\,
	combout => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X34_Y33_N18
\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ = (\inst18|output\(7) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(7),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X35_Y31_N14
\inst5|inst2|lpm_ff_component|dffs[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[7]~30_combout\ = (\inst5|inst2|lpm_ff_component|dffs\(7) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & (\inst5|inst2|lpm_ff_component|dffs[6]~29\ & VCC)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & (!\inst5|inst2|lpm_ff_component|dffs[6]~29\)))) # (!\inst5|inst2|lpm_ff_component|dffs\(7) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & 
-- (!\inst5|inst2|lpm_ff_component|dffs[6]~29\)) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & ((\inst5|inst2|lpm_ff_component|dffs[6]~29\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[7]~31\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(7) & (!\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & !\inst5|inst2|lpm_ff_component|dffs[6]~29\)) # (!\inst5|inst2|lpm_ff_component|dffs\(7) 
-- & ((!\inst5|inst2|lpm_ff_component|dffs[6]~29\) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(7),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[6]~29\,
	combout => \inst5|inst2|lpm_ff_component|dffs[7]~30_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[7]~31\);

-- Location: LCCOMB_X35_Y31_N16
\inst5|inst2|lpm_ff_component|dffs[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[8]~32_combout\ = ((\inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\ $ (\inst5|inst2|lpm_ff_component|dffs\(8) $ (!\inst5|inst2|lpm_ff_component|dffs[7]~31\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[8]~33\ = CARRY((\inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(8)) # (!\inst5|inst2|lpm_ff_component|dffs[7]~31\))) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & (\inst5|inst2|lpm_ff_component|dffs\(8) & !\inst5|inst2|lpm_ff_component|dffs[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	datab => \inst5|inst2|lpm_ff_component|dffs\(8),
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[7]~31\,
	combout => \inst5|inst2|lpm_ff_component|dffs[8]~32_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[8]~33\);

-- Location: LCCOMB_X34_Y31_N26
\inst5|inst2|lpm_ff_component|dffs[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[8]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[8]~32_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y31_N8
\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datad => \inst18|output\(9),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\);

-- Location: LCCOMB_X35_Y31_N18
\inst5|inst2|lpm_ff_component|dffs[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[9]~34_combout\ = (\inst5|inst2|lpm_ff_component|dffs\(9) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & (\inst5|inst2|lpm_ff_component|dffs[8]~33\ & VCC)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & (!\inst5|inst2|lpm_ff_component|dffs[8]~33\)))) # (!\inst5|inst2|lpm_ff_component|dffs\(9) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & 
-- (!\inst5|inst2|lpm_ff_component|dffs[8]~33\)) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & ((\inst5|inst2|lpm_ff_component|dffs[8]~33\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[9]~35\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(9) & (!\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & !\inst5|inst2|lpm_ff_component|dffs[8]~33\)) # (!\inst5|inst2|lpm_ff_component|dffs\(9) 
-- & ((!\inst5|inst2|lpm_ff_component|dffs[8]~33\) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(9),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[8]~33\,
	combout => \inst5|inst2|lpm_ff_component|dffs[9]~34_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[9]~35\);

-- Location: LCCOMB_X34_Y31_N24
\inst5|inst2|lpm_ff_component|dffs[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[9]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[9]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[9]~34_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: LCCOMB_X38_Y31_N26
\inst15|lpm_mux_component|auto_generated|result_node[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[10]~5_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[10]~5_combout\);

-- Location: LCCOMB_X38_Y31_N18
\RY|output[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[10]~5_combout\ = (\inst2|y_select\(0) & ((\inst15|lpm_mux_component|auto_generated|result_node[10]~5_combout\))) # (!\inst2|y_select\(0) & (\inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\,
	datab => \inst15|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	datad => \inst2|y_select\(0),
	combout => \RY|output[10]~5_combout\);

-- Location: LCCOMB_X36_Y31_N22
\inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datad => \inst18|output\(10),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\);

-- Location: LCCOMB_X35_Y31_N20
\inst5|inst2|lpm_ff_component|dffs[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[10]~36_combout\ = ((\inst5|inst2|lpm_ff_component|dffs\(10) $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\ $ (!\inst5|inst2|lpm_ff_component|dffs[9]~35\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[10]~37\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(10) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\) # (!\inst5|inst2|lpm_ff_component|dffs[9]~35\))) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(10) & (\inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\ & !\inst5|inst2|lpm_ff_component|dffs[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(10),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[9]~35\,
	combout => \inst5|inst2|lpm_ff_component|dffs[10]~36_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[10]~37\);

-- Location: LCCOMB_X34_Y31_N30
\inst5|inst2|lpm_ff_component|dffs[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[10]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[10]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[10]~36_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N12
\inst2|flag_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~0_combout\ = ((\inst18|output\(21)) # (!\inst18|output\(22))) # (!\inst18|output\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(23),
	datab => \inst18|output\(22),
	datac => \inst18|output\(21),
	combout => \inst2|flag_enable~0_combout\);

-- Location: LCCOMB_X37_Y30_N30
\inst2|Equal17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal17~13_combout\ = (!\inst2|Add2~2_combout\ & (\inst2|Add2~0_combout\ & (\inst2|Equal17~4_combout\ & \inst2|Equal17~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~2_combout\,
	datab => \inst2|Add2~0_combout\,
	datac => \inst2|Equal17~4_combout\,
	datad => \inst2|Equal17~12_combout\,
	combout => \inst2|Equal17~13_combout\);

-- Location: LCCOMB_X38_Y30_N28
\inst2|y_select~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|y_select~4_combout\ = (\inst2|Equal17~13_combout\ & (\inst2|Add2~4_combout\ & (\inst2|process_0~4_combout\ $ (\inst2|y_select[1]~0_combout\)))) # (!\inst2|Equal17~13_combout\ & (\inst2|process_0~4_combout\ $ ((\inst2|y_select[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~4_combout\,
	datab => \inst2|y_select[1]~0_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|y_select~4_combout\);

-- Location: LCCOMB_X37_Y30_N28
\inst2|Equal25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal25~0_combout\ = (!\inst2|Add2~0_combout\ & \inst2|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|Add2~0_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|Equal25~0_combout\);

-- Location: LCCOMB_X37_Y30_N22
\inst2|Equal25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal25~1_combout\ = (!\inst2|Add2~2_combout\ & (\inst2|Equal25~0_combout\ & (\inst2|Equal17~4_combout\ & \inst2|Equal17~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~2_combout\,
	datab => \inst2|Equal25~0_combout\,
	datac => \inst2|Equal17~4_combout\,
	datad => \inst2|Equal17~12_combout\,
	combout => \inst2|Equal25~1_combout\);

-- Location: LCCOMB_X38_Y30_N10
\inst2|y_select[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|y_select[1]~3_combout\ = (\inst2|y_select[1]~2_combout\ & (!\inst2|Add2~4_combout\ & (\inst2|Equal17~13_combout\))) # (!\inst2|y_select[1]~2_combout\ & ((\inst2|Equal25~1_combout\) # ((!\inst2|Add2~4_combout\ & \inst2|Equal17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|y_select[1]~2_combout\,
	datab => \inst2|Add2~4_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Equal25~1_combout\,
	combout => \inst2|y_select[1]~3_combout\);

-- Location: LCFF_X38_Y30_N29
\inst2|y_select[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|y_select~4_combout\,
	ena => \inst2|y_select[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|y_select\(1));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: LCFF_X40_Y30_N13
\inst7|SWITCHES|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(1));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key(1),
	combout => \key~combout\(1));

-- Location: LCFF_X40_Y30_N31
\inst7|PUSH_BUTTON|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \key~combout\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X38_Y30_N22
\RY|output[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[3]~9_combout\ = (\inst14|IO_sel~combout\ & \inst2|y_select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst2|y_select\(0),
	combout => \RY|output[3]~9_combout\);

-- Location: LCCOMB_X40_Y30_N30
\MuxY|lpm_mux_component|auto_generated|result_node[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\ = (\RY|output[3]~8_combout\ & (((\RY|output[3]~9_combout\)))) # (!\RY|output[3]~8_combout\ & ((\RY|output[3]~9_combout\ & ((\inst7|PUSH_BUTTON|lpm_ff_component|dffs\(1)))) # 
-- (!\RY|output[3]~9_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\,
	datab => \RY|output[3]~8_combout\,
	datac => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(1),
	datad => \RY|output[3]~9_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\);

-- Location: LCCOMB_X40_Y30_N12
\MuxY|lpm_mux_component|auto_generated|result_node[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[1]~19_combout\ = (\RY|output[3]~8_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\ & ((\inst7|SWITCHES|lpm_ff_component|dffs\(1)))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\ & (\inst6|inst|altsyncram_component|auto_generated|q_a\(1))))) # (!\RY|output[3]~8_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(1),
	datab => \RY|output[3]~8_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(1),
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[1]~18_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[1]~19_combout\);

-- Location: LCFF_X40_Y34_N7
\inst5|inst4|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst5|inst2|lpm_ff_component|dffs\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X40_Y34_N26
\MuxY|lpm_mux_component|auto_generated|result_node[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[1]~20_combout\ = (\inst2|y_select\(1) & ((\inst5|inst4|lpm_ff_component|dffs\(1)))) # (!\inst2|y_select\(1) & (\MuxY|lpm_mux_component|auto_generated|result_node[1]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|y_select\(1),
	datac => \MuxY|lpm_mux_component|auto_generated|result_node[1]~19_combout\,
	datad => \inst5|inst4|lpm_ff_component|dffs\(1),
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[1]~20_combout\);

-- Location: LCFF_X40_Y34_N27
\RY|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[1]~20_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(1));

-- Location: LCCOMB_X41_Y35_N14
\inst4|RegO15|output[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[1]~feeder_combout\ = \RY|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(1),
	combout => \inst4|RegO15|output[1]~feeder_combout\);

-- Location: M4K_X26_Y30
\inst6|inst|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005440",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y30_N0
\inst2|Equal18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal18~1_combout\ = (\inst2|Equal18~0_combout\ & (!\inst2|Add2~0_combout\ & (\inst2|Equal17~4_combout\ & \inst2|Equal17~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal18~0_combout\,
	datab => \inst2|Add2~0_combout\,
	datac => \inst2|Equal17~4_combout\,
	datad => \inst2|Equal17~12_combout\,
	combout => \inst2|Equal18~1_combout\);

-- Location: LCCOMB_X37_Y30_N12
\inst2|ir_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|ir_enable~0_combout\ = (\inst2|Add2~4_combout\ & (((\inst2|ir_enable~regout\ & !\inst2|Equal18~1_combout\)))) # (!\inst2|Add2~4_combout\ & ((\inst2|Equal17~13_combout\) # ((\inst2|ir_enable~regout\ & !\inst2|Equal18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst2|Equal17~13_combout\,
	datac => \inst2|ir_enable~regout\,
	datad => \inst2|Equal18~1_combout\,
	combout => \inst2|ir_enable~0_combout\);

-- Location: LCFF_X37_Y30_N13
\inst2|ir_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|ir_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|ir_enable~regout\);

-- Location: LCFF_X31_Y30_N11
\inst18|output[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(20),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(20));

-- Location: LCCOMB_X38_Y30_N8
\inst2|c_select~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select~9_combout\ = (\inst2|rf_write~0_combout\ & (((!\inst18|output\(21) & \inst18|output\(20))))) # (!\inst2|rf_write~0_combout\ & (!\inst2|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~4_combout\,
	datab => \inst18|output\(21),
	datac => \inst2|rf_write~0_combout\,
	datad => \inst18|output\(20),
	combout => \inst2|c_select~9_combout\);

-- Location: LCCOMB_X38_Y30_N26
\inst2|c_select~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select~4_combout\ = (\inst2|c_select~9_combout\ & ((\inst2|Add2~4_combout\) # (!\inst2|Equal17~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|c_select~9_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|c_select~4_combout\);

-- Location: LCCOMB_X31_Y30_N30
\inst2|c_select[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select[1]~5_combout\ = (\inst18|output\(22) & (\inst18|output\(23) & (\inst18|output\(20) $ (!\inst18|output\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(20),
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst18|output\(21),
	combout => \inst2|c_select[1]~5_combout\);

-- Location: LCCOMB_X38_Y30_N30
\inst2|c_select[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select[1]~7_combout\ = (\inst2|Equal17~13_combout\ & (((!\inst2|c_select[1]~6_combout\ & !\inst2|c_select[1]~5_combout\)) # (!\inst2|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|c_select[1]~6_combout\,
	datab => \inst2|c_select[1]~5_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|c_select[1]~7_combout\);

-- Location: LCFF_X38_Y30_N27
\inst2|c_select[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|c_select~4_combout\,
	ena => \inst2|c_select[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|c_select\(1));

-- Location: LCCOMB_X40_Y30_N2
\inst9|lpm_mux_component|auto_generated|result_node[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ = (\inst2|c_select\(1)) # ((\inst2|c_select\(0) & (\inst18|output\(2))) # (!\inst2|c_select\(0) & ((\inst18|output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|c_select\(0),
	datab => \inst18|output\(2),
	datac => \inst2|c_select\(1),
	datad => \inst18|output\(10),
	combout => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\);

-- Location: LCCOMB_X40_Y30_N0
\inst9|lpm_mux_component|auto_generated|result_node[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ = (\inst2|c_select\(1)) # ((\inst2|c_select\(0) & (\inst18|output\(1))) # (!\inst2|c_select\(0) & ((\inst18|output\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|c_select\(0),
	datab => \inst2|c_select\(1),
	datac => \inst18|output\(1),
	datad => \inst18|output\(9),
	combout => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\);

-- Location: LCCOMB_X43_Y32_N6
\inst4|Decoder|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~17_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~17_combout\);

-- Location: LCFF_X41_Y35_N15
\inst4|RegO15|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[1]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(1));

-- Location: LCCOMB_X41_Y35_N2
\inst4|RegL12|output[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegL12|output[1]~feeder_combout\ = \RY|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(1),
	combout => \inst4|RegL12|output[1]~feeder_combout\);

-- Location: LCCOMB_X36_Y30_N4
\inst2|Equal26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|Equal26~0_combout\ = (\inst2|Add2~0_combout\ & (\inst2|Add2~4_combout\ & (!\inst2|Add2~2_combout\ & \inst2|Equal17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~0_combout\,
	datab => \inst2|Add2~4_combout\,
	datac => \inst2|Add2~2_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|Equal26~0_combout\);

-- Location: LCCOMB_X36_Y30_N18
\inst2|rf_write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|rf_write~3_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|rf_write~regout\) # ((\inst2|rf_write~2_combout\ & \inst2|Equal26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|rf_write~2_combout\,
	datab => \inst2|Equal26~0_combout\,
	datac => \inst2|rf_write~regout\,
	datad => \inst2|Equal17~10_combout\,
	combout => \inst2|rf_write~3_combout\);

-- Location: LCFF_X36_Y30_N19
\inst2|rf_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|rf_write~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|rf_write~regout\);

-- Location: LCCOMB_X40_Y30_N6
\inst9|lpm_mux_component|auto_generated|result_node[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\ = (\inst2|c_select\(1)) # ((\inst2|c_select\(0) & (\inst18|output\(0))) # (!\inst2|c_select\(0) & ((\inst18|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|c_select\(0),
	datab => \inst2|c_select\(1),
	datac => \inst18|output\(0),
	datad => \inst18|output\(8),
	combout => \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\);

-- Location: LCCOMB_X43_Y32_N4
\inst4|Decoder|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~14_combout\ = (\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & (\inst2|rf_write~regout\ & !\inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datac => \inst2|rf_write~regout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\,
	combout => \inst4|Decoder|Mux14~14_combout\);

-- Location: LCCOMB_X42_Y35_N16
\inst4|Decoder|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~16_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & \inst4|Decoder|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datad => \inst4|Decoder|Mux14~14_combout\,
	combout => \inst4|Decoder|Mux14~16_combout\);

-- Location: LCFF_X41_Y35_N3
\inst4|RegL12|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegL12|output[1]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(1));

-- Location: LCCOMB_X42_Y35_N30
\inst4|RegN14|output[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[1]~feeder_combout\ = \RY|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(1),
	combout => \inst4|RegN14|output[1]~feeder_combout\);

-- Location: LCCOMB_X42_Y35_N22
\inst4|Decoder|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~15_combout\ = (\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & \inst4|Decoder|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datad => \inst4|Decoder|Mux14~14_combout\,
	combout => \inst4|Decoder|Mux14~15_combout\);

-- Location: LCFF_X42_Y35_N31
\inst4|RegN14|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[1]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(1));

-- Location: LCCOMB_X41_Y35_N8
\inst4|Mux2|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & ((\inst4|RegN14|output\(1)))) # (!\inst18|output\(1) & (\inst4|RegL12|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegL12|output\(1),
	datac => \inst18|output\(1),
	datad => \inst4|RegN14|output\(1),
	combout => \inst4|Mux2|Mux14~0_combout\);

-- Location: LCCOMB_X40_Y35_N12
\inst4|RegM13|output[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[1]~feeder_combout\ = \RY|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(1),
	combout => \inst4|RegM13|output[1]~feeder_combout\);

-- Location: LCCOMB_X43_Y32_N22
\inst4|Decoder|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~13_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- !\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~13_combout\);

-- Location: LCFF_X40_Y35_N13
\inst4|RegM13|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[1]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(1));

-- Location: LCCOMB_X41_Y35_N22
\inst4|Mux2|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux14~0_combout\ & (\inst4|RegO15|output\(1))) # (!\inst4|Mux2|Mux14~0_combout\ & ((\inst4|RegM13|output\(1)))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegO15|output\(1),
	datac => \inst4|Mux2|Mux14~0_combout\,
	datad => \inst4|RegM13|output\(1),
	combout => \inst4|Mux2|Mux14~1_combout\);

-- Location: LCCOMB_X40_Y33_N20
\inst4|Mux2|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux14~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux14~3_combout\,
	datab => \inst18|output\(2),
	datac => \inst4|Mux2|Mux14~1_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux14~4_combout\);

-- Location: LCCOMB_X43_Y32_N10
\inst4|Decoder|Mux14~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~28_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~28_combout\);

-- Location: LCFF_X40_Y33_N29
\inst4|RegC3|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(1));

-- Location: LCCOMB_X43_Y32_N26
\inst4|Decoder|Mux14~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~23_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~23_combout\);

-- Location: LCCOMB_X43_Y32_N0
\inst4|Decoder|Mux14~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~24_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & (\inst2|rf_write~regout\ & \inst4|Decoder|Mux14~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datac => \inst2|rf_write~regout\,
	datad => \inst4|Decoder|Mux14~23_combout\,
	combout => \inst4|Decoder|Mux14~24_combout\);

-- Location: LCFF_X40_Y33_N3
\inst4|RegB2|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(1));

-- Location: LCCOMB_X40_Y33_N28
\inst4|Mux2|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~8_combout\ = (\inst4|Mux2|Mux14~7_combout\ & (((\inst4|RegC3|output\(1))) # (!\inst4|Mux2|Mux0~5_combout\))) # (!\inst4|Mux2|Mux14~7_combout\ & (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|RegB2|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux14~7_combout\,
	datab => \inst4|Mux2|Mux0~5_combout\,
	datac => \inst4|RegC3|output\(1),
	datad => \inst4|RegB2|output\(1),
	combout => \inst4|Mux2|Mux14~8_combout\);

-- Location: LCCOMB_X40_Y33_N18
\inst4|Mux2|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux14~9_combout\ = (\inst4|Mux2|Mux14~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux14~4_combout\,
	datad => \inst4|Mux2|Mux14~8_combout\,
	combout => \inst4|Mux2|Mux14~9_combout\);

-- Location: LCFF_X33_Y33_N7
\RB|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux2|Mux14~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(1));

-- Location: LCFF_X35_Y33_N21
\RM|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \RB|output\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(1));

-- Location: LCCOMB_X40_Y30_N18
\MuxY|lpm_mux_component|auto_generated|result_node[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\ = (\RY|output[3]~9_combout\ & (((\RY|output[3]~8_combout\)))) # (!\RY|output[3]~9_combout\ & ((\RY|output[3]~8_combout\ & ((\inst6|inst|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\RY|output[3]~8_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\,
	datab => \RY|output[3]~9_combout\,
	datac => \inst6|inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \RY|output[3]~8_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: LCFF_X40_Y30_N5
\inst7|SWITCHES|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X40_Y30_N4
\MuxY|lpm_mux_component|auto_generated|result_node[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[2]~16_combout\ = (\MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\ & (((\inst7|SWITCHES|lpm_ff_component|dffs\(2)) # (!\RY|output[3]~9_combout\)))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\ & (\inst7|PUSH_BUTTON|lpm_ff_component|dffs\(2) & ((\RY|output[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(2),
	datab => \MuxY|lpm_mux_component|auto_generated|result_node[2]~15_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(2),
	datad => \RY|output[3]~9_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[2]~16_combout\);

-- Location: LCCOMB_X40_Y35_N24
\MuxY|lpm_mux_component|auto_generated|result_node[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[2]~17_combout\ = (\inst2|y_select\(1) & (\inst5|inst4|lpm_ff_component|dffs\(2))) # (!\inst2|y_select\(1) & ((\MuxY|lpm_mux_component|auto_generated|result_node[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst4|lpm_ff_component|dffs\(2),
	datab => \MuxY|lpm_mux_component|auto_generated|result_node[2]~16_combout\,
	datad => \inst2|y_select\(1),
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[2]~17_combout\);

-- Location: LCFF_X40_Y35_N25
\RY|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[2]~17_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(2));

-- Location: LCFF_X40_Y35_N29
\inst4|RegM13|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(2));

-- Location: LCCOMB_X41_Y35_N20
\inst4|RegO15|output[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[2]~feeder_combout\ = \RY|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(2),
	combout => \inst4|RegO15|output[2]~feeder_combout\);

-- Location: LCFF_X41_Y35_N21
\inst4|RegO15|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[2]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(2));

-- Location: LCCOMB_X41_Y35_N26
\inst4|Mux2|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~1_combout\ = (\inst4|Mux2|Mux13~0_combout\ & (((\inst4|RegO15|output\(2)) # (!\inst18|output\(0))))) # (!\inst4|Mux2|Mux13~0_combout\ & (\inst4|RegM13|output\(2) & (\inst18|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux13~0_combout\,
	datab => \inst4|RegM13|output\(2),
	datac => \inst18|output\(0),
	datad => \inst4|RegO15|output\(2),
	combout => \inst4|Mux2|Mux13~1_combout\);

-- Location: LCCOMB_X41_Y31_N4
\inst4|Mux2|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux13~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux13~3_combout\,
	datab => \inst4|Mux2|Mux13~1_combout\,
	datac => \inst18|output\(3),
	datad => \inst18|output\(2),
	combout => \inst4|Mux2|Mux13~4_combout\);

-- Location: LCCOMB_X42_Y33_N22
\inst4|Mux2|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~9_combout\ = (\inst18|output\(2)) # ((\inst18|output\(1) & \inst18|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(2),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux0~9_combout\);

-- Location: LCFF_X42_Y33_N7
\inst4|RegA1|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(2));

-- Location: LCCOMB_X42_Y33_N6
\inst4|Mux2|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux13~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(2) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux13~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(2),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux13~7_combout\);

-- Location: LCFF_X40_Y33_N5
\inst4|RegC3|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(2));

-- Location: LCCOMB_X40_Y33_N4
\inst4|Mux2|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~8_combout\ = (\inst4|Mux2|Mux13~7_combout\ & (((\inst4|RegC3|output\(2)) # (!\inst4|Mux2|Mux0~5_combout\)))) # (!\inst4|Mux2|Mux13~7_combout\ & (\inst4|RegB2|output\(2) & ((\inst4|Mux2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(2),
	datab => \inst4|Mux2|Mux13~7_combout\,
	datac => \inst4|RegC3|output\(2),
	datad => \inst4|Mux2|Mux0~5_combout\,
	combout => \inst4|Mux2|Mux13~8_combout\);

-- Location: LCCOMB_X41_Y31_N22
\inst4|Mux2|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux13~9_combout\ = (\inst4|Mux2|Mux13~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux2|Mux13~4_combout\,
	datac => \inst18|output\(3),
	datad => \inst4|Mux2|Mux13~8_combout\,
	combout => \inst4|Mux2|Mux13~9_combout\);

-- Location: LCFF_X32_Y33_N17
\RB|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux2|Mux13~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(2));

-- Location: LCCOMB_X34_Y30_N16
\RM|output[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[2]~feeder_combout\ = \RB|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RB|output\(2),
	combout => \RM|output[2]~feeder_combout\);

-- Location: LCFF_X34_Y30_N17
\RM|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[2]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(2));

-- Location: LCFF_X34_Y33_N7
\RM|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \RB|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(3));

-- Location: M4K_X52_Y30
\inst6|inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000003320",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X40_Y30_N7
\inst18|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(0));

-- Location: LCCOMB_X36_Y31_N12
\RY|output[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[6]~6_combout\ = (\inst2|y_select\(1)) # ((\inst14|IO_sel~combout\ & \inst2|y_select\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|y_select\(1),
	datab => \inst14|IO_sel~combout\,
	datac => \inst2|y_select\(0),
	combout => \RY|output[6]~6_combout\);

-- Location: LCCOMB_X34_Y31_N12
\inst5|inst2|lpm_ff_component|dffs[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[7]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs[7]~30_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: LCCOMB_X37_Y30_N20
\inst2|pc_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_enable~0_combout\ = (\inst2|pc_enable~regout\ & ((\inst2|Add2~2_combout\) # ((!\inst2|Equal17~9_combout\) # (!\inst2|Equal25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~2_combout\,
	datab => \inst2|Equal25~0_combout\,
	datac => \inst2|pc_enable~regout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|pc_enable~0_combout\);

-- Location: LCCOMB_X37_Y30_N10
\inst2|pc_enable~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_enable~2_combout\ = (\inst2|pc_enable~1_combout\ & (\inst2|Add2~0_combout\ & (\inst2|Equal18~0_combout\ & \inst2|Equal17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pc_enable~1_combout\,
	datab => \inst2|Add2~0_combout\,
	datac => \inst2|Equal18~0_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|pc_enable~2_combout\);

-- Location: LCCOMB_X37_Y30_N26
\inst2|pc_enable~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_enable~3_combout\ = (\inst2|Equal17~10_combout\) # ((!\inst2|Equal18~1_combout\ & ((\inst2|pc_enable~0_combout\) # (\inst2|pc_enable~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal17~10_combout\,
	datab => \inst2|Equal18~1_combout\,
	datac => \inst2|pc_enable~0_combout\,
	datad => \inst2|pc_enable~2_combout\,
	combout => \inst2|pc_enable~3_combout\);

-- Location: LCFF_X37_Y30_N27
\inst2|pc_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|pc_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|pc_enable~regout\);

-- Location: LCFF_X34_Y31_N13
\inst5|inst2|lpm_ff_component|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[7]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X34_Y31_N18
\inst5|inst4|lpm_ff_component|dffs[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[7]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(7),
	combout => \inst5|inst4|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: LCFF_X34_Y31_N19
\inst5|inst4|lpm_ff_component|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[7]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X36_Y32_N28
\MuxY|lpm_mux_component|auto_generated|result_node[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\ = (\RY|output[6]~7_combout\ & ((\inst6|inst|altsyncram_component|auto_generated|q_a\(7)) # ((\RY|output[6]~6_combout\)))) # (!\RY|output[6]~7_combout\ & (((!\RY|output[6]~6_combout\ & 
-- \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \RY|output[6]~7_combout\,
	datac => \RY|output[6]~6_combout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\);

-- Location: LCCOMB_X36_Y32_N8
\MuxY|lpm_mux_component|auto_generated|result_node[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[7]~5_combout\ = (\RY|output[6]~6_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\ & (\inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2_combout\)) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\ & ((\inst5|inst4|lpm_ff_component|dffs\(7)))))) # (!\RY|output[6]~6_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst|lpm_mux_component|auto_generated|result_node[7]~2_combout\,
	datab => \RY|output[6]~6_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(7),
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[7]~4_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[7]~5_combout\);

-- Location: LCFF_X36_Y32_N9
\RY|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[7]~5_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(7));

-- Location: LCCOMB_X43_Y32_N12
\inst4|Decoder|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~18_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (\inst2|rf_write~regout\ & 
-- !\inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst2|rf_write~regout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[0]~2_combout\,
	combout => \inst4|Decoder|Mux14~18_combout\);

-- Location: LCCOMB_X43_Y32_N30
\inst4|Decoder|Mux14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~21_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & \inst4|Decoder|Mux14~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datad => \inst4|Decoder|Mux14~18_combout\,
	combout => \inst4|Decoder|Mux14~21_combout\);

-- Location: LCFF_X41_Y32_N3
\inst4|RegH8|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(7));

-- Location: LCCOMB_X41_Y32_N2
\inst4|Mux2|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(7)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(7) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(7),
	datab => \inst18|output\(0),
	datac => \inst4|RegH8|output\(7),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux8~2_combout\);

-- Location: LCCOMB_X43_Y32_N18
\inst4|Decoder|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~19_combout\ = (\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & \inst4|Decoder|Mux14~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datad => \inst4|Decoder|Mux14~18_combout\,
	combout => \inst4|Decoder|Mux14~19_combout\);

-- Location: LCFF_X40_Y32_N25
\inst4|RegJ10|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(7));

-- Location: LCCOMB_X43_Y32_N20
\inst4|Decoder|Mux14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~22_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~22_combout\);

-- Location: LCFF_X40_Y32_N23
\inst4|RegK11|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(7));

-- Location: LCCOMB_X40_Y32_N24
\inst4|Mux2|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux8~2_combout\ & ((\inst4|RegK11|output\(7)))) # (!\inst4|Mux2|Mux8~2_combout\ & (\inst4|RegJ10|output\(7))))) # (!\inst18|output\(1) & (\inst4|Mux2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|Mux2|Mux8~2_combout\,
	datac => \inst4|RegJ10|output\(7),
	datad => \inst4|RegK11|output\(7),
	combout => \inst4|Mux2|Mux8~3_combout\);

-- Location: LCFF_X40_Y34_N15
\inst4|RegM13|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(7));

-- Location: LCFF_X42_Y34_N13
\inst4|RegN14|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(7));

-- Location: LCFF_X41_Y34_N31
\inst4|RegL12|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(7));

-- Location: LCCOMB_X41_Y34_N30
\inst4|Mux2|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~0_combout\ = (\inst18|output\(1) & ((\inst4|RegN14|output\(7)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegL12|output\(7) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegN14|output\(7),
	datac => \inst4|RegL12|output\(7),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux8~0_combout\);

-- Location: LCCOMB_X40_Y34_N18
\inst4|Mux2|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux8~0_combout\ & (\inst4|RegO15|output\(7))) # (!\inst4|Mux2|Mux8~0_combout\ & ((\inst4|RegM13|output\(7)))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegO15|output\(7),
	datab => \inst4|RegM13|output\(7),
	datac => \inst18|output\(0),
	datad => \inst4|Mux2|Mux8~0_combout\,
	combout => \inst4|Mux2|Mux8~1_combout\);

-- Location: LCCOMB_X37_Y34_N30
\inst4|Mux2|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux8~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux8~3_combout\,
	datad => \inst4|Mux2|Mux8~1_combout\,
	combout => \inst4|Mux2|Mux8~4_combout\);

-- Location: LCCOMB_X37_Y34_N26
\inst4|Mux2|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux8~9_combout\ = (\inst4|Mux2|Mux8~4_combout\) # ((\inst4|Mux2|Mux8~8_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux8~8_combout\,
	datab => \inst4|Mux2|Mux8~4_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux8~9_combout\);

-- Location: LCCOMB_X37_Y34_N18
\RB|output[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[7]~feeder_combout\ = \inst4|Mux2|Mux8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux8~9_combout\,
	combout => \RB|output[7]~feeder_combout\);

-- Location: LCFF_X37_Y34_N19
\RB|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[7]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(7));

-- Location: LCCOMB_X35_Y34_N24
\MuxB|lpm_mux_component|auto_generated|result_node[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \RB|output\(7),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\);

-- Location: LCCOMB_X34_Y34_N2
\inst|inst7|adder7|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder7|Cout~0_combout\ = (\inst|inst7|adder6|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder6|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder6|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder7|Cout~0_combout\);

-- Location: LCCOMB_X33_Y34_N8
\inst|inst7|adder8|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder8|S~combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\ $ (\inst2|b_inv~regout\ $ (\inst|inst7|adder7|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst|inst7|adder7|Cout~0_combout\,
	combout => \inst|inst7|adder8|S~combout\);

-- Location: LCCOMB_X35_Y32_N22
\MuxB|lpm_mux_component|auto_generated|result_node[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\ = (\inst2|extend\(0) & (\inst18|output\(11))) # (!\inst2|extend\(0) & ((\RB|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|extend\(0),
	datac => \inst18|output\(11),
	datad => \RB|output\(3),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\);

-- Location: LCCOMB_X36_Y33_N4
\inst5|inst4|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[5]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(5),
	combout => \inst5|inst4|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCFF_X36_Y33_N5
\inst5|inst4|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X31_Y32_N26
\MuxB|lpm_mux_component|auto_generated|result_node[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\ = (\inst2|extend\(0) & ((\inst18|output\(13)))) # (!\inst2|extend\(0) & (\RB|output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|extend\(0),
	datac => \RB|output\(5),
	datad => \inst18|output\(13),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\);

-- Location: LCCOMB_X34_Y32_N28
\inst|inst4|output[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[5]~5_combout\ = \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\ $ (\inst2|b_inv~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst4|output[5]~5_combout\);

-- Location: LCCOMB_X35_Y30_N8
\inst2|alu_op~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op~0_combout\ = (!\inst2|process_0~0_combout\ & (!\inst18|output\(14) & !\inst18|output\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datac => \inst18|output\(14),
	datad => \inst18|output\(21),
	combout => \inst2|alu_op~0_combout\);

-- Location: LCCOMB_X37_Y31_N16
\inst2|alu_op~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op~5_combout\ = (\inst2|Add2~4_combout\ & (((\inst18|output\(13))) # (!\inst2|alu_op~0_combout\))) # (!\inst2|Add2~4_combout\ & (!\inst2|Equal17~13_combout\ & ((\inst18|output\(13)) # (!\inst2|alu_op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst2|alu_op~0_combout\,
	datac => \inst18|output\(13),
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|alu_op~5_combout\);

-- Location: LCCOMB_X33_Y34_N10
\RM|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[15]~feeder_combout\ = \RB|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(15),
	combout => \RM|output[15]~feeder_combout\);

-- Location: LCFF_X33_Y34_N11
\RM|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(15));

-- Location: M4K_X26_Y32
\inst6|inst|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000220",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCFF_X32_Y32_N15
\inst18|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(12));

-- Location: LCCOMB_X35_Y30_N12
\inst2|alu_op[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op[1]~2_combout\ = (\inst18|output\(14) & (!\inst18|output\(21) & ((\inst18|output\(13)) # (\inst18|output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(13),
	datab => \inst18|output\(12),
	datac => \inst18|output\(14),
	datad => \inst18|output\(21),
	combout => \inst2|alu_op[1]~2_combout\);

-- Location: LCCOMB_X35_Y30_N28
\inst2|alu_op[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op[1]~3_combout\ = (!\inst2|process_0~0_combout\ & (((\inst18|output\(20)) # (\inst2|alu_op[1]~2_combout\)) # (!\inst2|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst2|process_0~3_combout\,
	datac => \inst18|output\(20),
	datad => \inst2|alu_op[1]~2_combout\,
	combout => \inst2|alu_op[1]~3_combout\);

-- Location: LCCOMB_X37_Y31_N12
\inst2|alu_op[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op[1]~4_combout\ = (\inst2|Add2~4_combout\ & (!\inst2|alu_op[1]~3_combout\ & (\inst2|Equal19~0_combout\))) # (!\inst2|Add2~4_combout\ & ((\inst2|Equal17~13_combout\) # ((!\inst2|alu_op[1]~3_combout\ & \inst2|Equal19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst2|alu_op[1]~3_combout\,
	datac => \inst2|Equal19~0_combout\,
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|alu_op[1]~4_combout\);

-- Location: LCFF_X37_Y31_N17
\inst2|alu_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|alu_op~5_combout\,
	ena => \inst2|alu_op[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|alu_op\(1));

-- Location: LCCOMB_X37_Y31_N2
\inst2|alu_op~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|alu_op~1_combout\ = (\inst2|Add2~4_combout\ & ((\inst18|output\(12)) # ((!\inst2|alu_op~0_combout\)))) # (!\inst2|Add2~4_combout\ & (!\inst2|Equal17~13_combout\ & ((\inst18|output\(12)) # (!\inst2|alu_op~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst18|output\(12),
	datac => \inst2|alu_op~0_combout\,
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|alu_op~1_combout\);

-- Location: LCFF_X37_Y31_N3
\inst2|alu_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|alu_op~1_combout\,
	ena => \inst2|alu_op[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|alu_op\(0));

-- Location: LCCOMB_X33_Y32_N28
\inst|inst5|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~0_combout\ = (\inst|inst1|f[5]~10_combout\ & ((\inst2|alu_op\(0)) # ((\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & !\inst2|alu_op\(1))))) # (!\inst|inst1|f[5]~10_combout\ & (\inst2|alu_op\(0) & 
-- ((\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\) # (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[5]~10_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux10~0_combout\);

-- Location: LCCOMB_X34_Y32_N10
\inst|inst5|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[5]~5_combout\ $ (((\inst|inst7|adder4|Cout~0_combout\ & \inst|inst5|Mux10~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder4|Cout~0_combout\,
	datab => \inst|inst4|output[5]~5_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux10~0_combout\,
	combout => \inst|inst5|Mux10~1_combout\);

-- Location: LCFF_X34_Y32_N11
\RZ|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux10~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(5));

-- Location: LCCOMB_X34_Y33_N24
\inst13|lpm_mux_component|auto_generated|result_node[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\ = (\inst20~combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\ & ((\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\,
	datab => \RZ|output\(5),
	datac => \inst20~combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\);

-- Location: LCCOMB_X36_Y32_N16
\MuxY|lpm_mux_component|auto_generated|result_node[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\ = (\RY|output[6]~6_combout\ & (((\RY|output[6]~7_combout\)))) # (!\RY|output[6]~6_combout\ & ((\RY|output[6]~7_combout\ & (\inst6|inst|altsyncram_component|auto_generated|q_a\(5))) # 
-- (!\RY|output[6]~7_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\,
	datac => \RY|output[6]~6_combout\,
	datad => \RY|output[6]~7_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\);

-- Location: LCCOMB_X36_Y33_N28
\MuxY|lpm_mux_component|auto_generated|result_node[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[5]~9_combout\ = (\RY|output[6]~6_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\ & (\inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4_combout\)) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\ & ((\inst5|inst4|lpm_ff_component|dffs\(5)))))) # (!\RY|output[6]~6_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst|lpm_mux_component|auto_generated|result_node[5]~4_combout\,
	datab => \RY|output[6]~6_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(5),
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[5]~8_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[5]~9_combout\);

-- Location: LCFF_X36_Y33_N29
\RY|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[5]~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(5));

-- Location: LCCOMB_X42_Y32_N0
\inst4|RegB2|output[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegB2|output[5]~feeder_combout\ = \RY|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(5),
	combout => \inst4|RegB2|output[5]~feeder_combout\);

-- Location: LCFF_X42_Y32_N1
\inst4|RegB2|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegB2|output[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(5));

-- Location: LCCOMB_X38_Y34_N0
\inst4|RegC3|output[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegC3|output[5]~feeder_combout\ = \RY|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(5),
	combout => \inst4|RegC3|output[5]~feeder_combout\);

-- Location: LCFF_X38_Y34_N1
\inst4|RegC3|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegC3|output[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(5));

-- Location: LCFF_X42_Y33_N27
\inst4|RegA1|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(5));

-- Location: LCCOMB_X42_Y33_N26
\inst4|Mux2|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux10~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(5) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux10~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(5),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux10~7_combout\);

-- Location: LCCOMB_X42_Y32_N24
\inst4|Mux2|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux10~7_combout\ & ((\inst4|RegC3|output\(5)))) # (!\inst4|Mux2|Mux10~7_combout\ & (\inst4|RegB2|output\(5))))) # (!\inst4|Mux2|Mux0~5_combout\ & 
-- (((\inst4|Mux2|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|RegB2|output\(5),
	datac => \inst4|RegC3|output\(5),
	datad => \inst4|Mux2|Mux10~7_combout\,
	combout => \inst4|Mux2|Mux10~8_combout\);

-- Location: LCFF_X42_Y34_N21
\inst4|RegN14|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(5));

-- Location: LCFF_X41_Y34_N3
\inst4|RegL12|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(5));

-- Location: LCCOMB_X41_Y34_N2
\inst4|Mux2|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~0_combout\ = (\inst18|output\(1) & ((\inst4|RegN14|output\(5)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegL12|output\(5) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegN14|output\(5),
	datac => \inst4|RegL12|output\(5),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux10~0_combout\);

-- Location: LCFF_X41_Y34_N25
\inst4|RegO15|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(5));

-- Location: LCCOMB_X41_Y34_N24
\inst4|Mux2|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~1_combout\ = (\inst4|Mux2|Mux10~0_combout\ & (((\inst4|RegO15|output\(5)) # (!\inst18|output\(0))))) # (!\inst4|Mux2|Mux10~0_combout\ & (\inst4|RegM13|output\(5) & ((\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(5),
	datab => \inst4|Mux2|Mux10~0_combout\,
	datac => \inst4|RegO15|output\(5),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux10~1_combout\);

-- Location: LCFF_X40_Y32_N1
\inst4|RegJ10|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(5));

-- Location: LCFF_X40_Y32_N19
\inst4|RegK11|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(5));

-- Location: LCFF_X37_Y32_N7
\inst4|RegH8|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(5));

-- Location: LCCOMB_X37_Y32_N6
\inst4|Mux2|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~2_combout\ = (\inst18|output\(1) & (((\inst18|output\(0))))) # (!\inst18|output\(1) & ((\inst18|output\(0) & (\inst4|RegI9|output\(5))) # (!\inst18|output\(0) & ((\inst4|RegH8|output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(5),
	datab => \inst18|output\(1),
	datac => \inst4|RegH8|output\(5),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux10~2_combout\);

-- Location: LCCOMB_X40_Y32_N18
\inst4|Mux2|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux10~2_combout\ & ((\inst4|RegK11|output\(5)))) # (!\inst4|Mux2|Mux10~2_combout\ & (\inst4|RegJ10|output\(5))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegJ10|output\(5),
	datac => \inst4|RegK11|output\(5),
	datad => \inst4|Mux2|Mux10~2_combout\,
	combout => \inst4|Mux2|Mux10~3_combout\);

-- Location: LCCOMB_X42_Y32_N6
\inst4|Mux2|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux10~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datab => \inst18|output\(2),
	datac => \inst4|Mux2|Mux10~1_combout\,
	datad => \inst4|Mux2|Mux10~3_combout\,
	combout => \inst4|Mux2|Mux10~4_combout\);

-- Location: LCCOMB_X42_Y32_N30
\inst4|Mux2|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux10~9_combout\ = (\inst4|Mux2|Mux10~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datac => \inst4|Mux2|Mux10~8_combout\,
	datad => \inst4|Mux2|Mux10~4_combout\,
	combout => \inst4|Mux2|Mux10~9_combout\);

-- Location: LCFF_X42_Y32_N31
\RB|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux10~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(5));

-- Location: LCCOMB_X42_Y32_N16
\RM|output[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[5]~feeder_combout\ = \RB|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(5),
	combout => \RM|output[5]~feeder_combout\);

-- Location: LCFF_X42_Y32_N17
\RM|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: LCFF_X33_Y30_N25
\inst7|SWITCHES|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X35_Y32_N10
\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ = (\inst18|output\(11) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(11),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\);

-- Location: LCCOMB_X35_Y31_N22
\inst5|inst2|lpm_ff_component|dffs[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[11]~38_combout\ = (\inst5|inst2|lpm_ff_component|dffs\(11) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & (\inst5|inst2|lpm_ff_component|dffs[10]~37\ & VCC)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & (!\inst5|inst2|lpm_ff_component|dffs[10]~37\)))) # (!\inst5|inst2|lpm_ff_component|dffs\(11) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & 
-- (!\inst5|inst2|lpm_ff_component|dffs[10]~37\)) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & ((\inst5|inst2|lpm_ff_component|dffs[10]~37\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[11]~39\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(11) & (!\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & !\inst5|inst2|lpm_ff_component|dffs[10]~37\)) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(11) & ((!\inst5|inst2|lpm_ff_component|dffs[10]~37\) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(11),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[10]~37\,
	combout => \inst5|inst2|lpm_ff_component|dffs[11]~38_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[11]~39\);

-- Location: LCCOMB_X35_Y31_N24
\inst5|inst2|lpm_ff_component|dffs[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[12]~40_combout\ = ((\inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\ $ (\inst5|inst2|lpm_ff_component|dffs\(12) $ (!\inst5|inst2|lpm_ff_component|dffs[11]~39\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[12]~41\ = CARRY((\inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(12)) # (!\inst5|inst2|lpm_ff_component|dffs[11]~39\))) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (\inst5|inst2|lpm_ff_component|dffs\(12) & !\inst5|inst2|lpm_ff_component|dffs[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datab => \inst5|inst2|lpm_ff_component|dffs\(12),
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[11]~39\,
	combout => \inst5|inst2|lpm_ff_component|dffs[12]~40_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[12]~41\);

-- Location: LCCOMB_X34_Y30_N14
\inst5|inst2|lpm_ff_component|dffs[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[12]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[12]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs[12]~40_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[12]~feeder_combout\);

-- Location: M4K_X26_Y31
\inst6|inst|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCFF_X31_Y33_N27
\inst18|output[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(16),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(16));

-- Location: LCCOMB_X38_Y34_N16
\inst4|Mux1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~0_combout\ = (!\inst18|output\(6) & \inst18|output\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(6),
	datac => \inst18|output\(5),
	combout => \inst4|Mux1|Mux1~0_combout\);

-- Location: LCCOMB_X42_Y34_N8
\inst4|Mux1|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~1_combout\ = (\inst18|output\(6)) # ((!\inst18|output\(5) & \inst18|output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(6),
	datab => \inst18|output\(5),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux1~1_combout\);

-- Location: LCCOMB_X45_Y34_N0
\inst4|Mux1|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~2_combout\ = (\inst18|output\(6)) # ((\inst18|output\(4) & \inst18|output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(6),
	datac => \inst18|output\(5),
	combout => \inst4|Mux1|Mux1~2_combout\);

-- Location: LCCOMB_X43_Y32_N24
\inst4|Decoder|Mux14~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~26_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- !\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~26_combout\);

-- Location: LCFF_X43_Y34_N25
\inst4|RegE5|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(12));

-- Location: LCCOMB_X43_Y32_N2
\inst4|Decoder|Mux14~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~30_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~30_combout\);

-- Location: LCFF_X44_Y34_N19
\inst4|RegG7|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(12));

-- Location: LCCOMB_X44_Y34_N18
\inst4|Mux1|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~6_combout\ = (\inst4|Mux1|Mux3~5_combout\ & (((\inst4|RegG7|output\(12)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux3~5_combout\ & (\inst4|RegE5|output\(12) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux3~5_combout\,
	datab => \inst4|RegE5|output\(12),
	datac => \inst4|RegG7|output\(12),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux3~6_combout\);

-- Location: LCCOMB_X44_Y34_N28
\inst4|Mux1|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux3~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(12))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(12),
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|Mux1|Mux1~2_combout\,
	datad => \inst4|Mux1|Mux3~6_combout\,
	combout => \inst4|Mux1|Mux3~7_combout\);

-- Location: LCCOMB_X36_Y34_N0
\inst4|Mux1|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux3~7_combout\ & ((\inst4|RegC3|output\(12)))) # (!\inst4|Mux1|Mux3~7_combout\ & (\inst4|RegB2|output\(12))))) # (!\inst4|Mux1|Mux1~0_combout\ & (((\inst4|Mux1|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(12),
	datab => \inst4|Mux1|Mux1~0_combout\,
	datac => \inst4|RegC3|output\(12),
	datad => \inst4|Mux1|Mux3~7_combout\,
	combout => \inst4|Mux1|Mux3~8_combout\);

-- Location: LCCOMB_X36_Y33_N24
\inst4|Mux1|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux3~9_combout\ = (\inst4|Mux1|Mux3~4_combout\) # ((\inst4|Mux1|Mux3~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux3~4_combout\,
	datab => \inst4|Mux1|Mux3~8_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux3~9_combout\);

-- Location: LCFF_X31_Y33_N17
\RA|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux3~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(12));

-- Location: LCCOMB_X31_Y33_N16
\inst19|lpm_mux_component|auto_generated|result_node[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(16))) # (!\inst2|j_sel~regout\ & ((\RA|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \inst18|output\(16),
	datac => \RA|output\(12),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\);

-- Location: LCFF_X34_Y30_N15
\inst5|inst2|lpm_ff_component|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst5|inst2|lpm_ff_component|dffs[12]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(12));

-- Location: LCCOMB_X33_Y30_N30
\inst8|lpm_mux_component|auto_generated|result_node[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(12)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datac => \inst5|inst2|lpm_ff_component|dffs\(12),
	datad => \inst2|ma_select~regout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\);

-- Location: LCCOMB_X33_Y30_N24
\inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(6) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(6),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3_combout\);

-- Location: LCCOMB_X36_Y32_N26
\MuxY|lpm_mux_component|auto_generated|result_node[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[6]~7_combout\ = (\MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\ & (((\inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3_combout\)) # (!\RY|output[6]~7_combout\))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\ & (\RY|output[6]~7_combout\ & ((\inst6|inst|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxY|lpm_mux_component|auto_generated|result_node[6]~6_combout\,
	datab => \RY|output[6]~7_combout\,
	datac => \inst7|inst|lpm_mux_component|auto_generated|result_node[6]~3_combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[6]~7_combout\);

-- Location: LCFF_X36_Y32_N27
\RY|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[6]~7_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(6));

-- Location: LCCOMB_X40_Y34_N4
\inst4|RegM13|output[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[6]~feeder_combout\ = \RY|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(6),
	combout => \inst4|RegM13|output[6]~feeder_combout\);

-- Location: LCFF_X40_Y34_N5
\inst4|RegM13|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[6]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(6));

-- Location: LCFF_X41_Y34_N13
\inst4|RegO15|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(6));

-- Location: LCFF_X41_Y34_N27
\inst4|RegL12|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(6));

-- Location: LCFF_X42_Y34_N7
\inst4|RegN14|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(6));

-- Location: LCCOMB_X41_Y34_N26
\inst4|Mux2|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~0_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegN14|output\(6))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegL12|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegL12|output\(6),
	datad => \inst4|RegN14|output\(6),
	combout => \inst4|Mux2|Mux9~0_combout\);

-- Location: LCCOMB_X41_Y34_N12
\inst4|Mux2|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux9~0_combout\ & ((\inst4|RegO15|output\(6)))) # (!\inst4|Mux2|Mux9~0_combout\ & (\inst4|RegM13|output\(6))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegM13|output\(6),
	datac => \inst4|RegO15|output\(6),
	datad => \inst4|Mux2|Mux9~0_combout\,
	combout => \inst4|Mux2|Mux9~1_combout\);

-- Location: LCFF_X40_Y32_N31
\inst4|RegK11|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(6));

-- Location: LCFF_X40_Y32_N5
\inst4|RegJ10|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(6));

-- Location: LCCOMB_X40_Y32_N4
\inst4|Mux2|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~3_combout\ = (\inst4|Mux2|Mux9~2_combout\ & ((\inst4|RegK11|output\(6)) # ((!\inst18|output\(1))))) # (!\inst4|Mux2|Mux9~2_combout\ & (((\inst4|RegJ10|output\(6) & \inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux9~2_combout\,
	datab => \inst4|RegK11|output\(6),
	datac => \inst4|RegJ10|output\(6),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux9~3_combout\);

-- Location: LCCOMB_X42_Y32_N8
\inst4|Mux2|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux9~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datab => \inst18|output\(2),
	datac => \inst4|Mux2|Mux9~1_combout\,
	datad => \inst4|Mux2|Mux9~3_combout\,
	combout => \inst4|Mux2|Mux9~4_combout\);

-- Location: LCFF_X42_Y32_N19
\inst4|RegB2|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(6));

-- Location: LCFF_X38_Y34_N23
\inst4|RegC3|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(6));

-- Location: LCFF_X42_Y33_N5
\inst4|RegA1|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(6));

-- Location: LCCOMB_X42_Y33_N4
\inst4|Mux2|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux9~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(6) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux9~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(6),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux9~7_combout\);

-- Location: LCCOMB_X42_Y32_N14
\inst4|Mux2|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux9~7_combout\ & ((\inst4|RegC3|output\(6)))) # (!\inst4|Mux2|Mux9~7_combout\ & (\inst4|RegB2|output\(6))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|RegB2|output\(6),
	datac => \inst4|RegC3|output\(6),
	datad => \inst4|Mux2|Mux9~7_combout\,
	combout => \inst4|Mux2|Mux9~8_combout\);

-- Location: LCCOMB_X42_Y32_N28
\inst4|Mux2|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux9~9_combout\ = (\inst4|Mux2|Mux9~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datab => \inst4|Mux2|Mux9~4_combout\,
	datac => \inst4|Mux2|Mux9~8_combout\,
	combout => \inst4|Mux2|Mux9~9_combout\);

-- Location: LCFF_X42_Y32_N29
\RB|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux9~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(6));

-- Location: LCCOMB_X42_Y32_N26
\RM|output[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[6]~feeder_combout\ = \RB|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(6),
	combout => \RM|output[6]~feeder_combout\);

-- Location: LCFF_X42_Y32_N27
\RM|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[6]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(6));

-- Location: LCCOMB_X34_Y34_N26
\RM|output[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[7]~feeder_combout\ = \RB|output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(7),
	combout => \RM|output[7]~feeder_combout\);

-- Location: LCFF_X34_Y34_N27
\RM|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[7]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(7));

-- Location: M4K_X52_Y31
\inst6|inst|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCFF_X33_Y33_N31
\inst18|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(5));

-- Location: LCCOMB_X36_Y33_N14
\inst5|inst4|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[3]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(3),
	combout => \inst5|inst4|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X36_Y33_N15
\inst5|inst4|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[3]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(3));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: LCFF_X40_Y30_N23
\inst7|SWITCHES|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X40_Y30_N22
\MuxY|lpm_mux_component|auto_generated|result_node[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[3]~13_combout\ = (\MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & (((\inst7|SWITCHES|lpm_ff_component|dffs\(3))) # (!\RY|output[3]~8_combout\))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & (\RY|output[3]~8_combout\ & ((\inst6|inst|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxY|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	datab => \RY|output[3]~8_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(3),
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(3),
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[3]~13_combout\);

-- Location: LCCOMB_X36_Y33_N26
\MuxY|lpm_mux_component|auto_generated|result_node[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[3]~14_combout\ = (\inst2|y_select\(1) & (\inst5|inst4|lpm_ff_component|dffs\(3))) # (!\inst2|y_select\(1) & ((\MuxY|lpm_mux_component|auto_generated|result_node[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|y_select\(1),
	datac => \inst5|inst4|lpm_ff_component|dffs\(3),
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[3]~13_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[3]~14_combout\);

-- Location: LCFF_X36_Y33_N27
\RY|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[3]~14_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(3));

-- Location: LCFF_X41_Y32_N11
\inst4|RegH8|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(3));

-- Location: LCCOMB_X41_Y32_N10
\inst4|Mux1|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~2_combout\ = (\inst18|output\(5) & (((\inst18|output\(4))))) # (!\inst18|output\(5) & ((\inst18|output\(4) & (\inst4|RegI9|output\(3))) # (!\inst18|output\(4) & ((\inst4|RegH8|output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegI9|output\(3),
	datab => \inst18|output\(5),
	datac => \inst4|RegH8|output\(3),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux12~2_combout\);

-- Location: LCFF_X40_Y32_N21
\inst4|RegJ10|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(3));

-- Location: LCCOMB_X40_Y32_N20
\inst4|Mux1|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~3_combout\ = (\inst4|Mux1|Mux12~2_combout\ & ((\inst4|RegK11|output\(3)) # ((!\inst18|output\(5))))) # (!\inst4|Mux1|Mux12~2_combout\ & (((\inst4|RegJ10|output\(3) & \inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegK11|output\(3),
	datab => \inst4|Mux1|Mux12~2_combout\,
	datac => \inst4|RegJ10|output\(3),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux12~3_combout\);

-- Location: LCCOMB_X40_Y34_N28
\inst4|RegM13|output[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[3]~feeder_combout\ = \RY|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(3),
	combout => \inst4|RegM13|output[3]~feeder_combout\);

-- Location: LCFF_X40_Y34_N29
\inst4|RegM13|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[3]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(3));

-- Location: LCFF_X41_Y34_N29
\inst4|RegO15|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(3));

-- Location: LCCOMB_X40_Y34_N30
\inst4|Mux1|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~1_combout\ = (\inst4|Mux1|Mux12~0_combout\ & (((\inst4|RegO15|output\(3)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux12~0_combout\ & (\inst4|RegM13|output\(3) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux12~0_combout\,
	datab => \inst4|RegM13|output\(3),
	datac => \inst4|RegO15|output\(3),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux12~1_combout\);

-- Location: LCCOMB_X40_Y34_N16
\inst4|Mux1|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux12~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(7),
	datab => \inst18|output\(6),
	datac => \inst4|Mux1|Mux12~3_combout\,
	datad => \inst4|Mux1|Mux12~1_combout\,
	combout => \inst4|Mux1|Mux12~4_combout\);

-- Location: LCCOMB_X36_Y33_N18
\inst4|RegB2|output[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegB2|output[3]~feeder_combout\ = \RY|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(3),
	combout => \inst4|RegB2|output[3]~feeder_combout\);

-- Location: LCFF_X36_Y33_N19
\inst4|RegB2|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegB2|output[3]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(3));

-- Location: LCFF_X40_Y33_N13
\inst4|RegC3|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(3));

-- Location: LCFF_X42_Y33_N3
\inst4|RegA1|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(3));

-- Location: LCCOMB_X43_Y33_N20
\inst4|Mux1|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux12~6_combout\)) # (!\inst4|Mux1|Mux1~2_combout\ & ((\inst4|RegA1|output\(3)))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux12~6_combout\,
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|RegA1|output\(3),
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux12~7_combout\);

-- Location: LCCOMB_X36_Y33_N16
\inst4|Mux1|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux12~7_combout\ & ((\inst4|RegC3|output\(3)))) # (!\inst4|Mux1|Mux12~7_combout\ & (\inst4|RegB2|output\(3))))) # (!\inst4|Mux1|Mux1~0_combout\ & 
-- (((\inst4|Mux1|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|RegB2|output\(3),
	datac => \inst4|RegC3|output\(3),
	datad => \inst4|Mux1|Mux12~7_combout\,
	combout => \inst4|Mux1|Mux12~8_combout\);

-- Location: LCCOMB_X36_Y33_N22
\inst4|Mux1|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux12~9_combout\ = (\inst4|Mux1|Mux12~4_combout\) # ((\inst4|Mux1|Mux12~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux1|Mux12~4_combout\,
	datac => \inst4|Mux1|Mux12~8_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux12~9_combout\);

-- Location: LCFF_X32_Y33_N7
\RA|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux12~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(3));

-- Location: LCCOMB_X32_Y33_N6
\inst19|lpm_mux_component|auto_generated|result_node[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(7))) # (!\inst2|j_sel~regout\ & ((\RA|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(7),
	datac => \RA|output\(3),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\);

-- Location: LCCOMB_X35_Y32_N14
\inst|inst7|adder3|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder3|Cout~0_combout\ = (\inst|inst7|adder2|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder2|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder2|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	combout => \inst|inst7|adder3|Cout~0_combout\);

-- Location: LCCOMB_X35_Y32_N0
\MuxB|lpm_mux_component|auto_generated|result_node[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\ = (\inst2|extend\(0) & (\inst18|output\(12))) # (!\inst2|extend\(0) & ((\RB|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(12),
	datac => \inst2|extend\(0),
	datad => \RB|output\(4),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\);

-- Location: LCCOMB_X34_Y32_N14
\inst|inst7|adder4|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder4|S~combout\ = \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\ $ (\inst|inst7|adder3|Cout~0_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\ $ (\inst2|b_inv~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	datab => \inst|inst7|adder3|Cout~0_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[4]~10_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder4|S~combout\);

-- Location: LCCOMB_X34_Y32_N22
\inst|inst7|adder5|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder5|Cout~0_combout\ = (\inst|inst7|adder4|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder4|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder4|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[5]~9_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder5|Cout~0_combout\);

-- Location: LCCOMB_X31_Y32_N24
\MuxB|lpm_mux_component|auto_generated|result_node[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datac => \RB|output\(6),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\);

-- Location: LCCOMB_X34_Y32_N26
\inst|inst7|adder6|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder6|S~combout\ = \inst2|b_inv~regout\ $ (\inst|inst7|adder5|Cout~0_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst|inst7|adder5|Cout~0_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	combout => \inst|inst7|adder6|S~combout\);

-- Location: LCCOMB_X34_Y32_N0
\inst|inst8|Z~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~1_combout\ = (\inst|inst7|adder10|S~combout\) # ((\inst|inst7|adder8|S~combout\) # ((\inst|inst7|adder4|S~combout\) # (\inst|inst7|adder6|S~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder10|S~combout\,
	datab => \inst|inst7|adder8|S~combout\,
	datac => \inst|inst7|adder4|S~combout\,
	datad => \inst|inst7|adder6|S~combout\,
	combout => \inst|inst8|Z~1_combout\);

-- Location: LCCOMB_X35_Y33_N2
\MuxB|lpm_mux_component|auto_generated|result_node[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\ = (\inst2|extend\(0) & (\inst18|output\(8))) # (!\inst2|extend\(0) & ((\RB|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(8),
	datab => \inst2|extend\(0),
	datad => \RB|output\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\);

-- Location: LCCOMB_X35_Y33_N0
\inst|inst7|adder0|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder0|Cout~0_combout\ = (\MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\)) # (!\MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\ & 
-- ((\inst2|b_inv~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\,
	datac => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder0|Cout~0_combout\);

-- Location: LCCOMB_X35_Y33_N12
\MuxB|lpm_mux_component|auto_generated|result_node[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\ = (\inst2|extend\(0) & ((\inst18|output\(9)))) # (!\inst2|extend\(0) & (\RB|output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|extend\(0),
	datac => \RB|output\(1),
	datad => \inst18|output\(9),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\);

-- Location: LCCOMB_X41_Y35_N4
\inst4|Mux1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~0_combout\ = (\inst18|output\(5) & (((\inst18|output\(4)) # (\inst4|RegN14|output\(1))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(1) & (!\inst18|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datab => \inst4|RegL12|output\(1),
	datac => \inst18|output\(4),
	datad => \inst4|RegN14|output\(1),
	combout => \inst4|Mux1|Mux14~0_combout\);

-- Location: LCCOMB_X41_Y35_N0
\inst4|Mux1|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~1_combout\ = (\inst4|Mux1|Mux14~0_combout\ & (((\inst4|RegO15|output\(1)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux14~0_combout\ & (\inst4|RegM13|output\(1) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(1),
	datab => \inst4|RegO15|output\(1),
	datac => \inst4|Mux1|Mux14~0_combout\,
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux14~1_combout\);

-- Location: LCCOMB_X40_Y35_N18
\inst4|Mux1|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux14~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux14~3_combout\,
	datab => \inst18|output\(7),
	datac => \inst4|Mux1|Mux14~1_combout\,
	datad => \inst18|output\(6),
	combout => \inst4|Mux1|Mux14~4_combout\);

-- Location: LCCOMB_X40_Y35_N4
\inst4|Mux1|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux14~9_combout\ = (\inst4|Mux1|Mux14~4_combout\) # ((\inst4|Mux1|Mux14~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux14~8_combout\,
	datac => \inst18|output\(7),
	datad => \inst4|Mux1|Mux14~4_combout\,
	combout => \inst4|Mux1|Mux14~9_combout\);

-- Location: LCFF_X33_Y33_N25
\RA|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux14~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(1));

-- Location: LCCOMB_X33_Y33_N24
\inst19|lpm_mux_component|auto_generated|result_node[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(5))) # (!\inst2|j_sel~regout\ & ((\RA|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(5),
	datac => \RA|output\(1),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\);

-- Location: LCCOMB_X35_Y33_N10
\inst|inst7|adder1|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder1|Cout~0_combout\ = (\inst|inst7|adder0|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\)))) # 
-- (!\inst|inst7|adder0|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst|inst7|adder0|Cout~0_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	combout => \inst|inst7|adder1|Cout~0_combout\);

-- Location: LCCOMB_X35_Y32_N6
\inst|inst7|adder2|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder2|S~combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\ $ (\inst2|b_inv~regout\ $ (\inst|inst7|adder1|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst|inst7|adder1|Cout~0_combout\,
	combout => \inst|inst7|adder2|S~combout\);

-- Location: LCCOMB_X35_Y34_N2
\MuxB|lpm_mux_component|auto_generated|result_node[14]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\ = (\inst2|extend\(0) & ((\inst18|output\(14)))) # (!\inst2|extend\(0) & (\RB|output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(14),
	datab => \inst18|output\(14),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\);

-- Location: LCCOMB_X31_Y33_N18
\inst18|output[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|output[18]~feeder_combout\ = \inst6|inst|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(18),
	combout => \inst18|output[18]~feeder_combout\);

-- Location: LCFF_X31_Y33_N19
\inst18|output[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst18|output[18]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(18));

-- Location: LCCOMB_X38_Y31_N8
\inst4|RegM13|output[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[14]~feeder_combout\ = \RY|output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RY|output\(14),
	combout => \inst4|RegM13|output[14]~feeder_combout\);

-- Location: LCFF_X38_Y31_N9
\inst4|RegM13|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[14]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(14));

-- Location: LCFF_X38_Y33_N31
\inst4|RegO15|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(14));

-- Location: LCCOMB_X37_Y33_N24
\inst4|RegN14|output[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[14]~feeder_combout\ = \RY|output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(14),
	combout => \inst4|RegN14|output[14]~feeder_combout\);

-- Location: LCFF_X37_Y33_N25
\inst4|RegN14|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[14]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(14));

-- Location: LCFF_X38_Y33_N25
\inst4|RegL12|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(14));

-- Location: LCCOMB_X37_Y33_N14
\inst4|Mux1|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~3_combout\ = (\inst18|output\(4) & (\inst18|output\(5))) # (!\inst18|output\(4) & ((\inst18|output\(5) & (\inst4|RegN14|output\(14))) # (!\inst18|output\(5) & ((\inst4|RegL12|output\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(14),
	datad => \inst4|RegL12|output\(14),
	combout => \inst4|Mux1|Mux1~3_combout\);

-- Location: LCCOMB_X38_Y33_N30
\inst4|Mux1|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~4_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux1~3_combout\ & ((\inst4|RegO15|output\(14)))) # (!\inst4|Mux1|Mux1~3_combout\ & (\inst4|RegM13|output\(14))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegM13|output\(14),
	datac => \inst4|RegO15|output\(14),
	datad => \inst4|Mux1|Mux1~3_combout\,
	combout => \inst4|Mux1|Mux1~4_combout\);

-- Location: LCCOMB_X37_Y33_N20
\inst4|Mux1|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~7_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux1~4_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~6_combout\,
	datab => \inst4|Mux1|Mux1~4_combout\,
	datac => \inst18|output\(6),
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux1~7_combout\);

-- Location: LCCOMB_X34_Y33_N22
\inst4|Mux1|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux1~12_combout\ = (\inst4|Mux1|Mux1~7_combout\) # ((\inst4|Mux1|Mux1~11_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~11_combout\,
	datab => \inst4|Mux1|Mux1~7_combout\,
	datac => \inst18|output\(7),
	combout => \inst4|Mux1|Mux1~12_combout\);

-- Location: LCFF_X31_Y33_N9
\RA|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux1~12_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(14));

-- Location: LCCOMB_X31_Y33_N8
\inst19|lpm_mux_component|auto_generated|result_node[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(18))) # (!\inst2|j_sel~regout\ & ((\RA|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \inst18|output\(18),
	datac => \RA|output\(14),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\);

-- Location: LCCOMB_X35_Y34_N10
\inst|inst7|adder14|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder14|Cout~0_combout\ = (\inst|inst7|adder13|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder13|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder13|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder14|Cout~0_combout\);

-- Location: LCCOMB_X38_Y33_N0
\inst4|RegO15|output[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[11]~feeder_combout\ = \RY|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(11),
	combout => \inst4|RegO15|output[11]~feeder_combout\);

-- Location: LCFF_X38_Y33_N1
\inst4|RegO15|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[11]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(11));

-- Location: LCFF_X38_Y34_N25
\inst4|RegM13|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(11));

-- Location: LCCOMB_X38_Y34_N24
\inst4|Mux2|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~1_combout\ = (\inst4|Mux2|Mux4~0_combout\ & ((\inst4|RegO15|output\(11)) # ((!\inst18|output\(0))))) # (!\inst4|Mux2|Mux4~0_combout\ & (((\inst4|RegM13|output\(11) & \inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux4~0_combout\,
	datab => \inst4|RegO15|output\(11),
	datac => \inst4|RegM13|output\(11),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux4~1_combout\);

-- Location: LCFF_X38_Y32_N11
\inst4|RegK11|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(11));

-- Location: LCFF_X38_Y32_N1
\inst4|RegJ10|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(11));

-- Location: LCCOMB_X38_Y32_N10
\inst4|Mux2|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~3_combout\ = (\inst4|Mux2|Mux4~2_combout\ & (((\inst4|RegK11|output\(11))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux4~2_combout\ & (\inst18|output\(1) & ((\inst4|RegJ10|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux4~2_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegK11|output\(11),
	datad => \inst4|RegJ10|output\(11),
	combout => \inst4|Mux2|Mux4~3_combout\);

-- Location: LCCOMB_X37_Y34_N4
\inst4|Mux2|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux4~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst4|Mux2|Mux4~1_combout\,
	datac => \inst4|Mux2|Mux4~3_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux4~4_combout\);

-- Location: LCFF_X42_Y33_N31
\inst4|RegG7|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(11));

-- Location: LCCOMB_X42_Y35_N18
\inst4|Decoder|Mux14~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~27_combout\ = (!\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & \inst4|Decoder|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datad => \inst4|Decoder|Mux14~14_combout\,
	combout => \inst4|Decoder|Mux14~27_combout\);

-- Location: LCFF_X43_Y34_N19
\inst4|RegD4|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(11));

-- Location: LCCOMB_X43_Y34_N18
\inst4|Mux2|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~5_combout\ = (\inst18|output\(0) & ((\inst4|RegE5|output\(11)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegD4|output\(11) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegE5|output\(11),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(11),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux4~5_combout\);

-- Location: LCCOMB_X42_Y33_N30
\inst4|Mux2|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~6_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux4~5_combout\ & ((\inst4|RegG7|output\(11)))) # (!\inst4|Mux2|Mux4~5_combout\ & (\inst4|RegF6|output\(11))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegF6|output\(11),
	datab => \inst18|output\(1),
	datac => \inst4|RegG7|output\(11),
	datad => \inst4|Mux2|Mux4~5_combout\,
	combout => \inst4|Mux2|Mux4~6_combout\);

-- Location: LCFF_X42_Y33_N29
\inst4|RegA1|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(11));

-- Location: LCCOMB_X42_Y33_N28
\inst4|Mux2|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux4~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(11) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~9_combout\,
	datab => \inst4|Mux2|Mux4~6_combout\,
	datac => \inst4|RegA1|output\(11),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux4~7_combout\);

-- Location: LCFF_X41_Y33_N1
\inst4|RegB2|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(11));

-- Location: LCFF_X41_Y33_N23
\inst4|RegC3|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(11));

-- Location: LCCOMB_X41_Y33_N0
\inst4|Mux2|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux4~7_combout\ & ((\inst4|RegC3|output\(11)))) # (!\inst4|Mux2|Mux4~7_combout\ & (\inst4|RegB2|output\(11))))) # (!\inst4|Mux2|Mux0~5_combout\ & (\inst4|Mux2|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|Mux2|Mux4~7_combout\,
	datac => \inst4|RegB2|output\(11),
	datad => \inst4|RegC3|output\(11),
	combout => \inst4|Mux2|Mux4~8_combout\);

-- Location: LCCOMB_X37_Y34_N2
\inst4|Mux2|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux4~9_combout\ = (\inst4|Mux2|Mux4~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux4~4_combout\,
	datad => \inst4|Mux2|Mux4~8_combout\,
	combout => \inst4|Mux2|Mux4~9_combout\);

-- Location: LCFF_X37_Y34_N3
\RB|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux4~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(11));

-- Location: LCCOMB_X31_Y32_N12
\MuxB|lpm_mux_component|auto_generated|result_node[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datac => \RB|output\(11),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\);

-- Location: LCCOMB_X34_Y30_N8
\inst|inst4|output[11]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[11]~2_combout\ = \inst2|b_inv~regout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\,
	combout => \inst|inst4|output[11]~2_combout\);

-- Location: LCFF_X31_Y33_N31
\inst18|output[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(17),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(17));

-- Location: LCFF_X38_Y32_N31
\inst4|RegK11|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(13));

-- Location: LCCOMB_X43_Y32_N28
\inst4|Decoder|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~20_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- !\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~20_combout\);

-- Location: LCFF_X37_Y32_N25
\inst4|RegI9|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(13));

-- Location: LCFF_X37_Y32_N15
\inst4|RegH8|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(13));

-- Location: LCCOMB_X37_Y32_N24
\inst4|Mux1|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~2_combout\ = (\inst18|output\(4) & ((\inst18|output\(5)) # ((\inst4|RegI9|output\(13))))) # (!\inst18|output\(4) & (!\inst18|output\(5) & ((\inst4|RegH8|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegI9|output\(13),
	datad => \inst4|RegH8|output\(13),
	combout => \inst4|Mux1|Mux2~2_combout\);

-- Location: LCCOMB_X38_Y32_N30
\inst4|Mux1|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux2~2_combout\ & ((\inst4|RegK11|output\(13)))) # (!\inst4|Mux1|Mux2~2_combout\ & (\inst4|RegJ10|output\(13))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(13),
	datab => \inst18|output\(5),
	datac => \inst4|RegK11|output\(13),
	datad => \inst4|Mux1|Mux2~2_combout\,
	combout => \inst4|Mux1|Mux2~3_combout\);

-- Location: LCFF_X38_Y33_N9
\inst4|RegL12|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(13));

-- Location: LCCOMB_X37_Y33_N28
\inst4|Mux1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~0_combout\ = (\inst18|output\(4) & (((\inst18|output\(5))))) # (!\inst18|output\(4) & ((\inst18|output\(5) & ((\inst4|RegN14|output\(13)))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegL12|output\(13),
	datac => \inst18|output\(5),
	datad => \inst4|RegN14|output\(13),
	combout => \inst4|Mux1|Mux2~0_combout\);

-- Location: LCFF_X38_Y33_N19
\inst4|RegO15|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(13));

-- Location: LCCOMB_X38_Y31_N28
\inst4|RegM13|output[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[13]~feeder_combout\ = \RY|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(13),
	combout => \inst4|RegM13|output[13]~feeder_combout\);

-- Location: LCFF_X38_Y31_N29
\inst4|RegM13|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(13));

-- Location: LCCOMB_X38_Y33_N18
\inst4|Mux1|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~1_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux2~0_combout\ & (\inst4|RegO15|output\(13))) # (!\inst4|Mux1|Mux2~0_combout\ & ((\inst4|RegM13|output\(13)))))) # (!\inst18|output\(4) & (\inst4|Mux1|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|Mux1|Mux2~0_combout\,
	datac => \inst4|RegO15|output\(13),
	datad => \inst4|RegM13|output\(13),
	combout => \inst4|Mux1|Mux2~1_combout\);

-- Location: LCCOMB_X37_Y33_N30
\inst4|Mux1|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux2~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(7),
	datab => \inst18|output\(6),
	datac => \inst4|Mux1|Mux2~3_combout\,
	datad => \inst4|Mux1|Mux2~1_combout\,
	combout => \inst4|Mux1|Mux2~4_combout\);

-- Location: LCFF_X44_Y34_N1
\inst4|RegA1|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(13));

-- Location: LCCOMB_X44_Y34_N14
\inst4|Mux1|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux2~6_combout\)) # (!\inst4|Mux1|Mux1~2_combout\ & ((\inst4|RegA1|output\(13)))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux2~6_combout\,
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|Mux1|Mux1~2_combout\,
	datad => \inst4|RegA1|output\(13),
	combout => \inst4|Mux1|Mux2~7_combout\);

-- Location: LCCOMB_X37_Y33_N4
\inst4|RegC3|output[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegC3|output[13]~feeder_combout\ = \RY|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(13),
	combout => \inst4|RegC3|output[13]~feeder_combout\);

-- Location: LCFF_X37_Y33_N5
\inst4|RegC3|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegC3|output[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(13));

-- Location: LCFF_X37_Y34_N23
\inst4|RegB2|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(13));

-- Location: LCCOMB_X37_Y34_N16
\inst4|Mux1|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux2~7_combout\ & (\inst4|RegC3|output\(13))) # (!\inst4|Mux1|Mux2~7_combout\ & ((\inst4|RegB2|output\(13)))))) # (!\inst4|Mux1|Mux1~0_combout\ & (\inst4|Mux1|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|Mux1|Mux2~7_combout\,
	datac => \inst4|RegC3|output\(13),
	datad => \inst4|RegB2|output\(13),
	combout => \inst4|Mux1|Mux2~8_combout\);

-- Location: LCCOMB_X36_Y33_N10
\inst4|Mux1|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux2~9_combout\ = (\inst4|Mux1|Mux2~4_combout\) # ((\inst4|Mux1|Mux2~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux1|Mux2~4_combout\,
	datac => \inst4|Mux1|Mux2~8_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux2~9_combout\);

-- Location: LCFF_X31_Y33_N7
\RA|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux2~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(13));

-- Location: LCCOMB_X31_Y33_N6
\inst19|lpm_mux_component|auto_generated|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(17))) # (!\inst2|j_sel~regout\ & ((\RA|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \inst18|output\(17),
	datac => \RA|output\(13),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\);

-- Location: LCCOMB_X31_Y32_N6
\MuxB|lpm_mux_component|auto_generated|result_node[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\ = (\inst2|extend\(0) & ((\inst18|output\(14)))) # (!\inst2|extend\(0) & (\RB|output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RB|output\(13),
	datac => \inst18|output\(14),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\);

-- Location: LCCOMB_X34_Y30_N24
\inst|inst4|output[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[13]~1_combout\ = \inst2|b_inv~regout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[13]~1_combout\,
	combout => \inst|inst4|output[13]~1_combout\);

-- Location: LCCOMB_X35_Y34_N30
\MuxB|lpm_mux_component|auto_generated|result_node[12]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\ = (\inst2|extend\(0) & ((\inst18|output\(14)))) # (!\inst2|extend\(0) & (\RB|output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(12),
	datab => \inst18|output\(14),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\);

-- Location: LCCOMB_X33_Y34_N16
\inst|inst7|adder8|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder8|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & ((\inst|inst7|adder7|Cout~0_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\ & (\inst|inst7|adder7|Cout~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[8]~6_combout\,
	datab => \inst2|b_inv~regout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	datad => \inst|inst7|adder7|Cout~0_combout\,
	combout => \inst|inst7|adder8|Cout~0_combout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCFF_X33_Y30_N29
\inst7|SWITCHES|lpm_ff_component|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X33_Y30_N28
\inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(9) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(9),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0_combout\);

-- Location: LCCOMB_X32_Y34_N28
\inst13|lpm_mux_component|auto_generated|result_node[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ = (!\inst2|j_sel~regout\ & ((\RB|output\(3)) # (!\inst2|shift_sel~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|shift_sel~regout\,
	datac => \RB|output\(3),
	datad => \inst2|j_sel~regout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\);

-- Location: LCCOMB_X34_Y34_N24
\inst|inst4|output[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[9]~3_combout\ = \inst2|b_inv~regout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\,
	combout => \inst|inst4|output[9]~3_combout\);

-- Location: LCCOMB_X34_Y34_N18
\inst|inst5|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux6~0_combout\ = (\inst|inst1|f[9]~6_combout\ & ((\inst2|alu_op\(0)) # ((\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & !\inst2|alu_op\(1))))) # (!\inst|inst1|f[9]~6_combout\ & (\inst2|alu_op\(0) & 
-- ((\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\) # (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[9]~6_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux6~0_combout\);

-- Location: LCCOMB_X34_Y34_N16
\inst|inst5|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux6~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[9]~3_combout\ $ (((\inst|inst7|adder8|Cout~0_combout\ & \inst|inst5|Mux6~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(1),
	datab => \inst|inst7|adder8|Cout~0_combout\,
	datac => \inst|inst4|output[9]~3_combout\,
	datad => \inst|inst5|Mux6~0_combout\,
	combout => \inst|inst5|Mux6~1_combout\);

-- Location: LCFF_X34_Y34_N17
\RZ|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux6~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(9));

-- Location: LCCOMB_X31_Y32_N22
\inst13|lpm_mux_component|auto_generated|result_node[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\)) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & ((\RZ|output\(9)))) # (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & 
-- (\inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	datab => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\,
	datad => \RZ|output\(9),
	combout => \inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\);

-- Location: LCCOMB_X32_Y33_N20
\inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\);

-- Location: LCCOMB_X32_Y33_N4
\inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\);

-- Location: LCCOMB_X33_Y33_N4
\inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\);

-- Location: LCCOMB_X34_Y33_N16
\inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\ = (\inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\ & ((\inst2|j_sel~regout\) # ((!\RB|output\(2) & !\RB|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \RB|output\(2),
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\,
	datad => \RB|output\(1),
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\);

-- Location: LCCOMB_X31_Y32_N14
\inst13|lpm_mux_component|auto_generated|result_node[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\ & 
-- ((\inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\))) # (!\inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\)))) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	datab => \inst13|lpm_mux_component|auto_generated|result_node[9]~10_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\);

-- Location: LCCOMB_X36_Y32_N0
\MuxY|lpm_mux_component|auto_generated|result_node[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\ = (\RY|output[6]~7_combout\ & ((\inst6|inst|altsyncram_component|auto_generated|q_a\(9)) # ((\RY|output[6]~6_combout\)))) # (!\RY|output[6]~7_combout\ & (((!\RY|output[6]~6_combout\ & 
-- \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \RY|output[6]~7_combout\,
	datac => \RY|output[6]~6_combout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\);

-- Location: LCCOMB_X36_Y32_N24
\MuxY|lpm_mux_component|auto_generated|result_node[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[9]~1_combout\ = (\RY|output[6]~6_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\ & ((\inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0_combout\))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\ & (\inst5|inst4|lpm_ff_component|dffs\(9))))) # (!\RY|output[6]~6_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst4|lpm_ff_component|dffs\(9),
	datab => \RY|output[6]~6_combout\,
	datac => \inst7|inst|lpm_mux_component|auto_generated|result_node[9]~0_combout\,
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[9]~0_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[9]~1_combout\);

-- Location: LCFF_X36_Y32_N25
\RY|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[9]~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(9));

-- Location: LCFF_X41_Y33_N5
\inst4|RegC3|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(9));

-- Location: LCFF_X41_Y33_N31
\inst4|RegB2|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(9));

-- Location: LCFF_X42_Y33_N17
\inst4|RegA1|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(9));

-- Location: LCCOMB_X42_Y33_N16
\inst4|Mux2|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux6~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(9) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux6~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(9),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux6~7_combout\);

-- Location: LCCOMB_X41_Y33_N30
\inst4|Mux2|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux6~7_combout\ & (\inst4|RegC3|output\(9))) # (!\inst4|Mux2|Mux6~7_combout\ & ((\inst4|RegB2|output\(9)))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|RegC3|output\(9),
	datac => \inst4|RegB2|output\(9),
	datad => \inst4|Mux2|Mux6~7_combout\,
	combout => \inst4|Mux2|Mux6~8_combout\);

-- Location: LCCOMB_X41_Y31_N6
\inst4|Mux2|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux6~9_combout\ = (\inst4|Mux2|Mux6~4_combout\) # ((\inst4|Mux2|Mux6~8_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux6~4_combout\,
	datab => \inst4|Mux2|Mux6~8_combout\,
	datac => \inst18|output\(3),
	combout => \inst4|Mux2|Mux6~9_combout\);

-- Location: LCCOMB_X41_Y31_N28
\RB|output[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[9]~feeder_combout\ = \inst4|Mux2|Mux6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux6~9_combout\,
	combout => \RB|output[9]~feeder_combout\);

-- Location: LCFF_X41_Y31_N29
\RB|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(9));

-- Location: LCCOMB_X34_Y34_N28
\MuxB|lpm_mux_component|auto_generated|result_node[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datac => \RB|output\(9),
	datad => \inst2|extend\(0),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\);

-- Location: LCCOMB_X33_Y34_N2
\inst|inst7|adder9|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder9|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & ((\inst|inst7|adder8|Cout~0_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ & (\inst|inst7|adder8|Cout~0_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datac => \inst|inst7|adder8|Cout~0_combout\,
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[9]~5_combout\,
	combout => \inst|inst7|adder9|Cout~0_combout\);

-- Location: LCCOMB_X33_Y31_N16
\inst|inst7|adder10|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder10|Cout~0_combout\ = (\inst|inst7|adder9|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder9|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[10]~4_combout\,
	datab => \inst|inst7|adder9|Cout~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder10|Cout~0_combout\);

-- Location: LCCOMB_X34_Y30_N2
\inst|inst7|adder11|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder11|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & ((\inst|inst7|adder10|Cout~0_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\ & (\inst|inst7|adder10|Cout~0_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[11]~3_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => \inst|inst7|adder10|Cout~0_combout\,
	combout => \inst|inst7|adder11|Cout~0_combout\);

-- Location: LCCOMB_X34_Y30_N26
\inst|inst7|adder12|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder12|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & ((\inst|inst7|adder11|Cout~0_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (\inst|inst7|adder11|Cout~0_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[12]~2_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst|inst7|adder11|Cout~0_combout\,
	combout => \inst|inst7|adder12|Cout~0_combout\);

-- Location: LCCOMB_X34_Y30_N12
\inst|inst8|Z~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~5_combout\ = (\inst|inst7|adder10|Cout~0_combout\ & ((\inst|inst4|output[13]~1_combout\ $ (\inst|inst7|adder12|Cout~0_combout\)) # (!\inst|inst4|output[11]~2_combout\))) # (!\inst|inst7|adder10|Cout~0_combout\ & 
-- ((\inst|inst4|output[11]~2_combout\) # (\inst|inst4|output[13]~1_combout\ $ (\inst|inst7|adder12|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder10|Cout~0_combout\,
	datab => \inst|inst4|output[11]~2_combout\,
	datac => \inst|inst4|output[13]~1_combout\,
	datad => \inst|inst7|adder12|Cout~0_combout\,
	combout => \inst|inst8|Z~5_combout\);

-- Location: LCCOMB_X34_Y34_N10
\inst|inst8|Z~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~6_combout\ = (\inst|inst7|adder2|S~combout\) # ((\inst|inst8|Z~5_combout\) # (\inst|inst4|output[15]~0_combout\ $ (\inst|inst7|adder14|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst4|output[15]~0_combout\,
	datab => \inst|inst7|adder2|S~combout\,
	datac => \inst|inst7|adder14|Cout~0_combout\,
	datad => \inst|inst8|Z~5_combout\,
	combout => \inst|inst8|Z~6_combout\);

-- Location: LCCOMB_X34_Y34_N6
\inst|inst4|output[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[7]~4_combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\ $ (\inst2|b_inv~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[7]~7_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst4|output[7]~4_combout\);

-- Location: LCCOMB_X34_Y34_N20
\inst|inst8|Z~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~3_combout\ = (\inst|inst7|adder6|Cout~0_combout\ & ((\inst|inst7|adder8|Cout~0_combout\ $ (\inst|inst4|output[9]~3_combout\)) # (!\inst|inst4|output[7]~4_combout\))) # (!\inst|inst7|adder6|Cout~0_combout\ & 
-- ((\inst|inst4|output[7]~4_combout\) # (\inst|inst7|adder8|Cout~0_combout\ $ (\inst|inst4|output[9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder6|Cout~0_combout\,
	datab => \inst|inst7|adder8|Cout~0_combout\,
	datac => \inst|inst4|output[9]~3_combout\,
	datad => \inst|inst4|output[7]~4_combout\,
	combout => \inst|inst8|Z~3_combout\);

-- Location: LCCOMB_X35_Y32_N8
\inst|inst4|output[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[3]~6_combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\ $ (\inst2|b_inv~regout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[3]~11_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	combout => \inst|inst4|output[3]~6_combout\);

-- Location: LCCOMB_X35_Y32_N2
\inst|inst8|Z~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~2_combout\ = (\inst|inst7|adder2|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\)) # (!\inst|inst4|output[3]~6_combout\))) # 
-- (!\inst|inst7|adder2|Cout~0_combout\ & ((\inst|inst4|output[3]~6_combout\) # (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder2|Cout~0_combout\,
	datab => \inst|inst4|output[3]~6_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\,
	combout => \inst|inst8|Z~2_combout\);

-- Location: LCCOMB_X34_Y32_N6
\inst|inst8|Z~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~4_combout\ = (\inst|inst8|Z~3_combout\) # ((\inst|inst8|Z~2_combout\) # (\inst|inst7|adder4|Cout~0_combout\ $ (\inst|inst4|output[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder4|Cout~0_combout\,
	datab => \inst|inst4|output[5]~5_combout\,
	datac => \inst|inst8|Z~3_combout\,
	datad => \inst|inst8|Z~2_combout\,
	combout => \inst|inst8|Z~4_combout\);

-- Location: LCCOMB_X34_Y32_N30
\inst|inst8|Z~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|Z~7_combout\ = (!\inst|inst8|Z~0_combout\ & (!\inst|inst8|Z~1_combout\ & (!\inst|inst8|Z~6_combout\ & !\inst|inst8|Z~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst8|Z~0_combout\,
	datab => \inst|inst8|Z~1_combout\,
	datac => \inst|inst8|Z~6_combout\,
	datad => \inst|inst8|Z~4_combout\,
	combout => \inst|inst8|Z~7_combout\);

-- Location: LCCOMB_X31_Y30_N22
\inst2|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|process_0~0_combout\ = (\inst18|output\(22) & (!\inst18|output\(23) & \inst2|cdx~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst2|cdx~regout\,
	combout => \inst2|process_0~0_combout\);

-- Location: LCCOMB_X31_Y30_N28
\inst2|flag_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~1_combout\ = (\inst2|process_0~0_combout\) # ((\inst18|output\(21) & ((!\inst18|output\(20)))) # (!\inst18|output\(21) & (\inst18|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(15),
	datab => \inst18|output\(20),
	datac => \inst2|process_0~0_combout\,
	datad => \inst18|output\(21),
	combout => \inst2|flag_enable~1_combout\);

-- Location: LCCOMB_X31_Y30_N2
\inst2|flag_enable~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~2_combout\ = (!\inst18|output\(23) & (\inst2|cdx~regout\ & ((\inst18|output\(15)) # (!\inst18|output\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(23),
	datab => \inst18|output\(22),
	datac => \inst18|output\(15),
	datad => \inst2|cdx~regout\,
	combout => \inst2|flag_enable~2_combout\);

-- Location: LCCOMB_X31_Y30_N4
\inst2|flag_enable~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~3_combout\ = (\inst2|flag_enable~2_combout\ & ((\inst2|flag_enable~1_combout\) # ((!\inst18|output\(21) & \inst2|flag_enable~regout\)))) # (!\inst2|flag_enable~2_combout\ & (((\inst2|flag_enable~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(21),
	datab => \inst2|flag_enable~1_combout\,
	datac => \inst2|flag_enable~regout\,
	datad => \inst2|flag_enable~2_combout\,
	combout => \inst2|flag_enable~3_combout\);

-- Location: LCCOMB_X37_Y31_N4
\inst2|flag_enable~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~4_combout\ = (\inst2|flag_enable~0_combout\ & (\inst2|flag_enable~3_combout\ & ((\inst2|Add2~4_combout\) # (!\inst2|Equal17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datab => \inst2|flag_enable~0_combout\,
	datac => \inst2|flag_enable~3_combout\,
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|flag_enable~4_combout\);

-- Location: LCCOMB_X37_Y31_N22
\inst2|flag_enable~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|flag_enable~5_combout\ = (!\inst2|Add2~4_combout\ & (\inst2|Add2~0_combout\ & \inst2|Equal17~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datac => \inst2|Add2~0_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|flag_enable~5_combout\);

-- Location: LCFF_X37_Y31_N5
\inst2|flag_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|flag_enable~4_combout\,
	ena => \inst2|flag_enable~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|flag_enable~regout\);

-- Location: LCFF_X34_Y32_N31
\inst23|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst8|Z~7_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|flag_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst23|output\(3));

-- Location: LCCOMB_X33_Y34_N26
\MuxB|lpm_mux_component|auto_generated|result_node[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ = (\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|extend\(0),
	datac => \inst18|output\(14),
	datad => \RB|output\(15),
	combout => \MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\);

-- Location: LCFF_X31_Y33_N23
\inst18|output[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(19),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(19));

-- Location: LCCOMB_X38_Y31_N16
\inst4|RegM13|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegM13|output[15]~feeder_combout\);

-- Location: LCFF_X38_Y31_N17
\inst4|RegM13|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(15));

-- Location: LCCOMB_X38_Y31_N6
\inst4|Mux1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~1_combout\ = (\inst4|Mux1|Mux0~0_combout\ & ((\inst4|RegO15|output\(15)) # ((!\inst18|output\(4))))) # (!\inst4|Mux1|Mux0~0_combout\ & (((\inst4|RegM13|output\(15) & \inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux0~0_combout\,
	datab => \inst4|RegO15|output\(15),
	datac => \inst4|RegM13|output\(15),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux0~1_combout\);

-- Location: LCCOMB_X36_Y33_N2
\inst4|Mux1|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux0~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux0~3_combout\,
	datab => \inst4|Mux1|Mux0~1_combout\,
	datac => \inst18|output\(6),
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux0~4_combout\);

-- Location: LCCOMB_X36_Y33_N0
\inst4|Mux1|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux0~9_combout\ = (\inst4|Mux1|Mux0~4_combout\) # ((\inst4|Mux1|Mux0~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux0~8_combout\,
	datab => \inst4|Mux1|Mux0~4_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux0~9_combout\);

-- Location: LCFF_X31_Y33_N3
\RA|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux0~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(15));

-- Location: LCCOMB_X31_Y33_N2
\inst19|lpm_mux_component|auto_generated|result_node[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(19))) # (!\inst2|j_sel~regout\ & ((\RA|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \inst18|output\(19),
	datac => \RA|output\(15),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\);

-- Location: LCCOMB_X33_Y34_N28
\inst|inst8|V\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst8|V~combout\ = (\inst|inst7|adder14|Cout~0_combout\ & (!\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ $ (!\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder14|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder14|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	combout => \inst|inst8|V~combout\);

-- Location: LCFF_X33_Y34_N29
\inst23|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst8|V~combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|flag_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst23|output\(2));

-- Location: LCCOMB_X31_Y33_N28
\inst2|cdx~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~9_combout\ = (\inst18|output\(16) & ((\inst23|output\(2) & ((!\inst23|output\(3)))) # (!\inst23|output\(2) & (\inst23|output\(0))))) # (!\inst18|output\(16) & (\inst23|output\(0) $ (((!\inst23|output\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst23|output\(0),
	datab => \inst23|output\(3),
	datac => \inst18|output\(16),
	datad => \inst23|output\(2),
	combout => \inst2|cdx~9_combout\);

-- Location: LCCOMB_X31_Y33_N10
\inst2|cdx~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~10_combout\ = (\inst18|output\(17) & ((\inst2|cdx~9_combout\) # ((\inst23|output\(3) & \inst18|output\(16))))) # (!\inst18|output\(17) & (\inst2|cdx~9_combout\ & ((\inst18|output\(16)) # (!\inst23|output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(17),
	datab => \inst23|output\(3),
	datac => \inst18|output\(16),
	datad => \inst2|cdx~9_combout\,
	combout => \inst2|cdx~10_combout\);

-- Location: LCCOMB_X31_Y33_N26
\inst2|cdx~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~4_combout\ = (\inst23|output\(1) & (!\inst18|output\(16) & ((!\inst18|output\(17)) # (!\inst23|output\(3))))) # (!\inst23|output\(1) & (\inst18|output\(16) & ((\inst23|output\(3)) # (!\inst18|output\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst23|output\(1),
	datab => \inst23|output\(3),
	datac => \inst18|output\(16),
	datad => \inst18|output\(17),
	combout => \inst2|cdx~4_combout\);

-- Location: LCCOMB_X31_Y30_N0
\inst2|cdx~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|cdx~8_combout\ = (\inst2|cdx~7_combout\ & ((\inst2|cdx~10_combout\) # ((!\inst18|output\(19))))) # (!\inst2|cdx~7_combout\ & (((\inst18|output\(19) & \inst2|cdx~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|cdx~7_combout\,
	datab => \inst2|cdx~10_combout\,
	datac => \inst18|output\(19),
	datad => \inst2|cdx~4_combout\,
	combout => \inst2|cdx~8_combout\);

-- Location: LCFF_X31_Y30_N1
\inst2|cdx\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst2|cdx~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|cdx~regout\);

-- Location: LCCOMB_X31_Y30_N26
\inst2|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|process_0~3_combout\ = (!\inst18|output\(23) & (!\inst18|output\(22) & \inst2|cdx~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(23),
	datac => \inst18|output\(22),
	datad => \inst2|cdx~regout\,
	combout => \inst2|process_0~3_combout\);

-- Location: LCCOMB_X38_Y30_N12
\inst2|pc_select~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_select~0_combout\ = ((!\inst18|output\(20)) # (!\inst2|process_0~3_combout\)) # (!\inst18|output\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(21),
	datac => \inst2|process_0~3_combout\,
	datad => \inst18|output\(20),
	combout => \inst2|pc_select~0_combout\);

-- Location: LCCOMB_X31_Y30_N18
\inst2|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|process_0~4_combout\ = (\inst18|output\(22)) # ((!\inst2|cdx~regout\) # (!\inst18|output\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst2|cdx~regout\,
	combout => \inst2|process_0~4_combout\);

-- Location: LCCOMB_X37_Y31_N14
\inst2|pc_select~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_select~1_combout\ = (\inst2|flag_enable~0_combout\ & (((\inst2|pc_select~regout\ & \inst2|pc_select~0_combout\)) # (!\inst2|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|pc_select~regout\,
	datab => \inst2|flag_enable~0_combout\,
	datac => \inst2|pc_select~0_combout\,
	datad => \inst2|process_0~4_combout\,
	combout => \inst2|pc_select~1_combout\);

-- Location: LCCOMB_X37_Y31_N10
\inst2|pc_select~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|pc_select~2_combout\ = (\inst2|pc_select~1_combout\) # ((!\inst2|Add2~4_combout\ & \inst2|Equal17~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~4_combout\,
	datac => \inst2|pc_select~1_combout\,
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|pc_select~2_combout\);

-- Location: LCFF_X37_Y31_N11
\inst2|pc_select\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|pc_select~2_combout\,
	ena => \inst2|flag_enable~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|pc_select~regout\);

-- Location: LCFF_X34_Y31_N31
\inst5|inst2|lpm_ff_component|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[10]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(10));

-- Location: LCCOMB_X38_Y31_N20
\inst5|inst4|lpm_ff_component|dffs[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[10]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(10),
	combout => \inst5|inst4|lpm_ff_component|dffs[10]~feeder_combout\);

-- Location: LCFF_X38_Y31_N21
\inst5|inst4|lpm_ff_component|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(10));

-- Location: LCFF_X38_Y31_N19
\RY|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[10]~5_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(10));

-- Location: LCFF_X38_Y33_N21
\inst4|RegO15|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(10));

-- Location: LCFF_X38_Y34_N21
\inst4|RegM13|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(10));

-- Location: LCFF_X38_Y33_N7
\inst4|RegL12|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(10));

-- Location: LCCOMB_X38_Y34_N2
\inst4|Mux1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~0_combout\ = (\inst18|output\(5) & ((\inst4|RegN14|output\(10)) # ((\inst18|output\(4))))) # (!\inst18|output\(5) & (((\inst4|RegL12|output\(10) & !\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegN14|output\(10),
	datab => \inst4|RegL12|output\(10),
	datac => \inst18|output\(5),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux5~0_combout\);

-- Location: LCCOMB_X38_Y34_N4
\inst4|Mux1|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~1_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux5~0_combout\ & (\inst4|RegO15|output\(10))) # (!\inst4|Mux1|Mux5~0_combout\ & ((\inst4|RegM13|output\(10)))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegO15|output\(10),
	datac => \inst4|RegM13|output\(10),
	datad => \inst4|Mux1|Mux5~0_combout\,
	combout => \inst4|Mux1|Mux5~1_combout\);

-- Location: LCCOMB_X38_Y34_N30
\inst4|Mux1|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux5~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux5~3_combout\,
	datab => \inst4|Mux1|Mux5~1_combout\,
	datac => \inst18|output\(6),
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux5~4_combout\);

-- Location: LCFF_X44_Y34_N23
\inst4|RegA1|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(10));

-- Location: LCCOMB_X44_Y34_N6
\inst4|Mux1|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux5~6_combout\)) # (!\inst4|Mux1|Mux1~2_combout\ & ((\inst4|RegA1|output\(10)))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux5~6_combout\,
	datab => \inst4|Mux1|Mux1~1_combout\,
	datac => \inst4|Mux1|Mux1~2_combout\,
	datad => \inst4|RegA1|output\(10),
	combout => \inst4|Mux1|Mux5~7_combout\);

-- Location: LCFF_X38_Y34_N9
\inst4|RegC3|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(10));

-- Location: LCCOMB_X42_Y32_N12
\inst4|RegB2|output[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegB2|output[10]~feeder_combout\ = \RY|output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(10),
	combout => \inst4|RegB2|output[10]~feeder_combout\);

-- Location: LCFF_X42_Y32_N13
\inst4|RegB2|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegB2|output[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(10));

-- Location: LCCOMB_X38_Y34_N18
\inst4|Mux1|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux5~7_combout\ & (\inst4|RegC3|output\(10))) # (!\inst4|Mux1|Mux5~7_combout\ & ((\inst4|RegB2|output\(10)))))) # (!\inst4|Mux1|Mux1~0_combout\ & (\inst4|Mux1|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|Mux1|Mux5~7_combout\,
	datac => \inst4|RegC3|output\(10),
	datad => \inst4|RegB2|output\(10),
	combout => \inst4|Mux1|Mux5~8_combout\);

-- Location: LCCOMB_X38_Y34_N28
\inst4|Mux1|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux5~9_combout\ = (\inst4|Mux1|Mux5~4_combout\) # ((!\inst18|output\(7) & \inst4|Mux1|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(7),
	datab => \inst4|Mux1|Mux5~4_combout\,
	datad => \inst4|Mux1|Mux5~8_combout\,
	combout => \inst4|Mux1|Mux5~9_combout\);

-- Location: LCFF_X32_Y32_N11
\RA|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux5~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(10));

-- Location: LCCOMB_X32_Y32_N10
\inst19|lpm_mux_component|auto_generated|result_node[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\ = (\inst2|j_sel~regout\ & ((\inst18|output\(14)))) # (!\inst2|j_sel~regout\ & (\RA|output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|j_sel~regout\,
	datac => \RA|output\(10),
	datad => \inst18|output\(14),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\);

-- Location: LCCOMB_X32_Y32_N20
\inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\);

-- Location: LCCOMB_X33_Y33_N6
\inst16|lpm_mux_component|auto_generated|result_node[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ = (\RB|output\(1) & !\inst2|j_sel~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RB|output\(1),
	datad => \inst2|j_sel~regout\,
	combout => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\);

-- Location: LCCOMB_X32_Y32_N28
\inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\);

-- Location: LCCOMB_X32_Y33_N16
\inst16|lpm_mux_component|auto_generated|result_node[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ = (\RB|output\(2) & !\inst2|j_sel~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RB|output\(2),
	datad => \inst2|j_sel~regout\,
	combout => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\);

-- Location: LCCOMB_X31_Y33_N20
\inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((!\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (!\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39_combout\);

-- Location: LCCOMB_X32_Y32_N30
\inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[30]~39_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41_combout\);

-- Location: LCCOMB_X32_Y32_N18
\inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[46]~41_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45_combout\);

-- Location: LCCOMB_X33_Y33_N18
\inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\);

-- Location: LCCOMB_X33_Y33_N30
\inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ & ((\inst2|j_sel~regout\) # (!\RB|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datad => \RB|output\(0),
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66_combout\);

-- Location: LCCOMB_X33_Y33_N0
\inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[16]~66_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\);

-- Location: LCCOMB_X33_Y33_N8
\inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\);

-- Location: LCCOMB_X33_Y33_N14
\inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\);

-- Location: LCCOMB_X33_Y33_N2
\inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\);

-- Location: LCCOMB_X32_Y34_N2
\inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[62]~45_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52_combout\);

-- Location: LCCOMB_X35_Y34_N14
\inst|inst7|adder14|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder14|S~combout\ = \inst|inst7|adder13|Cout~0_combout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\ $ (\inst2|b_inv~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder13|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[14]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst7|adder14|S~combout\);

-- Location: LCCOMB_X35_Y34_N4
\inst|inst5|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux1~0_combout\ = (\inst2|alu_op\(0) & ((\inst2|alu_op\(1) & ((\inst|inst7|adder14|S~combout\))) # (!\inst2|alu_op\(1) & (\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\)))) # (!\inst2|alu_op\(0) & 
-- (\inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst|inst7|adder14|S~combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux1~0_combout\);

-- Location: LCCOMB_X35_Y34_N26
\inst|inst5|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux1~1_combout\ = (\inst|inst5|Mux1~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[14]~1_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux1~0_combout\ & (\inst|inst1|f[14]~1_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[14]~1_combout\,
	datab => \inst|inst5|Mux1~0_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux1~1_combout\);

-- Location: LCFF_X32_Y34_N11
\RZ|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst|inst5|Mux1~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(14));

-- Location: LCCOMB_X32_Y34_N10
\inst13|lpm_mux_component|auto_generated|result_node[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\ = (\inst20~combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52_combout\)) # (!\inst20~combout\ & ((\RZ|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[78]~52_combout\,
	datac => \RZ|output\(14),
	datad => \inst20~combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\);

-- Location: LCCOMB_X32_Y30_N28
\inst15|lpm_mux_component|auto_generated|result_node[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[14]~1_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[14]~1_combout\);

-- Location: LCCOMB_X32_Y30_N30
\RY|output[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[14]~1_combout\ = (\inst2|y_select\(0) & ((\inst15|lpm_mux_component|auto_generated|result_node[14]~1_combout\))) # (!\inst2|y_select\(0) & (\inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|y_select\(0),
	datab => \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => \inst15|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	combout => \RY|output[14]~1_combout\);

-- Location: LCCOMB_X36_Y31_N10
\inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datac => \inst18|output\(14),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\);

-- Location: LCCOMB_X35_Y31_N26
\inst5|inst2|lpm_ff_component|dffs[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[13]~42_combout\ = (\inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(13) & (\inst5|inst2|lpm_ff_component|dffs[12]~41\ & VCC)) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(13) & (!\inst5|inst2|lpm_ff_component|dffs[12]~41\)))) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & ((\inst5|inst2|lpm_ff_component|dffs\(13) & 
-- (!\inst5|inst2|lpm_ff_component|dffs[12]~41\)) # (!\inst5|inst2|lpm_ff_component|dffs\(13) & ((\inst5|inst2|lpm_ff_component|dffs[12]~41\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[13]~43\ = CARRY((\inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & (!\inst5|inst2|lpm_ff_component|dffs\(13) & !\inst5|inst2|lpm_ff_component|dffs[12]~41\)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & ((!\inst5|inst2|lpm_ff_component|dffs[12]~41\) # (!\inst5|inst2|lpm_ff_component|dffs\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datab => \inst5|inst2|lpm_ff_component|dffs\(13),
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[12]~41\,
	combout => \inst5|inst2|lpm_ff_component|dffs[13]~42_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[13]~43\);

-- Location: LCCOMB_X34_Y30_N4
\inst5|inst2|lpm_ff_component|dffs[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[13]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[13]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[13]~42_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[13]~feeder_combout\);

-- Location: LCFF_X34_Y30_N5
\inst5|inst2|lpm_ff_component|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst5|inst2|lpm_ff_component|dffs[13]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(13));

-- Location: LCCOMB_X35_Y31_N28
\inst5|inst2|lpm_ff_component|dffs[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[14]~44_combout\ = ((\inst5|inst2|lpm_ff_component|dffs\(14) $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\ $ (!\inst5|inst2|lpm_ff_component|dffs[13]~43\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[14]~45\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(14) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\) # (!\inst5|inst2|lpm_ff_component|dffs[13]~43\))) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(14) & (\inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & !\inst5|inst2|lpm_ff_component|dffs[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(14),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[13]~43\,
	combout => \inst5|inst2|lpm_ff_component|dffs[14]~44_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[14]~45\);

-- Location: LCCOMB_X34_Y30_N30
\inst5|inst2|lpm_ff_component|dffs[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[14]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[14]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[14]~44_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[14]~feeder_combout\);

-- Location: LCFF_X34_Y30_N31
\inst5|inst2|lpm_ff_component|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst5|inst2|lpm_ff_component|dffs[14]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(14));

-- Location: LCCOMB_X34_Y30_N22
\inst5|inst4|lpm_ff_component|dffs[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[14]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(14),
	combout => \inst5|inst4|lpm_ff_component|dffs[14]~feeder_combout\);

-- Location: LCFF_X34_Y30_N23
\inst5|inst4|lpm_ff_component|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[14]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(14));

-- Location: LCFF_X32_Y30_N31
\RY|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[14]~1_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(14));

-- Location: LCFF_X38_Y32_N17
\inst4|RegJ10|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(14));

-- Location: LCFF_X38_Y32_N23
\inst4|RegK11|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(14));

-- Location: LCCOMB_X38_Y32_N16
\inst4|Mux2|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~3_combout\ = (\inst4|Mux2|Mux1~2_combout\ & (((\inst4|RegK11|output\(14))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux1~2_combout\ & (\inst18|output\(1) & (\inst4|RegJ10|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux1~2_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegJ10|output\(14),
	datad => \inst4|RegK11|output\(14),
	combout => \inst4|Mux2|Mux1~3_combout\);

-- Location: LCCOMB_X38_Y33_N24
\inst4|Mux2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(14))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(14),
	datac => \inst4|RegL12|output\(14),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux1~0_combout\);

-- Location: LCCOMB_X38_Y31_N22
\inst4|Mux2|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~1_combout\ = (\inst4|Mux2|Mux1~0_combout\ & ((\inst4|RegO15|output\(14)) # ((!\inst18|output\(0))))) # (!\inst4|Mux2|Mux1~0_combout\ & (((\inst4|RegM13|output\(14) & \inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegO15|output\(14),
	datab => \inst4|Mux2|Mux1~0_combout\,
	datac => \inst4|RegM13|output\(14),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux1~1_combout\);

-- Location: LCCOMB_X41_Y31_N2
\inst4|Mux2|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux1~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst4|Mux2|Mux1~3_combout\,
	datac => \inst18|output\(3),
	datad => \inst4|Mux2|Mux1~1_combout\,
	combout => \inst4|Mux2|Mux1~4_combout\);

-- Location: LCCOMB_X43_Y32_N8
\inst4|Decoder|Mux14~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~29_combout\ = (\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\ & (\inst4|Decoder|Mux14~14_combout\ & !\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	datac => \inst4|Decoder|Mux14~14_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	combout => \inst4|Decoder|Mux14~29_combout\);

-- Location: LCFF_X44_Y33_N11
\inst4|RegF6|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(14));

-- Location: LCFF_X43_Y34_N15
\inst4|RegD4|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(14));

-- Location: LCCOMB_X43_Y34_N14
\inst4|Mux2|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~5_combout\ = (\inst18|output\(1) & ((\inst4|RegF6|output\(14)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegD4|output\(14) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegF6|output\(14),
	datac => \inst4|RegD4|output\(14),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux1~5_combout\);

-- Location: LCFF_X43_Y34_N5
\inst4|RegE5|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(14));

-- Location: LCFF_X44_Y34_N31
\inst4|RegG7|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(14));

-- Location: LCCOMB_X43_Y34_N4
\inst4|Mux2|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~6_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux1~5_combout\ & ((\inst4|RegG7|output\(14)))) # (!\inst4|Mux2|Mux1~5_combout\ & (\inst4|RegE5|output\(14))))) # (!\inst18|output\(0) & (\inst4|Mux2|Mux1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|Mux2|Mux1~5_combout\,
	datac => \inst4|RegE5|output\(14),
	datad => \inst4|RegG7|output\(14),
	combout => \inst4|Mux2|Mux1~6_combout\);

-- Location: LCCOMB_X44_Y34_N2
\inst4|Mux2|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & (((\inst4|Mux2|Mux1~6_combout\) # (!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (\inst4|RegA1|output\(14) & ((\inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(14),
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|Mux2|Mux1~6_combout\,
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux1~7_combout\);

-- Location: LCFF_X41_Y33_N15
\inst4|RegC3|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(14));

-- Location: LCCOMB_X41_Y33_N26
\inst4|Mux2|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~8_combout\ = (\inst4|Mux2|Mux1~7_combout\ & (((\inst4|RegC3|output\(14)) # (!\inst4|Mux2|Mux0~5_combout\)))) # (!\inst4|Mux2|Mux1~7_combout\ & (\inst4|RegB2|output\(14) & ((\inst4|Mux2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(14),
	datab => \inst4|Mux2|Mux1~7_combout\,
	datac => \inst4|RegC3|output\(14),
	datad => \inst4|Mux2|Mux0~5_combout\,
	combout => \inst4|Mux2|Mux1~8_combout\);

-- Location: LCCOMB_X41_Y31_N12
\inst4|Mux2|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux1~9_combout\ = (\inst4|Mux2|Mux1~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux2|Mux1~4_combout\,
	datac => \inst18|output\(3),
	datad => \inst4|Mux2|Mux1~8_combout\,
	combout => \inst4|Mux2|Mux1~9_combout\);

-- Location: LCCOMB_X41_Y31_N26
\RB|output[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[14]~feeder_combout\ = \inst4|Mux2|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux1~9_combout\,
	combout => \RB|output[14]~feeder_combout\);

-- Location: LCFF_X41_Y31_N27
\RB|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[14]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(14));

-- Location: LCFF_X35_Y34_N19
\RM|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \RB|output\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(14));

-- Location: LCFF_X32_Y32_N13
\inst18|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(15));

-- Location: LCCOMB_X34_Y31_N28
\inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0_combout\ = (\inst18|output\(15) & \inst2|inc_select~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(15),
	datad => \inst2|inc_select~regout\,
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0_combout\);

-- Location: LCCOMB_X35_Y31_N30
\inst5|inst2|lpm_ff_component|dffs[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[15]~46_combout\ = \inst5|inst2|lpm_ff_component|dffs\(15) $ (\inst5|inst2|lpm_ff_component|dffs[14]~45\ $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs\(15),
	datad => \inst5|inst|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	cin => \inst5|inst2|lpm_ff_component|dffs[14]~45\,
	combout => \inst5|inst2|lpm_ff_component|dffs[15]~46_combout\);

-- Location: LCCOMB_X31_Y34_N12
\inst5|inst2|lpm_ff_component|dffs[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[15]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[15]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[15]~46_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[15]~feeder_combout\);

-- Location: LCFF_X31_Y34_N13
\inst5|inst2|lpm_ff_component|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst5|inst2|lpm_ff_component|dffs[15]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(15));

-- Location: LCCOMB_X32_Y30_N18
\inst8|lpm_mux_component|auto_generated|result_node[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(15)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(15),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\);

-- Location: LCCOMB_X33_Y30_N4
\inst8|lpm_mux_component|auto_generated|result_node[14]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(14))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs\(14),
	datac => \inst2|ma_select~regout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\);

-- Location: LCCOMB_X32_Y30_N2
\inst14|IO_sel\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst14|IO_sel~combout\ = (\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\) # ((\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\) # ((\inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\) # 
-- (\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datab => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	combout => \inst14|IO_sel~combout\);

-- Location: LCCOMB_X37_Y31_N24
\inst15|lpm_mux_component|auto_generated|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|lpm_mux_component|auto_generated|result_node[13]~2_combout\ = (!\inst14|IO_sel~combout\ & \inst6|inst|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst14|IO_sel~combout\,
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(13),
	combout => \inst15|lpm_mux_component|auto_generated|result_node[13]~2_combout\);

-- Location: LCCOMB_X38_Y31_N0
\RY|output[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[13]~2_combout\ = (\inst2|y_select\(0) & (\inst15|lpm_mux_component|auto_generated|result_node[13]~2_combout\)) # (!\inst2|y_select\(0) & ((\inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|y_select\(0),
	datab => \inst15|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	combout => \RY|output[13]~2_combout\);

-- Location: LCCOMB_X38_Y31_N4
\inst5|inst4|lpm_ff_component|dffs[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[13]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst5|inst2|lpm_ff_component|dffs\(13),
	combout => \inst5|inst4|lpm_ff_component|dffs[13]~feeder_combout\);

-- Location: LCFF_X38_Y31_N5
\inst5|inst4|lpm_ff_component|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(13));

-- Location: LCFF_X38_Y31_N1
\RY|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[13]~2_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(13));

-- Location: LCCOMB_X37_Y33_N6
\inst4|RegN14|output[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[13]~feeder_combout\ = \RY|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(13),
	combout => \inst4|RegN14|output[13]~feeder_combout\);

-- Location: LCFF_X37_Y33_N7
\inst4|RegN14|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(13));

-- Location: LCCOMB_X38_Y33_N8
\inst4|Mux2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(13))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(13),
	datac => \inst4|RegL12|output\(13),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux2~0_combout\);

-- Location: LCCOMB_X38_Y33_N10
\inst4|Mux2|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~1_combout\ = (\inst4|Mux2|Mux2~0_combout\ & (((\inst4|RegO15|output\(13)) # (!\inst18|output\(0))))) # (!\inst4|Mux2|Mux2~0_combout\ & (\inst4|RegM13|output\(13) & (\inst18|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(13),
	datab => \inst4|Mux2|Mux2~0_combout\,
	datac => \inst18|output\(0),
	datad => \inst4|RegO15|output\(13),
	combout => \inst4|Mux2|Mux2~1_combout\);

-- Location: LCFF_X38_Y32_N25
\inst4|RegJ10|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(13));

-- Location: LCCOMB_X38_Y32_N24
\inst4|Mux2|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~3_combout\ = (\inst4|Mux2|Mux2~2_combout\ & (((\inst4|RegK11|output\(13))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux2~2_combout\ & (\inst18|output\(1) & (\inst4|RegJ10|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux2~2_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegJ10|output\(13),
	datad => \inst4|RegK11|output\(13),
	combout => \inst4|Mux2|Mux2~3_combout\);

-- Location: LCCOMB_X37_Y34_N14
\inst4|Mux2|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux2~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst4|Mux2|Mux2~1_combout\,
	datac => \inst4|Mux2|Mux2~3_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux2~4_combout\);

-- Location: LCFF_X44_Y34_N27
\inst4|RegG7|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(13));

-- Location: LCCOMB_X44_Y33_N0
\inst4|RegF6|output[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegF6|output[13]~feeder_combout\ = \RY|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(13),
	combout => \inst4|RegF6|output[13]~feeder_combout\);

-- Location: LCFF_X44_Y33_N1
\inst4|RegF6|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegF6|output[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(13));

-- Location: LCCOMB_X44_Y34_N26
\inst4|Mux2|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~6_combout\ = (\inst4|Mux2|Mux2~5_combout\ & (((\inst4|RegG7|output\(13))) # (!\inst18|output\(1)))) # (!\inst4|Mux2|Mux2~5_combout\ & (\inst18|output\(1) & ((\inst4|RegF6|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux2~5_combout\,
	datab => \inst18|output\(1),
	datac => \inst4|RegG7|output\(13),
	datad => \inst4|RegF6|output\(13),
	combout => \inst4|Mux2|Mux2~6_combout\);

-- Location: LCCOMB_X44_Y34_N0
\inst4|Mux2|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & (((\inst4|Mux2|Mux2~6_combout\)) # (!\inst4|Mux2|Mux0~8_combout\))) # (!\inst4|Mux2|Mux0~9_combout\ & (\inst4|Mux2|Mux0~8_combout\ & (\inst4|RegA1|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~9_combout\,
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|RegA1|output\(13),
	datad => \inst4|Mux2|Mux2~6_combout\,
	combout => \inst4|Mux2|Mux2~7_combout\);

-- Location: LCCOMB_X37_Y34_N24
\inst4|Mux2|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux2~7_combout\ & ((\inst4|RegC3|output\(13)))) # (!\inst4|Mux2|Mux2~7_combout\ & (\inst4|RegB2|output\(13))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|RegB2|output\(13),
	datac => \inst4|RegC3|output\(13),
	datad => \inst4|Mux2|Mux2~7_combout\,
	combout => \inst4|Mux2|Mux2~8_combout\);

-- Location: LCCOMB_X37_Y34_N6
\inst4|Mux2|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux2~9_combout\ = (\inst4|Mux2|Mux2~4_combout\) # ((\inst4|Mux2|Mux2~8_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux2|Mux2~4_combout\,
	datac => \inst4|Mux2|Mux2~8_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux2~9_combout\);

-- Location: LCFF_X37_Y34_N7
\RB|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux2~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(13));

-- Location: LCCOMB_X34_Y34_N14
\RM|output[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[13]~feeder_combout\ = \RB|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(13),
	combout => \RM|output[13]~feeder_combout\);

-- Location: LCFF_X34_Y34_N15
\RM|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[13]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(13));

-- Location: LCFF_X32_Y32_N21
\inst18|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(13),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(13));

-- Location: LCFF_X42_Y34_N9
\inst4|RegN14|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(9));

-- Location: LCCOMB_X41_Y34_N0
\inst4|RegL12|output[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegL12|output[9]~feeder_combout\ = \RY|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(9),
	combout => \inst4|RegL12|output[9]~feeder_combout\);

-- Location: LCFF_X41_Y34_N1
\inst4|RegL12|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegL12|output[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(9));

-- Location: LCCOMB_X42_Y34_N30
\inst4|Mux1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~0_combout\ = (\inst18|output\(4) & (\inst18|output\(5))) # (!\inst18|output\(4) & ((\inst18|output\(5) & (\inst4|RegN14|output\(9))) # (!\inst18|output\(5) & ((\inst4|RegL12|output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(9),
	datad => \inst4|RegL12|output\(9),
	combout => \inst4|Mux1|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y31_N24
\inst4|RegM13|output[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegM13|output[9]~feeder_combout\ = \RY|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(9),
	combout => \inst4|RegM13|output[9]~feeder_combout\);

-- Location: LCFF_X41_Y31_N25
\inst4|RegM13|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegM13|output[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegM13|output\(9));

-- Location: LCCOMB_X41_Y34_N8
\inst4|Mux1|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~1_combout\ = (\inst4|Mux1|Mux6~0_combout\ & ((\inst4|RegO15|output\(9)) # ((!\inst18|output\(4))))) # (!\inst4|Mux1|Mux6~0_combout\ & (((\inst4|RegM13|output\(9) & \inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegO15|output\(9),
	datab => \inst4|Mux1|Mux6~0_combout\,
	datac => \inst4|RegM13|output\(9),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux6~1_combout\);

-- Location: LCCOMB_X38_Y34_N10
\inst4|Mux1|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux6~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux6~3_combout\,
	datab => \inst18|output\(6),
	datac => \inst4|Mux1|Mux6~1_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux6~4_combout\);

-- Location: LCCOMB_X38_Y34_N12
\inst4|Mux1|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux6~9_combout\ = (\inst4|Mux1|Mux6~4_combout\) # ((\inst4|Mux1|Mux6~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux6~8_combout\,
	datab => \inst4|Mux1|Mux6~4_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux6~9_combout\);

-- Location: LCFF_X32_Y32_N5
\RA|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux6~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(9));

-- Location: LCCOMB_X32_Y32_N16
\inst19|lpm_mux_component|auto_generated|result_node[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(13))) # (!\inst2|j_sel~regout\ & ((\RA|output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(13),
	datac => \RA|output\(9),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\);

-- Location: LCFF_X34_Y31_N25
\inst5|inst2|lpm_ff_component|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[9]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X36_Y32_N4
\inst8|lpm_mux_component|auto_generated|result_node[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(9)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\,
	datab => \inst2|ma_select~regout\,
	datac => \inst5|inst2|lpm_ff_component|dffs\(9),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\);

-- Location: LCCOMB_X31_Y30_N16
\inst18|output[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|output[23]~feeder_combout\ = \inst6|inst|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \inst18|output[23]~feeder_combout\);

-- Location: LCFF_X31_Y30_N17
\inst18|output[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst18|output[23]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(23));

-- Location: LCCOMB_X31_Y30_N24
\inst2|rf_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|rf_write~0_combout\ = (\inst18|output\(22) & (\inst18|output\(23) & (\inst18|output\(21) $ (\inst18|output\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(21),
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst18|output\(20),
	combout => \inst2|rf_write~0_combout\);

-- Location: LCCOMB_X38_Y30_N2
\inst2|c_select~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select~10_combout\ = (\inst2|rf_write~0_combout\ & (((\inst18|output\(21)) # (!\inst18|output\(20))))) # (!\inst2|rf_write~0_combout\ & (\inst2|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~4_combout\,
	datab => \inst18|output\(21),
	datac => \inst2|rf_write~0_combout\,
	datad => \inst18|output\(20),
	combout => \inst2|c_select~10_combout\);

-- Location: LCCOMB_X38_Y30_N20
\inst2|c_select~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|c_select~8_combout\ = (\inst2|c_select~10_combout\ & ((\inst2|Add2~4_combout\) # (!\inst2|Equal17~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|c_select~10_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|c_select~8_combout\);

-- Location: LCFF_X38_Y30_N21
\inst2|c_select[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|c_select~8_combout\,
	ena => \inst2|c_select[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|c_select\(0));

-- Location: LCCOMB_X40_Y30_N28
\inst9|lpm_mux_component|auto_generated|result_node[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ = (\inst2|c_select\(1)) # ((\inst2|c_select\(0) & ((\inst18|output\(3)))) # (!\inst2|c_select\(0) & (\inst18|output\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|c_select\(1),
	datab => \inst18|output\(11),
	datac => \inst2|c_select\(0),
	datad => \inst18|output\(3),
	combout => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\);

-- Location: LCCOMB_X43_Y32_N14
\inst4|Decoder|Mux14~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Decoder|Mux14~25_combout\ = (\inst4|Decoder|Mux14~12_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\ & (!\inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\ & 
-- !\inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Decoder|Mux14~12_combout\,
	datab => \inst9|lpm_mux_component|auto_generated|result_node[3]~0_combout\,
	datac => \inst9|lpm_mux_component|auto_generated|result_node[2]~1_combout\,
	datad => \inst9|lpm_mux_component|auto_generated|result_node[1]~3_combout\,
	combout => \inst4|Decoder|Mux14~25_combout\);

-- Location: LCFF_X42_Y33_N21
\inst4|RegA1|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(8));

-- Location: LCCOMB_X41_Y33_N8
\inst4|Mux1|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & (\inst4|Mux1|Mux7~6_combout\)) # (!\inst4|Mux1|Mux1~2_combout\ & ((\inst4|RegA1|output\(8)))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux7~6_combout\,
	datab => \inst4|RegA1|output\(8),
	datac => \inst4|Mux1|Mux1~1_combout\,
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux7~7_combout\);

-- Location: LCFF_X41_Y33_N3
\inst4|RegC3|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(8));

-- Location: LCCOMB_X41_Y33_N2
\inst4|Mux1|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~8_combout\ = (\inst4|Mux1|Mux7~7_combout\ & (((\inst4|RegC3|output\(8)) # (!\inst4|Mux1|Mux1~0_combout\)))) # (!\inst4|Mux1|Mux7~7_combout\ & (\inst4|RegB2|output\(8) & ((\inst4|Mux1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(8),
	datab => \inst4|Mux1|Mux7~7_combout\,
	datac => \inst4|RegC3|output\(8),
	datad => \inst4|Mux1|Mux1~0_combout\,
	combout => \inst4|Mux1|Mux7~8_combout\);

-- Location: LCCOMB_X36_Y33_N12
\inst4|Mux1|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux7~9_combout\ = (\inst4|Mux1|Mux7~4_combout\) # ((\inst4|Mux1|Mux7~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux7~4_combout\,
	datab => \inst4|Mux1|Mux7~8_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux7~9_combout\);

-- Location: LCFF_X32_Y32_N23
\RA|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux7~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(8));

-- Location: LCCOMB_X32_Y32_N22
\inst19|lpm_mux_component|auto_generated|result_node[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\ = (\inst2|j_sel~regout\ & ((\inst18|output\(12)))) # (!\inst2|j_sel~regout\ & (\RA|output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datac => \RA|output\(8),
	datad => \inst18|output\(12),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\);

-- Location: LCFF_X34_Y31_N27
\inst5|inst2|lpm_ff_component|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[8]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X36_Y32_N22
\inst8|lpm_mux_component|auto_generated|result_node[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(8)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\,
	datab => \inst5|inst2|lpm_ff_component|dffs\(8),
	datad => \inst2|ma_select~regout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\);

-- Location: LCCOMB_X41_Y31_N0
\RM|output[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[9]~feeder_combout\ = \RB|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(9),
	combout => \RM|output[9]~feeder_combout\);

-- Location: LCFF_X41_Y31_N1
\RM|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[9]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(9));

-- Location: LCFF_X38_Y32_N9
\inst4|RegJ10|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(10));

-- Location: LCFF_X37_Y32_N23
\inst4|RegH8|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(10));

-- Location: LCFF_X37_Y32_N1
\inst4|RegI9|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(10));

-- Location: LCCOMB_X37_Y32_N22
\inst4|Mux2|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~2_combout\ = (\inst18|output\(0) & ((\inst18|output\(1)) # ((\inst4|RegI9|output\(10))))) # (!\inst18|output\(0) & (!\inst18|output\(1) & (\inst4|RegH8|output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst18|output\(1),
	datac => \inst4|RegH8|output\(10),
	datad => \inst4|RegI9|output\(10),
	combout => \inst4|Mux2|Mux5~2_combout\);

-- Location: LCCOMB_X38_Y32_N8
\inst4|Mux2|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux5~2_combout\ & (\inst4|RegK11|output\(10))) # (!\inst4|Mux2|Mux5~2_combout\ & ((\inst4|RegJ10|output\(10)))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegK11|output\(10),
	datab => \inst18|output\(1),
	datac => \inst4|RegJ10|output\(10),
	datad => \inst4|Mux2|Mux5~2_combout\,
	combout => \inst4|Mux2|Mux5~3_combout\);

-- Location: LCFF_X42_Y34_N5
\inst4|RegN14|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(10),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(10));

-- Location: LCCOMB_X38_Y33_N6
\inst4|Mux2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & (\inst4|RegN14|output\(10))) # (!\inst18|output\(1) & ((\inst4|RegL12|output\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegN14|output\(10),
	datac => \inst4|RegL12|output\(10),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux5~0_combout\);

-- Location: LCCOMB_X38_Y33_N20
\inst4|Mux2|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux5~0_combout\ & ((\inst4|RegO15|output\(10)))) # (!\inst4|Mux2|Mux5~0_combout\ & (\inst4|RegM13|output\(10))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegM13|output\(10),
	datac => \inst4|RegO15|output\(10),
	datad => \inst4|Mux2|Mux5~0_combout\,
	combout => \inst4|Mux2|Mux5~1_combout\);

-- Location: LCCOMB_X42_Y32_N4
\inst4|Mux2|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux5~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datab => \inst4|Mux2|Mux5~3_combout\,
	datac => \inst18|output\(2),
	datad => \inst4|Mux2|Mux5~1_combout\,
	combout => \inst4|Mux2|Mux5~4_combout\);

-- Location: LCCOMB_X44_Y34_N22
\inst4|Mux2|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~7_combout\ = (\inst4|Mux2|Mux0~8_combout\ & ((\inst4|Mux2|Mux0~9_combout\ & (\inst4|Mux2|Mux5~6_combout\)) # (!\inst4|Mux2|Mux0~9_combout\ & ((\inst4|RegA1|output\(10)))))) # (!\inst4|Mux2|Mux0~8_combout\ & 
-- (((\inst4|Mux2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux5~6_combout\,
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|RegA1|output\(10),
	datad => \inst4|Mux2|Mux0~9_combout\,
	combout => \inst4|Mux2|Mux5~7_combout\);

-- Location: LCCOMB_X38_Y34_N14
\inst4|Mux2|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux5~7_combout\ & ((\inst4|RegC3|output\(10)))) # (!\inst4|Mux2|Mux5~7_combout\ & (\inst4|RegB2|output\(10))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(10),
	datab => \inst4|Mux2|Mux0~5_combout\,
	datac => \inst4|RegC3|output\(10),
	datad => \inst4|Mux2|Mux5~7_combout\,
	combout => \inst4|Mux2|Mux5~8_combout\);

-- Location: LCCOMB_X42_Y32_N10
\inst4|Mux2|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux5~9_combout\ = (\inst4|Mux2|Mux5~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux5~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(3),
	datab => \inst4|Mux2|Mux5~4_combout\,
	datac => \inst4|Mux2|Mux5~8_combout\,
	combout => \inst4|Mux2|Mux5~9_combout\);

-- Location: LCCOMB_X42_Y32_N2
\RB|output[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[10]~feeder_combout\ = \inst4|Mux2|Mux5~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux5~9_combout\,
	combout => \RB|output[10]~feeder_combout\);

-- Location: LCFF_X42_Y32_N3
\RB|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(10));

-- Location: LCCOMB_X42_Y32_N20
\RM|output[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[10]~feeder_combout\ = \RB|output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(10),
	combout => \RM|output[10]~feeder_combout\);

-- Location: LCFF_X42_Y32_N21
\RM|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(10));

-- Location: LCCOMB_X37_Y34_N20
\RM|output[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[11]~feeder_combout\ = \RB|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(11),
	combout => \RM|output[11]~feeder_combout\);

-- Location: LCFF_X37_Y34_N21
\RM|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[11]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(11));

-- Location: M4K_X52_Y32
\inst6|inst|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MemoryInitialization.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:inst6|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst14|M_Mem_write~combout\,
	clk0 => \ALT_INV_clk27~clkctrl_outclk\,
	portadatain => \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst6|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCFF_X33_Y33_N23
\inst18|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(8));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: LCFF_X33_Y30_N17
\inst7|SWITCHES|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X33_Y30_N16
\inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(4) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(4),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5_combout\);

-- Location: LCFF_X36_Y32_N31
\inst5|inst4|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst5|inst2|lpm_ff_component|dffs\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X36_Y32_N30
\MuxY|lpm_mux_component|auto_generated|result_node[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\ = (\RY|output[6]~6_combout\ & (((\inst5|inst4|lpm_ff_component|dffs\(4)) # (\RY|output[6]~7_combout\)))) # (!\RY|output[6]~6_combout\ & 
-- (\inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\ & ((!\RY|output[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\,
	datab => \RY|output[6]~6_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(4),
	datad => \RY|output[6]~7_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\);

-- Location: LCCOMB_X36_Y32_N12
\MuxY|lpm_mux_component|auto_generated|result_node[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[4]~11_combout\ = (\RY|output[6]~7_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\ & ((\inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5_combout\))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\ & (\inst6|inst|altsyncram_component|auto_generated|q_a\(4))))) # (!\RY|output[6]~7_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \RY|output[6]~7_combout\,
	datac => \inst7|inst|lpm_mux_component|auto_generated|result_node[4]~5_combout\,
	datad => \MuxY|lpm_mux_component|auto_generated|result_node[4]~10_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[4]~11_combout\);

-- Location: LCFF_X36_Y32_N13
\RY|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(4));

-- Location: LCFF_X41_Y33_N19
\inst4|RegB2|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(4));

-- Location: LCFF_X41_Y33_N29
\inst4|RegC3|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(4));

-- Location: LCCOMB_X41_Y33_N28
\inst4|Mux1|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~8_combout\ = (\inst4|Mux1|Mux11~7_combout\ & (((\inst4|RegC3|output\(4)) # (!\inst4|Mux1|Mux1~0_combout\)))) # (!\inst4|Mux1|Mux11~7_combout\ & (\inst4|RegB2|output\(4) & ((\inst4|Mux1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux11~7_combout\,
	datab => \inst4|RegB2|output\(4),
	datac => \inst4|RegC3|output\(4),
	datad => \inst4|Mux1|Mux1~0_combout\,
	combout => \inst4|Mux1|Mux11~8_combout\);

-- Location: LCCOMB_X34_Y33_N14
\inst4|Mux1|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux11~9_combout\ = (\inst4|Mux1|Mux11~4_combout\) # ((\inst4|Mux1|Mux11~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux11~4_combout\,
	datab => \inst4|Mux1|Mux11~8_combout\,
	datac => \inst18|output\(7),
	combout => \inst4|Mux1|Mux11~9_combout\);

-- Location: LCFF_X33_Y33_N29
\RA|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux11~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(4));

-- Location: LCCOMB_X33_Y33_N28
\inst19|lpm_mux_component|auto_generated|result_node[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(8))) # (!\inst2|j_sel~regout\ & ((\RA|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(8),
	datac => \RA|output\(4),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\);

-- Location: LCCOMB_X32_Y33_N28
\inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\);

-- Location: LCCOMB_X32_Y33_N30
\inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[21]~32_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\);

-- Location: LCCOMB_X32_Y32_N0
\inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\);

-- Location: LCCOMB_X32_Y32_N24
\inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\);

-- Location: LCCOMB_X32_Y32_N2
\inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\);

-- Location: LCCOMB_X34_Y30_N10
\inst|inst5|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux4~0_combout\ = (\inst|inst1|f[11]~4_combout\ & ((\inst2|alu_op\(0)) # ((!\inst2|alu_op\(1) & \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\)))) # (!\inst|inst1|f[11]~4_combout\ & (\inst2|alu_op\(0) & 
-- ((\inst2|alu_op\(1)) # (\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[11]~4_combout\,
	datab => \inst2|alu_op\(1),
	datac => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux4~0_combout\);

-- Location: LCCOMB_X34_Y30_N6
\inst|inst5|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux4~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[11]~2_combout\ $ (((\inst|inst7|adder10|Cout~0_combout\ & \inst|inst5|Mux4~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder10|Cout~0_combout\,
	datab => \inst|inst4|output[11]~2_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux4~0_combout\,
	combout => \inst|inst5|Mux4~1_combout\);

-- Location: LCFF_X34_Y30_N7
\RZ|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux4~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(11));

-- Location: LCCOMB_X32_Y34_N20
\inst13|lpm_mux_component|auto_generated|result_node[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ = (\inst2|shift_sel~regout\ & (!\inst2|j_sel~regout\ & ((\RB|output\(2)) # (\RB|output\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(2),
	datab => \inst2|shift_sel~regout\,
	datac => \RB|output\(3),
	datad => \inst2|j_sel~regout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\);

-- Location: LCCOMB_X32_Y34_N12
\inst13|lpm_mux_component|auto_generated|result_node[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & (((\RZ|output\(11)) # (\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\)))) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\ & ((!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[43]~29_combout\,
	datac => \RZ|output\(11),
	datad => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\);

-- Location: LCCOMB_X32_Y34_N0
\inst13|lpm_mux_component|auto_generated|result_node[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\) # 
-- ((!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\)))) # (!\inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\ & (((\inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\ & 
-- \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\,
	datac => \inst13|lpm_mux_component|auto_generated|result_node[11]~6_combout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\);

-- Location: LCCOMB_X38_Y31_N2
\RY|output[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[11]~4_combout\ = (\inst2|y_select\(0) & (\inst15|lpm_mux_component|auto_generated|result_node[11]~4_combout\)) # (!\inst2|y_select\(0) & ((\inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datab => \inst2|y_select\(0),
	datad => \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\,
	combout => \RY|output[11]~4_combout\);

-- Location: LCCOMB_X34_Y31_N16
\inst5|inst2|lpm_ff_component|dffs[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[11]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[11]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[11]~38_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[11]~feeder_combout\);

-- Location: LCFF_X34_Y31_N17
\inst5|inst2|lpm_ff_component|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[11]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(11));

-- Location: LCCOMB_X38_Y31_N14
\inst5|inst4|lpm_ff_component|dffs[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[11]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(11),
	combout => \inst5|inst4|lpm_ff_component|dffs[11]~feeder_combout\);

-- Location: LCFF_X38_Y31_N15
\inst5|inst4|lpm_ff_component|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[11]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(11));

-- Location: LCFF_X38_Y31_N3
\RY|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[11]~4_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(11));

-- Location: LCCOMB_X42_Y34_N26
\inst4|RegN14|output[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[11]~feeder_combout\ = \RY|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(11),
	combout => \inst4|RegN14|output[11]~feeder_combout\);

-- Location: LCFF_X42_Y34_N27
\inst4|RegN14|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[11]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(11));

-- Location: LCCOMB_X38_Y33_N2
\inst4|Mux1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~0_combout\ = (\inst18|output\(4) & (((\inst18|output\(5))))) # (!\inst18|output\(4) & ((\inst18|output\(5) & ((\inst4|RegN14|output\(11)))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(11),
	datab => \inst4|RegN14|output\(11),
	datac => \inst18|output\(4),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux4~0_combout\);

-- Location: LCCOMB_X38_Y34_N6
\inst4|Mux1|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~1_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux4~0_combout\ & ((\inst4|RegO15|output\(11)))) # (!\inst4|Mux1|Mux4~0_combout\ & (\inst4|RegM13|output\(11))))) # (!\inst18|output\(4) & (\inst4|Mux1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|Mux1|Mux4~0_combout\,
	datac => \inst4|RegM13|output\(11),
	datad => \inst4|RegO15|output\(11),
	combout => \inst4|Mux1|Mux4~1_combout\);

-- Location: LCFF_X37_Y32_N31
\inst4|RegH8|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(11));

-- Location: LCFF_X37_Y32_N13
\inst4|RegI9|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(11));

-- Location: LCCOMB_X37_Y32_N12
\inst4|Mux1|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~2_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(11)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(11) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(11),
	datac => \inst4|RegI9|output\(11),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux4~2_combout\);

-- Location: LCCOMB_X38_Y32_N0
\inst4|Mux1|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~3_combout\ = (\inst18|output\(5) & ((\inst4|Mux1|Mux4~2_combout\ & (\inst4|RegK11|output\(11))) # (!\inst4|Mux1|Mux4~2_combout\ & ((\inst4|RegJ10|output\(11)))))) # (!\inst18|output\(5) & (((\inst4|Mux1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegK11|output\(11),
	datab => \inst18|output\(5),
	datac => \inst4|RegJ10|output\(11),
	datad => \inst4|Mux1|Mux4~2_combout\,
	combout => \inst4|Mux1|Mux4~3_combout\);

-- Location: LCCOMB_X34_Y33_N0
\inst4|Mux1|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & (\inst4|Mux1|Mux4~1_combout\)) # (!\inst18|output\(6) & ((\inst4|Mux1|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(6),
	datab => \inst18|output\(7),
	datac => \inst4|Mux1|Mux4~1_combout\,
	datad => \inst4|Mux1|Mux4~3_combout\,
	combout => \inst4|Mux1|Mux4~4_combout\);

-- Location: LCCOMB_X34_Y33_N2
\inst4|Mux1|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux4~9_combout\ = (\inst4|Mux1|Mux4~4_combout\) # ((\inst4|Mux1|Mux4~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux4~8_combout\,
	datab => \inst4|Mux1|Mux4~4_combout\,
	datac => \inst18|output\(7),
	combout => \inst4|Mux1|Mux4~9_combout\);

-- Location: LCFF_X32_Y32_N9
\RA|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux4~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(11));

-- Location: LCCOMB_X32_Y32_N8
\inst19|lpm_mux_component|auto_generated|result_node[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\ = (\inst2|j_sel~regout\ & ((\inst18|output\(15)))) # (!\inst2|j_sel~regout\ & (\RA|output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|j_sel~regout\,
	datac => \RA|output\(11),
	datad => \inst18|output\(15),
	combout => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\);

-- Location: LCCOMB_X32_Y32_N26
\inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\);

-- Location: LCCOMB_X32_Y32_N6
\inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[26]~42_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[28]~40_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59_combout\);

-- Location: LCCOMB_X32_Y32_N14
\inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\);

-- Location: LCCOMB_X32_Y32_N4
\inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datab => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\);

-- Location: LCCOMB_X32_Y32_N12
\inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[22]~46_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[24]~43_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\);

-- Location: LCCOMB_X33_Y32_N8
\inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[44]~59_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61_combout\);

-- Location: LCCOMB_X33_Y33_N22
\inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[18]~49_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[20]~47_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\);

-- Location: LCCOMB_X34_Y33_N20
\inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[32]~70_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\);

-- Location: LCCOMB_X33_Y32_N0
\inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[60]~61_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64_combout\);

-- Location: LCCOMB_X35_Y34_N0
\inst|inst1|f[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[12]~3_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & ((\inst18|output\(14)))) # (!\inst2|extend\(0) & (\RB|output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RB|output\(12),
	datab => \inst18|output\(14),
	datac => \inst2|extend\(0),
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst1|f[12]~3_combout\);

-- Location: LCCOMB_X35_Y34_N22
\inst|inst5|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux3~1_combout\ = (\inst|inst5|Mux3~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[12]~3_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux3~0_combout\ & (\inst|inst1|f[12]~3_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|Mux3~0_combout\,
	datab => \inst|inst1|f[12]~3_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux3~1_combout\);

-- Location: LCFF_X33_Y32_N19
\RZ|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst|inst5|Mux3~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(12));

-- Location: LCCOMB_X33_Y32_N18
\inst13|lpm_mux_component|auto_generated|result_node[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\ = (\inst20~combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64_combout\)) # (!\inst20~combout\ & ((\RZ|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[76]~64_combout\,
	datac => \RZ|output\(12),
	datad => \inst20~combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\);

-- Location: LCCOMB_X32_Y30_N22
\RY|output[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[12]~3_combout\ = (\inst2|y_select\(0) & (\inst15|lpm_mux_component|auto_generated|result_node[12]~3_combout\)) # (!\inst2|y_select\(0) & ((\inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datab => \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst2|y_select\(0),
	combout => \RY|output[12]~3_combout\);

-- Location: LCCOMB_X32_Y30_N24
\inst5|inst4|lpm_ff_component|dffs[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[12]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(12),
	combout => \inst5|inst4|lpm_ff_component|dffs[12]~feeder_combout\);

-- Location: LCFF_X32_Y30_N25
\inst5|inst4|lpm_ff_component|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[12]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(12));

-- Location: LCFF_X32_Y30_N23
\RY|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[12]~3_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(12));

-- Location: LCCOMB_X37_Y33_N8
\inst4|RegC3|output[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegC3|output[12]~feeder_combout\ = \RY|output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(12),
	combout => \inst4|RegC3|output[12]~feeder_combout\);

-- Location: LCFF_X37_Y33_N9
\inst4|RegC3|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegC3|output[12]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(12));

-- Location: LCFF_X44_Y34_N13
\inst4|RegA1|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(12));

-- Location: LCCOMB_X44_Y34_N12
\inst4|Mux2|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~7_combout\ = (\inst4|Mux2|Mux0~8_combout\ & ((\inst4|Mux2|Mux0~9_combout\ & (\inst4|Mux2|Mux3~6_combout\)) # (!\inst4|Mux2|Mux0~9_combout\ & ((\inst4|RegA1|output\(12)))))) # (!\inst4|Mux2|Mux0~8_combout\ & 
-- (((\inst4|Mux2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux3~6_combout\,
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|RegA1|output\(12),
	datad => \inst4|Mux2|Mux0~9_combout\,
	combout => \inst4|Mux2|Mux3~7_combout\);

-- Location: LCCOMB_X36_Y34_N30
\inst4|Mux2|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux3~7_combout\ & ((\inst4|RegC3|output\(12)))) # (!\inst4|Mux2|Mux3~7_combout\ & (\inst4|RegB2|output\(12))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegB2|output\(12),
	datab => \inst4|Mux2|Mux0~5_combout\,
	datac => \inst4|RegC3|output\(12),
	datad => \inst4|Mux2|Mux3~7_combout\,
	combout => \inst4|Mux2|Mux3~8_combout\);

-- Location: LCFF_X38_Y32_N27
\inst4|RegK11|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(12));

-- Location: LCFF_X37_Y32_N9
\inst4|RegI9|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(12));

-- Location: LCFF_X37_Y32_N27
\inst4|RegH8|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(12));

-- Location: LCCOMB_X37_Y32_N26
\inst4|Mux2|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(12)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(12) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegI9|output\(12),
	datac => \inst4|RegH8|output\(12),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux3~2_combout\);

-- Location: LCCOMB_X38_Y32_N26
\inst4|Mux2|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux3~2_combout\ & ((\inst4|RegK11|output\(12)))) # (!\inst4|Mux2|Mux3~2_combout\ & (\inst4|RegJ10|output\(12))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(12),
	datab => \inst18|output\(1),
	datac => \inst4|RegK11|output\(12),
	datad => \inst4|Mux2|Mux3~2_combout\,
	combout => \inst4|Mux2|Mux3~3_combout\);

-- Location: LCCOMB_X35_Y34_N8
\inst4|Mux2|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux3~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux3~1_combout\,
	datab => \inst18|output\(2),
	datac => \inst4|Mux2|Mux3~3_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux3~4_combout\);

-- Location: LCCOMB_X35_Y34_N6
\inst4|Mux2|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux3~9_combout\ = (\inst4|Mux2|Mux3~4_combout\) # ((\inst4|Mux2|Mux3~8_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux2|Mux3~8_combout\,
	datac => \inst4|Mux2|Mux3~4_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux3~9_combout\);

-- Location: LCCOMB_X35_Y34_N20
\RB|output[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[12]~feeder_combout\ = \inst4|Mux2|Mux3~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux3~9_combout\,
	combout => \RB|output[12]~feeder_combout\);

-- Location: LCFF_X35_Y34_N21
\RB|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[12]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(12));

-- Location: LCFF_X35_Y34_N17
\RM|output[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \RB|output\(12),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(12));

-- Location: LCFF_X32_Y32_N7
\inst18|output[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(14),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(14));

-- Location: LCCOMB_X34_Y34_N22
\inst|inst1|f[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[7]~8_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst2|extend\(0),
	datac => \inst18|output\(14),
	datad => \RB|output\(7),
	combout => \inst|inst1|f[7]~8_combout\);

-- Location: LCCOMB_X34_Y34_N4
\inst|inst5|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux8~0_combout\ = (\inst2|alu_op\(1) & (((\inst2|alu_op\(0))))) # (!\inst2|alu_op\(1) & ((\inst|inst1|f[7]~8_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\) # (\inst2|alu_op\(0)))) # 
-- (!\inst|inst1|f[7]~8_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\ & \inst2|alu_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(1),
	datab => \inst|inst1|f[7]~8_combout\,
	datac => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux8~0_combout\);

-- Location: LCCOMB_X34_Y32_N4
\inst|inst7|adder6|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder6|Cout~0_combout\ = (\inst|inst7|adder5|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\) # (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\)))) # 
-- (!\inst|inst7|adder5|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\ & (\inst2|b_inv~regout\ $ (\MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|b_inv~regout\,
	datab => \inst|inst7|adder5|Cout~0_combout\,
	datac => \MuxB|lpm_mux_component|auto_generated|result_node[6]~8_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	combout => \inst|inst7|adder6|Cout~0_combout\);

-- Location: LCCOMB_X34_Y34_N30
\inst|inst5|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux8~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[7]~4_combout\ $ (((\inst|inst5|Mux8~0_combout\ & \inst|inst7|adder6|Cout~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst4|output[7]~4_combout\,
	datab => \inst|inst5|Mux8~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst7|adder6|Cout~0_combout\,
	combout => \inst|inst5|Mux8~1_combout\);

-- Location: LCFF_X34_Y34_N31
\RZ|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux8~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(7));

-- Location: LCCOMB_X32_Y34_N26
\inst13|lpm_mux_component|auto_generated|result_node[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\ = (\inst20~combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\ & ((\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\,
	datab => \RZ|output\(7),
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst20~combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\);

-- Location: LCCOMB_X33_Y31_N28
\inst8|lpm_mux_component|auto_generated|result_node[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(7)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(7),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X31_Y32_N0
\inst18|output[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|output[10]~feeder_combout\ = \inst6|inst|altsyncram_component|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \inst18|output[10]~feeder_combout\);

-- Location: LCFF_X31_Y32_N1
\inst18|output[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst18|output[10]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(10));

-- Location: LCCOMB_X40_Y34_N2
\inst4|Mux1|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~1_combout\ = (\inst4|Mux1|Mux9~0_combout\ & (((\inst4|RegO15|output\(6))) # (!\inst18|output\(4)))) # (!\inst4|Mux1|Mux9~0_combout\ & (\inst18|output\(4) & (\inst4|RegM13|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux9~0_combout\,
	datab => \inst18|output\(4),
	datac => \inst4|RegM13|output\(6),
	datad => \inst4|RegO15|output\(6),
	combout => \inst4|Mux1|Mux9~1_combout\);

-- Location: LCCOMB_X40_Y34_N8
\inst4|Mux1|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux9~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux9~3_combout\,
	datab => \inst18|output\(6),
	datac => \inst18|output\(7),
	datad => \inst4|Mux1|Mux9~1_combout\,
	combout => \inst4|Mux1|Mux9~4_combout\);

-- Location: LCCOMB_X40_Y34_N10
\inst4|Mux1|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux9~9_combout\ = (\inst4|Mux1|Mux9~4_combout\) # ((\inst4|Mux1|Mux9~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux9~8_combout\,
	datab => \inst4|Mux1|Mux9~4_combout\,
	datac => \inst18|output\(7),
	combout => \inst4|Mux1|Mux9~9_combout\);

-- Location: LCFF_X31_Y32_N31
\RA|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux9~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(6));

-- Location: LCCOMB_X31_Y32_N30
\inst19|lpm_mux_component|auto_generated|result_node[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(10))) # (!\inst2|j_sel~regout\ & ((\RA|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(10),
	datac => \RA|output\(6),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\);

-- Location: LCFF_X34_Y31_N23
\inst5|inst2|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[6]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X32_Y34_N14
\inst13|lpm_mux_component|auto_generated|result_node[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\ = (\inst20~combout\ & (((\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\)))) # (!\inst20~combout\ 
-- & (\RZ|output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RZ|output\(6),
	datab => \inst20~combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[54]~51_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\);

-- Location: LCCOMB_X34_Y32_N20
\inst8|lpm_mux_component|auto_generated|result_node[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(6))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs\(6),
	datac => \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\,
	datad => \inst2|ma_select~regout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\);

-- Location: LCFF_X32_Y33_N13
\inst18|output[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(9));

-- Location: LCCOMB_X42_Y32_N22
\inst4|Mux1|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~8_combout\ = (\inst4|Mux1|Mux10~7_combout\ & (((\inst4|RegC3|output\(5))) # (!\inst4|Mux1|Mux1~0_combout\))) # (!\inst4|Mux1|Mux10~7_combout\ & (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|RegB2|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux10~7_combout\,
	datab => \inst4|Mux1|Mux1~0_combout\,
	datac => \inst4|RegC3|output\(5),
	datad => \inst4|RegB2|output\(5),
	combout => \inst4|Mux1|Mux10~8_combout\);

-- Location: LCCOMB_X34_Y33_N30
\inst4|Mux1|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux10~9_combout\ = (\inst4|Mux1|Mux10~4_combout\) # ((!\inst18|output\(7) & \inst4|Mux1|Mux10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux10~4_combout\,
	datac => \inst18|output\(7),
	datad => \inst4|Mux1|Mux10~8_combout\,
	combout => \inst4|Mux1|Mux10~9_combout\);

-- Location: LCFF_X32_Y33_N15
\RA|output[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux10~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(5));

-- Location: LCCOMB_X32_Y33_N14
\inst19|lpm_mux_component|auto_generated|result_node[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(9))) # (!\inst2|j_sel~regout\ & ((\RA|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(9),
	datac => \RA|output\(5),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\);

-- Location: LCFF_X34_Y31_N21
\inst5|inst2|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[5]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X36_Y32_N20
\inst8|lpm_mux_component|auto_generated|result_node[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(5))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs\(5),
	datac => \inst2|ma_select~regout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\);

-- Location: LCFF_X33_Y33_N15
\inst18|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(4));

-- Location: LCCOMB_X36_Y31_N18
\inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inc_select~regout\,
	datad => \inst18|output\(4),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[4]~11_combout\);

-- Location: LCCOMB_X34_Y31_N14
\inst5|inst2|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[4]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[4]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs[4]~24_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X34_Y31_N15
\inst5|inst2|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[4]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X35_Y32_N18
\inst|inst1|f[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[4]~11_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(12))) # (!\inst2|extend\(0) & ((\RB|output\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(12),
	datab => \inst2|extend\(0),
	datac => \inst2|b_inv~regout\,
	datad => \RB|output\(4),
	combout => \inst|inst1|f[4]~11_combout\);

-- Location: LCCOMB_X35_Y32_N30
\inst|inst5|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux11~0_combout\ = (\inst2|alu_op\(0) & ((\inst2|alu_op\(1) & (\inst|inst7|adder4|S~combout\)) # (!\inst2|alu_op\(1) & ((\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\))))) # (!\inst2|alu_op\(0) & 
-- (((\inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder4|S~combout\,
	datab => \inst2|alu_op\(0),
	datac => \inst19|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux11~0_combout\);

-- Location: LCCOMB_X34_Y32_N12
\inst|inst5|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux11~1_combout\ = (\inst|inst5|Mux11~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[4]~11_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux11~0_combout\ & (\inst|inst1|f[4]~11_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst1|f[4]~11_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux11~0_combout\,
	combout => \inst|inst5|Mux11~1_combout\);

-- Location: LCFF_X34_Y32_N13
\RZ|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux11~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(4));

-- Location: LCCOMB_X33_Y32_N10
\inst13|lpm_mux_component|auto_generated|result_node[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\ = (\inst20~combout\ & (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datab => \inst20~combout\,
	datac => \RZ|output\(4),
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[52]~63_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\);

-- Location: LCCOMB_X36_Y32_N18
\inst8|lpm_mux_component|auto_generated|result_node[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(4))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|ma_select~regout\,
	datac => \inst5|inst2|lpm_ff_component|dffs\(4),
	datad => \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\);

-- Location: LCFF_X32_Y33_N11
\inst18|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(7));

-- Location: LCCOMB_X38_Y33_N14
\inst4|RegO15|output[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[0]~feeder_combout\ = \RY|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(0),
	combout => \inst4|RegO15|output[0]~feeder_combout\);

-- Location: LCFF_X38_Y33_N15
\inst4|RegO15|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(0));

-- Location: LCCOMB_X42_Y35_N2
\inst4|RegN14|output[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[0]~feeder_combout\ = \RY|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(0),
	combout => \inst4|RegN14|output[0]~feeder_combout\);

-- Location: LCFF_X42_Y35_N3
\inst4|RegN14|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(0));

-- Location: LCCOMB_X41_Y35_N12
\inst4|Mux1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~0_combout\ = (\inst18|output\(4) & (((\inst18|output\(5))))) # (!\inst18|output\(4) & ((\inst18|output\(5) & ((\inst4|RegN14|output\(0)))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(0),
	datab => \inst18|output\(4),
	datac => \inst18|output\(5),
	datad => \inst4|RegN14|output\(0),
	combout => \inst4|Mux1|Mux15~0_combout\);

-- Location: LCCOMB_X41_Y35_N30
\inst4|Mux1|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~1_combout\ = (\inst18|output\(4) & ((\inst4|Mux1|Mux15~0_combout\ & ((\inst4|RegO15|output\(0)))) # (!\inst4|Mux1|Mux15~0_combout\ & (\inst4|RegM13|output\(0))))) # (!\inst18|output\(4) & (((\inst4|Mux1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(0),
	datab => \inst4|RegO15|output\(0),
	datac => \inst18|output\(4),
	datad => \inst4|Mux1|Mux15~0_combout\,
	combout => \inst4|Mux1|Mux15~1_combout\);

-- Location: LCCOMB_X40_Y35_N0
\inst4|Mux1|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux15~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux15~3_combout\,
	datab => \inst4|Mux1|Mux15~1_combout\,
	datac => \inst18|output\(7),
	datad => \inst18|output\(6),
	combout => \inst4|Mux1|Mux15~4_combout\);

-- Location: LCCOMB_X40_Y35_N2
\inst4|Mux1|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux15~9_combout\ = (\inst4|Mux1|Mux15~4_combout\) # ((\inst4|Mux1|Mux15~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux15~8_combout\,
	datac => \inst18|output\(7),
	datad => \inst4|Mux1|Mux15~4_combout\,
	combout => \inst4|Mux1|Mux15~9_combout\);

-- Location: LCFF_X33_Y33_N13
\RA|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux15~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(0));

-- Location: LCCOMB_X33_Y33_N12
\inst19|lpm_mux_component|auto_generated|result_node[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(4))) # (!\inst2|j_sel~regout\ & ((\RA|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datac => \RA|output\(0),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

-- Location: LCFF_X34_Y31_N7
\inst5|inst2|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[0]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X35_Y31_N2
\inst5|inst2|lpm_ff_component|dffs[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[1]~18_combout\ = (\inst5|inst2|lpm_ff_component|dffs\(1) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & (\inst5|inst2|lpm_ff_component|dffs[0]~17\ & VCC)) # 
-- (!\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & (!\inst5|inst2|lpm_ff_component|dffs[0]~17\)))) # (!\inst5|inst2|lpm_ff_component|dffs\(1) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & 
-- (!\inst5|inst2|lpm_ff_component|dffs[0]~17\)) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & ((\inst5|inst2|lpm_ff_component|dffs[0]~17\) # (GND)))))
-- \inst5|inst2|lpm_ff_component|dffs[1]~19\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(1) & (!\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ & !\inst5|inst2|lpm_ff_component|dffs[0]~17\)) # (!\inst5|inst2|lpm_ff_component|dffs\(1) 
-- & ((!\inst5|inst2|lpm_ff_component|dffs[0]~17\) # (!\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(1),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[0]~17\,
	combout => \inst5|inst2|lpm_ff_component|dffs[1]~18_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[1]~19\);

-- Location: LCCOMB_X35_Y31_N4
\inst5|inst2|lpm_ff_component|dffs[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[2]~20_combout\ = ((\inst5|inst2|lpm_ff_component|dffs\(2) $ (\inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\ $ (!\inst5|inst2|lpm_ff_component|dffs[1]~19\)))) # (GND)
-- \inst5|inst2|lpm_ff_component|dffs[2]~21\ = CARRY((\inst5|inst2|lpm_ff_component|dffs\(2) & ((\inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\) # (!\inst5|inst2|lpm_ff_component|dffs[1]~19\))) # 
-- (!\inst5|inst2|lpm_ff_component|dffs\(2) & (\inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & !\inst5|inst2|lpm_ff_component|dffs[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(2),
	datab => \inst5|inst|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	datad => VCC,
	cin => \inst5|inst2|lpm_ff_component|dffs[1]~19\,
	combout => \inst5|inst2|lpm_ff_component|dffs[2]~20_combout\,
	cout => \inst5|inst2|lpm_ff_component|dffs[2]~21\);

-- Location: LCCOMB_X34_Y31_N8
\inst5|inst2|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[3]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[3]~22_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X34_Y31_N9
\inst5|inst2|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[3]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X36_Y33_N8
\inst8|lpm_mux_component|auto_generated|result_node[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(3)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(3),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\);

-- Location: LCFF_X40_Y30_N15
\inst18|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(2));

-- Location: LCCOMB_X42_Y33_N0
\inst4|Mux2|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~8_combout\ = (\inst18|output\(2)) # ((!\inst18|output\(1) & \inst18|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(2),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux0~8_combout\);

-- Location: LCFF_X42_Y33_N25
\inst4|RegA1|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegA1|output\(4));

-- Location: LCFF_X45_Y33_N17
\inst4|RegE5|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(4));

-- Location: LCFF_X45_Y33_N19
\inst4|RegD4|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegD4|output\(4));

-- Location: LCFF_X44_Y33_N23
\inst4|RegF6|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegF6|output\(4));

-- Location: LCCOMB_X45_Y33_N18
\inst4|Mux2|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~5_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegF6|output\(4))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegD4|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegD4|output\(4),
	datad => \inst4|RegF6|output\(4),
	combout => \inst4|Mux2|Mux11~5_combout\);

-- Location: LCCOMB_X45_Y33_N16
\inst4|Mux2|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~6_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux11~5_combout\ & (\inst4|RegG7|output\(4))) # (!\inst4|Mux2|Mux11~5_combout\ & ((\inst4|RegE5|output\(4)))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegG7|output\(4),
	datab => \inst18|output\(0),
	datac => \inst4|RegE5|output\(4),
	datad => \inst4|Mux2|Mux11~5_combout\,
	combout => \inst4|Mux2|Mux11~6_combout\);

-- Location: LCCOMB_X42_Y33_N24
\inst4|Mux2|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & (((\inst4|Mux2|Mux11~6_combout\)) # (!\inst4|Mux2|Mux0~8_combout\))) # (!\inst4|Mux2|Mux0~9_combout\ & (\inst4|Mux2|Mux0~8_combout\ & (\inst4|RegA1|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~9_combout\,
	datab => \inst4|Mux2|Mux0~8_combout\,
	datac => \inst4|RegA1|output\(4),
	datad => \inst4|Mux2|Mux11~6_combout\,
	combout => \inst4|Mux2|Mux11~7_combout\);

-- Location: LCCOMB_X41_Y33_N18
\inst4|Mux2|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux11~7_combout\ & ((\inst4|RegC3|output\(4)))) # (!\inst4|Mux2|Mux11~7_combout\ & (\inst4|RegB2|output\(4))))) # (!\inst4|Mux2|Mux0~5_combout\ & (\inst4|Mux2|Mux11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|Mux2|Mux11~7_combout\,
	datac => \inst4|RegB2|output\(4),
	datad => \inst4|RegC3|output\(4),
	combout => \inst4|Mux2|Mux11~8_combout\);

-- Location: LCCOMB_X41_Y31_N18
\inst4|Mux2|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux11~9_combout\ = (\inst4|Mux2|Mux11~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux11~4_combout\,
	datac => \inst18|output\(3),
	datad => \inst4|Mux2|Mux11~8_combout\,
	combout => \inst4|Mux2|Mux11~9_combout\);

-- Location: LCCOMB_X41_Y31_N10
\RB|output[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RB|output[4]~feeder_combout\ = \inst4|Mux2|Mux11~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|Mux2|Mux11~9_combout\,
	combout => \RB|output[4]~feeder_combout\);

-- Location: LCFF_X41_Y31_N11
\RB|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RB|output[4]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(4));

-- Location: LCCOMB_X36_Y31_N16
\RM|output[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[4]~feeder_combout\ = \RB|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(4),
	combout => \RM|output[4]~feeder_combout\);

-- Location: LCFF_X36_Y31_N17
\RM|output[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[4]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(4));

-- Location: LCFF_X34_Y33_N11
\inst18|output[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(6));

-- Location: LCCOMB_X40_Y35_N26
\inst4|Mux1|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~1_combout\ = (\inst4|Mux1|Mux13~0_combout\ & (((\inst4|RegO15|output\(2)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux13~0_combout\ & (\inst4|RegM13|output\(2) & (\inst18|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux13~0_combout\,
	datab => \inst4|RegM13|output\(2),
	datac => \inst18|output\(4),
	datad => \inst4|RegO15|output\(2),
	combout => \inst4|Mux1|Mux13~1_combout\);

-- Location: LCCOMB_X40_Y35_N8
\inst4|Mux1|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux13~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux13~3_combout\,
	datab => \inst4|Mux1|Mux13~1_combout\,
	datac => \inst18|output\(7),
	datad => \inst18|output\(6),
	combout => \inst4|Mux1|Mux13~4_combout\);

-- Location: LCFF_X40_Y33_N11
\inst4|RegB2|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(2));

-- Location: LCFF_X45_Y33_N9
\inst4|RegE5|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegE5|output\(2));

-- Location: LCFF_X44_Y33_N31
\inst4|RegG7|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegG7|output\(2));

-- Location: LCCOMB_X44_Y33_N30
\inst4|Mux1|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~6_combout\ = (\inst4|Mux1|Mux13~5_combout\ & (((\inst4|RegG7|output\(2)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux13~5_combout\ & (\inst4|RegE5|output\(2) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux13~5_combout\,
	datab => \inst4|RegE5|output\(2),
	datac => \inst4|RegG7|output\(2),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux13~6_combout\);

-- Location: LCCOMB_X41_Y33_N24
\inst4|Mux1|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~7_combout\ = (\inst4|Mux1|Mux1~1_combout\ & ((\inst4|Mux1|Mux1~2_combout\ & ((\inst4|Mux1|Mux13~6_combout\))) # (!\inst4|Mux1|Mux1~2_combout\ & (\inst4|RegA1|output\(2))))) # (!\inst4|Mux1|Mux1~1_combout\ & 
-- (((\inst4|Mux1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegA1|output\(2),
	datab => \inst4|Mux1|Mux13~6_combout\,
	datac => \inst4|Mux1|Mux1~1_combout\,
	datad => \inst4|Mux1|Mux1~2_combout\,
	combout => \inst4|Mux1|Mux13~7_combout\);

-- Location: LCCOMB_X40_Y33_N10
\inst4|Mux1|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~8_combout\ = (\inst4|Mux1|Mux1~0_combout\ & ((\inst4|Mux1|Mux13~7_combout\ & (\inst4|RegC3|output\(2))) # (!\inst4|Mux1|Mux13~7_combout\ & ((\inst4|RegB2|output\(2)))))) # (!\inst4|Mux1|Mux1~0_combout\ & 
-- (((\inst4|Mux1|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux1~0_combout\,
	datab => \inst4|RegC3|output\(2),
	datac => \inst4|RegB2|output\(2),
	datad => \inst4|Mux1|Mux13~7_combout\,
	combout => \inst4|Mux1|Mux13~8_combout\);

-- Location: LCCOMB_X40_Y35_N22
\inst4|Mux1|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux13~9_combout\ = (\inst4|Mux1|Mux13~4_combout\) # ((!\inst18|output\(7) & \inst4|Mux1|Mux13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Mux1|Mux13~4_combout\,
	datac => \inst18|output\(7),
	datad => \inst4|Mux1|Mux13~8_combout\,
	combout => \inst4|Mux1|Mux13~9_combout\);

-- Location: LCFF_X32_Y33_N27
\RA|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux13~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(2));

-- Location: LCCOMB_X32_Y33_N26
\inst19|lpm_mux_component|auto_generated|result_node[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(6))) # (!\inst2|j_sel~regout\ & ((\RA|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(6),
	datac => \RA|output\(2),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\);

-- Location: LCCOMB_X35_Y32_N24
\inst|inst5|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux13~0_combout\ = (\inst2|alu_op\(0) & ((\inst2|alu_op\(1) & (\inst|inst7|adder2|S~combout\)) # (!\inst2|alu_op\(1) & ((\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\))))) # (!\inst2|alu_op\(0) & 
-- (((\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder2|S~combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux13~0_combout\);

-- Location: LCCOMB_X31_Y32_N18
\inst|inst1|f[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[2]~13_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(10))) # (!\inst2|extend\(0) & ((\RB|output\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(10),
	datab => \inst2|extend\(0),
	datac => \RB|output\(2),
	datad => \inst2|b_inv~regout\,
	combout => \inst|inst1|f[2]~13_combout\);

-- Location: LCCOMB_X34_Y32_N16
\inst|inst5|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux13~1_combout\ = (\inst|inst5|Mux13~0_combout\ & ((\inst2|alu_op\(0)) # (\inst2|alu_op\(1) $ (\inst|inst1|f[2]~13_combout\)))) # (!\inst|inst5|Mux13~0_combout\ & (\inst|inst1|f[2]~13_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst5|Mux13~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst1|f[2]~13_combout\,
	combout => \inst|inst5|Mux13~1_combout\);

-- Location: LCFF_X34_Y32_N17
\RZ|output[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux13~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(2));

-- Location: LCCOMB_X34_Y33_N26
\inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\ = (\inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\ & ((\inst2|j_sel~regout\) # (!\RB|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[34]~50_combout\,
	datab => \RB|output\(2),
	datac => \inst2|j_sel~regout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\);

-- Location: LCCOMB_X33_Y32_N30
\inst13|lpm_mux_component|auto_generated|result_node[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\ = (\inst20~combout\ & (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datab => \inst20~combout\,
	datac => \RZ|output\(2),
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\);

-- Location: LCCOMB_X40_Y35_N16
\inst8|lpm_mux_component|auto_generated|result_node[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(2))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(2),
	datac => \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\,
	datad => \inst2|ma_select~regout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\);

-- Location: LCFF_X40_Y30_N1
\inst18|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(1));

-- Location: LCCOMB_X36_Y31_N0
\inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\ = (\inst2|inc_select~regout\ & \inst18|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inc_select~regout\,
	datad => \inst18|output\(1),
	combout => \inst5|inst|lpm_mux_component|auto_generated|result_node[1]~14_combout\);

-- Location: LCCOMB_X34_Y31_N4
\inst5|inst2|lpm_ff_component|dffs[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[1]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[1]~18_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: LCFF_X34_Y31_N5
\inst5|inst2|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[1]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X35_Y33_N14
\inst|inst4|output[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[1]~7_combout\ = \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\ $ (\inst2|b_inv~regout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[1]~13_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	combout => \inst|inst4|output[1]~7_combout\);

-- Location: LCCOMB_X35_Y33_N8
\inst|inst5|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux14~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[1]~7_combout\ $ (((\inst|inst5|Mux14~0_combout\ & \inst|inst7|adder0|Cout~0_combout\))))) # (!\inst2|alu_op\(1) & (\inst|inst5|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|Mux14~0_combout\,
	datab => \inst|inst4|output[1]~7_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst7|adder0|Cout~0_combout\,
	combout => \inst|inst5|Mux14~1_combout\);

-- Location: LCFF_X35_Y33_N9
\RZ|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux14~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(1));

-- Location: LCCOMB_X34_Y33_N28
\inst13|lpm_mux_component|auto_generated|result_node[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\ = (\inst20~combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\ & ((\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[49]~71_combout\,
	datab => \RZ|output\(1),
	datac => \inst20~combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\);

-- Location: LCCOMB_X33_Y31_N26
\inst8|lpm_mux_component|auto_generated|result_node[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(1))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst5|inst2|lpm_ff_component|dffs\(1),
	datac => \inst2|ma_select~regout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\);

-- Location: LCFF_X31_Y30_N13
\inst18|output[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(21),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(21));

-- Location: LCCOMB_X36_Y30_N28
\inst2|shift_sel~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|shift_sel~7_combout\ = (\inst18|output\(20) & (!\inst18|output\(21) & ((!\inst2|Equal17~9_combout\) # (!\inst2|Equal18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(20),
	datab => \inst2|Equal18~0_combout\,
	datac => \inst18|output\(21),
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|shift_sel~7_combout\);

-- Location: LCCOMB_X36_Y30_N22
\inst2|shift_sel~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|shift_sel~5_combout\ = (((\inst2|Equal25~1_combout\) # (!\inst2|Equal26~0_combout\)) # (!\inst2|shift_sel~7_combout\)) # (!\inst2|process_0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~3_combout\,
	datab => \inst2|shift_sel~7_combout\,
	datac => \inst2|Equal26~0_combout\,
	datad => \inst2|Equal25~1_combout\,
	combout => \inst2|shift_sel~5_combout\);

-- Location: LCCOMB_X36_Y30_N2
\inst2|shift_sel~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|shift_sel~4_combout\ = (!\inst18|output\(22) & (\inst2|Equal25~1_combout\ & (!\inst18|output\(23) & \inst2|shift_sel~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(22),
	datab => \inst2|Equal25~1_combout\,
	datac => \inst18|output\(23),
	datad => \inst2|shift_sel~7_combout\,
	combout => \inst2|shift_sel~4_combout\);

-- Location: LCCOMB_X36_Y30_N6
\inst2|shift_sel~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|shift_sel~6_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|shift_sel~4_combout\) # ((\inst2|shift_sel~5_combout\ & \inst2|shift_sel~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal17~10_combout\,
	datab => \inst2|shift_sel~5_combout\,
	datac => \inst2|shift_sel~regout\,
	datad => \inst2|shift_sel~4_combout\,
	combout => \inst2|shift_sel~6_combout\);

-- Location: LCFF_X36_Y30_N7
\inst2|shift_sel\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst2|shift_sel~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|shift_sel~regout\);

-- Location: LCCOMB_X32_Y34_N18
inst20 : cycloneii_lcell_comb
-- Equation(s):
-- \inst20~combout\ = (\inst2|shift_sel~regout\) # (\inst2|j_sel~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|shift_sel~regout\,
	datad => \inst2|j_sel~regout\,
	combout => \inst20~combout\);

-- Location: LCCOMB_X35_Y33_N4
\inst|inst5|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux15~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[0]~15_combout\ $ (\inst2|alu_op\(1))))) # (!\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ & 
-- (\inst|inst1|f[0]~15_combout\ & (\inst2|alu_op\(1) $ (\inst2|alu_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[0]~15_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst2|alu_op\(0),
	combout => \inst|inst5|Mux15~0_combout\);

-- Location: LCCOMB_X35_Y33_N18
\inst|inst5|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux15~1_combout\ = \inst|inst5|Mux15~0_combout\ $ (((\inst2|alu_op\(0) & (\inst2|alu_op\(1) & \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst5|Mux15~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \MuxB|lpm_mux_component|auto_generated|result_node[0]~14_combout\,
	combout => \inst|inst5|Mux15~1_combout\);

-- Location: LCFF_X35_Y33_N19
\RZ|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux15~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(0));

-- Location: LCCOMB_X33_Y32_N22
\inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\ = (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\ & 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & !\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\);

-- Location: LCCOMB_X33_Y32_N24
\inst13|lpm_mux_component|auto_generated|result_node[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\ = (\inst20~combout\ & (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\)))) # (!\inst20~combout\ 
-- & (((\RZ|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datab => \inst20~combout\,
	datac => \RZ|output\(0),
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\);

-- Location: LCCOMB_X40_Y35_N6
\inst8|lpm_mux_component|auto_generated|result_node[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(0)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(0),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\);

-- Location: LCFF_X31_Y30_N27
\inst18|output[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(22),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(22));

-- Location: LCCOMB_X31_Y30_N6
\inst2|y_select[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|y_select[1]~0_combout\ = (\inst18|output\(21)) # (((!\inst18|output\(20)) # (!\inst18|output\(23))) # (!\inst18|output\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(21),
	datab => \inst18|output\(22),
	datac => \inst18|output\(23),
	datad => \inst18|output\(20),
	combout => \inst2|y_select[1]~0_combout\);

-- Location: LCCOMB_X38_Y30_N6
\inst2|y_select~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|y_select~1_combout\ = (\inst2|process_0~4_combout\ & (\inst2|y_select[1]~0_combout\ & ((\inst2|Add2~4_combout\) # (!\inst2|Equal17~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~4_combout\,
	datab => \inst2|y_select[1]~0_combout\,
	datac => \inst2|Equal17~13_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|y_select~1_combout\);

-- Location: LCFF_X38_Y30_N7
\inst2|y_select[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|y_select~1_combout\,
	ena => \inst2|y_select[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|y_select\(0));

-- Location: LCCOMB_X35_Y32_N28
\RY|output[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[6]~7_combout\ = (!\inst2|y_select\(1) & \inst2|y_select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|y_select\(1),
	datac => \inst2|y_select\(0),
	combout => \RY|output[6]~7_combout\);

-- Location: LCFF_X36_Y32_N15
\inst5|inst4|lpm_ff_component|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	sdata => \inst5|inst2|lpm_ff_component|dffs\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X36_Y32_N14
\MuxY|lpm_mux_component|auto_generated|result_node[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\ = (\RY|output[6]~6_combout\ & (((\inst5|inst4|lpm_ff_component|dffs\(8)) # (\RY|output[6]~7_combout\)))) # (!\RY|output[6]~6_combout\ & 
-- (\inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\ & ((!\RY|output[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\,
	datab => \RY|output[6]~6_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(8),
	datad => \RY|output[6]~7_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\);

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8),
	combout => \SW~combout\(8));

-- Location: LCFF_X33_Y30_N11
\inst7|SWITCHES|lpm_ff_component|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X33_Y30_N10
\inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1_combout\ = (\inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\ & (\inst7|SWITCHES|lpm_ff_component|dffs\(8) & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|inst2|lpm_decode_component|auto_generated|w_anode91w[3]~0_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(8),
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1_combout\);

-- Location: LCCOMB_X36_Y32_N2
\MuxY|lpm_mux_component|auto_generated|result_node[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[8]~3_combout\ = (\RY|output[6]~7_combout\ & ((\MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\ & ((\inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1_combout\))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\ & (\inst6|inst|altsyncram_component|auto_generated|q_a\(8))))) # (!\RY|output[6]~7_combout\ & (((\MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inst|altsyncram_component|auto_generated|q_a\(8),
	datab => \RY|output[6]~7_combout\,
	datac => \MuxY|lpm_mux_component|auto_generated|result_node[8]~2_combout\,
	datad => \inst7|inst|lpm_mux_component|auto_generated|result_node[8]~1_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[8]~3_combout\);

-- Location: LCFF_X36_Y32_N3
\RY|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[8]~3_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(8));

-- Location: LCFF_X41_Y32_N9
\inst4|RegI9|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(8));

-- Location: LCFF_X41_Y32_N31
\inst4|RegH8|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(8));

-- Location: LCCOMB_X41_Y32_N30
\inst4|Mux2|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(8)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(8) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegI9|output\(8),
	datac => \inst4|RegH8|output\(8),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux7~2_combout\);

-- Location: LCFF_X40_Y32_N29
\inst4|RegJ10|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(8));

-- Location: LCCOMB_X40_Y32_N28
\inst4|Mux2|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~3_combout\ = (\inst4|Mux2|Mux7~2_combout\ & ((\inst4|RegK11|output\(8)) # ((!\inst18|output\(1))))) # (!\inst4|Mux2|Mux7~2_combout\ & (((\inst4|RegJ10|output\(8) & \inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegK11|output\(8),
	datab => \inst4|Mux2|Mux7~2_combout\,
	datac => \inst4|RegJ10|output\(8),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux7~3_combout\);

-- Location: LCFF_X42_Y34_N25
\inst4|RegN14|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(8));

-- Location: LCFF_X41_Y34_N15
\inst4|RegL12|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(8));

-- Location: LCCOMB_X41_Y34_N14
\inst4|Mux2|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~0_combout\ = (\inst18|output\(1) & ((\inst4|RegN14|output\(8)) # ((\inst18|output\(0))))) # (!\inst18|output\(1) & (((\inst4|RegL12|output\(8) & !\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegN14|output\(8),
	datac => \inst4|RegL12|output\(8),
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux7~0_combout\);

-- Location: LCFF_X41_Y34_N5
\inst4|RegO15|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(8));

-- Location: LCCOMB_X40_Y34_N12
\inst4|Mux2|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~1_combout\ = (\inst4|Mux2|Mux7~0_combout\ & (((\inst4|RegO15|output\(8)) # (!\inst18|output\(0))))) # (!\inst4|Mux2|Mux7~0_combout\ & (\inst4|RegM13|output\(8) & (\inst18|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(8),
	datab => \inst4|Mux2|Mux7~0_combout\,
	datac => \inst18|output\(0),
	datad => \inst4|RegO15|output\(8),
	combout => \inst4|Mux2|Mux7~1_combout\);

-- Location: LCCOMB_X37_Y34_N28
\inst4|Mux2|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux7~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux7~3_combout\,
	datad => \inst4|Mux2|Mux7~1_combout\,
	combout => \inst4|Mux2|Mux7~4_combout\);

-- Location: LCFF_X41_Y33_N21
\inst4|RegB2|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(8));

-- Location: LCCOMB_X42_Y33_N20
\inst4|Mux2|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~7_combout\ = (\inst4|Mux2|Mux0~9_combout\ & ((\inst4|Mux2|Mux7~6_combout\) # ((!\inst4|Mux2|Mux0~8_combout\)))) # (!\inst4|Mux2|Mux0~9_combout\ & (((\inst4|RegA1|output\(8) & \inst4|Mux2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux7~6_combout\,
	datab => \inst4|Mux2|Mux0~9_combout\,
	datac => \inst4|RegA1|output\(8),
	datad => \inst4|Mux2|Mux0~8_combout\,
	combout => \inst4|Mux2|Mux7~7_combout\);

-- Location: LCCOMB_X41_Y33_N20
\inst4|Mux2|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~8_combout\ = (\inst4|Mux2|Mux0~5_combout\ & ((\inst4|Mux2|Mux7~7_combout\ & (\inst4|RegC3|output\(8))) # (!\inst4|Mux2|Mux7~7_combout\ & ((\inst4|RegB2|output\(8)))))) # (!\inst4|Mux2|Mux0~5_combout\ & (((\inst4|Mux2|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~5_combout\,
	datab => \inst4|RegC3|output\(8),
	datac => \inst4|RegB2|output\(8),
	datad => \inst4|Mux2|Mux7~7_combout\,
	combout => \inst4|Mux2|Mux7~8_combout\);

-- Location: LCCOMB_X35_Y34_N28
\inst4|Mux2|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux7~9_combout\ = (\inst4|Mux2|Mux7~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux7~4_combout\,
	datad => \inst4|Mux2|Mux7~8_combout\,
	combout => \inst4|Mux2|Mux7~9_combout\);

-- Location: LCFF_X35_Y34_N29
\RB|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux7~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(8));

-- Location: LCCOMB_X34_Y34_N0
\RM|output[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[8]~feeder_combout\ = \RB|output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(8),
	combout => \RM|output[8]~feeder_combout\);

-- Location: LCFF_X34_Y34_N1
\RM|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[8]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(8));

-- Location: LCFF_X32_Y33_N9
\inst18|output[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst6|inst|altsyncram_component|auto_generated|q_a\(11),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(11));

-- Location: LCFF_X41_Y32_N13
\inst4|RegI9|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(7));

-- Location: LCCOMB_X41_Y32_N12
\inst4|Mux1|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~2_combout\ = (\inst18|output\(4) & (((\inst4|RegI9|output\(7)) # (\inst18|output\(5))))) # (!\inst18|output\(4) & (\inst4|RegH8|output\(7) & ((!\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(4),
	datab => \inst4|RegH8|output\(7),
	datac => \inst4|RegI9|output\(7),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux8~2_combout\);

-- Location: LCCOMB_X40_Y32_N22
\inst4|Mux1|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~3_combout\ = (\inst4|Mux1|Mux8~2_combout\ & (((\inst4|RegK11|output\(7)) # (!\inst18|output\(5))))) # (!\inst4|Mux1|Mux8~2_combout\ & (\inst4|RegJ10|output\(7) & ((\inst18|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegJ10|output\(7),
	datab => \inst4|Mux1|Mux8~2_combout\,
	datac => \inst4|RegK11|output\(7),
	datad => \inst18|output\(5),
	combout => \inst4|Mux1|Mux8~3_combout\);

-- Location: LCCOMB_X42_Y34_N12
\inst4|Mux1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~0_combout\ = (\inst18|output\(5) & (((\inst4|RegN14|output\(7)) # (\inst18|output\(4))))) # (!\inst18|output\(5) & (\inst4|RegL12|output\(7) & ((!\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(7),
	datab => \inst18|output\(5),
	datac => \inst4|RegN14|output\(7),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux8~0_combout\);

-- Location: LCFF_X41_Y34_N17
\inst4|RegO15|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(7));

-- Location: LCCOMB_X41_Y34_N16
\inst4|Mux1|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~1_combout\ = (\inst4|Mux1|Mux8~0_combout\ & (((\inst4|RegO15|output\(7)) # (!\inst18|output\(4))))) # (!\inst4|Mux1|Mux8~0_combout\ & (\inst4|RegM13|output\(7) & ((\inst18|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(7),
	datab => \inst4|Mux1|Mux8~0_combout\,
	datac => \inst4|RegO15|output\(7),
	datad => \inst18|output\(4),
	combout => \inst4|Mux1|Mux8~1_combout\);

-- Location: LCCOMB_X36_Y33_N30
\inst4|Mux1|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~4_combout\ = (\inst18|output\(7) & ((\inst18|output\(6) & ((\inst4|Mux1|Mux8~1_combout\))) # (!\inst18|output\(6) & (\inst4|Mux1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(7),
	datab => \inst4|Mux1|Mux8~3_combout\,
	datac => \inst18|output\(6),
	datad => \inst4|Mux1|Mux8~1_combout\,
	combout => \inst4|Mux1|Mux8~4_combout\);

-- Location: LCCOMB_X36_Y33_N20
\inst4|Mux1|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux1|Mux8~9_combout\ = (\inst4|Mux1|Mux8~4_combout\) # ((\inst4|Mux1|Mux8~8_combout\ & !\inst18|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux1|Mux8~8_combout\,
	datab => \inst4|Mux1|Mux8~4_combout\,
	datad => \inst18|output\(7),
	combout => \inst4|Mux1|Mux8~9_combout\);

-- Location: LCFF_X32_Y33_N23
\RA|output[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux1|Mux8~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RA|output\(7));

-- Location: LCCOMB_X32_Y33_N22
\inst19|lpm_mux_component|auto_generated|result_node[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\ = (\inst2|j_sel~regout\ & (\inst18|output\(11))) # (!\inst2|j_sel~regout\ & ((\RA|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(11),
	datac => \RA|output\(7),
	datad => \inst2|j_sel~regout\,
	combout => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X32_Y33_N24
\inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst19|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[0]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\);

-- Location: LCCOMB_X32_Y33_N2
\inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[23]~31_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[25]~28_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\);

-- Location: LCCOMB_X32_Y33_N12
\inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[29]~25_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[27]~27_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53_combout\);

-- Location: LCCOMB_X32_Y33_N0
\inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[41]~54_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[45]~53_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55_combout\);

-- Location: LCCOMB_X33_Y33_N26
\inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67_combout\ = (\inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\ & ((\inst2|j_sel~regout\) # (!\RB|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|j_sel~regout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\,
	datad => \RB|output\(1),
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67_combout\);

-- Location: LCCOMB_X32_Y33_N8
\inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[37]~56_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[33]~67_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\);

-- Location: LCCOMB_X32_Y34_N22
\inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[61]~55_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[53]~57_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58_combout\);

-- Location: LCCOMB_X31_Y32_N10
\inst|inst1|f[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[13]~2_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|extend\(0),
	datab => \inst2|b_inv~regout\,
	datac => \inst18|output\(14),
	datad => \RB|output\(13),
	combout => \inst|inst1|f[13]~2_combout\);

-- Location: LCCOMB_X34_Y30_N18
\inst|inst5|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux2~0_combout\ = (\inst2|alu_op\(0) & ((\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\) # ((\inst2|alu_op\(1)) # (\inst|inst1|f[13]~2_combout\)))) # (!\inst2|alu_op\(0) & 
-- (\inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & (!\inst2|alu_op\(1) & \inst|inst1|f[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst19|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst1|f[13]~2_combout\,
	combout => \inst|inst5|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y30_N0
\inst|inst5|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux2~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[13]~1_combout\ $ (((\inst|inst7|adder12|Cout~0_combout\ & \inst|inst5|Mux2~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst4|output[13]~1_combout\,
	datab => \inst|inst7|adder12|Cout~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux2~0_combout\,
	combout => \inst|inst5|Mux2~1_combout\);

-- Location: LCFF_X32_Y34_N7
\RZ|output[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst|inst5|Mux2~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(13));

-- Location: LCCOMB_X32_Y34_N6
\inst13|lpm_mux_component|auto_generated|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\ = (\inst20~combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58_combout\)) # (!\inst20~combout\ & ((\RZ|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[77]~58_combout\,
	datac => \RZ|output\(13),
	datad => \inst20~combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\);

-- Location: LCCOMB_X33_Y30_N14
\inst8|lpm_mux_component|auto_generated|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ = (\inst2|ma_select~regout\ & (\inst5|inst2|lpm_ff_component|dffs\(13))) # (!\inst2|ma_select~regout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|inst2|lpm_ff_component|dffs\(13),
	datac => \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst2|ma_select~regout\,
	combout => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\);

-- Location: LCCOMB_X32_Y30_N10
\RY|output[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[3]~8_combout\ = (!\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & 
-- \inst2|y_select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datad => \inst2|y_select\(0),
	combout => \RY|output[3]~8_combout\);

-- Location: LCCOMB_X40_Y30_N8
\MuxY|lpm_mux_component|auto_generated|result_node[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\ = (\RY|output[3]~8_combout\ & (((\inst6|inst|altsyncram_component|auto_generated|q_a\(0)) # (\RY|output[3]~9_combout\)))) # (!\RY|output[3]~8_combout\ & 
-- (\inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\ & ((!\RY|output[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\,
	datab => \RY|output[3]~8_combout\,
	datac => \inst6|inst|altsyncram_component|auto_generated|q_a\(0),
	datad => \RY|output[3]~9_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCFF_X40_Y30_N27
\inst7|SWITCHES|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \SW~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|SWITCHES|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X40_Y30_N26
\MuxY|lpm_mux_component|auto_generated|result_node[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[0]~22_combout\ = (\MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\ & (((\inst7|SWITCHES|lpm_ff_component|dffs\(0)) # (!\RY|output[3]~9_combout\)))) # 
-- (!\MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\ & (\inst7|PUSH_BUTTON|lpm_ff_component|dffs\(0) & ((\RY|output[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|PUSH_BUTTON|lpm_ff_component|dffs\(0),
	datab => \MuxY|lpm_mux_component|auto_generated|result_node[0]~21_combout\,
	datac => \inst7|SWITCHES|lpm_ff_component|dffs\(0),
	datad => \RY|output[3]~9_combout\,
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[0]~22_combout\);

-- Location: LCCOMB_X40_Y35_N14
\inst5|inst4|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[0]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(0),
	combout => \inst5|inst4|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X40_Y35_N15
\inst5|inst4|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X40_Y35_N10
\MuxY|lpm_mux_component|auto_generated|result_node[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxY|lpm_mux_component|auto_generated|result_node[0]~23_combout\ = (\inst2|y_select\(1) & ((\inst5|inst4|lpm_ff_component|dffs\(0)))) # (!\inst2|y_select\(1) & (\MuxY|lpm_mux_component|auto_generated|result_node[0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxY|lpm_mux_component|auto_generated|result_node[0]~22_combout\,
	datac => \inst5|inst4|lpm_ff_component|dffs\(0),
	datad => \inst2|y_select\(1),
	combout => \MuxY|lpm_mux_component|auto_generated|result_node[0]~23_combout\);

-- Location: LCFF_X40_Y35_N11
\RY|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \MuxY|lpm_mux_component|auto_generated|result_node[0]~23_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(0));

-- Location: LCFF_X40_Y33_N9
\inst4|RegC3|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegC3|output\(0));

-- Location: LCFF_X40_Y33_N23
\inst4|RegB2|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(0),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegB2|output\(0));

-- Location: LCCOMB_X40_Y33_N22
\inst4|Mux2|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~8_combout\ = (\inst4|Mux2|Mux15~7_combout\ & ((\inst4|RegC3|output\(0)) # ((!\inst4|Mux2|Mux0~5_combout\)))) # (!\inst4|Mux2|Mux15~7_combout\ & (((\inst4|RegB2|output\(0) & \inst4|Mux2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux15~7_combout\,
	datab => \inst4|RegC3|output\(0),
	datac => \inst4|RegB2|output\(0),
	datad => \inst4|Mux2|Mux0~5_combout\,
	combout => \inst4|Mux2|Mux15~8_combout\);

-- Location: LCCOMB_X40_Y33_N30
\inst4|Mux2|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux15~9_combout\ = (\inst4|Mux2|Mux15~4_combout\) # ((!\inst18|output\(3) & \inst4|Mux2|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux15~4_combout\,
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux15~8_combout\,
	combout => \inst4|Mux2|Mux15~9_combout\);

-- Location: LCFF_X33_Y33_N17
\RB|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux2|Mux15~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(0));

-- Location: LCCOMB_X35_Y33_N26
\RM|output[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \RM|output[0]~feeder_combout\ = \RB|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RB|output\(0),
	combout => \RM|output[0]~feeder_combout\);

-- Location: LCFF_X35_Y33_N27
\RM|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RM|output[0]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RM|output\(0));

-- Location: LCCOMB_X40_Y30_N16
\inst18|output[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|output[3]~feeder_combout\ = \inst6|inst|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|inst|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst18|output[3]~feeder_combout\);

-- Location: LCFF_X40_Y30_N17
\inst18|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst18|output[3]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|ir_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst18|output\(3));

-- Location: LCFF_X41_Y34_N11
\inst4|RegL12|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegL12|output\(3));

-- Location: LCFF_X42_Y34_N3
\inst4|RegN14|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(3));

-- Location: LCCOMB_X41_Y34_N10
\inst4|Mux2|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~0_combout\ = (\inst18|output\(1) & ((\inst18|output\(0)) # ((\inst4|RegN14|output\(3))))) # (!\inst18|output\(1) & (!\inst18|output\(0) & (\inst4|RegL12|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst18|output\(0),
	datac => \inst4|RegL12|output\(3),
	datad => \inst4|RegN14|output\(3),
	combout => \inst4|Mux2|Mux12~0_combout\);

-- Location: LCCOMB_X40_Y34_N0
\inst4|Mux2|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~1_combout\ = (\inst18|output\(0) & ((\inst4|Mux2|Mux12~0_combout\ & (\inst4|RegO15|output\(3))) # (!\inst4|Mux2|Mux12~0_combout\ & ((\inst4|RegM13|output\(3)))))) # (!\inst18|output\(0) & (((\inst4|Mux2|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegO15|output\(3),
	datab => \inst4|RegM13|output\(3),
	datac => \inst18|output\(0),
	datad => \inst4|Mux2|Mux12~0_combout\,
	combout => \inst4|Mux2|Mux12~1_combout\);

-- Location: LCCOMB_X40_Y33_N24
\inst4|Mux2|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & ((\inst4|Mux2|Mux12~1_combout\))) # (!\inst18|output\(2) & (\inst4|Mux2|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux12~3_combout\,
	datab => \inst18|output\(3),
	datac => \inst4|Mux2|Mux12~1_combout\,
	datad => \inst18|output\(2),
	combout => \inst4|Mux2|Mux12~4_combout\);

-- Location: LCCOMB_X40_Y33_N6
\inst4|Mux2|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux12~9_combout\ = (\inst4|Mux2|Mux12~4_combout\) # ((\inst4|Mux2|Mux12~8_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux12~8_combout\,
	datac => \inst4|Mux2|Mux12~4_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux12~9_combout\);

-- Location: LCFF_X32_Y34_N21
\RB|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst4|Mux2|Mux12~9_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(3));

-- Location: LCCOMB_X32_Y34_N8
\inst16|lpm_mux_component|auto_generated|result_node[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ = (\inst2|j_sel~regout\) # (!\RB|output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RB|output\(3),
	datad => \inst2|j_sel~regout\,
	combout => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\);

-- Location: LCCOMB_X32_Y33_N18
\inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[17]~35_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[19]~34_combout\,
	datad => \inst16|lpm_mux_component|auto_generated|result_node[1]~1_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\);

-- Location: LCCOMB_X32_Y33_N10
\inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\))) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|lpm_mux_component|auto_generated|result_node[2]~2_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[39]~33_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\);

-- Location: LCCOMB_X32_Y34_N30
\inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38_combout\ = (\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30_combout\)) # 
-- (!\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & ((!\inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[63]~30_combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[55]~37_combout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38_combout\);

-- Location: LCCOMB_X33_Y34_N30
\inst|inst4|output[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst4|output[15]~0_combout\ = \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ $ (\inst|inst1|f[15]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datad => \inst|inst1|f[15]~0_combout\,
	combout => \inst|inst4|output[15]~0_combout\);

-- Location: LCCOMB_X33_Y34_N12
\inst|inst5|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux0~0_combout\ = (\inst2|alu_op\(0) & ((\inst|inst1|f[15]~0_combout\) # ((\inst2|alu_op\(1)) # (\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\)))) # (!\inst2|alu_op\(0) & (\inst|inst1|f[15]~0_combout\ & 
-- (!\inst2|alu_op\(1) & \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|alu_op\(0),
	datab => \inst|inst1|f[15]~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	combout => \inst|inst5|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y34_N14
\inst|inst5|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux0~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[15]~0_combout\ $ (((\inst|inst7|adder14|Cout~0_combout\ & \inst|inst5|Mux0~0_combout\))))) # (!\inst2|alu_op\(1) & (((\inst|inst5|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder14|Cout~0_combout\,
	datab => \inst|inst4|output[15]~0_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst5|Mux0~0_combout\,
	combout => \inst|inst5|Mux0~1_combout\);

-- Location: LCFF_X32_Y34_N5
\RZ|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	sdata => \inst|inst5|Mux0~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(15));

-- Location: LCCOMB_X32_Y34_N4
\inst13|lpm_mux_component|auto_generated|result_node[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\ = (\inst20~combout\ & (!\inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38_combout\)) # (!\inst20~combout\ & ((\RZ|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[79]~38_combout\,
	datac => \RZ|output\(15),
	datad => \inst20~combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\);

-- Location: LCCOMB_X32_Y30_N8
\RY|output[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RY|output[15]~0_combout\ = (\inst2|y_select\(0) & (\inst15|lpm_mux_component|auto_generated|result_node[15]~0_combout\)) # (!\inst2|y_select\(0) & ((\inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datab => \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datad => \inst2|y_select\(0),
	combout => \RY|output[15]~0_combout\);

-- Location: LCCOMB_X32_Y30_N20
\inst5|inst4|lpm_ff_component|dffs[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst4|lpm_ff_component|dffs[15]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs\(15),
	combout => \inst5|inst4|lpm_ff_component|dffs[15]~feeder_combout\);

-- Location: LCFF_X32_Y30_N21
\inst5|inst4|lpm_ff_component|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst4|lpm_ff_component|dffs[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst4|lpm_ff_component|dffs\(15));

-- Location: LCFF_X32_Y30_N9
\RY|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \RY|output[15]~0_combout\,
	sdata => \inst5|inst4|lpm_ff_component|dffs\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|y_select\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RY|output\(15));

-- Location: LCCOMB_X38_Y33_N22
\inst4|RegO15|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegO15|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegO15|output[15]~feeder_combout\);

-- Location: LCFF_X38_Y33_N23
\inst4|RegO15|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegO15|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegO15|output\(15));

-- Location: LCCOMB_X37_Y33_N12
\inst4|RegN14|output[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|RegN14|output[15]~feeder_combout\ = \RY|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RY|output\(15),
	combout => \inst4|RegN14|output[15]~feeder_combout\);

-- Location: LCFF_X37_Y33_N13
\inst4|RegN14|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	datain => \inst4|RegN14|output[15]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst4|Decoder|Mux14~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegN14|output\(15));

-- Location: LCCOMB_X38_Y33_N28
\inst4|Mux2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~0_combout\ = (\inst18|output\(0) & (((\inst18|output\(1))))) # (!\inst18|output\(0) & ((\inst18|output\(1) & ((\inst4|RegN14|output\(15)))) # (!\inst18|output\(1) & (\inst4|RegL12|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegL12|output\(15),
	datab => \inst4|RegN14|output\(15),
	datac => \inst18|output\(0),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux0~0_combout\);

-- Location: LCCOMB_X38_Y31_N30
\inst4|Mux2|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~1_combout\ = (\inst4|Mux2|Mux0~0_combout\ & (((\inst4|RegO15|output\(15)) # (!\inst18|output\(0))))) # (!\inst4|Mux2|Mux0~0_combout\ & (\inst4|RegM13|output\(15) & ((\inst18|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|RegM13|output\(15),
	datab => \inst4|RegO15|output\(15),
	datac => \inst4|Mux2|Mux0~0_combout\,
	datad => \inst18|output\(0),
	combout => \inst4|Mux2|Mux0~1_combout\);

-- Location: LCFF_X38_Y32_N5
\inst4|RegJ10|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegJ10|output\(15));

-- Location: LCFF_X38_Y32_N19
\inst4|RegK11|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegK11|output\(15));

-- Location: LCFF_X37_Y32_N5
\inst4|RegI9|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegI9|output\(15));

-- Location: LCFF_X37_Y32_N19
\inst4|RegH8|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk27~clkctrl_outclk\,
	sdata => \RY|output\(15),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst4|Decoder|Mux14~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|RegH8|output\(15));

-- Location: LCCOMB_X37_Y32_N18
\inst4|Mux2|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~2_combout\ = (\inst18|output\(0) & ((\inst4|RegI9|output\(15)) # ((\inst18|output\(1))))) # (!\inst18|output\(0) & (((\inst4|RegH8|output\(15) & !\inst18|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(0),
	datab => \inst4|RegI9|output\(15),
	datac => \inst4|RegH8|output\(15),
	datad => \inst18|output\(1),
	combout => \inst4|Mux2|Mux0~2_combout\);

-- Location: LCCOMB_X38_Y32_N18
\inst4|Mux2|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~3_combout\ = (\inst18|output\(1) & ((\inst4|Mux2|Mux0~2_combout\ & ((\inst4|RegK11|output\(15)))) # (!\inst4|Mux2|Mux0~2_combout\ & (\inst4|RegJ10|output\(15))))) # (!\inst18|output\(1) & (((\inst4|Mux2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(1),
	datab => \inst4|RegJ10|output\(15),
	datac => \inst4|RegK11|output\(15),
	datad => \inst4|Mux2|Mux0~2_combout\,
	combout => \inst4|Mux2|Mux0~3_combout\);

-- Location: LCCOMB_X37_Y34_N0
\inst4|Mux2|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~4_combout\ = (\inst18|output\(3) & ((\inst18|output\(2) & (\inst4|Mux2|Mux0~1_combout\)) # (!\inst18|output\(2) & ((\inst4|Mux2|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(2),
	datab => \inst4|Mux2|Mux0~1_combout\,
	datac => \inst4|Mux2|Mux0~3_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux0~4_combout\);

-- Location: LCCOMB_X37_Y34_N8
\inst4|Mux2|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|Mux2|Mux0~12_combout\ = (\inst4|Mux2|Mux0~4_combout\) # ((\inst4|Mux2|Mux0~11_combout\ & !\inst18|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux2|Mux0~11_combout\,
	datab => \inst4|Mux2|Mux0~4_combout\,
	datad => \inst18|output\(3),
	combout => \inst4|Mux2|Mux0~12_combout\);

-- Location: LCFF_X37_Y34_N9
\RB|output[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst4|Mux2|Mux0~12_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RB|output\(15));

-- Location: LCCOMB_X33_Y34_N0
\inst|inst1|f[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1|f[15]~0_combout\ = \inst2|b_inv~regout\ $ (((\inst2|extend\(0) & (\inst18|output\(14))) # (!\inst2|extend\(0) & ((\RB|output\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|output\(14),
	datab => \inst2|extend\(0),
	datac => \inst2|b_inv~regout\,
	datad => \RB|output\(15),
	combout => \inst|inst1|f[15]~0_combout\);

-- Location: LCCOMB_X33_Y34_N24
\inst|inst7|adder15|S\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder15|S~combout\ = \inst|inst7|adder14|Cout~0_combout\ $ (\inst|inst1|f[15]~0_combout\ $ (\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder14|Cout~0_combout\,
	datab => \inst|inst1|f[15]~0_combout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	combout => \inst|inst7|adder15|S~combout\);

-- Location: LCFF_X33_Y34_N25
\inst23|output[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst7|adder15|S~combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|flag_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst23|output\(0));

-- Location: LCCOMB_X36_Y30_N16
\inst2|mem_read~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_read~2_combout\ = ((\inst2|Equal19~0_combout\) # ((!\inst2|Equal17~13_combout\) # (!\inst2|Add2~4_combout\))) # (!\inst2|mem_read~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_read~0_combout\,
	datab => \inst2|Equal19~0_combout\,
	datac => \inst2|Add2~4_combout\,
	datad => \inst2|Equal17~13_combout\,
	combout => \inst2|mem_read~2_combout\);

-- Location: LCCOMB_X36_Y30_N26
\inst2|mem_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_read~1_combout\ = (\inst2|mem_read~0_combout\ & (!\inst2|Equal19~0_combout\ & (!\inst2|Equal18~1_combout\ & \inst2|Equal25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_read~0_combout\,
	datab => \inst2|Equal19~0_combout\,
	datac => \inst2|Equal18~1_combout\,
	datad => \inst2|Equal25~1_combout\,
	combout => \inst2|mem_read~1_combout\);

-- Location: LCCOMB_X36_Y30_N12
\inst2|mem_read~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_read~4_combout\ = (\inst2|Equal17~10_combout\) # ((\inst2|mem_read~1_combout\) # ((\inst2|mem_read~3_combout\ & \inst2|mem_read~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|mem_read~3_combout\,
	datab => \inst2|Equal17~10_combout\,
	datac => \inst2|mem_read~2_combout\,
	datad => \inst2|mem_read~1_combout\,
	combout => \inst2|mem_read~4_combout\);

-- Location: LCFF_X36_Y30_N13
\inst2|mem_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst2|mem_read~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|mem_read~regout\);

-- Location: LCCOMB_X38_Y31_N24
\inst8|lpm_mux_component|auto_generated|result_node[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[11]~4_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(11)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(11),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[11]~4_combout\);

-- Location: LCCOMB_X33_Y32_N26
\inst13|lpm_mux_component|auto_generated|result_node[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & (((\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\)))) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\)) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[38]~48_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[42]~44_combout\,
	datad => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\);

-- Location: LCCOMB_X33_Y32_N16
\inst13|lpm_mux_component|auto_generated|result_node[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\ & (((\inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\)))) # (!\inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\ & (\RZ|output\(10) & (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RZ|output\(10),
	datab => \inst13|lpm_mux_component|auto_generated|result_node[10]~8_combout\,
	datac => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[50]~69_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\);

-- Location: LCCOMB_X38_Y31_N12
\inst8|lpm_mux_component|auto_generated|result_node[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst8|lpm_mux_component|auto_generated|result_node[10]~5_combout\ = (\inst2|ma_select~regout\ & ((\inst5|inst2|lpm_ff_component|dffs\(10)))) # (!\inst2|ma_select~regout\ & (\inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\,
	datac => \inst2|ma_select~regout\,
	datad => \inst5|inst2|lpm_ff_component|dffs\(10),
	combout => \inst8|lpm_mux_component|auto_generated|result_node[10]~5_combout\);

-- Location: LCCOMB_X33_Y32_N14
\inst|inst5|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux7~0_combout\ = (\inst2|alu_op\(0) & ((\inst2|alu_op\(1) & ((\inst|inst7|adder8|S~combout\))) # (!\inst2|alu_op\(1) & (\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\)))) # (!\inst2|alu_op\(0) & 
-- (\inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	datab => \inst|inst7|adder8|S~combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux7~0_combout\);

-- Location: LCCOMB_X33_Y32_N20
\inst|inst5|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux7~1_combout\ = (\inst|inst5|Mux7~0_combout\ & ((\inst2|alu_op\(0)) # (\inst|inst1|f[8]~7_combout\ $ (\inst2|alu_op\(1))))) # (!\inst|inst5|Mux7~0_combout\ & (\inst|inst1|f[8]~7_combout\ & (\inst2|alu_op\(0) $ (\inst2|alu_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|f[8]~7_combout\,
	datab => \inst|inst5|Mux7~0_combout\,
	datac => \inst2|alu_op\(0),
	datad => \inst2|alu_op\(1),
	combout => \inst|inst5|Mux7~1_combout\);

-- Location: LCFF_X33_Y32_N21
\RZ|output[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux7~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(8));

-- Location: LCCOMB_X33_Y32_N12
\inst13|lpm_mux_component|auto_generated|result_node[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & (\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\)) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & (\inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\)) # 
-- (!\inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\ & ((\inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datab => \inst13|lpm_mux_component|auto_generated|result_node[8]~4_combout\,
	datac => \inst12|lpm_clshift_component|auto_generated|sbit_w[36]~62_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[40]~60_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\);

-- Location: LCCOMB_X33_Y32_N2
\inst13|lpm_mux_component|auto_generated|result_node[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\ = (\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & ((\inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\ & 
-- (\inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\)) # (!\inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\ & ((\RZ|output\(8)))))) # (!\inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\ & 
-- (((\inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|lpm_mux_component|auto_generated|result_node[8]~5_combout\,
	datab => \inst12|lpm_clshift_component|auto_generated|sbit_w[48]~65_combout\,
	datac => \RZ|output\(8),
	datad => \inst13|lpm_mux_component|auto_generated|result_node[8]~12_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\);

-- Location: LCCOMB_X35_Y32_N20
\inst|inst7|adder2|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder2|Cout~0_combout\ = (\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & ((\inst|inst7|adder1|Cout~0_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\ & (\inst|inst7|adder1|Cout~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxB|lpm_mux_component|auto_generated|result_node[2]~12_combout\,
	datab => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst|inst7|adder1|Cout~0_combout\,
	combout => \inst|inst7|adder2|Cout~0_combout\);

-- Location: LCCOMB_X34_Y32_N2
\inst|inst5|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux12~1_combout\ = (\inst2|alu_op\(1) & (\inst|inst4|output[3]~6_combout\ $ (((\inst|inst5|Mux12~0_combout\ & \inst|inst7|adder2|Cout~0_combout\))))) # (!\inst2|alu_op\(1) & (\inst|inst5|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|Mux12~0_combout\,
	datab => \inst|inst4|output[3]~6_combout\,
	datac => \inst2|alu_op\(1),
	datad => \inst|inst7|adder2|Cout~0_combout\,
	combout => \inst|inst5|Mux12~1_combout\);

-- Location: LCFF_X34_Y32_N3
\RZ|output[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst5|Mux12~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RZ|output\(3));

-- Location: LCCOMB_X32_Y34_N24
\inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\ = (\inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\ & ((\inst2|j_sel~regout\) # (!\RB|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|lpm_clshift_component|auto_generated|sbit_w[35]~36_combout\,
	datac => \RB|output\(2),
	datad => \inst2|j_sel~regout\,
	combout => \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\);

-- Location: LCCOMB_X32_Y34_N16
\inst13|lpm_mux_component|auto_generated|result_node[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\ = (\inst20~combout\ & (((\inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\ & \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\)))) # (!\inst20~combout\ 
-- & (\RZ|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RZ|output\(3),
	datab => \inst20~combout\,
	datac => \inst16|lpm_mux_component|auto_generated|result_node[3]~3_combout\,
	datad => \inst12|lpm_clshift_component|auto_generated|sbit_w[51]~68_combout\,
	combout => \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\);

-- Location: LCCOMB_X31_Y32_N8
\inst1|immedEx[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst1|immedEx[15]~0_combout\ = (\inst18|output\(14) & \inst2|extend\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst18|output\(14),
	datad => \inst2|extend\(0),
	combout => \inst1|immedEx[15]~0_combout\);

-- Location: LCCOMB_X34_Y31_N10
\inst5|inst2|lpm_ff_component|dffs[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst5|inst2|lpm_ff_component|dffs[2]~feeder_combout\ = \inst5|inst2|lpm_ff_component|dffs[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst5|inst2|lpm_ff_component|dffs[2]~20_combout\,
	combout => \inst5|inst2|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: LCFF_X34_Y31_N11
\inst5|inst2|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst5|inst2|lpm_ff_component|dffs[2]~feeder_combout\,
	sdata => \inst19|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => \inst2|ALT_INV_pc_select~regout\,
	ena => \inst2|pc_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst5|inst2|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X33_Y34_N22
\inst|inst7|adder15|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst7|adder15|Cout~0_combout\ = (\inst|inst7|adder14|Cout~0_combout\ & ((\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\) # (\MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ $ (\inst2|b_inv~regout\)))) # 
-- (!\inst|inst7|adder14|Cout~0_combout\ & (\inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\ & (\MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\ $ (\inst2|b_inv~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst7|adder14|Cout~0_combout\,
	datab => \MuxB|lpm_mux_component|auto_generated|result_node[15]~15_combout\,
	datac => \inst2|b_inv~regout\,
	datad => \inst19|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	combout => \inst|inst7|adder15|Cout~0_combout\);

-- Location: LCFF_X33_Y34_N23
\inst23|output[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~clkctrl_outclk\,
	datain => \inst|inst7|adder15|Cout~0_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst2|flag_enable~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst23|output\(1));

-- Location: LCCOMB_X20_Y22_N10
\inst22|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~0_combout\ = \inst22|h_count\(0) $ (VCC)
-- \inst22|Add0~1\ = CARRY(\inst22|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(0),
	datad => VCC,
	combout => \inst22|Add0~0_combout\,
	cout => \inst22|Add0~1\);

-- Location: LCCOMB_X20_Y22_N12
\inst22|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~2_combout\ = (\inst22|h_count\(1) & (!\inst22|Add0~1\)) # (!\inst22|h_count\(1) & ((\inst22|Add0~1\) # (GND)))
-- \inst22|Add0~3\ = CARRY((!\inst22|Add0~1\) # (!\inst22|h_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(1),
	datad => VCC,
	cin => \inst22|Add0~1\,
	combout => \inst22|Add0~2_combout\,
	cout => \inst22|Add0~3\);

-- Location: LCCOMB_X20_Y22_N14
\inst22|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~4_combout\ = (\inst22|h_count\(2) & (\inst22|Add0~3\ $ (GND))) # (!\inst22|h_count\(2) & (!\inst22|Add0~3\ & VCC))
-- \inst22|Add0~5\ = CARRY((\inst22|h_count\(2) & !\inst22|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(2),
	datad => VCC,
	cin => \inst22|Add0~3\,
	combout => \inst22|Add0~4_combout\,
	cout => \inst22|Add0~5\);

-- Location: LCFF_X20_Y22_N15
\inst22|h_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~4_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(2));

-- Location: LCCOMB_X20_Y22_N16
\inst22|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~6_combout\ = (\inst22|h_count\(3) & (!\inst22|Add0~5\)) # (!\inst22|h_count\(3) & ((\inst22|Add0~5\) # (GND)))
-- \inst22|Add0~7\ = CARRY((!\inst22|Add0~5\) # (!\inst22|h_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(3),
	datad => VCC,
	cin => \inst22|Add0~5\,
	combout => \inst22|Add0~6_combout\,
	cout => \inst22|Add0~7\);

-- Location: LCCOMB_X20_Y22_N18
\inst22|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~8_combout\ = (\inst22|h_count\(4) & (\inst22|Add0~7\ $ (GND))) # (!\inst22|h_count\(4) & (!\inst22|Add0~7\ & VCC))
-- \inst22|Add0~9\ = CARRY((\inst22|h_count\(4) & !\inst22|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(4),
	datad => VCC,
	cin => \inst22|Add0~7\,
	combout => \inst22|Add0~8_combout\,
	cout => \inst22|Add0~9\);

-- Location: LCCOMB_X20_Y22_N20
\inst22|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~10_combout\ = (\inst22|h_count\(5) & (!\inst22|Add0~9\)) # (!\inst22|h_count\(5) & ((\inst22|Add0~9\) # (GND)))
-- \inst22|Add0~11\ = CARRY((!\inst22|Add0~9\) # (!\inst22|h_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(5),
	datad => VCC,
	cin => \inst22|Add0~9\,
	combout => \inst22|Add0~10_combout\,
	cout => \inst22|Add0~11\);

-- Location: LCCOMB_X20_Y22_N22
\inst22|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~12_combout\ = (\inst22|h_count\(6) & (\inst22|Add0~11\ $ (GND))) # (!\inst22|h_count\(6) & (!\inst22|Add0~11\ & VCC))
-- \inst22|Add0~13\ = CARRY((\inst22|h_count\(6) & !\inst22|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(6),
	datad => VCC,
	cin => \inst22|Add0~11\,
	combout => \inst22|Add0~12_combout\,
	cout => \inst22|Add0~13\);

-- Location: LCCOMB_X20_Y22_N24
\inst22|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~14_combout\ = (\inst22|h_count\(7) & (!\inst22|Add0~13\)) # (!\inst22|h_count\(7) & ((\inst22|Add0~13\) # (GND)))
-- \inst22|Add0~15\ = CARRY((!\inst22|Add0~13\) # (!\inst22|h_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(7),
	datad => VCC,
	cin => \inst22|Add0~13\,
	combout => \inst22|Add0~14_combout\,
	cout => \inst22|Add0~15\);

-- Location: LCFF_X20_Y22_N5
\inst22|h_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|Add0~14_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(7));

-- Location: LCCOMB_X20_Y22_N26
\inst22|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~16_combout\ = (\inst22|h_count\(8) & (\inst22|Add0~15\ $ (GND))) # (!\inst22|h_count\(8) & (!\inst22|Add0~15\ & VCC))
-- \inst22|Add0~17\ = CARRY((\inst22|h_count\(8) & !\inst22|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(8),
	datad => VCC,
	cin => \inst22|Add0~15\,
	combout => \inst22|Add0~16_combout\,
	cout => \inst22|Add0~17\);

-- Location: LCCOMB_X20_Y22_N2
\inst22|h_count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|h_count~0_combout\ = (!\inst22|Equal0~2_combout\ & \inst22|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal0~2_combout\,
	datad => \inst22|Add0~16_combout\,
	combout => \inst22|h_count~0_combout\);

-- Location: LCFF_X20_Y22_N3
\inst22|h_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|h_count~0_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(8));

-- Location: LCFF_X19_Y22_N23
\inst22|h_count_d[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(8),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(8));

-- Location: LCCOMB_X19_Y22_N20
\inst22|h_count_d[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|h_count_d[7]~feeder_combout\ = \inst22|h_count\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|h_count\(7),
	combout => \inst22|h_count_d[7]~feeder_combout\);

-- Location: LCFF_X19_Y22_N21
\inst22|h_count_d[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|h_count_d[7]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(7));

-- Location: LCCOMB_X20_Y22_N28
\inst22|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add0~18_combout\ = \inst22|h_count\(9) $ (\inst22|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(9),
	cin => \inst22|Add0~17\,
	combout => \inst22|Add0~18_combout\);

-- Location: LCCOMB_X20_Y22_N30
\inst22|h_count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|h_count~1_combout\ = (!\inst22|Equal0~2_combout\ & \inst22|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal0~2_combout\,
	datac => \inst22|Add0~18_combout\,
	combout => \inst22|h_count~1_combout\);

-- Location: LCFF_X20_Y22_N31
\inst22|h_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|h_count~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(9));

-- Location: LCFF_X20_Y22_N25
\inst22|h_count_d[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(9));

-- Location: LCCOMB_X19_Y22_N8
\inst22|sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~0_combout\ = (!\inst22|h_count_d\(8) & (\inst22|h_count_d\(7) & \inst22|h_count_d\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count_d\(8),
	datac => \inst22|h_count_d\(7),
	datad => \inst22|h_count_d\(9),
	combout => \inst22|sync~0_combout\);

-- Location: LCFF_X20_Y22_N19
\inst22|h_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~8_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(4));

-- Location: LCFF_X20_Y22_N9
\inst22|h_count_d[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(4));

-- Location: LCFF_X20_Y22_N17
\inst22|h_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~6_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(3));

-- Location: LCFF_X20_Y22_N29
\inst22|h_count_d[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(3),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(3));

-- Location: LCCOMB_X20_Y22_N8
\inst22|sync~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~2_combout\ = (\inst22|h_count_d\(4) & ((\inst22|sync~1_combout\) # (\inst22|h_count_d\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|sync~1_combout\,
	datac => \inst22|h_count_d\(4),
	datad => \inst22|h_count_d\(3),
	combout => \inst22|sync~2_combout\);

-- Location: LCFF_X20_Y22_N23
\inst22|h_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~12_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(6));

-- Location: LCFF_X20_Y22_N1
\inst22|h_count_d[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|h_count\(6),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(6));

-- Location: LCCOMB_X19_Y22_N0
\inst22|h_count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|h_count~2_combout\ = (!\inst22|Equal0~2_combout\ & \inst22|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal0~2_combout\,
	datad => \inst22|Add0~10_combout\,
	combout => \inst22|h_count~2_combout\);

-- Location: LCFF_X19_Y22_N1
\inst22|h_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|h_count~2_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(5));

-- Location: LCCOMB_X19_Y22_N18
\inst22|h_count_d[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|h_count_d[5]~feeder_combout\ = \inst22|h_count\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|h_count\(5),
	combout => \inst22|h_count_d[5]~feeder_combout\);

-- Location: LCFF_X19_Y22_N19
\inst22|h_count_d[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|h_count_d[5]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count_d\(5));

-- Location: LCCOMB_X20_Y22_N0
\inst22|sync~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~3_combout\ = ((\inst22|sync~2_combout\ & (\inst22|h_count_d\(6) & \inst22|h_count_d\(5))) # (!\inst22|sync~2_combout\ & (!\inst22|h_count_d\(6) & !\inst22|h_count_d\(5)))) # (!\inst22|sync~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|sync~0_combout\,
	datab => \inst22|sync~2_combout\,
	datac => \inst22|h_count_d\(6),
	datad => \inst22|h_count_d\(5),
	combout => \inst22|sync~3_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst22|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~12_combout\ = (\inst22|v_count\(6) & (\inst22|Add1~11\ $ (GND))) # (!\inst22|v_count\(6) & (!\inst22|Add1~11\ & VCC))
-- \inst22|Add1~13\ = CARRY((\inst22|v_count\(6) & !\inst22|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(6),
	datad => VCC,
	cin => \inst22|Add1~11\,
	combout => \inst22|Add1~12_combout\,
	cout => \inst22|Add1~13\);

-- Location: LCCOMB_X19_Y19_N20
\inst22|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~14_combout\ = (\inst22|v_count\(7) & (!\inst22|Add1~13\)) # (!\inst22|v_count\(7) & ((\inst22|Add1~13\) # (GND)))
-- \inst22|Add1~15\ = CARRY((!\inst22|Add1~13\) # (!\inst22|v_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(7),
	datad => VCC,
	cin => \inst22|Add1~13\,
	combout => \inst22|Add1~14_combout\,
	cout => \inst22|Add1~15\);

-- Location: LCFF_X20_Y22_N11
\inst22|h_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~0_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(0));

-- Location: LCFF_X20_Y22_N13
\inst22|h_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add0~2_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|h_count\(1));

-- Location: LCCOMB_X20_Y22_N6
\inst22|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal0~0_combout\ = (\inst22|h_count\(9) & (!\inst22|h_count\(6) & (\inst22|h_count\(3) & \inst22|h_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(9),
	datab => \inst22|h_count\(6),
	datac => \inst22|h_count\(3),
	datad => \inst22|h_count\(4),
	combout => \inst22|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y22_N4
\inst22|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal1~1_combout\ = (\inst22|Equal1~0_combout\ & (\inst22|h_count\(0) & (\inst22|h_count\(1) & \inst22|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal1~0_combout\,
	datab => \inst22|h_count\(0),
	datac => \inst22|h_count\(1),
	datad => \inst22|Equal0~0_combout\,
	combout => \inst22|Equal1~1_combout\);

-- Location: LCFF_X19_Y19_N31
\inst22|v_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|Add1~14_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(7));

-- Location: LCCOMB_X19_Y19_N22
\inst22|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~16_combout\ = (\inst22|v_count\(8) & (\inst22|Add1~15\ $ (GND))) # (!\inst22|v_count\(8) & (!\inst22|Add1~15\ & VCC))
-- \inst22|Add1~17\ = CARRY((\inst22|v_count\(8) & !\inst22|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(8),
	datad => VCC,
	cin => \inst22|Add1~15\,
	combout => \inst22|Add1~16_combout\,
	cout => \inst22|Add1~17\);

-- Location: LCFF_X19_Y19_N5
\inst22|v_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|Add1~16_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(8));

-- Location: LCCOMB_X19_Y19_N24
\inst22|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~18_combout\ = \inst22|Add1~17\ $ (\inst22|v_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst22|v_count\(9),
	cin => \inst22|Add1~17\,
	combout => \inst22|Add1~18_combout\);

-- Location: LCCOMB_X19_Y22_N16
\inst22|v_count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count~0_combout\ = (\inst22|Add1~18_combout\ & !\inst22|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Add1~18_combout\,
	datad => \inst22|Equal2~2_combout\,
	combout => \inst22|v_count~0_combout\);

-- Location: LCFF_X19_Y22_N17
\inst22|v_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|v_count~0_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(9));

-- Location: LCCOMB_X19_Y19_N0
\inst22|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal2~0_combout\ = (!\inst22|v_count\(7) & (!\inst22|v_count\(8) & (!\inst22|v_count\(6) & \inst22|v_count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(7),
	datab => \inst22|v_count\(8),
	datac => \inst22|v_count\(6),
	datad => \inst22|v_count\(9),
	combout => \inst22|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y19_N6
\inst22|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~0_combout\ = \inst22|v_count\(0) $ (VCC)
-- \inst22|Add1~1\ = CARRY(\inst22|v_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(0),
	datad => VCC,
	combout => \inst22|Add1~0_combout\,
	cout => \inst22|Add1~1\);

-- Location: LCCOMB_X19_Y19_N8
\inst22|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~2_combout\ = (\inst22|v_count\(1) & (!\inst22|Add1~1\)) # (!\inst22|v_count\(1) & ((\inst22|Add1~1\) # (GND)))
-- \inst22|Add1~3\ = CARRY((!\inst22|Add1~1\) # (!\inst22|v_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(1),
	datad => VCC,
	cin => \inst22|Add1~1\,
	combout => \inst22|Add1~2_combout\,
	cout => \inst22|Add1~3\);

-- Location: LCFF_X19_Y19_N9
\inst22|v_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add1~2_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(1));

-- Location: LCCOMB_X19_Y22_N2
\inst22|v_count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count~1_combout\ = (\inst22|Add1~0_combout\ & !\inst22|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Add1~0_combout\,
	datad => \inst22|Equal2~2_combout\,
	combout => \inst22|v_count~1_combout\);

-- Location: LCFF_X19_Y22_N3
\inst22|v_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|v_count~1_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(0));

-- Location: LCCOMB_X19_Y19_N28
\inst22|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Equal2~2_combout\ = (\inst22|Equal2~1_combout\ & (\inst22|Equal2~0_combout\ & (!\inst22|v_count\(1) & !\inst22|v_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Equal2~1_combout\,
	datab => \inst22|Equal2~0_combout\,
	datac => \inst22|v_count\(1),
	datad => \inst22|v_count\(0),
	combout => \inst22|Equal2~2_combout\);

-- Location: LCCOMB_X19_Y19_N4
\inst22|v_count~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count~3_combout\ = (\inst22|Add1~4_combout\ & !\inst22|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add1~4_combout\,
	datad => \inst22|Equal2~2_combout\,
	combout => \inst22|v_count~3_combout\);

-- Location: LCFF_X19_Y19_N23
\inst22|v_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count~3_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(2));

-- Location: LCCOMB_X19_Y19_N12
\inst22|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~6_combout\ = (\inst22|v_count\(3) & (!\inst22|Add1~5\)) # (!\inst22|v_count\(3) & ((\inst22|Add1~5\) # (GND)))
-- \inst22|Add1~7\ = CARRY((!\inst22|Add1~5\) # (!\inst22|v_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(3),
	datad => VCC,
	cin => \inst22|Add1~5\,
	combout => \inst22|Add1~6_combout\,
	cout => \inst22|Add1~7\);

-- Location: LCCOMB_X19_Y19_N30
\inst22|v_count~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count~2_combout\ = (\inst22|Add1~6_combout\ & !\inst22|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Add1~6_combout\,
	datad => \inst22|Equal2~2_combout\,
	combout => \inst22|v_count~2_combout\);

-- Location: LCFF_X19_Y19_N21
\inst22|v_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count~2_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(3));

-- Location: LCCOMB_X19_Y19_N14
\inst22|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~8_combout\ = (\inst22|v_count\(4) & (\inst22|Add1~7\ $ (GND))) # (!\inst22|v_count\(4) & (!\inst22|Add1~7\ & VCC))
-- \inst22|Add1~9\ = CARRY((\inst22|v_count\(4) & !\inst22|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(4),
	datad => VCC,
	cin => \inst22|Add1~7\,
	combout => \inst22|Add1~8_combout\,
	cout => \inst22|Add1~9\);

-- Location: LCFF_X19_Y19_N15
\inst22|v_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add1~8_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(4));

-- Location: LCCOMB_X19_Y19_N16
\inst22|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add1~10_combout\ = (\inst22|v_count\(5) & (!\inst22|Add1~9\)) # (!\inst22|v_count\(5) & ((\inst22|Add1~9\) # (GND)))
-- \inst22|Add1~11\ = CARRY((!\inst22|Add1~9\) # (!\inst22|v_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count\(5),
	datad => VCC,
	cin => \inst22|Add1~9\,
	combout => \inst22|Add1~10_combout\,
	cout => \inst22|Add1~11\);

-- Location: LCFF_X19_Y19_N1
\inst22|v_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|Add1~12_combout\,
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(6));

-- Location: LCCOMB_X21_Y19_N0
\inst22|v_count_d[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count_d[6]~feeder_combout\ = \inst22|v_count\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|v_count\(6),
	combout => \inst22|v_count_d[6]~feeder_combout\);

-- Location: LCFF_X21_Y19_N1
\inst22|v_count_d[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|v_count_d[6]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(6));

-- Location: LCFF_X19_Y19_N17
\inst22|v_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add1~10_combout\,
	aclr => \ALT_INV_Reset~combout\,
	ena => \inst22|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count\(5));

-- Location: LCFF_X21_Y19_N3
\inst22|v_count_d[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(5),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(5));

-- Location: LCFF_X21_Y19_N27
\inst22|v_count_d[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(7),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(7));

-- Location: LCCOMB_X21_Y19_N2
\inst22|sync~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~5_combout\ = (\inst22|v_count_d\(8) & (\inst22|v_count_d\(6) & (\inst22|v_count_d\(5) & \inst22|v_count_d\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count_d\(8),
	datab => \inst22|v_count_d\(6),
	datac => \inst22|v_count_d\(5),
	datad => \inst22|v_count_d\(7),
	combout => \inst22|sync~5_combout\);

-- Location: LCCOMB_X20_Y20_N4
\inst22|v_count_d[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|v_count_d[3]~feeder_combout\ = \inst22|v_count\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|v_count\(3),
	combout => \inst22|v_count_d[3]~feeder_combout\);

-- Location: LCFF_X20_Y20_N5
\inst22|v_count_d[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|v_count_d[3]~feeder_combout\,
	aclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(3));

-- Location: LCFF_X20_Y20_N21
\inst22|v_count_d[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(2),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(2));

-- Location: LCFF_X19_Y22_N11
\inst22|v_count_d[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(9),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(9));

-- Location: LCFF_X20_Y20_N19
\inst22|v_count_d[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(1),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(1));

-- Location: LCFF_X20_Y20_N29
\inst22|v_count_d[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst22|v_count\(4),
	aclr => \ALT_INV_Reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|v_count_d\(4));

-- Location: LCCOMB_X20_Y20_N18
\inst22|sync~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~4_combout\ = (\inst22|v_count_d\(9)) # ((\inst22|v_count_d\(4)) # (\inst22|v_count_d\(0) $ (!\inst22|v_count_d\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|v_count_d\(0),
	datab => \inst22|v_count_d\(9),
	datac => \inst22|v_count_d\(1),
	datad => \inst22|v_count_d\(4),
	combout => \inst22|sync~4_combout\);

-- Location: LCCOMB_X20_Y20_N20
\inst22|sync~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|sync~6_combout\ = (((\inst22|sync~4_combout\) # (!\inst22|v_count_d\(2))) # (!\inst22|v_count_d\(3))) # (!\inst22|sync~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|sync~5_combout\,
	datab => \inst22|v_count_d\(3),
	datac => \inst22|v_count_d\(2),
	datad => \inst22|sync~4_combout\,
	combout => \inst22|sync~6_combout\);

-- Location: LCCOMB_X35_Y30_N26
\inst2|mem_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_write~0_combout\ = (\inst18|output\(20) & (\inst2|cdx~regout\ & !\inst18|output\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst18|output\(20),
	datac => \inst2|cdx~regout\,
	datad => \inst18|output\(21),
	combout => \inst2|mem_write~0_combout\);

-- Location: LCCOMB_X35_Y30_N20
\inst2|mem_write~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_write~1_combout\ = (\inst2|Add2~2_combout\) # ((!\inst2|Add2~4_combout\) # (!\inst2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Add2~2_combout\,
	datac => \inst2|Add2~0_combout\,
	datad => \inst2|Add2~4_combout\,
	combout => \inst2|mem_write~1_combout\);

-- Location: LCCOMB_X35_Y30_N0
\inst2|mem_write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_write~2_combout\ = (\inst2|process_0~2_combout\ & (!\inst2|Equal18~0_combout\ & (!\inst2|mem_write~1_combout\ & \inst2|Equal17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~2_combout\,
	datab => \inst2|Equal18~0_combout\,
	datac => \inst2|mem_write~1_combout\,
	datad => \inst2|Equal17~9_combout\,
	combout => \inst2|mem_write~2_combout\);

-- Location: LCCOMB_X35_Y30_N6
\inst2|mem_write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_write~3_combout\ = (\inst2|process_0~0_combout\ & ((\inst2|Equal25~1_combout\ & (\inst2|mem_write~0_combout\)) # (!\inst2|Equal25~1_combout\ & ((\inst2|mem_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|process_0~0_combout\,
	datab => \inst2|mem_write~0_combout\,
	datac => \inst2|Equal25~1_combout\,
	datad => \inst2|mem_write~2_combout\,
	combout => \inst2|mem_write~3_combout\);

-- Location: LCCOMB_X35_Y30_N30
\inst2|mem_write~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|mem_write~4_combout\ = (!\inst2|Equal17~10_combout\ & ((\inst2|mem_write~3_combout\ & (\inst2|Equal25~1_combout\)) # (!\inst2|mem_write~3_combout\ & ((\inst2|mem_write~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Equal25~1_combout\,
	datab => \inst2|Equal17~10_combout\,
	datac => \inst2|mem_write~regout\,
	datad => \inst2|mem_write~3_combout\,
	combout => \inst2|mem_write~4_combout\);

-- Location: LCFF_X35_Y30_N31
\inst2|mem_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk27~combout\,
	datain => \inst2|mem_write~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst2|mem_write~regout\);

-- Location: LCCOMB_X33_Y30_N18
\inst7|inst8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst8~0_combout\ = (!\inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\ & (\inst2|mem_write~regout\ & !\clk27~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	datac => \inst2|mem_write~regout\,
	datad => \clk27~combout\,
	combout => \inst7|inst8~0_combout\);

-- Location: LCCOMB_X33_Y30_N8
\inst7|inst7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst7~combout\ = LCELL((!\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & 
-- \inst7|inst8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst7|inst8~0_combout\,
	combout => \inst7|inst7~combout\);

-- Location: CLKCTRL_G14
\inst7|inst7~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst7~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst7~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y1_N0
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]~feeder_combout\ = \RM|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(6),
	combout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCFF_X31_Y1_N1
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X32_Y1_N20
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]~feeder_combout\ = \RM|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(5),
	combout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCFF_X32_Y1_N21
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X31_Y1_N18
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]~feeder_combout\ = \RM|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(4),
	combout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X31_Y1_N19
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(4));

-- Location: LCFF_X27_Y1_N21
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	sdata => \RM|output\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(3));

-- Location: LCFF_X25_Y1_N17
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	sdata => \RM|output\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(2));

-- Location: LCFF_X25_Y1_N3
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	sdata => \RM|output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X24_Y1_N0
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X24_Y1_N1
\inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst7~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X33_Y30_N12
\inst7|inst9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst9~combout\ = LCELL((\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & (\inst7|inst8~0_combout\ & 
-- \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datab => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datac => \inst7|inst8~0_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	combout => \inst7|inst9~combout\);

-- Location: CLKCTRL_G10
\inst7|inst9~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst9~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst9~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y6_N16
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]~feeder_combout\ = \RM|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(6),
	combout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCFF_X63_Y6_N17
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(6));

-- Location: LCFF_X62_Y1_N29
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	sdata => \RM|output\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X64_Y6_N4
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]~feeder_combout\ = \RM|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(4),
	combout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X64_Y6_N5
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X61_Y1_N16
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]~feeder_combout\ = \RM|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(3),
	combout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X61_Y1_N17
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(3));

-- Location: LCFF_X62_Y1_N3
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	sdata => \RM|output\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(2));

-- Location: LCFF_X64_Y1_N1
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	sdata => \RM|output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X64_Y1_N2
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X64_Y1_N3
\inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst9~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X33_Y30_N6
\inst7|inst10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst10~combout\ = LCELL((\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (\inst7|inst8~0_combout\ & (\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & 
-- !\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst7|inst8~0_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst10~combout\);

-- Location: CLKCTRL_G12
\inst7|inst10~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst10~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst10~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y6_N22
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]~feeder_combout\ = \RM|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(6),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCFF_X63_Y6_N23
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X63_Y6_N0
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]~feeder_combout\ = \RM|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(5),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCFF_X63_Y6_N1
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X64_Y6_N6
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]~feeder_combout\ = \RM|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(4),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X64_Y6_N7
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X61_Y6_N20
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]~feeder_combout\ = \RM|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(3),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X61_Y6_N21
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X62_Y6_N0
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]~feeder_combout\ = \RM|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(2),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: LCFF_X62_Y6_N1
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X64_Y6_N16
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]~feeder_combout\ = \RM|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(1),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: LCFF_X64_Y6_N17
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X64_Y6_N18
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X64_Y6_N19
\inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst10~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X33_Y30_N2
\inst7|inst11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst11~combout\ = LCELL((\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (\inst7|inst8~0_combout\ & (\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & 
-- \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst7|inst8~0_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst11~combout\);

-- Location: CLKCTRL_G13
\inst7|inst11~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst11~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst11~clkctrl_outclk\);

-- Location: LCCOMB_X64_Y9_N0
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]~feeder_combout\ = \RM|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(6),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCFF_X64_Y9_N1
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X64_Y9_N14
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]~feeder_combout\ = \RM|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(5),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCFF_X64_Y9_N15
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X64_Y9_N24
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]~feeder_combout\ = \RM|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(4),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X64_Y9_N25
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X61_Y6_N18
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]~feeder_combout\ = \RM|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(3),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X61_Y6_N19
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X62_Y6_N18
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]~feeder_combout\ = \RM|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(2),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: LCFF_X62_Y6_N19
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X64_Y9_N26
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]~feeder_combout\ = \RM|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(1),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: LCFF_X64_Y9_N27
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X64_Y9_N4
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X64_Y9_N5
\inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst11~clkctrl_outclk\,
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X33_Y30_N0
\inst7|inst6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst6~combout\ = LCELL((!\inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\ & (\inst7|inst8~0_combout\ & (\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & 
-- \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	datab => \inst7|inst8~0_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	combout => \inst7|inst6~combout\);

-- Location: CLKCTRL_G15
\inst7|inst6~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst6~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst6~clkctrl_outclk\);

-- Location: LCFF_X58_Y1_N13
\inst7|LED|lpm_ff_component|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	sdata => \RM|output\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X57_Y1_N16
\inst7|LED|lpm_ff_component|dffs[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[6]~feeder_combout\ = \RM|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(6),
	combout => \inst7|LED|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: LCFF_X57_Y1_N17
\inst7|LED|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X58_Y1_N6
\inst7|LED|lpm_ff_component|dffs[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[5]~feeder_combout\ = \RM|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(5),
	combout => \inst7|LED|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: LCFF_X58_Y1_N7
\inst7|LED|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(5));

-- Location: LCFF_X58_Y1_N17
\inst7|LED|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	sdata => \RM|output\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X59_Y1_N16
\inst7|LED|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[3]~feeder_combout\ = \RM|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(3),
	combout => \inst7|LED|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X59_Y1_N17
\inst7|LED|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X59_Y1_N6
\inst7|LED|lpm_ff_component|dffs[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[2]~feeder_combout\ = \RM|output\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(2),
	combout => \inst7|LED|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: LCFF_X59_Y1_N7
\inst7|LED|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X60_Y1_N0
\inst7|LED|lpm_ff_component|dffs[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[1]~feeder_combout\ = \RM|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(1),
	combout => \inst7|LED|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: LCFF_X60_Y1_N1
\inst7|LED|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X60_Y1_N2
\inst7|LED|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|LED|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X60_Y1_N3
\inst7|LED|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst6~clkctrl_outclk\,
	datain => \inst7|LED|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X33_Y30_N22
\inst7|inst8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|inst8~combout\ = LCELL((!\inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\ & (\inst7|inst8~0_combout\ & (!\inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\ & \inst14|IO_sel~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	datab => \inst7|inst8~0_combout\,
	datac => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	datad => \inst14|IO_sel~combout\,
	combout => \inst7|inst8~combout\);

-- Location: CLKCTRL_G4
\inst7|inst8~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|inst8~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|inst8~clkctrl_outclk\);

-- Location: LCFF_X41_Y28_N13
\inst7|LED2|lpm_ff_component|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X37_Y28_N28
\inst7|LED2|lpm_ff_component|dffs[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED2|lpm_ff_component|dffs[8]~feeder_combout\ = \RM|output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(8),
	combout => \inst7|LED2|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: LCFF_X37_Y28_N29
\inst7|LED2|lpm_ff_component|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	datain => \inst7|LED2|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(8));

-- Location: LCFF_X58_Y1_N3
\inst7|LED2|lpm_ff_component|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(7));

-- Location: LCFF_X61_Y1_N27
\inst7|LED2|lpm_ff_component|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(6));

-- Location: LCFF_X62_Y1_N17
\inst7|LED2|lpm_ff_component|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X62_Y1_N26
\inst7|LED2|lpm_ff_component|dffs[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED2|lpm_ff_component|dffs[4]~feeder_combout\ = \RM|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(4),
	combout => \inst7|LED2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: LCFF_X62_Y1_N27
\inst7|LED2|lpm_ff_component|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	datain => \inst7|LED2|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X61_Y1_N4
\inst7|LED2|lpm_ff_component|dffs[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED2|lpm_ff_component|dffs[3]~feeder_combout\ = \RM|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(3),
	combout => \inst7|LED2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: LCFF_X61_Y1_N5
\inst7|LED2|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	datain => \inst7|LED2|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(3));

-- Location: LCFF_X62_Y1_N13
\inst7|LED2|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(2));

-- Location: LCFF_X64_Y1_N17
\inst7|LED2|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	sdata => \RM|output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X64_Y1_N10
\inst7|LED2|lpm_ff_component|dffs[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|LED2|lpm_ff_component|dffs[0]~feeder_combout\ = \RM|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RM|output\(0),
	combout => \inst7|LED2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: LCFF_X64_Y1_N11
\inst7|LED2|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst8~clkctrl_outclk\,
	datain => \inst7|LED2|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|LED2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X19_Y22_N10
\inst22|drawarea~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|drawarea~0_combout\ = (!\inst22|v_count_d\(9) & (((!\inst22|h_count_d\(7) & !\inst22|h_count_d\(8))) # (!\inst22|h_count_d\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count_d\(7),
	datab => \inst22|h_count_d\(8),
	datac => \inst22|v_count_d\(9),
	datad => \inst22|h_count_d\(9),
	combout => \inst22|drawarea~0_combout\);

-- Location: LCCOMB_X22_Y20_N12
\inst22|drawarea~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|drawarea~1_combout\ = (\inst22|drawarea~0_combout\ & !\inst22|sync~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|drawarea~0_combout\,
	datad => \inst22|sync~5_combout\,
	combout => \inst22|drawarea~1_combout\);

-- Location: LCCOMB_X18_Y19_N12
\inst22|Div1|auto_generated|divider|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\ = \inst22|v_count\(7) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_1~1\ = CARRY(\inst22|v_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(7),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X18_Y19_N18
\inst22|Div1|auto_generated|divider|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ = !\inst22|Div1|auto_generated|divider|divider|op_1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_1~5\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\);

-- Location: LCCOMB_X18_Y19_N4
\inst22|Div1|auto_generated|divider|divider|StageOut[10]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[10]~66_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & \inst22|v_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|v_count\(9),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[10]~66_combout\);

-- Location: LCCOMB_X18_Y19_N0
\inst22|Div1|auto_generated|divider|divider|StageOut[9]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & \inst22|v_count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|v_count\(8),
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\);

-- Location: LCCOMB_X18_Y19_N2
\inst22|Div1|auto_generated|divider|divider|StageOut[8]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_1~6_combout\ & \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_1~0_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\);

-- Location: LCCOMB_X18_Y19_N22
\inst22|Div1|auto_generated|divider|divider|op_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_2~0_combout\ = \inst22|v_count\(6) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_2~1\ = CARRY(\inst22|v_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(6),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_2~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X18_Y19_N24
\inst22|Div1|auto_generated|divider|divider|op_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_2~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_2~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[8]~70_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[8]~71_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_2~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X18_Y19_N26
\inst22|Div1|auto_generated|divider|divider|op_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_2~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_2~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_2~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_2~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[9]~69_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[9]~68_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_2~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_2~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X18_Y19_N28
\inst22|Div1|auto_generated|divider|divider|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[10]~67_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[10]~66_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[10]~67_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[10]~66_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_2~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X18_Y19_N30
\inst22|Div1|auto_generated|divider|divider|op_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_2~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X19_Y19_N26
\inst22|Div1|auto_generated|divider|divider|StageOut[14]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[14]~72_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_2~4_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[14]~72_combout\);

-- Location: LCCOMB_X20_Y19_N28
\inst22|Div1|auto_generated|divider|divider|StageOut[13]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~2_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_2~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\);

-- Location: LCCOMB_X20_Y19_N22
\inst22|Div1|auto_generated|divider|divider|StageOut[12]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_2~0_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_2~0_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\);

-- Location: LCCOMB_X20_Y19_N6
\inst22|Div1|auto_generated|divider|divider|op_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_3~0_combout\ = \inst22|v_count\(5) $ (VCC)
-- \inst22|Div1|auto_generated|divider|divider|op_3~1\ = CARRY(\inst22|v_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(5),
	datad => VCC,
	combout => \inst22|Div1|auto_generated|divider|divider|op_3~0_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X20_Y19_N8
\inst22|Div1|auto_generated|divider|divider|op_3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_3~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_3~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[12]~74_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[12]~75_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_3~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X20_Y19_N10
\inst22|Div1|auto_generated|divider|divider|op_3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_3~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_3~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_3~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_3~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[13]~102_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[13]~73_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_3~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_3~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X20_Y19_N12
\inst22|Div1|auto_generated|divider|divider|op_3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_3~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[14]~101_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[14]~72_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[14]~101_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[14]~72_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_3~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_3~7_cout\);

-- Location: LCCOMB_X20_Y19_N14
\inst22|Div1|auto_generated|divider|divider|op_3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_3~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_3~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\);

-- Location: LCCOMB_X20_Y19_N0
\inst22|Div1|auto_generated|divider|divider|StageOut[18]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[18]~76_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_3~4_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[18]~76_combout\);

-- Location: LCCOMB_X20_Y19_N20
\inst22|Div1|auto_generated|divider|divider|StageOut[17]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_3~2_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\);

-- Location: LCCOMB_X20_Y20_N30
\inst22|Div1|auto_generated|divider|divider|StageOut[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~0_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_3~0_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\);

-- Location: LCCOMB_X20_Y20_N8
\inst22|Div1|auto_generated|divider|divider|op_4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_4~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_4~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_4~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[16]~78_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_4~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X20_Y20_N10
\inst22|Div1|auto_generated|divider|divider|op_4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_4~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_4~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_4~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_4~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_4~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[17]~103_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[17]~77_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_4~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_4~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X20_Y20_N12
\inst22|Div1|auto_generated|divider|divider|op_4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_4~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[18]~96_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[18]~76_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[18]~76_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_4~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X20_Y20_N14
\inst22|Div1|auto_generated|divider|divider|op_4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_4~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_4~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\);

-- Location: LCCOMB_X20_Y20_N22
\inst22|Div1|auto_generated|divider|divider|StageOut[21]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~2_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\);

-- Location: LCCOMB_X20_Y20_N24
\inst22|Div1|auto_generated|divider|divider|StageOut[20]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\ = (\inst22|v_count\(4) & \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(4),
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\);

-- Location: LCCOMB_X19_Y20_N12
\inst22|Div1|auto_generated|divider|divider|op_5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_5~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_5~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[20]~83_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[20]~82_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_5~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X19_Y20_N14
\inst22|Div1|auto_generated|divider|divider|op_5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_5~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~3\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_5~3\ & ((((\inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\)))))
-- \inst22|Div1|auto_generated|divider|divider|op_5~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_5~3\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[21]~104_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[21]~81_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_5~3\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_5~4_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X20_Y20_N0
\inst22|Div1|auto_generated|divider|divider|StageOut[22]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[22]~80_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_4~4_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[22]~80_combout\);

-- Location: LCCOMB_X19_Y20_N16
\inst22|Div1|auto_generated|divider|divider|op_5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[22]~97_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[22]~80_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[22]~97_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[22]~80_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_5~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X19_Y20_N18
\inst22|Div1|auto_generated|divider|divider|op_5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_5~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X19_Y20_N0
\inst22|Div1|auto_generated|divider|divider|StageOut[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[26]~84_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~4_combout\ & !\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div1|auto_generated|divider|divider|op_5~4_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[26]~84_combout\);

-- Location: LCCOMB_X19_Y20_N4
\inst22|Div1|auto_generated|divider|divider|StageOut[25]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|v_count\(4)))) # 
-- (!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & (\inst22|Div1|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_4~0_combout\,
	datab => \inst22|v_count\(4),
	datac => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\);

-- Location: LCCOMB_X19_Y20_N8
\inst22|Div1|auto_generated|divider|divider|StageOut[24]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\ = (\inst22|v_count\(3) & \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|v_count\(3),
	datad => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\);

-- Location: LCCOMB_X19_Y20_N24
\inst22|Div1|auto_generated|divider|divider|op_6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~1\ & (((\inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\) # 
-- (\inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\)))) # (!\inst22|Div1|auto_generated|divider|divider|op_6~1\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\ & 
-- (!\inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\)))
-- \inst22|Div1|auto_generated|divider|divider|op_6~3\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[24]~87_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[24]~86_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_6~1\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X19_Y20_N28
\inst22|Div1|auto_generated|divider|divider|op_6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[26]~98_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[26]~84_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[26]~98_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[26]~84_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_6~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X19_Y20_N30
\inst22|Div1|auto_generated|divider|divider|op_6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_6~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X18_Y20_N4
\inst22|Div1|auto_generated|divider|divider|StageOut[30]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[30]~99_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- ((!\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	datac => \inst22|Div1|auto_generated|divider|divider|op_5~2_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[30]~99_combout\);

-- Location: LCCOMB_X18_Y20_N22
\inst22|Div1|auto_generated|divider|divider|StageOut[29]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\ = (!\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~2_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[29]~89_combout\);

-- Location: LCCOMB_X18_Y20_N28
\inst22|Div1|auto_generated|divider|divider|StageOut[28]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\ = (\inst22|v_count\(2) & \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|v_count\(2),
	datad => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div1|auto_generated|divider|divider|StageOut[28]~90_combout\);

-- Location: LCCOMB_X18_Y20_N12
\inst22|Div1|auto_generated|divider|divider|op_7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|StageOut[30]~88_combout\ & (!\inst22|Div1|auto_generated|divider|divider|StageOut[30]~99_combout\ & 
-- !\inst22|Div1|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|StageOut[30]~88_combout\,
	datab => \inst22|Div1|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datad => VCC,
	cin => \inst22|Div1|auto_generated|divider|divider|op_7~5\,
	cout => \inst22|Div1|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X18_Y20_N14
\inst22|Div1|auto_generated|divider|divider|op_7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ = \inst22|Div1|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div1|auto_generated|divider|divider|op_7~7_cout\,
	combout => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X21_Y22_N16
\inst22|Div0|auto_generated|divider|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\ = (\inst22|h_count\(8) & (\inst22|Div0|auto_generated|divider|divider|op_1~1\ & VCC)) # (!\inst22|h_count\(8) & (!\inst22|Div0|auto_generated|divider|divider|op_1~1\))
-- \inst22|Div0|auto_generated|divider|divider|op_1~3\ = CARRY((!\inst22|h_count\(8) & !\inst22|Div0|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(8),
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_1~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X21_Y22_N20
\inst22|Div0|auto_generated|divider|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_1~5\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\);

-- Location: LCCOMB_X21_Y20_N0
\inst22|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~0_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_8~8_combout\ & (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & VCC)) # (!\inst22|Div1|auto_generated|divider|divider|op_8~8_combout\ & 
-- (\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ $ (GND)))
-- \inst22|Add2~1\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_8~8_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_8~8_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => VCC,
	combout => \inst22|Add2~0_combout\,
	cout => \inst22|Add2~1\);

-- Location: LCCOMB_X21_Y20_N2
\inst22|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~2_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & ((\inst22|Add2~1\) # (GND))) # (!\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\ & (!\inst22|Add2~1\))
-- \inst22|Add2~3\ = CARRY((\inst22|Div1|auto_generated|divider|divider|op_7~8_combout\) # (!\inst22|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~1\,
	combout => \inst22|Add2~2_combout\,
	cout => \inst22|Add2~3\);

-- Location: LCCOMB_X21_Y20_N4
\inst22|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~4_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & (!\inst22|Add2~3\ & VCC)) # (!\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & (\inst22|Add2~3\ $ (GND)))
-- \inst22|Add2~5\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_6~8_combout\ & !\inst22|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~3\,
	combout => \inst22|Add2~4_combout\,
	cout => \inst22|Add2~5\);

-- Location: LCCOMB_X21_Y20_N6
\inst22|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~6_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Add2~5\) # (GND))) # (!\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\ & (!\inst22|Add2~5\))
-- \inst22|Add2~7\ = CARRY((\inst22|Div1|auto_generated|divider|divider|op_5~8_combout\) # (!\inst22|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_5~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~5\,
	combout => \inst22|Add2~6_combout\,
	cout => \inst22|Add2~7\);

-- Location: LCCOMB_X21_Y20_N8
\inst22|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~8_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & (!\inst22|Add2~7\ & VCC)) # (!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & (\inst22|Add2~7\ $ (GND)))
-- \inst22|Add2~9\ = CARRY((!\inst22|Div1|auto_generated|divider|divider|op_4~8_combout\ & !\inst22|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_4~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~7\,
	combout => \inst22|Add2~8_combout\,
	cout => \inst22|Add2~9\);

-- Location: LCCOMB_X21_Y20_N10
\inst22|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add2~10_combout\ = (\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|Add2~9\) # (GND))) # (!\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\ & (!\inst22|Add2~9\))
-- \inst22|Add2~11\ = CARRY((\inst22|Div1|auto_generated|divider|divider|op_3~8_combout\) # (!\inst22|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div1|auto_generated|divider|divider|op_3~8_combout\,
	datad => VCC,
	cin => \inst22|Add2~9\,
	combout => \inst22|Add2~10_combout\,
	cout => \inst22|Add2~11\);

-- Location: LCFF_X23_Y20_N7
\inst7|VGA_buffer|lpm_ff_component|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst12~clkctrl_outclk\,
	sdata => \RM|output\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|VGA_buffer|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X23_Y20_N22
\inst22|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add3~0_combout\ = \inst22|Add2~10_combout\ $ (\inst7|VGA_buffer|lpm_ff_component|dffs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|Add3~0_combout\);

-- Location: LCFF_X23_Y20_N23
\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0));

-- Location: PLL_3
\inst22|divider|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 15,
	c0_initial => 1,
	c0_low => 15,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 15,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 14,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 37037,
	inclk1_input_frequency => 37037,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 28,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 3582,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	inclk => \inst22|divider|altpll_component|pll_INCLK_bus\,
	clk => \inst22|divider|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G11
\inst22|divider|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst22|divider|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y20_N0
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\ = (\inst22|Add2~14_combout\ & (!\inst22|Add2~12_combout\ & (\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0)))) # (!\inst22|Add2~14_combout\ & 
-- (\inst22|Add2~12_combout\ & (!\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\);

-- Location: LCCOMB_X21_Y23_N22
\inst22|Div0|auto_generated|divider|divider|op_5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~0_combout\ = \inst22|h_count\(3) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_5~1\ = CARRY(\inst22|h_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(3),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_5~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X21_Y22_N4
\inst22|Div0|auto_generated|divider|divider|StageOut[10]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[10]~66_combout\ = (\inst22|h_count\(9) & \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(9),
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[10]~66_combout\);

-- Location: LCCOMB_X22_Y22_N26
\inst22|Div0|auto_generated|divider|divider|StageOut[9]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_1~2_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\);

-- Location: LCCOMB_X22_Y22_N4
\inst22|Div0|auto_generated|divider|divider|StageOut[8]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_1~6_combout\ & \inst22|h_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \inst22|h_count\(7),
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\);

-- Location: LCCOMB_X22_Y22_N14
\inst22|Div0|auto_generated|divider|divider|op_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\ = \inst22|h_count\(6) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_2~1\ = CARRY(\inst22|h_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(6),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X22_Y22_N16
\inst22|Div0|auto_generated|divider|divider|op_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_2~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_2~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[8]~71_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[8]~70_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_2~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X22_Y22_N18
\inst22|Div0|auto_generated|divider|divider|op_2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_2~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_2~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_2~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[9]~68_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[9]~69_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_2~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_2~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X22_Y22_N20
\inst22|Div0|auto_generated|divider|divider|op_2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[10]~67_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[10]~66_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[10]~67_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[10]~66_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_2~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X22_Y22_N22
\inst22|Div0|auto_generated|divider|divider|op_2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_2~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X22_Y22_N0
\inst22|Div0|auto_generated|divider|divider|StageOut[14]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[14]~72_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_2~4_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~4_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[14]~72_combout\);

-- Location: LCCOMB_X22_Y23_N28
\inst22|Div0|auto_generated|divider|divider|StageOut[13]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_2~2_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[13]~73_combout\);

-- Location: LCCOMB_X22_Y23_N14
\inst22|Div0|auto_generated|divider|divider|StageOut[12]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\ = (!\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\);

-- Location: LCCOMB_X22_Y23_N2
\inst22|Div0|auto_generated|divider|divider|op_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~0_combout\ = \inst22|h_count\(5) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_3~1\ = CARRY(\inst22|h_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(5),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X22_Y23_N4
\inst22|Div0|auto_generated|divider|divider|op_3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_3~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_3~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[12]~74_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[12]~75_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_3~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X22_Y23_N8
\inst22|Div0|auto_generated|divider|divider|op_3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[14]~101_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[14]~72_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[14]~101_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[14]~72_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_3~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_3~7_cout\);

-- Location: LCCOMB_X22_Y23_N10
\inst22|Div0|auto_generated|divider|divider|op_3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_3~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_3~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\);

-- Location: LCCOMB_X22_Y23_N0
\inst22|Div0|auto_generated|divider|divider|StageOut[17]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & (\inst22|h_count\(6))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(6),
	datab => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_2~0_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\);

-- Location: LCCOMB_X22_Y23_N18
\inst22|Div0|auto_generated|divider|divider|StageOut[22]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[22]~97_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\) # 
-- ((\inst22|Div0|auto_generated|divider|divider|op_3~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[17]~103_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[22]~97_combout\);

-- Location: LCCOMB_X22_Y23_N30
\inst22|Div0|auto_generated|divider|divider|StageOut[21]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ & ((\inst22|h_count\(5)))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\ & (\inst22|Div0|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_3~0_combout\,
	datac => \inst22|h_count\(5),
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\);

-- Location: LCCOMB_X22_Y23_N24
\inst22|Div0|auto_generated|divider|divider|StageOut[18]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[18]~76_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_3~4_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_3~4_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[18]~76_combout\);

-- Location: LCCOMB_X22_Y23_N20
\inst22|Div0|auto_generated|divider|divider|StageOut[16]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\ = (\inst22|h_count\(5) & \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|h_count\(5),
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\);

-- Location: LCCOMB_X21_Y23_N8
\inst22|Div0|auto_generated|divider|divider|op_4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_4~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_4~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[16]~79_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[16]~78_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_4~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X21_Y23_N12
\inst22|Div0|auto_generated|divider|divider|op_4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[18]~96_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[18]~76_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[18]~96_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[18]~76_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_4~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X21_Y23_N14
\inst22|Div0|auto_generated|divider|divider|op_4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_4~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_4~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\);

-- Location: LCCOMB_X21_Y23_N0
\inst22|Div0|auto_generated|divider|divider|StageOut[20]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\ & \inst22|h_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|h_count\(4),
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\);

-- Location: LCCOMB_X21_Y23_N24
\inst22|Div0|auto_generated|divider|divider|op_5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_5~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_5~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[20]~83_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[20]~82_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_5~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_5~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X21_Y23_N28
\inst22|Div0|auto_generated|divider|divider|op_5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[22]~80_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[22]~97_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[22]~80_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[22]~97_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_5~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X21_Y23_N30
\inst22|Div0|auto_generated|divider|divider|op_5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_5~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X20_Y23_N30
\inst22|Div0|auto_generated|divider|divider|StageOut[24]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~0_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_5~0_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\);

-- Location: LCCOMB_X20_Y23_N20
\inst22|Div0|auto_generated|divider|divider|op_6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~0_combout\ = \inst22|h_count\(2) $ (VCC)
-- \inst22|Div0|auto_generated|divider|divider|op_6~1\ = CARRY(\inst22|h_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(2),
	datad => VCC,
	combout => \inst22|Div0|auto_generated|divider|divider|op_6~0_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X20_Y23_N22
\inst22|Div0|auto_generated|divider|divider|op_6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~2_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~1\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_6~1\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ & 
-- (!\inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\)))
-- \inst22|Div0|auto_generated|divider|divider|op_6~3\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[24]~86_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[24]~87_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_6~1\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_6~2_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X21_Y23_N18
\inst22|Div0|auto_generated|divider|divider|StageOut[26]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[26]~98_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\) # 
-- ((\inst22|Div0|auto_generated|divider|divider|op_4~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|StageOut[21]~104_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[26]~98_combout\);

-- Location: LCCOMB_X20_Y23_N18
\inst22|Div0|auto_generated|divider|divider|StageOut[25]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_5~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Div0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\);

-- Location: LCCOMB_X20_Y23_N24
\inst22|Div0|auto_generated|divider|divider|op_6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~4_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~3\ & (((\inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\)))) # (!\inst22|Div0|auto_generated|divider|divider|op_6~3\ & ((((\inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\)))))
-- \inst22|Div0|auto_generated|divider|divider|op_6~5\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_6~3\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_6~3\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_6~4_combout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X20_Y23_N26
\inst22|Div0|auto_generated|divider|divider|op_6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[26]~84_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[26]~98_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[26]~84_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[26]~98_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_6~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X20_Y23_N28
\inst22|Div0|auto_generated|divider|divider|op_6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_6~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X20_Y23_N14
\inst22|Div0|auto_generated|divider|divider|StageOut[29]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ & ((\inst22|h_count\(3)))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\ & (\inst22|Div0|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_5~0_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|h_count\(3),
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\);

-- Location: LCCOMB_X20_Y23_N8
\inst22|Div0|auto_generated|divider|divider|StageOut[34]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[34]~100_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\) # 
-- ((\inst22|Div0|auto_generated|divider|divider|op_6~2_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|op_6~2_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|StageOut[29]~106_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[34]~100_combout\);

-- Location: LCCOMB_X20_Y23_N0
\inst22|Div0|auto_generated|divider|divider|StageOut[30]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[30]~88_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_6~4_combout\ & !\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_6~4_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[30]~88_combout\);

-- Location: LCCOMB_X18_Y23_N16
\inst22|Div0|auto_generated|divider|divider|StageOut[28]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\ = (\inst22|h_count\(2) & \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|h_count\(2),
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[28]~90_combout\);

-- Location: LCCOMB_X19_Y23_N26
\inst22|Div0|auto_generated|divider|divider|op_7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[30]~99_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[30]~88_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[30]~99_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[30]~88_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_7~5\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X19_Y23_N28
\inst22|Div0|auto_generated|divider|divider|op_7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_7~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X19_Y23_N2
\inst22|Div0|auto_generated|divider|divider|StageOut[33]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[33]~107_combout\ = (\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ & (\inst22|h_count\(2))) # 
-- (!\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\inst22|Div0|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|h_count\(2),
	datab => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~0_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[33]~107_combout\);

-- Location: LCCOMB_X19_Y23_N4
\inst22|Div0|auto_generated|divider|divider|StageOut[32]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\inst22|h_count\(1) & \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|h_count\(1),
	datad => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X19_Y23_N6
\inst22|Div0|auto_generated|divider|divider|op_8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~1_cout\ = CARRY(\inst22|h_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|h_count\(0),
	datad => VCC,
	cout => \inst22|Div0|auto_generated|divider|divider|op_8~1_cout\);

-- Location: LCCOMB_X19_Y23_N8
\inst22|Div0|auto_generated|divider|divider|op_8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~3_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[32]~95_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[32]~94_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_8~1_cout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_8~3_cout\);

-- Location: LCCOMB_X19_Y23_N10
\inst22|Div0|auto_generated|divider|divider|op_8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~5_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|op_8~3_cout\ & ((\inst22|Div0|auto_generated|divider|divider|StageOut[33]~93_combout\) # 
-- (\inst22|Div0|auto_generated|divider|divider|StageOut[33]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[33]~107_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_8~3_cout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_8~5_cout\);

-- Location: LCCOMB_X19_Y23_N12
\inst22|Div0|auto_generated|divider|divider|op_8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\inst22|Div0|auto_generated|divider|divider|StageOut[34]~92_combout\ & (!\inst22|Div0|auto_generated|divider|divider|StageOut[34]~100_combout\ & 
-- !\inst22|Div0|auto_generated|divider|divider|op_8~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Div0|auto_generated|divider|divider|StageOut[34]~92_combout\,
	datab => \inst22|Div0|auto_generated|divider|divider|StageOut[34]~100_combout\,
	datad => VCC,
	cin => \inst22|Div0|auto_generated|divider|divider|op_8~5_cout\,
	cout => \inst22|Div0|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X19_Y23_N14
\inst22|Div0|auto_generated|divider|divider|op_8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~8_combout\ = \inst22|Div0|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst22|Div0|auto_generated|divider|divider|op_8~7_cout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X19_Y23_N18
\inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_8~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst22|Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_8~8_wirecell_combout\);

-- Location: LCCOMB_X20_Y23_N10
\inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_7~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_7~8_wirecell_combout\);

-- Location: LCCOMB_X18_Y23_N22
\inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_6~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_6~8_wirecell_combout\);

-- Location: LCCOMB_X23_Y23_N12
\inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_5~8_wirecell_combout\);

-- Location: LCCOMB_X23_Y23_N6
\inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_4~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_4~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_4~8_wirecell_combout\);

-- Location: LCCOMB_X23_Y23_N16
\inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_3~8_wirecell_combout\);

-- Location: LCCOMB_X22_Y22_N28
\inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\ = !\inst22|Div0|auto_generated|divider|divider|op_2~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst22|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \inst22|Div0|auto_generated|divider|divider|op_2~8_wirecell_combout\);

-- Location: M4K_X26_Y19
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N10
\inst22|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add3~2_combout\ = \inst22|Add2~14_combout\ $ (((\inst7|VGA_buffer|lpm_ff_component|dffs\(0) & ((\inst22|Add2~12_combout\) # (\inst22|Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|Add3~2_combout\);

-- Location: LCFF_X23_Y20_N11
\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2));

-- Location: LCCOMB_X23_Y20_N16
\inst22|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|Add3~1_combout\ = \inst22|Add2~12_combout\ $ (((!\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|Add3~1_combout\);

-- Location: LCFF_X23_Y20_N17
\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst22|Add3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X22_Y20_N28
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2) & !\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\);

-- Location: LCCOMB_X23_Y20_N4
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15~portadataout\))) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a12~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a15~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4_combout\);

-- Location: LCFF_X23_Y20_N29
\inst7|VGA_buffer|lpm_ff_component|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst12~clkctrl_outclk\,
	sdata => \RM|output\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|VGA_buffer|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X23_Y20_N2
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\ = (\inst22|Add2~14_combout\ & (\inst22|Add2~12_combout\ & (!\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0)))) # (!\inst22|Add2~14_combout\ & 
-- (!\inst22|Add2~12_combout\ & (\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\);

-- Location: M4K_X52_Y22
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000040000000000000000010000000000000000000000000000000002002000000000020000000500100000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000002000000000000000000000100000000000800000000000000000001000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N18
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portadataout\))) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a3~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X22_Y20_N14
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~1_combout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~0_combout\,
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2_combout\);

-- Location: LCCOMB_X23_Y20_N28
\inst22|blue[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|blue\(0) = (\inst22|drawarea~1_combout\ & (\inst7|VGA_buffer|lpm_ff_component|dffs\(3) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|drawarea~1_combout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~4_combout\,
	datac => \inst7|VGA_buffer|lpm_ff_component|dffs\(3),
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~2_combout\,
	combout => \inst22|blue\(0));

-- Location: LCCOMB_X14_Y20_N16
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\(3) = (!\inst22|Add2~14_combout\ & ((\inst22|Add2~12_combout\ & (\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0))) # (!\inst22|Add2~12_combout\ & 
-- (!\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\(3));

-- Location: M4K_X13_Y19
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode126w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N26
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\(3) = (\inst22|Add2~12_combout\ & ((\inst22|Add2~14_combout\ & (\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0))) # (!\inst22|Add2~14_combout\ & 
-- (!\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\(3));

-- Location: M4K_X52_Y21
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100400000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000080000000000000000020000000000000000000000000000000004004000000000040000000A00200000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000004000000000000000000000200000000001000000000000000000002000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000002000000000000000000000000000080000000000000000000000000000804008000000000001000000000000000000000000000000000004020040000000400004000000000000000000000000000000005002000000020000200000000000000000000000000000000000020100200000002000020000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode116w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N4
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10~portadataout\)) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a10~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a7~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6_combout\);

-- Location: LCCOMB_X23_Y20_N24
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\(3) = (!\inst22|Add2~12_combout\ & ((\inst22|Add2~14_combout\ & (\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0))) # (!\inst22|Add2~14_combout\ & 
-- (!\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\(3));

-- Location: M4K_X52_Y20
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000800000000400000000000000000000000000000000100200800000000000000000000000000000000000000000200000000000401000100000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000",
	mem_init0 => X"00000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000010000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000C00000000000000000000040000000000000000000000000000000000000000000000020000000000000000000010108000000020000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y19
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080200000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000040000000000000000010000000000000000000000000000000002002000000000020000000500100000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000002000000000000000000000100000000000800000000000000000001000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode106w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N30
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portadataout\))) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a1~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a4~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5_combout\);

-- Location: LCCOMB_X22_Y20_N10
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~6_combout\,
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2),
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~5_combout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7_combout\);

-- Location: M4K_X13_Y21
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode146w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N0
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16~portadataout\))) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a13~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\,
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a16~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8_combout\);

-- Location: LCFF_X22_Y20_N27
\inst7|VGA_buffer|lpm_ff_component|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst12~clkctrl_outclk\,
	sdata => \RM|output\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|VGA_buffer|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X22_Y20_N26
\inst22|green[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|green\(0) = (\inst7|VGA_buffer|lpm_ff_component|dffs\(2) & (\inst22|drawarea~1_combout\ & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~7_combout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[1]~8_combout\,
	datac => \inst7|VGA_buffer|lpm_ff_component|dffs\(2),
	datad => \inst22|drawarea~1_combout\,
	combout => \inst22|green\(0));

-- Location: M4K_X26_Y24
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"02000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000800000000400000000000000000000000000000000100200800000000000000000000000000000000000000000200000000000401000100000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000",
	mem_init0 => X"00000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000010000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000C00000000000000000000040000000000000000000000000000000000000000000000020000000000000000000010108000000020000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode89w\(3),
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N14
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portadataout\)) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a5~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(1),
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a2~portadataout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9_combout\);

-- Location: LCCOMB_X23_Y20_N6
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11_combout\ = (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~10_combout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~9_combout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(2),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11_combout\);

-- Location: LCCOMB_X23_Y20_N18
\inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\ = (!\inst22|Add2~12_combout\ & ((\inst22|Add2~14_combout\ & (!\inst22|Add2~10_combout\ & !\inst7|VGA_buffer|lpm_ff_component|dffs\(0))) # (!\inst22|Add2~14_combout\ & 
-- (\inst22|Add2~10_combout\ & \inst7|VGA_buffer|lpm_ff_component|dffs\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|Add2~14_combout\,
	datab => \inst22|Add2~12_combout\,
	datac => \inst22|Add2~10_combout\,
	datad => \inst7|VGA_buffer|lpm_ff_component|dffs\(0),
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\);

-- Location: M4K_X52_Y23
\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "vga_mem.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vgacon:inst22|vga_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_df41:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 24576,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \inst22|divider|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst22|vgamem|ram_block_rtl_0|auto_generated|deep_decode|w_anode136w[3]~0_combout\,
	portaaddr => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y20_N8
\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12_combout\ = (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\ & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (!\inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0) & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a17~portadataout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|address_reg_a\(0),
	datac => \inst22|vgamem|ram_block_rtl_0|auto_generated|ram_block1a14~portadataout\,
	datad => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[0]~3_combout\,
	combout => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12_combout\);

-- Location: LCFF_X23_Y20_N21
\inst7|VGA_buffer|lpm_ff_component|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst7|inst12~clkctrl_outclk\,
	sdata => \RM|output\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|VGA_buffer|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X23_Y20_N20
\inst22|red[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst22|red\(0) = (\inst7|VGA_buffer|lpm_ff_component|dffs\(1) & (\inst22|drawarea~1_combout\ & ((\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11_combout\) # 
-- (\inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~11_combout\,
	datab => \inst22|vgamem|ram_block_rtl_0|auto_generated|mux2|result_node[2]~12_combout\,
	datac => \inst7|VGA_buffer|lpm_ff_component|dffs\(1),
	datad => \inst22|drawarea~1_combout\,
	combout => \inst22|red\(0));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst23|output\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_N);

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(23));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(22));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(21));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(20));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(19));

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(18));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(17));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(16));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(15));

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(14));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(13));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(12));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(11));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(10));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(9));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(8));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(7));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(6));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(5));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(4));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(3));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(2));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(1));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRout[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRout(0));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(23));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(22));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(21));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(20));

-- Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(19));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(18));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(17));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(16));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(15));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(14));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(13));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(12));

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(11));

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(10));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(9));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(8));

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(7));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(6));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(5));

-- Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(4));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(3));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(2));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(1));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemDataOut[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst6|inst|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemDataOut(0));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mem_read~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|mem_read~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mem_read);

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(15));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(13));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(12));

-- Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(11));

-- Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(10));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(9));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(8));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(7));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(6));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(5));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(4));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(3));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(2));

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(1));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMAout[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMAout(0));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ma_select~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst2|ma_select~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ma_select);

-- Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(15));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(14));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(13));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(12));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(11));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[10]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(10));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(9));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(8));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(7));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(6));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(5));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[4]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(4));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(3));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(2));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(1));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RZout[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst13|lpm_mux_component|auto_generated|result_node[0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RZout(0));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(15));

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(14));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(13));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(12));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(11));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux5~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(10));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux6~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(9));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux7~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(8));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(7));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(6));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux10~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(5));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux11~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(4));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(3));

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux13~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(2));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux14~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(1));

-- Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataS[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux1|Mux15~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataS(0));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(15));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(14));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(13));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(12));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(11));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(10));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(9));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(8));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(7));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(6));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(5));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(4));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(3));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(2));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(1));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RYout[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RY|output\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RYout(0));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(15));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(14));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(13));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(12));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux4~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(11));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux5~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(10));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux6~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(9));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux7~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(8));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(7));

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(6));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux10~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(5));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux11~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(4));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(3));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux13~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(2));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux14~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(1));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DataT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|Mux2|Mux15~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DataT(0));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(15));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(14));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(13));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(12));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(11));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(10));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(9));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(8));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|immedEx[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(7));

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(5));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(4));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(3));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(2));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(1));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IMV[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|output\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IMV(0));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(15));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(14));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(13));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(12));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(11));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(10));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(9));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(8));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(7));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(6));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(5));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(4));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(3));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(2));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(1));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Address[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst5|inst2|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Address(0));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\C~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst23|output\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_C);

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\V~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst23|output\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_V);

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Z~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst23|output\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Z);

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HSYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|sync~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HSYNC);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VSYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|sync~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VSYNC);

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY1|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY2|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|HEX_DISPLAY3|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|LED2|lpm_ff_component|dffs\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(14));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(13));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[12]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(12));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(11));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[10]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(10));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[9]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(9));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[8]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(8));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(7));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(5));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(4));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(3));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(2));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(1));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxMA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst8|lpm_mux_component|auto_generated|result_node[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxMA(0));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(15));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(14));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(13));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(12));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(11));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(10));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(9));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(8));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(7));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(6));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(5));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(4));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(3));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(2));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(1));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RMout[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \RM|output\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RMout(0));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|blue\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(3));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|blue\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|blue\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(1));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|blue\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(0));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|green\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(3));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|green\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(2));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|green\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|green\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(0));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|red\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(3));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|red\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(2));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|red\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(1));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst22|red\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(0));
END structure;


