Starting build_lib at Thu 14 Aug 2025 04:22:44 AM IST
make[1]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library'
== == == 3. Copying mpi-lib-add.cpp file...
== == == 4. Elaborating with MPI...
Doing for tile0
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile0.cpp  \
	--Mdir obj_dir1 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.010 s (elab=0.001, cvt=0.005, bld=0.000); cpu 0.010 s on 1 threads; alloced 20.465 MB
Doing for tile1
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile1.cpp  \
	--Mdir obj_dir2 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.012 s (elab=0.001, cvt=0.007, bld=0.000); cpu 0.012 s on 1 threads; alloced 20.461 MB
Doing for tile2
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile2.cpp  \
	--Mdir obj_dir3 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.012 s (elab=0.001, cvt=0.007, bld=0.000); cpu 0.012 s on 1 threads; alloced 20.465 MB
Doing for tile3
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile3.cpp  \
	--Mdir obj_dir4 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.012 s (elab=0.001, cvt=0.007, bld=0.000); cpu 0.011 s on 1 threads; alloced 20.457 MB
Doing for tile4
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile4.cpp  \
	--Mdir obj_dir5 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.017 s (elab=0.002, cvt=0.010, bld=0.000); cpu 0.013 s on 1 threads; alloced 20.461 MB
Doing for tile5
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile5.cpp \
	--Mdir obj_dir6 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.010 s (elab=0.001, cvt=0.006, bld=0.000); cpu 0.010 s on 1 threads; alloced 20.465 MB
Doing for tile6
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile6.cpp  \
	--Mdir obj_dir7 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.011 s (elab=0.001, cvt=0.006, bld=0.000); cpu 0.011 s on 1 threads; alloced 20.453 MB
Doing for tile7
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile7.cpp \
	--Mdir obj_dir8 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.019 s (elab=0.001, cvt=0.012, bld=0.000); cpu 0.013 s on 1 threads; alloced 20.461 MB
Doing for tile8
verilator -cc alu_tile_noc.v terminate.v \
	--exe mpi-lib-tile8.cpp  \
	--Mdir obj_dir9 \
	--top-module alu_tile_noc \
	--Wno-fatal --timing 
MetroMPI 1. Going for verilate function: verilate(argString) in verilator.cpp(main)
MetroMPI 2. Going for process function: process() in verilator.cpp(verilate)
metro_mpi() at 211 in verilator.cpp
MetroMPI Trying to print the nodes Def in V3Metro_MPI.h::HierCellsGraphVisitor 
Visiting: $root
    Instance: $root
    Module  : $root
    Hier(inst): $root
    Hier(mod) : $root
    Hash(mod) : fc80f6233082f8de618a56be675b32ac

Visiting: $root.term
    Instance: term
    Module  : terminate
    Hier(inst): $root.term
    Hier(mod) : $root.terminate
    Hash(mod) : dd465b143714d1893d7b6d30f557da70

No duplicate hashes found at any level.
Printing the instance to module map
Instance: term, Module: terminate
%Warning-WIDTHTRUNC: alu_tile_noc.v:109:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_X' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  109 |     wire [1:0] cur_x = TILE_X;
      |                      ^
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: alu_tile_noc.v:110:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'TILE_Y' generates 8 bits.
                                          : ... note: In instance 'alu_tile_noc'
  110 |     wire [1:0] cur_y = TILE_Y;
      |                      ^
%Warning-LATCH: alu_tile_noc.v:134:5: Latch inferred for signal 'alu_tile_noc.unnamedblk1.resp_ctrl' (not all control paths of combinational always assign a value)
                                    : ... Suggest use of always_latch for intentional latches
  134 |     always @(*) begin
      |     ^~~~~~
                ... For warning description see https://verilator.org/warn/LATCH?v=5.036
                ... Use "/* verilator lint_off LATCH */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-2-g9876d27ad
- Verilator: Built from 0.047 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 0.019 s (elab=0.003, cvt=0.009, bld=0.000); cpu 0.014 s on 1 threads; alloced 20.465 MB
== == == 5. Making the library...
make CXX=mpic++ LINK=mpic++ -C obj_dir1 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir1'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile0.o ../mpi-lib-tile0.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile0.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir1'
make CXX=mpic++ LINK=mpic++ -C obj_dir2 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir2'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile1.o ../mpi-lib-tile1.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile1.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir2'
make CXX=mpic++ LINK=mpic++ -C obj_dir3 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir3'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile2.o ../mpi-lib-tile2.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile2.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir3'
make CXX=mpic++ LINK=mpic++ -C obj_dir4 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir4'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile3.o ../mpi-lib-tile3.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile3.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir4'
make CXX=mpic++ LINK=mpic++ -C obj_dir5 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir5'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile4.o ../mpi-lib-tile4.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile4.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir5'
make CXX=mpic++ LINK=mpic++ -C obj_dir6 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir6'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile5.o ../mpi-lib-tile5.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile5.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir6'
make CXX=mpic++ LINK=mpic++ -C obj_dir7 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir7'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile6.o ../mpi-lib-tile6.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile6.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir7'
make CXX=mpic++ LINK=mpic++ -C obj_dir8 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir8'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile7.o ../mpi-lib-tile7.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile7.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir8'
make CXX=mpic++ LINK=mpic++ -C obj_dir9 -f Valu_tile_noc.mk Valu_tile_noc
make[2]: Entering directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir9'
ccache mpic++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -Os  -c -o mpi-lib-tile8.o ../mpi-lib-tile8.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Valu_tile_noc.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0.cpp Valu_tile_noc___024root__DepSet_h831e1330__0.cpp Valu_tile_noc___024root__Slow.cpp Valu_tile_noc___024root__DepSet_hd43aa45a__0__Slow.cpp Valu_tile_noc___024root__DepSet_h831e1330__0__Slow.cpp Valu_tile_noc__Syms.cpp > Valu_tile_noc__ALL.cpp
ccache mpic++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o Valu_tile_noc__ALL.o Valu_tile_noc__ALL.cpp
echo "" > Valu_tile_noc__ALL.verilator_deplist.tmp
mpic++    mpi-lib-tile8.o verilated.o verilated_threads.o Valu_tile_noc__ALL.a    -pthread -lpthread -latomic   -o Valu_tile_noc
rm Valu_tile_noc__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library/obj_dir9'
Copying obj_dir1 folder...
Copying obj_dir2 folder...
Copying obj_dir3 folder...
Copying obj_dir4 folder...
Copying obj_dir5 folder...
Copying obj_dir6 folder...
Copying obj_dir7 folder...
Copying obj_dir8 folder...
Copying obj_dir9 folder...
make[1]: Leaving directory '/home/kislay/Music/temp/DPI-MPI-MESH/library'
build_lib finished at Thu 14 Aug 2025 04:22:54 AM IST
