
PROJECT_TEAM_9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee5c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800efec  0800efec  0000ffec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f554  0800f554  0001106c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f554  0800f554  00010554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f55c  0800f55c  0001106c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f55c  0800f55c  0001055c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f560  0800f560  00010560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800f564  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001106c  2**0
                  CONTENTS
 10 .bss          00000b7c  20000070  20000070  00011070  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000bec  20000bec  00011070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001106c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bb56  00000000  00000000  0001109c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004611  00000000  00000000  0002cbf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001888  00000000  00000000  00031208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025ff6  00000000  00000000  00032a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000225c2  00000000  00000000  00058a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9817  00000000  00000000  0007b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015485f  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 000012af  00000000  00000000  001548a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006f50  00000000  00000000  00155b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0015caa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800efd4 	.word	0x0800efd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800efd4 	.word	0x0800efd4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b988 	b.w	8000eb4 <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9d08      	ldr	r5, [sp, #32]
 8000bc2:	468e      	mov	lr, r1
 8000bc4:	4604      	mov	r4, r0
 8000bc6:	4688      	mov	r8, r1
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d14a      	bne.n	8000c62 <__udivmoddi4+0xa6>
 8000bcc:	428a      	cmp	r2, r1
 8000bce:	4617      	mov	r7, r2
 8000bd0:	d962      	bls.n	8000c98 <__udivmoddi4+0xdc>
 8000bd2:	fab2 f682 	clz	r6, r2
 8000bd6:	b14e      	cbz	r6, 8000bec <__udivmoddi4+0x30>
 8000bd8:	f1c6 0320 	rsb	r3, r6, #32
 8000bdc:	fa01 f806 	lsl.w	r8, r1, r6
 8000be0:	fa20 f303 	lsr.w	r3, r0, r3
 8000be4:	40b7      	lsls	r7, r6
 8000be6:	ea43 0808 	orr.w	r8, r3, r8
 8000bea:	40b4      	lsls	r4, r6
 8000bec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf0:	fa1f fc87 	uxth.w	ip, r7
 8000bf4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bf8:	0c23      	lsrs	r3, r4, #16
 8000bfa:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bfe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c02:	fb01 f20c 	mul.w	r2, r1, ip
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d909      	bls.n	8000c1e <__udivmoddi4+0x62>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c10:	f080 80ea 	bcs.w	8000de8 <__udivmoddi4+0x22c>
 8000c14:	429a      	cmp	r2, r3
 8000c16:	f240 80e7 	bls.w	8000de8 <__udivmoddi4+0x22c>
 8000c1a:	3902      	subs	r1, #2
 8000c1c:	443b      	add	r3, r7
 8000c1e:	1a9a      	subs	r2, r3, r2
 8000c20:	b2a3      	uxth	r3, r4
 8000c22:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c26:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c2e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c32:	459c      	cmp	ip, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x8e>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c3c:	f080 80d6 	bcs.w	8000dec <__udivmoddi4+0x230>
 8000c40:	459c      	cmp	ip, r3
 8000c42:	f240 80d3 	bls.w	8000dec <__udivmoddi4+0x230>
 8000c46:	443b      	add	r3, r7
 8000c48:	3802      	subs	r0, #2
 8000c4a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c4e:	eba3 030c 	sub.w	r3, r3, ip
 8000c52:	2100      	movs	r1, #0
 8000c54:	b11d      	cbz	r5, 8000c5e <__udivmoddi4+0xa2>
 8000c56:	40f3      	lsrs	r3, r6
 8000c58:	2200      	movs	r2, #0
 8000c5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d905      	bls.n	8000c72 <__udivmoddi4+0xb6>
 8000c66:	b10d      	cbz	r5, 8000c6c <__udivmoddi4+0xb0>
 8000c68:	e9c5 0100 	strd	r0, r1, [r5]
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4608      	mov	r0, r1
 8000c70:	e7f5      	b.n	8000c5e <__udivmoddi4+0xa2>
 8000c72:	fab3 f183 	clz	r1, r3
 8000c76:	2900      	cmp	r1, #0
 8000c78:	d146      	bne.n	8000d08 <__udivmoddi4+0x14c>
 8000c7a:	4573      	cmp	r3, lr
 8000c7c:	d302      	bcc.n	8000c84 <__udivmoddi4+0xc8>
 8000c7e:	4282      	cmp	r2, r0
 8000c80:	f200 8105 	bhi.w	8000e8e <__udivmoddi4+0x2d2>
 8000c84:	1a84      	subs	r4, r0, r2
 8000c86:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	4690      	mov	r8, r2
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	d0e5      	beq.n	8000c5e <__udivmoddi4+0xa2>
 8000c92:	e9c5 4800 	strd	r4, r8, [r5]
 8000c96:	e7e2      	b.n	8000c5e <__udivmoddi4+0xa2>
 8000c98:	2a00      	cmp	r2, #0
 8000c9a:	f000 8090 	beq.w	8000dbe <__udivmoddi4+0x202>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f040 80a4 	bne.w	8000df0 <__udivmoddi4+0x234>
 8000ca8:	1a8a      	subs	r2, r1, r2
 8000caa:	0c03      	lsrs	r3, r0, #16
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	b280      	uxth	r0, r0
 8000cb2:	b2bc      	uxth	r4, r7
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cba:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cc2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x11e>
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cd0:	d202      	bcs.n	8000cd8 <__udivmoddi4+0x11c>
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	f200 80e0 	bhi.w	8000e98 <__udivmoddi4+0x2dc>
 8000cd8:	46c4      	mov	ip, r8
 8000cda:	1a9b      	subs	r3, r3, r2
 8000cdc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ce0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ce4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ce8:	fb02 f404 	mul.w	r4, r2, r4
 8000cec:	429c      	cmp	r4, r3
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0x144>
 8000cf0:	18fb      	adds	r3, r7, r3
 8000cf2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x142>
 8000cf8:	429c      	cmp	r4, r3
 8000cfa:	f200 80ca 	bhi.w	8000e92 <__udivmoddi4+0x2d6>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	1b1b      	subs	r3, r3, r4
 8000d02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d06:	e7a5      	b.n	8000c54 <__udivmoddi4+0x98>
 8000d08:	f1c1 0620 	rsb	r6, r1, #32
 8000d0c:	408b      	lsls	r3, r1
 8000d0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d12:	431f      	orrs	r7, r3
 8000d14:	fa0e f401 	lsl.w	r4, lr, r1
 8000d18:	fa20 f306 	lsr.w	r3, r0, r6
 8000d1c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d20:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d24:	4323      	orrs	r3, r4
 8000d26:	fa00 f801 	lsl.w	r8, r0, r1
 8000d2a:	fa1f fc87 	uxth.w	ip, r7
 8000d2e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d32:	0c1c      	lsrs	r4, r3, #16
 8000d34:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d38:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d3c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	fa02 f201 	lsl.w	r2, r2, r1
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x1a0>
 8000d48:	193c      	adds	r4, r7, r4
 8000d4a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d4e:	f080 809c 	bcs.w	8000e8a <__udivmoddi4+0x2ce>
 8000d52:	45a6      	cmp	lr, r4
 8000d54:	f240 8099 	bls.w	8000e8a <__udivmoddi4+0x2ce>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	443c      	add	r4, r7
 8000d5c:	eba4 040e 	sub.w	r4, r4, lr
 8000d60:	fa1f fe83 	uxth.w	lr, r3
 8000d64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d68:	fb09 4413 	mls	r4, r9, r3, r4
 8000d6c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d70:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d74:	45a4      	cmp	ip, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x1ce>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d7e:	f080 8082 	bcs.w	8000e86 <__udivmoddi4+0x2ca>
 8000d82:	45a4      	cmp	ip, r4
 8000d84:	d97f      	bls.n	8000e86 <__udivmoddi4+0x2ca>
 8000d86:	3b02      	subs	r3, #2
 8000d88:	443c      	add	r4, r7
 8000d8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d8e:	eba4 040c 	sub.w	r4, r4, ip
 8000d92:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d96:	4564      	cmp	r4, ip
 8000d98:	4673      	mov	r3, lr
 8000d9a:	46e1      	mov	r9, ip
 8000d9c:	d362      	bcc.n	8000e64 <__udivmoddi4+0x2a8>
 8000d9e:	d05f      	beq.n	8000e60 <__udivmoddi4+0x2a4>
 8000da0:	b15d      	cbz	r5, 8000dba <__udivmoddi4+0x1fe>
 8000da2:	ebb8 0203 	subs.w	r2, r8, r3
 8000da6:	eb64 0409 	sbc.w	r4, r4, r9
 8000daa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dae:	fa22 f301 	lsr.w	r3, r2, r1
 8000db2:	431e      	orrs	r6, r3
 8000db4:	40cc      	lsrs	r4, r1
 8000db6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dba:	2100      	movs	r1, #0
 8000dbc:	e74f      	b.n	8000c5e <__udivmoddi4+0xa2>
 8000dbe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dc2:	0c01      	lsrs	r1, r0, #16
 8000dc4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dc8:	b280      	uxth	r0, r0
 8000dca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dce:	463b      	mov	r3, r7
 8000dd0:	4638      	mov	r0, r7
 8000dd2:	463c      	mov	r4, r7
 8000dd4:	46b8      	mov	r8, r7
 8000dd6:	46be      	mov	lr, r7
 8000dd8:	2620      	movs	r6, #32
 8000dda:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dde:	eba2 0208 	sub.w	r2, r2, r8
 8000de2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000de6:	e766      	b.n	8000cb6 <__udivmoddi4+0xfa>
 8000de8:	4601      	mov	r1, r0
 8000dea:	e718      	b.n	8000c1e <__udivmoddi4+0x62>
 8000dec:	4610      	mov	r0, r2
 8000dee:	e72c      	b.n	8000c4a <__udivmoddi4+0x8e>
 8000df0:	f1c6 0220 	rsb	r2, r6, #32
 8000df4:	fa2e f302 	lsr.w	r3, lr, r2
 8000df8:	40b7      	lsls	r7, r6
 8000dfa:	40b1      	lsls	r1, r6
 8000dfc:	fa20 f202 	lsr.w	r2, r0, r2
 8000e00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e04:	430a      	orrs	r2, r1
 8000e06:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e0a:	b2bc      	uxth	r4, r7
 8000e0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e10:	0c11      	lsrs	r1, r2, #16
 8000e12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e16:	fb08 f904 	mul.w	r9, r8, r4
 8000e1a:	40b0      	lsls	r0, r6
 8000e1c:	4589      	cmp	r9, r1
 8000e1e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e22:	b280      	uxth	r0, r0
 8000e24:	d93e      	bls.n	8000ea4 <__udivmoddi4+0x2e8>
 8000e26:	1879      	adds	r1, r7, r1
 8000e28:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e2c:	d201      	bcs.n	8000e32 <__udivmoddi4+0x276>
 8000e2e:	4589      	cmp	r9, r1
 8000e30:	d81f      	bhi.n	8000e72 <__udivmoddi4+0x2b6>
 8000e32:	eba1 0109 	sub.w	r1, r1, r9
 8000e36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3a:	fb09 f804 	mul.w	r8, r9, r4
 8000e3e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e42:	b292      	uxth	r2, r2
 8000e44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e48:	4542      	cmp	r2, r8
 8000e4a:	d229      	bcs.n	8000ea0 <__udivmoddi4+0x2e4>
 8000e4c:	18ba      	adds	r2, r7, r2
 8000e4e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e52:	d2c4      	bcs.n	8000dde <__udivmoddi4+0x222>
 8000e54:	4542      	cmp	r2, r8
 8000e56:	d2c2      	bcs.n	8000dde <__udivmoddi4+0x222>
 8000e58:	f1a9 0102 	sub.w	r1, r9, #2
 8000e5c:	443a      	add	r2, r7
 8000e5e:	e7be      	b.n	8000dde <__udivmoddi4+0x222>
 8000e60:	45f0      	cmp	r8, lr
 8000e62:	d29d      	bcs.n	8000da0 <__udivmoddi4+0x1e4>
 8000e64:	ebbe 0302 	subs.w	r3, lr, r2
 8000e68:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	46e1      	mov	r9, ip
 8000e70:	e796      	b.n	8000da0 <__udivmoddi4+0x1e4>
 8000e72:	eba7 0909 	sub.w	r9, r7, r9
 8000e76:	4449      	add	r1, r9
 8000e78:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e7c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e80:	fb09 f804 	mul.w	r8, r9, r4
 8000e84:	e7db      	b.n	8000e3e <__udivmoddi4+0x282>
 8000e86:	4673      	mov	r3, lr
 8000e88:	e77f      	b.n	8000d8a <__udivmoddi4+0x1ce>
 8000e8a:	4650      	mov	r0, sl
 8000e8c:	e766      	b.n	8000d5c <__udivmoddi4+0x1a0>
 8000e8e:	4608      	mov	r0, r1
 8000e90:	e6fd      	b.n	8000c8e <__udivmoddi4+0xd2>
 8000e92:	443b      	add	r3, r7
 8000e94:	3a02      	subs	r2, #2
 8000e96:	e733      	b.n	8000d00 <__udivmoddi4+0x144>
 8000e98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e9c:	443b      	add	r3, r7
 8000e9e:	e71c      	b.n	8000cda <__udivmoddi4+0x11e>
 8000ea0:	4649      	mov	r1, r9
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x222>
 8000ea4:	eba1 0109 	sub.w	r1, r1, r9
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eae:	fb09 f804 	mul.w	r8, r9, r4
 8000eb2:	e7c4      	b.n	8000e3e <__udivmoddi4+0x282>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <FRAM_WriteBytes>:

/**
  * @brief Ghi một mảng byte vào FRAM từ một địa chỉ.
  */
HAL_StatusTypeDef FRAM_WriteBytes(I2C_HandleTypeDef *hi2c, uint16_t memAddress, uint8_t *pData, uint16_t size)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af04      	add	r7, sp, #16
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	817b      	strh	r3, [r7, #10]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	813b      	strh	r3, [r7, #8]
  if ((memAddress + size - 1) > FRAM_MAX_MEMORY_ADDRESS) {
 8000ecc:	897a      	ldrh	r2, [r7, #10]
 8000ece:	893b      	ldrh	r3, [r7, #8]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000ed6:	dd01      	ble.n	8000edc <FRAM_WriteBytes+0x24>
      return HAL_ERROR; // Ghi vượt quá giới hạn bộ nhớ
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e00c      	b.n	8000ef6 <FRAM_WriteBytes+0x3e>
  }
  return HAL_I2C_Mem_Write(hi2c, FRAM_I2C_DEVICE_ADDRESS, memAddress, I2C_MEMADD_SIZE_16BIT, pData, size, FRAM_DEFAULT_TIMEOUT);
 8000edc:	897a      	ldrh	r2, [r7, #10]
 8000ede:	2364      	movs	r3, #100	@ 0x64
 8000ee0:	9302      	str	r3, [sp, #8]
 8000ee2:	893b      	ldrh	r3, [r7, #8]
 8000ee4:	9301      	str	r3, [sp, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	9300      	str	r3, [sp, #0]
 8000eea:	2310      	movs	r3, #16
 8000eec:	21a0      	movs	r1, #160	@ 0xa0
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f004 fc8a 	bl	8005808 <HAL_I2C_Mem_Write>
 8000ef4:	4603      	mov	r3, r0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <FRAM_ReadBytes>:

/**
  * @brief Đọc một mảng byte từ FRAM bắt đầu từ một địa chỉ.
  */
HAL_StatusTypeDef FRAM_ReadBytes(I2C_HandleTypeDef *hi2c, uint16_t memAddress, uint8_t *pData, uint16_t size)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b088      	sub	sp, #32
 8000f02:	af04      	add	r7, sp, #16
 8000f04:	60f8      	str	r0, [r7, #12]
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	817b      	strh	r3, [r7, #10]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	813b      	strh	r3, [r7, #8]
  if ((memAddress + size - 1) > FRAM_MAX_MEMORY_ADDRESS) {
 8000f12:	897a      	ldrh	r2, [r7, #10]
 8000f14:	893b      	ldrh	r3, [r7, #8]
 8000f16:	4413      	add	r3, r2
 8000f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f1c:	dd01      	ble.n	8000f22 <FRAM_ReadBytes+0x24>
      return HAL_ERROR; // Đọc vượt quá giới hạn bộ nhớ
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00c      	b.n	8000f3c <FRAM_ReadBytes+0x3e>
  }
  return HAL_I2C_Mem_Read(hi2c, FRAM_I2C_DEVICE_ADDRESS, memAddress, I2C_MEMADD_SIZE_16BIT, pData, size, FRAM_DEFAULT_TIMEOUT);
 8000f22:	897a      	ldrh	r2, [r7, #10]
 8000f24:	2364      	movs	r3, #100	@ 0x64
 8000f26:	9302      	str	r3, [sp, #8]
 8000f28:	893b      	ldrh	r3, [r7, #8]
 8000f2a:	9301      	str	r3, [sp, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2310      	movs	r3, #16
 8000f32:	21a0      	movs	r1, #160	@ 0xa0
 8000f34:	68f8      	ldr	r0, [r7, #12]
 8000f36:	f004 fd61 	bl	80059fc <HAL_I2C_Mem_Read>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b0c4      	sub	sp, #272	@ 0x110
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  // Task Box Definitions
  uint16_t start_y_tasks_row1 = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING;
 8000f4a:	233c      	movs	r3, #60	@ 0x3c
 8000f4c:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
  uint16_t start_y_tasks_row2 = start_y_tasks_row1 + TASK_BOX_H + SPACING_BETWEEN_BOXES;
 8000f50:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8000f54:	3350      	adds	r3, #80	@ 0x50
 8000f56:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
  // task_boxes[0] = (TaskBox_t){MARGIN, start_y_tasks_row1, TASK_BOX_W_CALC, TASK_BOX_H, "Task 02-1"};
  // task_boxes[1] = (TaskBox_t){(uint16_t)(MARGIN + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES), start_y_tasks_row1, TASK_BOX_W_CALC, TASK_BOX_H, "Task 02-2"};
  // task_boxes[2] = (TaskBox_t){MARGIN, start_y_tasks_row2, TASK_BOX_W_CALC, TASK_BOX_H, "Task 02-3"};
  // task_boxes[3] = (TaskBox_t){(uint16_t)(MARGIN + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES), start_y_tasks_row2, TASK_BOX_W_CALC, TASK_BOX_H, "Task 02-4"};

  task_boxes[0] = (TaskBox_t){25, 80, 90, 60, "Task 02-1"};
 8000f5a:	4ba8      	ldr	r3, [pc, #672]	@ (80011fc <main+0x2b8>)
 8000f5c:	4aa8      	ldr	r2, [pc, #672]	@ (8001200 <main+0x2bc>)
 8000f5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  task_boxes[1] = (TaskBox_t){125, 80, 90, 60, "Task 02-2"};
 8000f64:	4ba5      	ldr	r3, [pc, #660]	@ (80011fc <main+0x2b8>)
 8000f66:	4aa7      	ldr	r2, [pc, #668]	@ (8001204 <main+0x2c0>)
 8000f68:	330c      	adds	r3, #12
 8000f6a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  task_boxes[2] = (TaskBox_t){25, 150, 90, 60, "Task 02-3"};
 8000f70:	4ba2      	ldr	r3, [pc, #648]	@ (80011fc <main+0x2b8>)
 8000f72:	4aa5      	ldr	r2, [pc, #660]	@ (8001208 <main+0x2c4>)
 8000f74:	3318      	adds	r3, #24
 8000f76:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f78:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  task_boxes[3] = (TaskBox_t){125, 150, 90, 60, "Task 02-4"};
 8000f7c:	4b9f      	ldr	r3, [pc, #636]	@ (80011fc <main+0x2b8>)
 8000f7e:	4aa3      	ldr	r2, [pc, #652]	@ (800120c <main+0x2c8>)
 8000f80:	3324      	adds	r3, #36	@ 0x24
 8000f82:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f84:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  num_tasks = 4; // Set global count
 8000f88:	4ba1      	ldr	r3, [pc, #644]	@ (8001210 <main+0x2cc>)
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	601a      	str	r2, [r3, #0]
  //     BACK_BUTTON_W,                                                             // w: span most of the width
  //     BACK_BUTTON_H,                                                             // h: defined height
  //     "Back"                                                                     // name (used for internal logic if needed, not displayed by default)
  // };

  back_button_box = (TaskBox_t){
 8000f8e:	4ba1      	ldr	r3, [pc, #644]	@ (8001214 <main+0x2d0>)
 8000f90:	4aa1      	ldr	r2, [pc, #644]	@ (8001218 <main+0x2d4>)
 8000f92:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f002 fc6c 	bl	8003874 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f9b6 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f000 fbc2 	bl	8001728 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000fa4:	f000 fb8a 	bl	80016bc <MX_SPI1_Init>
  MX_I2C2_Init();
 8000fa8:	f000 fae0 	bl	800156c <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8000fac:	f000 fb66 	bl	800167c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8000fb0:	f00a fcaa 	bl	800b908 <MX_FATFS_Init>
  MX_ADC1_Init();
 8000fb4:	f000 fa14 	bl	80013e0 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000fb8:	f000 fa64 	bl	8001484 <MX_CAN1_Init>
  MX_CAN2_Init();
 8000fbc:	f000 fa98 	bl	80014f0 <MX_CAN2_Init>
  MX_RTC_Init();
 8000fc0:	f000 fb02 	bl	80015c8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Cấu hình filter cho CAN2
  CAN_FilterTypeDef sFilterConfig2;
  sFilterConfig2.FilterBank = 14; // CAN2 sử dụng từ bank 14-27
 8000fc4:	230e      	movs	r3, #14
 8000fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  sFilterConfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  sFilterConfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  sFilterConfig2.FilterIdHigh = 0x0000;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  sFilterConfig2.FilterIdLow = 0x0000;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  sFilterConfig2.FilterMaskIdHigh = 0x0000;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  sFilterConfig2.FilterMaskIdLow = 0x0000;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  sFilterConfig2.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  sFilterConfig2.FilterActivation = ENABLE;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  // Không cần đặt SlaveStartFilterBank ở đây

  if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig2) != HAL_OK)
 8000ffa:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000ffe:	4619      	mov	r1, r3
 8001000:	4886      	ldr	r0, [pc, #536]	@ (800121c <main+0x2d8>)
 8001002:	f003 f9c9 	bl	8004398 <HAL_CAN_ConfigFilter>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <main+0xcc>
  {
    Error_Handler();
 800100c:	f000 fd92 	bl	8001b34 <Error_Handler>
  }

  // Khởi động CAN1 và CAN2
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001010:	4883      	ldr	r0, [pc, #524]	@ (8001220 <main+0x2dc>)
 8001012:	f003 fa9f 	bl	8004554 <HAL_CAN_Start>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <main+0xdc>
  {
    Error_Handler();
 800101c:	f000 fd8a 	bl	8001b34 <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan2) != HAL_OK)
 8001020:	487e      	ldr	r0, [pc, #504]	@ (800121c <main+0x2d8>)
 8001022:	f003 fa97 	bl	8004554 <HAL_CAN_Start>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <main+0xec>
  {
    Error_Handler();
 800102c:	f000 fd82 	bl	8001b34 <Error_Handler>
  }

  // Kích hoạt thông báo ngắt cho CAN2 RX FIFO0
  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001030:	2102      	movs	r1, #2
 8001032:	487a      	ldr	r0, [pc, #488]	@ (800121c <main+0x2d8>)
 8001034:	f003 fcc4 	bl	80049c0 <HAL_CAN_ActivateNotification>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <main+0xfe>
  {
    Error_Handler();
 800103e:	f000 fd79 	bl	8001b34 <Error_Handler>
  }

  // Cấu hình thông điệp gửi từ CAN1
  TxHeader1.StdId = 0x124;
 8001042:	4b78      	ldr	r3, [pc, #480]	@ (8001224 <main+0x2e0>)
 8001044:	f44f 7292 	mov.w	r2, #292	@ 0x124
 8001048:	601a      	str	r2, [r3, #0]
  TxHeader1.ExtId = 0x00;
 800104a:	4b76      	ldr	r3, [pc, #472]	@ (8001224 <main+0x2e0>)
 800104c:	2200      	movs	r2, #0
 800104e:	605a      	str	r2, [r3, #4]
  TxHeader1.RTR = CAN_RTR_DATA;
 8001050:	4b74      	ldr	r3, [pc, #464]	@ (8001224 <main+0x2e0>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  TxHeader1.IDE = CAN_ID_STD;
 8001056:	4b73      	ldr	r3, [pc, #460]	@ (8001224 <main+0x2e0>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  TxHeader1.DLC = 2;
 800105c:	4b71      	ldr	r3, [pc, #452]	@ (8001224 <main+0x2e0>)
 800105e:	2202      	movs	r2, #2
 8001060:	611a      	str	r2, [r3, #16]
  TxHeader1.TransmitGlobalTime = DISABLE;
 8001062:	4b70      	ldr	r3, [pc, #448]	@ (8001224 <main+0x2e0>)
 8001064:	2200      	movs	r2, #0
 8001066:	751a      	strb	r2, [r3, #20]

  My_RTC_InitAndSet(&hrtc);
 8001068:	486f      	ldr	r0, [pc, #444]	@ (8001228 <main+0x2e4>)
 800106a:	f001 fe89 	bl	8002d80 <My_RTC_InitAndSet>

  Manual_LCD_Init();
 800106e:	f000 fe33 	bl	8001cd8 <Manual_LCD_Init>
  Manual_Touch_Init(&hspi1);
 8001072:	486e      	ldr	r0, [pc, #440]	@ (800122c <main+0x2e8>)
 8001074:	f001 fcee 	bl	8002a54 <Manual_Touch_Init>
  Manual_LCD_DrawLayout(); // This function should draw the tasks and the back button
 8001078:	f001 fa58 	bl	800252c <Manual_LCD_DrawLayout>
  SD_Init();
 800107c:	f001 fee0 	bl	8002e40 <SD_Init>
  int can2_received_temperature_int;
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
    if (current_task == 0)
 8001080:	4b6b      	ldr	r3, [pc, #428]	@ (8001230 <main+0x2ec>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <main+0x150>
    {
      Task2_LedBlink(GPIOB, GPIO_PIN_1, BLINK_SPEED_200_MS);
 8001088:	22c8      	movs	r2, #200	@ 0xc8
 800108a:	2102      	movs	r1, #2
 800108c:	4869      	ldr	r0, [pc, #420]	@ (8001234 <main+0x2f0>)
 800108e:	f002 fb0d 	bl	80036ac <Task2_LedBlink>
 8001092:	e7f5      	b.n	8001080 <main+0x13c>
    }
    else if (current_task == 1)
 8001094:	4b66      	ldr	r3, [pc, #408]	@ (8001230 <main+0x2ec>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d14e      	bne.n	800113a <main+0x1f6>
    {
      char temp_display_str[50];
      uint8_t current_temp_c = (uint8_t)Read_Internal_Temperature();
 800109c:	f002 fb1a 	bl	80036d4 <Read_Internal_Temperature>
 80010a0:	eef0 7a40 	vmov.f32	s15, s0
 80010a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80010ac:	793b      	ldrb	r3, [r7, #4]
 80010ae:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
      uint8_t temp_to_send = current_temp_c;
 80010b2:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 80010b6:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
      TxData1[0] = GROUP_NUMBER;
 80010ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001238 <main+0x2f4>)
 80010bc:	2209      	movs	r2, #9
 80010be:	701a      	strb	r2, [r3, #0]
      TxData1[1] = temp_to_send;
 80010c0:	4a5d      	ldr	r2, [pc, #372]	@ (8001238 <main+0x2f4>)
 80010c2:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 80010c6:	7053      	strb	r3, [r2, #1]
      HAL_CAN_AddTxMessage(&hcan1, &TxHeader1, TxData1, &TxMailbox1);
 80010c8:	4b5c      	ldr	r3, [pc, #368]	@ (800123c <main+0x2f8>)
 80010ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001238 <main+0x2f4>)
 80010cc:	4955      	ldr	r1, [pc, #340]	@ (8001224 <main+0x2e0>)
 80010ce:	4854      	ldr	r0, [pc, #336]	@ (8001220 <main+0x2dc>)
 80010d0:	f003 fa84 	bl	80045dc <HAL_CAN_AddTxMessage>
      while (!can2_received_data_flag)
 80010d4:	e002      	b.n	80010dc <main+0x198>
      {
        HAL_Delay(10);
 80010d6:	200a      	movs	r0, #10
 80010d8:	f002 fc3e 	bl	8003958 <HAL_Delay>
      while (!can2_received_data_flag)
 80010dc:	4b58      	ldr	r3, [pc, #352]	@ (8001240 <main+0x2fc>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f7      	beq.n	80010d6 <main+0x192>
      }
      can2_received_data_flag = 0; // Reset the flag for the next message
 80010e6:	4b56      	ldr	r3, [pc, #344]	@ (8001240 <main+0x2fc>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
      can2_received_temperature_int = (int)can2_received_temperature;
 80010ec:	4b55      	ldr	r3, [pc, #340]	@ (8001244 <main+0x300>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

      sprintf(temp_display_str, "Group: %d, temp: %d *C", can2_received_group, can2_received_temperature_int);
 80010f6:	4b54      	ldr	r3, [pc, #336]	@ (8001248 <main+0x304>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	461a      	mov	r2, r3
 80010fe:	f107 0008 	add.w	r0, r7, #8
 8001102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001106:	4951      	ldr	r1, [pc, #324]	@ (800124c <main+0x308>)
 8001108:	f00d f86c 	bl	800e1e4 <siprintf>
      // sprintf(temp_display_str, "Group: %d, temp: %d *C", GROUP_NUMBER, temp_to_send);
      strcpy(info_text_buffer, temp_display_str);
 800110c:	f107 0308 	add.w	r3, r7, #8
 8001110:	4619      	mov	r1, r3
 8001112:	484f      	ldr	r0, [pc, #316]	@ (8001250 <main+0x30c>)
 8001114:	f00d f9db 	bl	800e4ce <strcpy>
      HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8001118:	200a      	movs	r0, #10
 800111a:	f003 ffd0 	bl	80050be <HAL_NVIC_DisableIRQ>

      Manual_LCD_UpdateInfoText(info_text_buffer);
 800111e:	484c      	ldr	r0, [pc, #304]	@ (8001250 <main+0x30c>)
 8001120:	f001 fb98 	bl	8002854 <Manual_LCD_UpdateInfoText>
      __HAL_GPIO_EXTI_CLEAR_IT(TP_IRQ_Pin);
 8001124:	4b4b      	ldr	r3, [pc, #300]	@ (8001254 <main+0x310>)
 8001126:	2210      	movs	r2, #16
 8001128:	615a      	str	r2, [r3, #20]
      HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800112a:	200a      	movs	r0, #10
 800112c:	f003 ffb9 	bl	80050a2 <HAL_NVIC_EnableIRQ>
      HAL_Delay(500); // Delay to avoid flooding the CAN bus
 8001130:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001134:	f002 fc10 	bl	8003958 <HAL_Delay>
 8001138:	e7a2      	b.n	8001080 <main+0x13c>
    }
    else if (current_task == 2)
 800113a:	4b3d      	ldr	r3, [pc, #244]	@ (8001230 <main+0x2ec>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2b02      	cmp	r3, #2
 8001140:	f040 8098 	bne.w	8001274 <main+0x330>
    {
      HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8001144:	200a      	movs	r0, #10
 8001146:	f003 ffba 	bl	80050be <HAL_NVIC_DisableIRQ>

      byte_read = SD_ReadTeamFile(read_data, sizeof(read_data));
 800114a:	2132      	movs	r1, #50	@ 0x32
 800114c:	4842      	ldr	r0, [pc, #264]	@ (8001258 <main+0x314>)
 800114e:	f001 ff27 	bl	8002fa0 <SD_ReadTeamFile>
 8001152:	4603      	mov	r3, r0
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4b41      	ldr	r3, [pc, #260]	@ (800125c <main+0x318>)
 8001158:	701a      	strb	r2, [r3, #0]

      if (byte_read > 0)
 800115a:	4b40      	ldr	r3, [pc, #256]	@ (800125c <main+0x318>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d008      	beq.n	8001174 <main+0x230>
      {
        // Đọc thành công, hiển thị nội dung
        sprintf(info_text_buffer, "SD content: %s", read_data);
 8001162:	4a3d      	ldr	r2, [pc, #244]	@ (8001258 <main+0x314>)
 8001164:	493e      	ldr	r1, [pc, #248]	@ (8001260 <main+0x31c>)
 8001166:	483a      	ldr	r0, [pc, #232]	@ (8001250 <main+0x30c>)
 8001168:	f00d f83c 	bl	800e1e4 <siprintf>
        Manual_LCD_UpdateInfoText(info_text_buffer);
 800116c:	4838      	ldr	r0, [pc, #224]	@ (8001250 <main+0x30c>)
 800116e:	f001 fb71 	bl	8002854 <Manual_LCD_UpdateInfoText>
 8001172:	e038      	b.n	80011e6 <main+0x2a2>
      }
      else
      {
        // Đọc thất bại
        sprintf(info_text_buffer, "Read error (%d)", byte_read);
 8001174:	4b39      	ldr	r3, [pc, #228]	@ (800125c <main+0x318>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	461a      	mov	r2, r3
 800117a:	493a      	ldr	r1, [pc, #232]	@ (8001264 <main+0x320>)
 800117c:	4834      	ldr	r0, [pc, #208]	@ (8001250 <main+0x30c>)
 800117e:	f00d f831 	bl	800e1e4 <siprintf>
        Manual_LCD_UpdateInfoText(info_text_buffer);
 8001182:	4833      	ldr	r0, [pc, #204]	@ (8001250 <main+0x30c>)
 8001184:	f001 fb66 	bl	8002854 <Manual_LCD_UpdateInfoText>

        // Thử khởi tạo lại SD trong trường hợp bị ngắt kết nối
        if (SD_Init())
 8001188:	f001 fe5a 	bl	8002e40 <SD_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d029      	beq.n	80011e6 <main+0x2a2>
        {
          sprintf(info_text_buffer, "SD reinitialized");
 8001192:	4935      	ldr	r1, [pc, #212]	@ (8001268 <main+0x324>)
 8001194:	482e      	ldr	r0, [pc, #184]	@ (8001250 <main+0x30c>)
 8001196:	f00d f825 	bl	800e1e4 <siprintf>
          Manual_LCD_UpdateInfoText(info_text_buffer);
 800119a:	482d      	ldr	r0, [pc, #180]	@ (8001250 <main+0x30c>)
 800119c:	f001 fb5a 	bl	8002854 <Manual_LCD_UpdateInfoText>
          HAL_Delay(1000);
 80011a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011a4:	f002 fbd8 	bl	8003958 <HAL_Delay>

          // Thử đọc lại
          byte_read = SD_ReadTeamFile(read_data, sizeof(read_data));
 80011a8:	2132      	movs	r1, #50	@ 0x32
 80011aa:	482b      	ldr	r0, [pc, #172]	@ (8001258 <main+0x314>)
 80011ac:	f001 fef8 	bl	8002fa0 <SD_ReadTeamFile>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	4b29      	ldr	r3, [pc, #164]	@ (800125c <main+0x318>)
 80011b6:	701a      	strb	r2, [r3, #0]
          if (byte_read > 0)
 80011b8:	4b28      	ldr	r3, [pc, #160]	@ (800125c <main+0x318>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d008      	beq.n	80011d2 <main+0x28e>
          {
            sprintf(info_text_buffer, "Content: %s", read_data);
 80011c0:	4a25      	ldr	r2, [pc, #148]	@ (8001258 <main+0x314>)
 80011c2:	492a      	ldr	r1, [pc, #168]	@ (800126c <main+0x328>)
 80011c4:	4822      	ldr	r0, [pc, #136]	@ (8001250 <main+0x30c>)
 80011c6:	f00d f80d 	bl	800e1e4 <siprintf>
            Manual_LCD_UpdateInfoText(info_text_buffer);
 80011ca:	4821      	ldr	r0, [pc, #132]	@ (8001250 <main+0x30c>)
 80011cc:	f001 fb42 	bl	8002854 <Manual_LCD_UpdateInfoText>
 80011d0:	e009      	b.n	80011e6 <main+0x2a2>
          }
          else
          {
            sprintf(info_text_buffer, "Still error (%d)", byte_read);
 80011d2:	4b22      	ldr	r3, [pc, #136]	@ (800125c <main+0x318>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4925      	ldr	r1, [pc, #148]	@ (8001270 <main+0x32c>)
 80011da:	481d      	ldr	r0, [pc, #116]	@ (8001250 <main+0x30c>)
 80011dc:	f00d f802 	bl	800e1e4 <siprintf>
            Manual_LCD_UpdateInfoText(info_text_buffer);
 80011e0:	481b      	ldr	r0, [pc, #108]	@ (8001250 <main+0x30c>)
 80011e2:	f001 fb37 	bl	8002854 <Manual_LCD_UpdateInfoText>
          }
        }
      }
      __HAL_GPIO_EXTI_CLEAR_IT(TP_IRQ_Pin);
 80011e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <main+0x310>)
 80011e8:	2210      	movs	r2, #16
 80011ea:	615a      	str	r2, [r3, #20]
      HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80011ec:	200a      	movs	r0, #10
 80011ee:	f003 ff58 	bl	80050a2 <HAL_NVIC_EnableIRQ>
      HAL_Delay(500); // Delay to avoid flooding the LCD
 80011f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011f6:	f002 fbaf 	bl	8003958 <HAL_Delay>
 80011fa:	e741      	b.n	8001080 <main+0x13c>
 80011fc:	20000490 	.word	0x20000490
 8001200:	0800f088 	.word	0x0800f088
 8001204:	0800f0a0 	.word	0x0800f0a0
 8001208:	0800f0b8 	.word	0x0800f0b8
 800120c:	0800f0d0 	.word	0x0800f0d0
 8001210:	2000052c 	.word	0x2000052c
 8001214:	20000774 	.word	0x20000774
 8001218:	0800f0e4 	.word	0x0800f0e4
 800121c:	200005b8 	.word	0x200005b8
 8001220:	2000074c 	.word	0x2000074c
 8001224:	20000514 	.word	0x20000514
 8001228:	20000614 	.word	0x20000614
 800122c:	200006bc 	.word	0x200006bc
 8001230:	20000000 	.word	0x20000000
 8001234:	40020400 	.word	0x40020400
 8001238:	20000530 	.word	0x20000530
 800123c:	20000748 	.word	0x20000748
 8001240:	2000008c 	.word	0x2000008c
 8001244:	200006b9 	.word	0x200006b9
 8001248:	20000612 	.word	0x20000612
 800124c:	0800efec 	.word	0x0800efec
 8001250:	20000714 	.word	0x20000714
 8001254:	40013c00 	.word	0x40013c00
 8001258:	200005e0 	.word	0x200005e0
 800125c:	200006b8 	.word	0x200006b8
 8001260:	0800f004 	.word	0x0800f004
 8001264:	0800f014 	.word	0x0800f014
 8001268:	0800f024 	.word	0x0800f024
 800126c:	0800f038 	.word	0x0800f038
 8001270:	0800f044 	.word	0x0800f044
    }
    else if (current_task == 3)
 8001274:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <main+0x3ac>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b03      	cmp	r3, #3
 800127a:	f47f af01 	bne.w	8001080 <main+0x13c>
    {
      HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 800127e:	200a      	movs	r0, #10
 8001280:	f003 ff1d 	bl	80050be <HAL_NVIC_DisableIRQ>

      // Task 02-4: Read temperature from FRAM
      uint8_t read_value = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
      // Đọc nhiệt độ từ FRAM
      GPIO_PinState prev_btn_state = current_button_state;
 800128a:	4b1a      	ldr	r3, [pc, #104]	@ (80012f4 <main+0x3b0>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

      CheckUserButtonAndSaveTemp(&current_button_state);
 8001292:	4818      	ldr	r0, [pc, #96]	@ (80012f4 <main+0x3b0>)
 8001294:	f002 fa8a 	bl	80037ac <CheckUserButtonAndSaveTemp>
      if (current_button_state == GPIO_PIN_SET && prev_btn_state == GPIO_PIN_RESET)
 8001298:	4b16      	ldr	r3, [pc, #88]	@ (80012f4 <main+0x3b0>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b01      	cmp	r3, #1
 800129e:	d11c      	bne.n	80012da <main+0x396>
 80012a0:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d118      	bne.n	80012da <main+0x396>
      {
        // Nút vừa được nhấn xuống
        if (ReadTempLogFromFRAM(&hi2c2, USER_TEMP_ADDR, &log) == HAL_OK)
 80012a8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012ac:	461a      	mov	r2, r3
 80012ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b2:	4811      	ldr	r0, [pc, #68]	@ (80012f8 <main+0x3b4>)
 80012b4:	f002 fa68 	bl	8003788 <ReadTempLogFromFRAM>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d106      	bne.n	80012cc <main+0x388>
        {
          sprintf(info_text_buffer, "FRAM Read OK: %d", log.temperature);
 80012be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012c0:	461a      	mov	r2, r3
 80012c2:	490e      	ldr	r1, [pc, #56]	@ (80012fc <main+0x3b8>)
 80012c4:	480e      	ldr	r0, [pc, #56]	@ (8001300 <main+0x3bc>)
 80012c6:	f00c ff8d 	bl	800e1e4 <siprintf>
 80012ca:	e003      	b.n	80012d4 <main+0x390>
        }
        else
        {
          sprintf(info_text_buffer, "FRAM Read ERROR");
 80012cc:	490d      	ldr	r1, [pc, #52]	@ (8001304 <main+0x3c0>)
 80012ce:	480c      	ldr	r0, [pc, #48]	@ (8001300 <main+0x3bc>)
 80012d0:	f00c ff88 	bl	800e1e4 <siprintf>
        }
        Manual_LCD_UpdateInfoText(info_text_buffer);
 80012d4:	480a      	ldr	r0, [pc, #40]	@ (8001300 <main+0x3bc>)
 80012d6:	f001 fabd 	bl	8002854 <Manual_LCD_UpdateInfoText>
      }
      __HAL_GPIO_EXTI_CLEAR_IT(TP_IRQ_Pin);
 80012da:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <main+0x3c4>)
 80012dc:	2210      	movs	r2, #16
 80012de:	615a      	str	r2, [r3, #20]
      HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012e0:	200a      	movs	r0, #10
 80012e2:	f003 fede 	bl	80050a2 <HAL_NVIC_EnableIRQ>
      HAL_Delay(10); // Delay to avoid flooding the LCD
 80012e6:	200a      	movs	r0, #10
 80012e8:	f002 fb36 	bl	8003958 <HAL_Delay>
    if (current_task == 0)
 80012ec:	e6c8      	b.n	8001080 <main+0x13c>
 80012ee:	bf00      	nop
 80012f0:	20000000 	.word	0x20000000
 80012f4:	2000008d 	.word	0x2000008d
 80012f8:	200004c0 	.word	0x200004c0
 80012fc:	0800f058 	.word	0x0800f058
 8001300:	20000714 	.word	0x20000714
 8001304:	0800f06c 	.word	0x0800f06c
 8001308:	40013c00 	.word	0x40013c00

0800130c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b094      	sub	sp, #80	@ 0x50
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	2230      	movs	r2, #48	@ 0x30
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f00d f85c 	bl	800e3d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	4b28      	ldr	r3, [pc, #160]	@ (80013d8 <SystemClock_Config+0xcc>)
 8001336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001338:	4a27      	ldr	r2, [pc, #156]	@ (80013d8 <SystemClock_Config+0xcc>)
 800133a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001340:	4b25      	ldr	r3, [pc, #148]	@ (80013d8 <SystemClock_Config+0xcc>)
 8001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <SystemClock_Config+0xd0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a21      	ldr	r2, [pc, #132]	@ (80013dc <SystemClock_Config+0xd0>)
 8001356:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <SystemClock_Config+0xd0>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8001368:	2309      	movs	r3, #9
 800136a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800136c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001372:	2301      	movs	r3, #1
 8001374:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001376:	2302      	movs	r3, #2
 8001378:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800137a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800137e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001380:	2319      	movs	r3, #25
 8001382:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001384:	2390      	movs	r3, #144	@ 0x90
 8001386:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001388:	2302      	movs	r3, #2
 800138a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800138c:	2304      	movs	r3, #4
 800138e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001390:	f107 0320 	add.w	r3, r7, #32
 8001394:	4618      	mov	r0, r3
 8001396:	f006 fd1d 	bl	8007dd4 <HAL_RCC_OscConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013a0:	f000 fbc8 	bl	8001b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013a4:	230f      	movs	r3, #15
 80013a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a8:	2302      	movs	r3, #2
 80013aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	2102      	movs	r1, #2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f006 ff7f 	bl	80082c4 <HAL_RCC_ClockConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80013cc:	f000 fbb2 	bl	8001b34 <Error_Handler>
  }
}
 80013d0:	bf00      	nop
 80013d2:	3750      	adds	r7, #80	@ 0x50
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40007000 	.word	0x40007000

080013e0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013e6:	463b      	mov	r3, r7
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80013f2:	4b21      	ldr	r3, [pc, #132]	@ (8001478 <MX_ADC1_Init+0x98>)
 80013f4:	4a21      	ldr	r2, [pc, #132]	@ (800147c <MX_ADC1_Init+0x9c>)
 80013f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_ADC1_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800140a:	4b1b      	ldr	r3, [pc, #108]	@ (8001478 <MX_ADC1_Init+0x98>)
 800140c:	2200      	movs	r2, #0
 800140e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001412:	2200      	movs	r2, #0
 8001414:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <MX_ADC1_Init+0x98>)
 800141a:	2200      	movs	r2, #0
 800141c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800141e:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001420:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <MX_ADC1_Init+0xa0>)
 8001422:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001424:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <MX_ADC1_Init+0x98>)
 800142c:	2201      	movs	r2, #1
 800142e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001430:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001432:	2200      	movs	r2, #0
 8001434:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_ADC1_Init+0x98>)
 800143a:	2201      	movs	r2, #1
 800143c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800143e:	480e      	ldr	r0, [pc, #56]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001440:	f002 faae 	bl	80039a0 <HAL_ADC_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800144a:	f000 fb73 	bl	8001b34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800144e:	2310      	movs	r3, #16
 8001450:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001452:	2301      	movs	r3, #1
 8001454:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800145a:	463b      	mov	r3, r7
 800145c:	4619      	mov	r1, r3
 800145e:	4806      	ldr	r0, [pc, #24]	@ (8001478 <MX_ADC1_Init+0x98>)
 8001460:	f002 fc80 	bl	8003d64 <HAL_ADC_ConfigChannel>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800146a:	f000 fb63 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000570 	.word	0x20000570
 800147c:	40012000 	.word	0x40012000
 8001480:	0f000001 	.word	0x0f000001

08001484 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001488:	4b17      	ldr	r3, [pc, #92]	@ (80014e8 <MX_CAN1_Init+0x64>)
 800148a:	4a18      	ldr	r2, [pc, #96]	@ (80014ec <MX_CAN1_Init+0x68>)
 800148c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 72;
 800148e:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <MX_CAN1_Init+0x64>)
 8001490:	2248      	movs	r2, #72	@ 0x48
 8001492:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001494:	4b14      	ldr	r3, [pc, #80]	@ (80014e8 <MX_CAN1_Init+0x64>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800149a:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <MX_CAN1_Init+0x64>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014a6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014bc:	2200      	movs	r2, #0
 80014be:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_CAN1_Init+0x64>)
 80014d4:	f002 fe64 	bl	80041a0 <HAL_CAN_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80014de:	f000 fb29 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	2000074c 	.word	0x2000074c
 80014ec:	40006400 	.word	0x40006400

080014f0 <MX_CAN2_Init>:
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <MX_CAN2_Init+0x74>)
 80014f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001568 <MX_CAN2_Init+0x78>)
 80014f8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 72;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <MX_CAN2_Init+0x74>)
 80014fc:	2248      	movs	r2, #72	@ 0x48
 80014fe:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_CAN2_Init+0x74>)
 800150e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001512:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001514:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <MX_CAN2_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001520:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001526:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800152c:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <MX_CAN2_Init+0x74>)
 800152e:	2200      	movs	r2, #0
 8001530:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <MX_CAN2_Init+0x74>)
 800153a:	2200      	movs	r2, #0
 800153c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800153e:	4809      	ldr	r0, [pc, #36]	@ (8001564 <MX_CAN2_Init+0x74>)
 8001540:	f002 fe2e 	bl	80041a0 <HAL_CAN_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800154a:	f000 faf3 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	2040      	movs	r0, #64	@ 0x40
 8001554:	f003 fd89 	bl	800506a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001558:	2040      	movs	r0, #64	@ 0x40
 800155a:	f003 fda2 	bl	80050a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE END CAN2_Init 2 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200005b8 	.word	0x200005b8
 8001568:	40006800 	.word	0x40006800

0800156c <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_Init 0 */
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */
  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001570:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <MX_I2C2_Init+0x50>)
 8001572:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <MX_I2C2_Init+0x54>)
 8001574:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_I2C2_Init+0x50>)
 8001578:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <MX_I2C2_Init+0x58>)
 800157a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_I2C2_Init+0x50>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_I2C2_Init+0x50>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_I2C2_Init+0x50>)
 800158a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800158e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <MX_I2C2_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_I2C2_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <MX_I2C2_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_I2C2_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <MX_I2C2_Init+0x50>)
 80015aa:	f003 ffd3 	bl	8005554 <HAL_I2C_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80015b4:	f000 fabe 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */
  /* USER CODE END I2C2_Init 2 */
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	200004c0 	.word	0x200004c0
 80015c0:	40005800 	.word	0x40005800
 80015c4:	000186a0 	.word	0x000186a0

080015c8 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80015dc:	2300      	movs	r3, #0
 80015de:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
   */
  hrtc.Instance = RTC;
 80015e0:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <MX_RTC_Init+0xac>)
 80015e2:	4a25      	ldr	r2, [pc, #148]	@ (8001678 <MX_RTC_Init+0xb0>)
 80015e4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <MX_RTC_Init+0xac>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <MX_RTC_Init+0xac>)
 80015ee:	227f      	movs	r2, #127	@ 0x7f
 80015f0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <MX_RTC_Init+0xac>)
 80015f4:	22ff      	movs	r2, #255	@ 0xff
 80015f6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80015f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <MX_RTC_Init+0xac>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80015fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <MX_RTC_Init+0xac>)
 8001600:	2200      	movs	r2, #0
 8001602:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001604:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <MX_RTC_Init+0xac>)
 8001606:	2200      	movs	r2, #0
 8001608:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800160a:	481a      	ldr	r0, [pc, #104]	@ (8001674 <MX_RTC_Init+0xac>)
 800160c:	f007 f908 	bl	8008820 <HAL_RTC_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001616:	f000 fa8d 	bl	8001b34 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
   */
  sTime.Hours = 0x0;
 800161a:	2300      	movs	r3, #0
 800161c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800161e:	2300      	movs	r3, #0
 8001620:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001622:	2300      	movs	r3, #0
 8001624:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	2201      	movs	r2, #1
 8001632:	4619      	mov	r1, r3
 8001634:	480f      	ldr	r0, [pc, #60]	@ (8001674 <MX_RTC_Init+0xac>)
 8001636:	f007 f974 	bl	8008922 <HAL_RTC_SetTime>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001640:	f000 fa78 	bl	8001b34 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001644:	2301      	movs	r3, #1
 8001646:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001648:	2301      	movs	r3, #1
 800164a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800164c:	2301      	movs	r3, #1
 800164e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001650:	2300      	movs	r3, #0
 8001652:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001654:	463b      	mov	r3, r7
 8001656:	2201      	movs	r2, #1
 8001658:	4619      	mov	r1, r3
 800165a:	4806      	ldr	r0, [pc, #24]	@ (8001674 <MX_RTC_Init+0xac>)
 800165c:	f007 fa59 	bl	8008b12 <HAL_RTC_SetDate>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001666:	f000 fa65 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000614 	.word	0x20000614
 8001678:	40002800 	.word	0x40002800

0800167c <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 8001682:	4a0d      	ldr	r2, [pc, #52]	@ (80016b8 <MX_SDIO_SD_Init+0x3c>)
 8001684:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001686:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 8001688:	2200      	movs	r2, #0
 800168a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 8001694:	2200      	movs	r2, #0
 8001696:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800169e:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80016a4:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <MX_SDIO_SD_Init+0x38>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */
}
 80016aa:	bf00      	nop
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	20000634 	.word	0x20000634
 80016b8:	40012c00 	.word	0x40012c00

080016bc <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016c0:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016c2:	4a18      	ldr	r2, [pc, #96]	@ (8001724 <MX_SPI1_Init+0x68>)
 80016c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016c6:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016ce:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016d4:	4b12      	ldr	r3, [pc, #72]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016da:	4b11      	ldr	r3, [pc, #68]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80016ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016f0:	2220      	movs	r2, #32
 80016f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fa:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <MX_SPI1_Init+0x64>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001700:	4b07      	ldr	r3, [pc, #28]	@ (8001720 <MX_SPI1_Init+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001706:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <MX_SPI1_Init+0x64>)
 8001708:	220a      	movs	r2, #10
 800170a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_SPI1_Init+0x64>)
 800170e:	f008 fdf7 	bl	800a300 <HAL_SPI_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001718:	f000 fa0c 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200006bc 	.word	0x200006bc
 8001724:	40013000 	.word	0x40013000

08001728 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
 800173c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b50      	ldr	r3, [pc, #320]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a4f      	ldr	r2, [pc, #316]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	4b49      	ldr	r3, [pc, #292]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	4a48      	ldr	r2, [pc, #288]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001768:	6313      	str	r3, [r2, #48]	@ 0x30
 800176a:	4b46      	ldr	r3, [pc, #280]	@ (8001884 <MX_GPIO_Init+0x15c>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
 800177a:	4b42      	ldr	r3, [pc, #264]	@ (8001884 <MX_GPIO_Init+0x15c>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a41      	ldr	r2, [pc, #260]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4b3f      	ldr	r3, [pc, #252]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
 8001796:	4b3b      	ldr	r3, [pc, #236]	@ (8001884 <MX_GPIO_Init+0x15c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a3a      	ldr	r2, [pc, #232]	@ (8001884 <MX_GPIO_Init+0x15c>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b38      	ldr	r3, [pc, #224]	@ (8001884 <MX_GPIO_Init+0x15c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	603b      	str	r3, [r7, #0]
 80017b2:	4b34      	ldr	r3, [pc, #208]	@ (8001884 <MX_GPIO_Init+0x15c>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	4a33      	ldr	r2, [pc, #204]	@ (8001884 <MX_GPIO_Init+0x15c>)
 80017b8:	f043 0308 	orr.w	r3, r3, #8
 80017bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017be:	4b31      	ldr	r3, [pc, #196]	@ (8001884 <MX_GPIO_Init+0x15c>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c2:	f003 0308 	and.w	r3, r3, #8
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin | LCD_RST_Pin | LCD_BL_Pin | LCD_CS_Pin | LCD_DC_Pin, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 80017d0:	482d      	ldr	r0, [pc, #180]	@ (8001888 <MX_GPIO_Init+0x160>)
 80017d2:	f003 fe73 	bl	80054bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_RESET);
 80017d6:	2200      	movs	r2, #0
 80017d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017dc:	482b      	ldr	r0, [pc, #172]	@ (800188c <MX_GPIO_Init+0x164>)
 80017de:	f003 fe6d 	bl	80054bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80017e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017ec:	2302      	movs	r3, #2
 80017ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	4619      	mov	r1, r3
 80017f6:	4826      	ldr	r0, [pc, #152]	@ (8001890 <MX_GPIO_Init+0x168>)
 80017f8:	f003 fcac 	bl	8005154 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80017fc:	2302      	movs	r3, #2
 80017fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001800:	2300      	movs	r3, #0
 8001802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001804:	2301      	movs	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	4619      	mov	r1, r3
 800180e:	481f      	ldr	r0, [pc, #124]	@ (800188c <MX_GPIO_Init+0x164>)
 8001810:	f003 fca0 	bl	8005154 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LCD_RST_Pin LCD_BL_Pin LCD_CS_Pin
                           LCD_DC_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin | LCD_RST_Pin | LCD_BL_Pin | LCD_CS_Pin | LCD_DC_Pin;
 8001814:	f44f 73e3 	mov.w	r3, #454	@ 0x1c6
 8001818:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181a:	2301      	movs	r3, #1
 800181c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001822:	2300      	movs	r3, #0
 8001824:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4816      	ldr	r0, [pc, #88]	@ (8001888 <MX_GPIO_Init+0x160>)
 800182e:	f003 fc91 	bl	8005154 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_CS_Pin */
  GPIO_InitStruct.Pin = TP_CS_Pin;
 8001832:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	2301      	movs	r3, #1
 800183a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001840:	2300      	movs	r3, #0
 8001842:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	4619      	mov	r1, r3
 800184a:	4810      	ldr	r0, [pc, #64]	@ (800188c <MX_GPIO_Init+0x164>)
 800184c:	f003 fc82 	bl	8005154 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_IRQ_Pin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8001850:	2310      	movs	r3, #16
 8001852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001854:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800185a:	2301      	movs	r3, #1
 800185c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4619      	mov	r1, r3
 8001864:	4808      	ldr	r0, [pc, #32]	@ (8001888 <MX_GPIO_Init+0x160>)
 8001866:	f003 fc75 	bl	8005154 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2100      	movs	r1, #0
 800186e:	200a      	movs	r0, #10
 8001870:	f003 fbfb 	bl	800506a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001874:	200a      	movs	r0, #10
 8001876:	f003 fc14 	bl	80050a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800187a:	bf00      	nop
 800187c:	3728      	adds	r7, #40	@ 0x28
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40023800 	.word	0x40023800
 8001888:	40020400 	.word	0x40020400
 800188c:	40020000 	.word	0x40020000
 8001890:	40020800 	.word	0x40020800

08001894 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b087      	sub	sp, #28
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == TP_IRQ_Pin)
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	2b10      	cmp	r3, #16
 80018a2:	f040 80fc 	bne.w	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
  {
    if (HAL_GPIO_ReadPin(TP_IRQ_GPIO_Port, TP_IRQ_Pin) == GPIO_PIN_RESET)
 80018a6:	2110      	movs	r1, #16
 80018a8:	487e      	ldr	r0, [pc, #504]	@ (8001aa4 <HAL_GPIO_EXTI_Callback+0x210>)
 80018aa:	f003 fdef 	bl	800548c <HAL_GPIO_ReadPin>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	f040 80f4 	bne.w	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
    {
      Coordinate rawPoint, displayPoint;
      int old_task = current_task; // Lưu task cũ
 80018b6:	4b7c      	ldr	r3, [pc, #496]	@ (8001aa8 <HAL_GPIO_EXTI_Callback+0x214>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	613b      	str	r3, [r7, #16]
      if (Manual_Touch_GetRawPoint(&rawPoint))
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	4618      	mov	r0, r3
 80018c2:	f001 f8dd 	bl	8002a80 <Manual_Touch_GetRawPoint>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 80e8 	beq.w	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
      {
        Manual_Touch_ApplyCalibration(&displayPoint, &rawPoint);
 80018ce:	f107 020c 	add.w	r2, r7, #12
 80018d2:	f107 0308 	add.w	r3, r7, #8
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f001 f8e9 	bl	8002ab0 <Manual_Touch_ApplyCalibration>

        // Kiểm tra xem có chạm vào task box nào không
        for (int i = 0; i < num_tasks; i++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e096      	b.n	8001a12 <HAL_GPIO_EXTI_Callback+0x17e>
        {
          if (displayPoint.x >= task_boxes[i].x &&
 80018e4:	8939      	ldrh	r1, [r7, #8]
 80018e6:	4871      	ldr	r0, [pc, #452]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	4613      	mov	r3, r2
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4403      	add	r3, r0
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	4299      	cmp	r1, r3
 80018f8:	f0c0 8088 	bcc.w	8001a0c <HAL_GPIO_EXTI_Callback+0x178>
              displayPoint.x < (task_boxes[i].x + task_boxes[i].w) &&
 80018fc:	893b      	ldrh	r3, [r7, #8]
 80018fe:	4618      	mov	r0, r3
 8001900:	496a      	ldr	r1, [pc, #424]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	881b      	ldrh	r3, [r3, #0]
 8001910:	461c      	mov	r4, r3
 8001912:	4966      	ldr	r1, [pc, #408]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	4613      	mov	r3, r2
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	4413      	add	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	3304      	adds	r3, #4
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	4423      	add	r3, r4
          if (displayPoint.x >= task_boxes[i].x &&
 8001926:	4298      	cmp	r0, r3
 8001928:	da70      	bge.n	8001a0c <HAL_GPIO_EXTI_Callback+0x178>
              displayPoint.y >= task_boxes[i].y &&
 800192a:	8979      	ldrh	r1, [r7, #10]
 800192c:	485f      	ldr	r0, [pc, #380]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	4613      	mov	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4413      	add	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4403      	add	r3, r0
 800193a:	3302      	adds	r3, #2
 800193c:	881b      	ldrh	r3, [r3, #0]
              displayPoint.x < (task_boxes[i].x + task_boxes[i].w) &&
 800193e:	4299      	cmp	r1, r3
 8001940:	d364      	bcc.n	8001a0c <HAL_GPIO_EXTI_Callback+0x178>
              displayPoint.y < (task_boxes[i].y + task_boxes[i].h))
 8001942:	897b      	ldrh	r3, [r7, #10]
 8001944:	4618      	mov	r0, r3
 8001946:	4959      	ldr	r1, [pc, #356]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	4613      	mov	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4413      	add	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	440b      	add	r3, r1
 8001954:	3302      	adds	r3, #2
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	461c      	mov	r4, r3
 800195a:	4954      	ldr	r1, [pc, #336]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4613      	mov	r3, r2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	4413      	add	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	440b      	add	r3, r1
 8001968:	3306      	adds	r3, #6
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	4423      	add	r3, r4
              displayPoint.y >= task_boxes[i].y &&
 800196e:	4298      	cmp	r0, r3
 8001970:	da4c      	bge.n	8001a0c <HAL_GPIO_EXTI_Callback+0x178>
          {
            current_task = i; // Đặt current_task thành index của task box
 8001972:	4a4d      	ldr	r2, [pc, #308]	@ (8001aa8 <HAL_GPIO_EXTI_Callback+0x214>)
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	6013      	str	r3, [r2, #0]

            // Khôi phục màu của task cũ nếu có
            if (old_task != i)
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	429a      	cmp	r2, r3
 800197e:	d022      	beq.n	80019c6 <HAL_GPIO_EXTI_Callback+0x132>
            {

              if (old_task >= 0 && old_task < num_tasks)
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db11      	blt.n	80019aa <HAL_GPIO_EXTI_Callback+0x116>
 8001986:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	429a      	cmp	r2, r3
 800198e:	da0c      	bge.n	80019aa <HAL_GPIO_EXTI_Callback+0x116>
              {
                Manual_LCD_RefillTaskBox(task_boxes[old_task].name, COLOR_BLACK); // Khôi phục màu của task cũ
 8001990:	4946      	ldr	r1, [pc, #280]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4613      	mov	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	3308      	adds	r3, #8
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2100      	movs	r1, #0
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 ff87 	bl	80028b8 <Manual_LCD_RefillTaskBox>
              }
              Manual_LCD_RefillTaskBox(task_boxes[i].name, COLOR_MAGENTA); // Đổi màu task box được chọn
 80019aa:	4940      	ldr	r1, [pc, #256]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	4613      	mov	r3, r2
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	4413      	add	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	3308      	adds	r3, #8
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f64f 011f 	movw	r1, #63519	@ 0xf81f
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 ff79 	bl	80028b8 <Manual_LCD_RefillTaskBox>
            }

            if (i == 0)
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d104      	bne.n	80019d6 <HAL_GPIO_EXTI_Callback+0x142>
            {
              sprintf(info_text_buffer, "Task 02-1: BLINK LED");
 80019cc:	4939      	ldr	r1, [pc, #228]	@ (8001ab4 <HAL_GPIO_EXTI_Callback+0x220>)
 80019ce:	483a      	ldr	r0, [pc, #232]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 80019d0:	f00c fc08 	bl	800e1e4 <siprintf>
 80019d4:	e016      	b.n	8001a04 <HAL_GPIO_EXTI_Callback+0x170>
            }
            else if (i == 1)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d104      	bne.n	80019e6 <HAL_GPIO_EXTI_Callback+0x152>
            {
              sprintf(info_text_buffer, "Task 02-2: CAN");
 80019dc:	4937      	ldr	r1, [pc, #220]	@ (8001abc <HAL_GPIO_EXTI_Callback+0x228>)
 80019de:	4836      	ldr	r0, [pc, #216]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 80019e0:	f00c fc00 	bl	800e1e4 <siprintf>
 80019e4:	e00e      	b.n	8001a04 <HAL_GPIO_EXTI_Callback+0x170>
            }
            else if (i == 2)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d104      	bne.n	80019f6 <HAL_GPIO_EXTI_Callback+0x162>
            {
              sprintf(info_text_buffer, "Task 02-3: SD CARD");
 80019ec:	4934      	ldr	r1, [pc, #208]	@ (8001ac0 <HAL_GPIO_EXTI_Callback+0x22c>)
 80019ee:	4832      	ldr	r0, [pc, #200]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 80019f0:	f00c fbf8 	bl	800e1e4 <siprintf>
 80019f4:	e006      	b.n	8001a04 <HAL_GPIO_EXTI_Callback+0x170>
            }
            else if (i == 3)
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d103      	bne.n	8001a04 <HAL_GPIO_EXTI_Callback+0x170>
            {
              sprintf(info_text_buffer, "Task 02-4: FRAM");
 80019fc:	4931      	ldr	r1, [pc, #196]	@ (8001ac4 <HAL_GPIO_EXTI_Callback+0x230>)
 80019fe:	482e      	ldr	r0, [pc, #184]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 8001a00:	f00c fbf0 	bl	800e1e4 <siprintf>
            }
            Manual_LCD_UpdateInfoText(info_text_buffer);
 8001a04:	482c      	ldr	r0, [pc, #176]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 8001a06:	f000 ff25 	bl	8002854 <Manual_LCD_UpdateInfoText>

            return;
 8001a0a:	e048      	b.n	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
        for (int i = 0; i < num_tasks; i++)
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	4b27      	ldr	r3, [pc, #156]	@ (8001ab0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	f6ff af63 	blt.w	80018e4 <HAL_GPIO_EXTI_Callback+0x50>
          }
        }

        // Kiểm tra xem có chạm vào nút Back không
        if (displayPoint.x >= back_button_box.x &&
 8001a1e:	893a      	ldrh	r2, [r7, #8]
 8001a20:	4b29      	ldr	r3, [pc, #164]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d33a      	bcc.n	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
            displayPoint.x < (back_button_box.x + back_button_box.w) &&
 8001a28:	893b      	ldrh	r3, [r7, #8]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b26      	ldr	r3, [pc, #152]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	4b25      	ldr	r3, [pc, #148]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a34:	889b      	ldrh	r3, [r3, #4]
 8001a36:	440b      	add	r3, r1
        if (displayPoint.x >= back_button_box.x &&
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	da30      	bge.n	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
            displayPoint.y >= back_button_box.y &&
 8001a3c:	897a      	ldrh	r2, [r7, #10]
 8001a3e:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a40:	885b      	ldrh	r3, [r3, #2]
            displayPoint.x < (back_button_box.x + back_button_box.w) &&
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d32b      	bcc.n	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
            displayPoint.y < (back_button_box.y + back_button_box.h))
 8001a46:	897b      	ldrh	r3, [r7, #10]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a4c:	885b      	ldrh	r3, [r3, #2]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac8 <HAL_GPIO_EXTI_Callback+0x234>)
 8001a52:	88db      	ldrh	r3, [r3, #6]
 8001a54:	440b      	add	r3, r1
            displayPoint.y >= back_button_box.y &&
 8001a56:	429a      	cmp	r2, r3
 8001a58:	da21      	bge.n	8001a9e <HAL_GPIO_EXTI_Callback+0x20a>
        {
          current_task = -1; // Nút Back
 8001a5a:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <HAL_GPIO_EXTI_Callback+0x214>)
 8001a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a60:	601a      	str	r2, [r3, #0]
          if (old_task >= 0 && old_task < num_tasks)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db19      	blt.n	8001a9c <HAL_GPIO_EXTI_Callback+0x208>
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_GPIO_EXTI_Callback+0x21c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	da14      	bge.n	8001a9c <HAL_GPIO_EXTI_Callback+0x208>
          {
            Manual_LCD_RefillTaskBox(task_boxes[old_task].name, COLOR_BLACK); // Khôi phục màu của task cũ
 8001a72:	490e      	ldr	r1, [pc, #56]	@ (8001aac <HAL_GPIO_EXTI_Callback+0x218>)
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4613      	mov	r3, r2
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	4413      	add	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	440b      	add	r3, r1
 8001a80:	3308      	adds	r3, #8
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 ff16 	bl	80028b8 <Manual_LCD_RefillTaskBox>
            sprintf(info_text_buffer, "Nhom %02d", GROUP_NUMBER);
 8001a8c:	2209      	movs	r2, #9
 8001a8e:	490f      	ldr	r1, [pc, #60]	@ (8001acc <HAL_GPIO_EXTI_Callback+0x238>)
 8001a90:	4809      	ldr	r0, [pc, #36]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 8001a92:	f00c fba7 	bl	800e1e4 <siprintf>
            Manual_LCD_UpdateInfoText(info_text_buffer); // Cập nhật lại thông tin
 8001a96:	4808      	ldr	r0, [pc, #32]	@ (8001ab8 <HAL_GPIO_EXTI_Callback+0x224>)
 8001a98:	f000 fedc 	bl	8002854 <Manual_LCD_UpdateInfoText>
          }
          return;
 8001a9c:	bf00      	nop
        }
      }
    }
  }
}
 8001a9e:	371c      	adds	r7, #28
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd90      	pop	{r4, r7, pc}
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	20000490 	.word	0x20000490
 8001ab0:	2000052c 	.word	0x2000052c
 8001ab4:	0800f0f0 	.word	0x0800f0f0
 8001ab8:	20000714 	.word	0x20000714
 8001abc:	0800f108 	.word	0x0800f108
 8001ac0:	0800f118 	.word	0x0800f118
 8001ac4:	0800f12c 	.word	0x0800f12c
 8001ac8:	20000774 	.word	0x20000774
 8001acc:	0800f13c 	.word	0x0800f13c

08001ad0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if (hcan->Instance == CAN2)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0f      	ldr	r2, [pc, #60]	@ (8001b1c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d117      	bne.n	8001b12 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
  {
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader2, RxData2) == HAL_OK)
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8001b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f002 fe47 	bl	800477c <HAL_CAN_GetRxMessage>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d10e      	bne.n	8001b12 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
    {
      // Giải mã dữ liệu nhận được (Tùy chọn, để debug)
      if (RxHeader2.DLC >= 2) // Đảm bảo có đủ dữ liệu
 8001af4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d90a      	bls.n	8001b12 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
      {
        can2_received_group = RxData2[0];
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001afe:	781a      	ldrb	r2, [r3, #0]
 8001b00:	4b09      	ldr	r3, [pc, #36]	@ (8001b28 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001b02:	701a      	strb	r2, [r3, #0]
        can2_received_temperature = RxData2[1];
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001b06:	785a      	ldrb	r2, [r3, #1]
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8001b0a:	701a      	strb	r2, [r3, #0]
        can2_received_data_flag = 1; // Đánh dấu đã nhận dữ liệu
 8001b0c:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40006800 	.word	0x40006800
 8001b20:	2000048c 	.word	0x2000048c
 8001b24:	20000554 	.word	0x20000554
 8001b28:	20000612 	.word	0x20000612
 8001b2c:	200006b9 	.word	0x200006b9
 8001b30:	2000008c 	.word	0x2000008c

08001b34 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b38:	b672      	cpsid	i
}
 8001b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <Error_Handler+0x8>

08001b40 <LCD_SPI_Send>:
// External SPI handle defined in main.c
extern SPI_HandleTypeDef hspi1;

// Low-level SPI communication functions
static void LCD_SPI_Send(uint8_t data)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8001b4a:	1df9      	adds	r1, r7, #7
 8001b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b50:	2201      	movs	r2, #1
 8001b52:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <LCD_SPI_Send+0x20>)
 8001b54:	f008 fc5d 	bl	800a412 <HAL_SPI_Transmit>
}
 8001b58:	bf00      	nop
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200006bc 	.word	0x200006bc

08001b64 <LCD_Write_Cmd>:

static void LCD_Write_Cmd(uint8_t cmd)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET); // DC low for command
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b74:	480a      	ldr	r0, [pc, #40]	@ (8001ba0 <LCD_Write_Cmd+0x3c>)
 8001b76:	f003 fca1 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // CS low to select
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	4808      	ldr	r0, [pc, #32]	@ (8001ba0 <LCD_Write_Cmd+0x3c>)
 8001b80:	f003 fc9c 	bl	80054bc <HAL_GPIO_WritePin>
    LCD_SPI_Send(cmd);
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ffda 	bl	8001b40 <LCD_SPI_Send>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS high to deselect
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	2180      	movs	r1, #128	@ 0x80
 8001b90:	4803      	ldr	r0, [pc, #12]	@ (8001ba0 <LCD_Write_Cmd+0x3c>)
 8001b92:	f003 fc93 	bl	80054bc <HAL_GPIO_WritePin>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40020400 	.word	0x40020400

08001ba4 <LCD_Write_Data>:

static void LCD_Write_Data(uint8_t data)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);   // DC high for data
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bb4:	480a      	ldr	r0, [pc, #40]	@ (8001be0 <LCD_Write_Data+0x3c>)
 8001bb6:	f003 fc81 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // CS low to select
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2180      	movs	r1, #128	@ 0x80
 8001bbe:	4808      	ldr	r0, [pc, #32]	@ (8001be0 <LCD_Write_Data+0x3c>)
 8001bc0:	f003 fc7c 	bl	80054bc <HAL_GPIO_WritePin>
    LCD_SPI_Send(data);
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ffba 	bl	8001b40 <LCD_SPI_Send>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS high to deselect
 8001bcc:	2201      	movs	r2, #1
 8001bce:	2180      	movs	r1, #128	@ 0x80
 8001bd0:	4803      	ldr	r0, [pc, #12]	@ (8001be0 <LCD_Write_Data+0x3c>)
 8001bd2:	f003 fc73 	bl	80054bc <HAL_GPIO_WritePin>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40020400 	.word	0x40020400

08001be4 <LCD_Write_Data16>:

static void LCD_Write_Data16(uint16_t data)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);   // DC high for data
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bf4:	4810      	ldr	r0, [pc, #64]	@ (8001c38 <LCD_Write_Data16+0x54>)
 8001bf6:	f003 fc61 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // CS low to select
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2180      	movs	r1, #128	@ 0x80
 8001bfe:	480e      	ldr	r0, [pc, #56]	@ (8001c38 <LCD_Write_Data16+0x54>)
 8001c00:	f003 fc5c 	bl	80054bc <HAL_GPIO_WritePin>
    uint8_t bytes[2];
    bytes[0] = (data >> 8) & 0xFF;
 8001c04:	88fb      	ldrh	r3, [r7, #6]
 8001c06:	0a1b      	lsrs	r3, r3, #8
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	733b      	strb	r3, [r7, #12]
    bytes[1] = data & 0xFF;
 8001c0e:	88fb      	ldrh	r3, [r7, #6]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(&hspi1, bytes, 2, HAL_MAX_DELAY);
 8001c14:	f107 010c 	add.w	r1, r7, #12
 8001c18:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	4807      	ldr	r0, [pc, #28]	@ (8001c3c <LCD_Write_Data16+0x58>)
 8001c20:	f008 fbf7 	bl	800a412 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS high to deselect
 8001c24:	2201      	movs	r2, #1
 8001c26:	2180      	movs	r1, #128	@ 0x80
 8001c28:	4803      	ldr	r0, [pc, #12]	@ (8001c38 <LCD_Write_Data16+0x54>)
 8001c2a:	f003 fc47 	bl	80054bc <HAL_GPIO_WritePin>
}
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	200006bc 	.word	0x200006bc

08001c40 <LCD_Set_Address_Window>:

// Set drawing window
static void LCD_Set_Address_Window(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8001c40:	b590      	push	{r4, r7, lr}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4604      	mov	r4, r0
 8001c48:	4608      	mov	r0, r1
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4623      	mov	r3, r4
 8001c50:	80fb      	strh	r3, [r7, #6]
 8001c52:	4603      	mov	r3, r0
 8001c54:	80bb      	strh	r3, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	807b      	strh	r3, [r7, #2]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	803b      	strh	r3, [r7, #0]
    LCD_Write_Cmd(0x2A); // Column Address Set
 8001c5e:	202a      	movs	r0, #42	@ 0x2a
 8001c60:	f7ff ff80 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(x1 >> 8);
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	0a1b      	lsrs	r3, r3, #8
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff99 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(x1 & 0xFF);
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff94 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(x2 >> 8);
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff8d 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(x2 & 0xFF);
 8001c8a:	887b      	ldrh	r3, [r7, #2]
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff88 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x2B); // Page Address Set
 8001c94:	202b      	movs	r0, #43	@ 0x2b
 8001c96:	f7ff ff65 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(y1 >> 8);
 8001c9a:	88bb      	ldrh	r3, [r7, #4]
 8001c9c:	0a1b      	lsrs	r3, r3, #8
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff7e 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(y1 & 0xFF);
 8001ca8:	88bb      	ldrh	r3, [r7, #4]
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff79 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(y2 >> 8);
 8001cb2:	883b      	ldrh	r3, [r7, #0]
 8001cb4:	0a1b      	lsrs	r3, r3, #8
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff ff72 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(y2 & 0xFF);
 8001cc0:	883b      	ldrh	r3, [r7, #0]
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff6d 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x2C); // Memory Write
 8001cca:	202c      	movs	r0, #44	@ 0x2c
 8001ccc:	f7ff ff4a 	bl	8001b64 <LCD_Write_Cmd>
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd90      	pop	{r4, r7, pc}

08001cd8 <Manual_LCD_Init>:
        }
    }
}

void Manual_LCD_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0

    // Hardware Reset
    HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2104      	movs	r1, #4
 8001ce0:	4889      	ldr	r0, [pc, #548]	@ (8001f08 <Manual_LCD_Init+0x230>)
 8001ce2:	f003 fbeb 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001ce6:	2064      	movs	r0, #100	@ 0x64
 8001ce8:	f001 fe36 	bl	8003958 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8001cec:	2201      	movs	r2, #1
 8001cee:	2104      	movs	r1, #4
 8001cf0:	4885      	ldr	r0, [pc, #532]	@ (8001f08 <Manual_LCD_Init+0x230>)
 8001cf2:	f003 fbe3 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001cf6:	2064      	movs	r0, #100	@ 0x64
 8001cf8:	f001 fe2e 	bl	8003958 <HAL_Delay>

    // Backlight ON
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	2140      	movs	r1, #64	@ 0x40
 8001d00:	4881      	ldr	r0, [pc, #516]	@ (8001f08 <Manual_LCD_Init+0x230>)
 8001d02:	f003 fbdb 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001d06:	200a      	movs	r0, #10
 8001d08:	f001 fe26 	bl	8003958 <HAL_Delay>

    // Initialization sequence (Example for ILI9341 - ADJUST FOR YOUR LCD)
    LCD_Write_Cmd(0xCF); // Power Control B
 8001d0c:	20cf      	movs	r0, #207	@ 0xcf
 8001d0e:	f7ff ff29 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff ff46 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0xC1);
 8001d18:	20c1      	movs	r0, #193	@ 0xc1
 8001d1a:	f7ff ff43 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x30);
 8001d1e:	2030      	movs	r0, #48	@ 0x30
 8001d20:	f7ff ff40 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xED); // Power on sequence control
 8001d24:	20ed      	movs	r0, #237	@ 0xed
 8001d26:	f7ff ff1d 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x64);
 8001d2a:	2064      	movs	r0, #100	@ 0x64
 8001d2c:	f7ff ff3a 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x03);
 8001d30:	2003      	movs	r0, #3
 8001d32:	f7ff ff37 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x12);
 8001d36:	2012      	movs	r0, #18
 8001d38:	f7ff ff34 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x81);
 8001d3c:	2081      	movs	r0, #129	@ 0x81
 8001d3e:	f7ff ff31 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xE8); // Driver timing control A
 8001d42:	20e8      	movs	r0, #232	@ 0xe8
 8001d44:	f7ff ff0e 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x85);
 8001d48:	2085      	movs	r0, #133	@ 0x85
 8001d4a:	f7ff ff2b 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f7ff ff28 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x78);
 8001d54:	2078      	movs	r0, #120	@ 0x78
 8001d56:	f7ff ff25 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xCB); // Power control A
 8001d5a:	20cb      	movs	r0, #203	@ 0xcb
 8001d5c:	f7ff ff02 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x39);
 8001d60:	2039      	movs	r0, #57	@ 0x39
 8001d62:	f7ff ff1f 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x2C);
 8001d66:	202c      	movs	r0, #44	@ 0x2c
 8001d68:	f7ff ff1c 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7ff ff19 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x34);
 8001d72:	2034      	movs	r0, #52	@ 0x34
 8001d74:	f7ff ff16 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x02);
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f7ff ff13 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xF7); // Pump ratio control
 8001d7e:	20f7      	movs	r0, #247	@ 0xf7
 8001d80:	f7ff fef0 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x20);
 8001d84:	2020      	movs	r0, #32
 8001d86:	f7ff ff0d 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xEA); // Driver timing control B
 8001d8a:	20ea      	movs	r0, #234	@ 0xea
 8001d8c:	f7ff feea 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f7ff ff07 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7ff ff04 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xC0);  // Power Control 1
 8001d9c:	20c0      	movs	r0, #192	@ 0xc0
 8001d9e:	f7ff fee1 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x23); // VRH[5:0]
 8001da2:	2023      	movs	r0, #35	@ 0x23
 8001da4:	f7ff fefe 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xC1);  // Power Control 2
 8001da8:	20c1      	movs	r0, #193	@ 0xc1
 8001daa:	f7ff fedb 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x10); // SAP[2:0];BT[3:0]
 8001dae:	2010      	movs	r0, #16
 8001db0:	f7ff fef8 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xC5);  // VCOM Control 1
 8001db4:	20c5      	movs	r0, #197	@ 0xc5
 8001db6:	f7ff fed5 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x3E); // Contrast
 8001dba:	203e      	movs	r0, #62	@ 0x3e
 8001dbc:	f7ff fef2 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x28);
 8001dc0:	2028      	movs	r0, #40	@ 0x28
 8001dc2:	f7ff feef 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xC7);  // VCOM Control 2
 8001dc6:	20c7      	movs	r0, #199	@ 0xc7
 8001dc8:	f7ff fecc 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x86); // --
 8001dcc:	2086      	movs	r0, #134	@ 0x86
 8001dce:	f7ff fee9 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x36); // Memory Access Control
 8001dd2:	2036      	movs	r0, #54	@ 0x36
 8001dd4:	f7ff fec6 	bl	8001b64 <LCD_Write_Cmd>
    // LCD_Write_Data(0x08); // Previous value
    LCD_Write_Data(0x28); // Try this: MV=1, MY=0, MX=0, BGR=1 (Landscape, X:T-B, Y:L-R)
 8001dd8:	2028      	movs	r0, #40	@ 0x28
 8001dda:	f7ff fee3 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x3A);  // Pixel Format Set
 8001dde:	203a      	movs	r0, #58	@ 0x3a
 8001de0:	f7ff fec0 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x55); // 16 bits/pixel
 8001de4:	2055      	movs	r0, #85	@ 0x55
 8001de6:	f7ff fedd 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xB1); // Frame Rate Control (In Normal Mode/Full Colors)
 8001dea:	20b1      	movs	r0, #177	@ 0xb1
 8001dec:	f7ff feba 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7ff fed7 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x18);
 8001df6:	2018      	movs	r0, #24
 8001df8:	f7ff fed4 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xB6); // Display Function Control
 8001dfc:	20b6      	movs	r0, #182	@ 0xb6
 8001dfe:	f7ff feb1 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x08);
 8001e02:	2008      	movs	r0, #8
 8001e04:	f7ff fece 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x82);
 8001e08:	2082      	movs	r0, #130	@ 0x82
 8001e0a:	f7ff fecb 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x27);
 8001e0e:	2027      	movs	r0, #39	@ 0x27
 8001e10:	f7ff fec8 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xF2);  // Enable 3G
 8001e14:	20f2      	movs	r0, #242	@ 0xf2
 8001e16:	f7ff fea5 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x00); // 3Gamma Function Disable
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f7ff fec2 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x26);  // Gamma Set
 8001e20:	2026      	movs	r0, #38	@ 0x26
 8001e22:	f7ff fe9f 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x01); // Gamma curve selected
 8001e26:	2001      	movs	r0, #1
 8001e28:	f7ff febc 	bl	8001ba4 <LCD_Write_Data>

    // ... (Positive and Negative Gamma Correction remain the same) ...
    LCD_Write_Cmd(0xE0); // Positive Gamma Correction
 8001e2c:	20e0      	movs	r0, #224	@ 0xe0
 8001e2e:	f7ff fe99 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x0F);
 8001e32:	200f      	movs	r0, #15
 8001e34:	f7ff feb6 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x31);
 8001e38:	2031      	movs	r0, #49	@ 0x31
 8001e3a:	f7ff feb3 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x2B);
 8001e3e:	202b      	movs	r0, #43	@ 0x2b
 8001e40:	f7ff feb0 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0C);
 8001e44:	200c      	movs	r0, #12
 8001e46:	f7ff fead 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0E);
 8001e4a:	200e      	movs	r0, #14
 8001e4c:	f7ff feaa 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x08);
 8001e50:	2008      	movs	r0, #8
 8001e52:	f7ff fea7 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x4E);
 8001e56:	204e      	movs	r0, #78	@ 0x4e
 8001e58:	f7ff fea4 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0xF1);
 8001e5c:	20f1      	movs	r0, #241	@ 0xf1
 8001e5e:	f7ff fea1 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x37);
 8001e62:	2037      	movs	r0, #55	@ 0x37
 8001e64:	f7ff fe9e 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x07);
 8001e68:	2007      	movs	r0, #7
 8001e6a:	f7ff fe9b 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x10);
 8001e6e:	2010      	movs	r0, #16
 8001e70:	f7ff fe98 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x03);
 8001e74:	2003      	movs	r0, #3
 8001e76:	f7ff fe95 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0E);
 8001e7a:	200e      	movs	r0, #14
 8001e7c:	f7ff fe92 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x09);
 8001e80:	2009      	movs	r0, #9
 8001e82:	f7ff fe8f 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7ff fe8c 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0xE1); // Negative Gamma Correction
 8001e8c:	20e1      	movs	r0, #225	@ 0xe1
 8001e8e:	f7ff fe69 	bl	8001b64 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7ff fe86 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0E);
 8001e98:	200e      	movs	r0, #14
 8001e9a:	f7ff fe83 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x14);
 8001e9e:	2014      	movs	r0, #20
 8001ea0:	f7ff fe80 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x03);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f7ff fe7d 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x11);
 8001eaa:	2011      	movs	r0, #17
 8001eac:	f7ff fe7a 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x07);
 8001eb0:	2007      	movs	r0, #7
 8001eb2:	f7ff fe77 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x31);
 8001eb6:	2031      	movs	r0, #49	@ 0x31
 8001eb8:	f7ff fe74 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0xC1);
 8001ebc:	20c1      	movs	r0, #193	@ 0xc1
 8001ebe:	f7ff fe71 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x48);
 8001ec2:	2048      	movs	r0, #72	@ 0x48
 8001ec4:	f7ff fe6e 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x08);
 8001ec8:	2008      	movs	r0, #8
 8001eca:	f7ff fe6b 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0F);
 8001ece:	200f      	movs	r0, #15
 8001ed0:	f7ff fe68 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0C);
 8001ed4:	200c      	movs	r0, #12
 8001ed6:	f7ff fe65 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x31);
 8001eda:	2031      	movs	r0, #49	@ 0x31
 8001edc:	f7ff fe62 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x36);
 8001ee0:	2036      	movs	r0, #54	@ 0x36
 8001ee2:	f7ff fe5f 	bl	8001ba4 <LCD_Write_Data>
    LCD_Write_Data(0x0F);
 8001ee6:	200f      	movs	r0, #15
 8001ee8:	f7ff fe5c 	bl	8001ba4 <LCD_Write_Data>

    LCD_Write_Cmd(0x11); // Exit Sleep
 8001eec:	2011      	movs	r0, #17
 8001eee:	f7ff fe39 	bl	8001b64 <LCD_Write_Cmd>
    HAL_Delay(120);
 8001ef2:	2078      	movs	r0, #120	@ 0x78
 8001ef4:	f001 fd30 	bl	8003958 <HAL_Delay>
    LCD_Write_Cmd(0x29); // Display ON
 8001ef8:	2029      	movs	r0, #41	@ 0x29
 8001efa:	f7ff fe33 	bl	8001b64 <LCD_Write_Cmd>

    Manual_LCD_Clear(COLOR_BLACK);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f000 f804 	bl	8001f0c <Manual_LCD_Clear>

    // Enable touch interrupt
}
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40020400 	.word	0x40020400

08001f0c <Manual_LCD_Clear>:

void Manual_LCD_Clear(uint16_t color)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	80fb      	strh	r3, [r7, #6]
    LCD_Set_Address_Window(0, 0, LCD_WIDTH - 1, LCD_HEIGHT - 1);
 8001f16:	f240 133f 	movw	r3, #319	@ 0x13f
 8001f1a:	22ef      	movs	r2, #239	@ 0xef
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f7ff fe8e 	bl	8001c40 <LCD_Set_Address_Window>
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);   // DC high for data
 8001f24:	2201      	movs	r2, #1
 8001f26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f2a:	4815      	ldr	r0, [pc, #84]	@ (8001f80 <Manual_LCD_Clear+0x74>)
 8001f2c:	f003 fac6 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // CS low to select
 8001f30:	2200      	movs	r2, #0
 8001f32:	2180      	movs	r1, #128	@ 0x80
 8001f34:	4812      	ldr	r0, [pc, #72]	@ (8001f80 <Manual_LCD_Clear+0x74>)
 8001f36:	f003 fac1 	bl	80054bc <HAL_GPIO_WritePin>

    uint8_t color_bytes[2] = {(color >> 8) & 0xFF, color & 0xFF};
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	0a1b      	lsrs	r3, r3, #8
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	723b      	strb	r3, [r7, #8]
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	727b      	strb	r3, [r7, #9]
    for (uint32_t i = 0; i < (uint32_t)LCD_WIDTH * LCD_HEIGHT; i++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	e00a      	b.n	8001f66 <Manual_LCD_Clear+0x5a>
    {
        HAL_SPI_Transmit(&hspi1, color_bytes, 2, HAL_MAX_DELAY);
 8001f50:	f107 0108 	add.w	r1, r7, #8
 8001f54:	f04f 33ff 	mov.w	r3, #4294967295
 8001f58:	2202      	movs	r2, #2
 8001f5a:	480a      	ldr	r0, [pc, #40]	@ (8001f84 <Manual_LCD_Clear+0x78>)
 8001f5c:	f008 fa59 	bl	800a412 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < (uint32_t)LCD_WIDTH * LCD_HEIGHT; i++)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	3301      	adds	r3, #1
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001f6c:	d3f0      	bcc.n	8001f50 <Manual_LCD_Clear+0x44>
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS high to deselect
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2180      	movs	r1, #128	@ 0x80
 8001f72:	4803      	ldr	r0, [pc, #12]	@ (8001f80 <Manual_LCD_Clear+0x74>)
 8001f74:	f003 faa2 	bl	80054bc <HAL_GPIO_WritePin>
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40020400 	.word	0x40020400
 8001f84:	200006bc 	.word	0x200006bc

08001f88 <Manual_LCD_DrawPixel>:

void Manual_LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	80fb      	strh	r3, [r7, #6]
 8001f92:	460b      	mov	r3, r1
 8001f94:	80bb      	strh	r3, [r7, #4]
 8001f96:	4613      	mov	r3, r2
 8001f98:	807b      	strh	r3, [r7, #2]
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT)
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	2bef      	cmp	r3, #239	@ 0xef
 8001f9e:	d80e      	bhi.n	8001fbe <Manual_LCD_DrawPixel+0x36>
 8001fa0:	88bb      	ldrh	r3, [r7, #4]
 8001fa2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001fa6:	d20a      	bcs.n	8001fbe <Manual_LCD_DrawPixel+0x36>
        return;
    LCD_Set_Address_Window(x, y, x, y);
 8001fa8:	88bb      	ldrh	r3, [r7, #4]
 8001faa:	88fa      	ldrh	r2, [r7, #6]
 8001fac:	88b9      	ldrh	r1, [r7, #4]
 8001fae:	88f8      	ldrh	r0, [r7, #6]
 8001fb0:	f7ff fe46 	bl	8001c40 <LCD_Set_Address_Window>
    LCD_Write_Data16(color);
 8001fb4:	887b      	ldrh	r3, [r7, #2]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fe14 	bl	8001be4 <LCD_Write_Data16>
 8001fbc:	e000      	b.n	8001fc0 <Manual_LCD_DrawPixel+0x38>
        return;
 8001fbe:	bf00      	nop
}
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <Manual_LCD_DrawLine>:

void Manual_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8001fc6:	b590      	push	{r4, r7, lr}
 8001fc8:	b087      	sub	sp, #28
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	4604      	mov	r4, r0
 8001fce:	4608      	mov	r0, r1
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4623      	mov	r3, r4
 8001fd6:	80fb      	strh	r3, [r7, #6]
 8001fd8:	4603      	mov	r3, r0
 8001fda:	80bb      	strh	r3, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	803b      	strh	r3, [r7, #0]
    int16_t steep = abs(y2 - y1) > abs(x2 - x1);
 8001fe4:	883a      	ldrh	r2, [r7, #0]
 8001fe6:	88bb      	ldrh	r3, [r7, #4]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001fee:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001ff2:	8879      	ldrh	r1, [r7, #2]
 8001ff4:	88fb      	ldrh	r3, [r7, #6]
 8001ff6:	1acb      	subs	r3, r1, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	bfb8      	it	lt
 8001ffc:	425b      	neglt	r3, r3
 8001ffe:	429a      	cmp	r2, r3
 8002000:	bfcc      	ite	gt
 8002002:	2301      	movgt	r3, #1
 8002004:	2300      	movle	r3, #0
 8002006:	b2db      	uxtb	r3, r3
 8002008:	827b      	strh	r3, [r7, #18]
    if (steep)
 800200a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00b      	beq.n	800202a <Manual_LCD_DrawLine+0x64>
    {
        uint16_t temp;
        temp = x1;
 8002012:	88fb      	ldrh	r3, [r7, #6]
 8002014:	823b      	strh	r3, [r7, #16]
        x1 = y1;
 8002016:	88bb      	ldrh	r3, [r7, #4]
 8002018:	80fb      	strh	r3, [r7, #6]
        y1 = temp;
 800201a:	8a3b      	ldrh	r3, [r7, #16]
 800201c:	80bb      	strh	r3, [r7, #4]
        temp = x2;
 800201e:	887b      	ldrh	r3, [r7, #2]
 8002020:	823b      	strh	r3, [r7, #16]
        x2 = y2;
 8002022:	883b      	ldrh	r3, [r7, #0]
 8002024:	807b      	strh	r3, [r7, #2]
        y2 = temp;
 8002026:	8a3b      	ldrh	r3, [r7, #16]
 8002028:	803b      	strh	r3, [r7, #0]
    }
    if (x1 > x2)
 800202a:	88fa      	ldrh	r2, [r7, #6]
 800202c:	887b      	ldrh	r3, [r7, #2]
 800202e:	429a      	cmp	r2, r3
 8002030:	d90b      	bls.n	800204a <Manual_LCD_DrawLine+0x84>
    {
        uint16_t temp;
        temp = x1;
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	81fb      	strh	r3, [r7, #14]
        x1 = x2;
 8002036:	887b      	ldrh	r3, [r7, #2]
 8002038:	80fb      	strh	r3, [r7, #6]
        x2 = temp;
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	807b      	strh	r3, [r7, #2]
        temp = y1;
 800203e:	88bb      	ldrh	r3, [r7, #4]
 8002040:	81fb      	strh	r3, [r7, #14]
        y1 = y2;
 8002042:	883b      	ldrh	r3, [r7, #0]
 8002044:	80bb      	strh	r3, [r7, #4]
        y2 = temp;
 8002046:	89fb      	ldrh	r3, [r7, #14]
 8002048:	803b      	strh	r3, [r7, #0]
    }
    int16_t dx = x2 - x1;
 800204a:	887a      	ldrh	r2, [r7, #2]
 800204c:	88fb      	ldrh	r3, [r7, #6]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	b29b      	uxth	r3, r3
 8002052:	81bb      	strh	r3, [r7, #12]
    int16_t dy = abs(y2 - y1);
 8002054:	883a      	ldrh	r2, [r7, #0]
 8002056:	88bb      	ldrh	r3, [r7, #4]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	bfb8      	it	lt
 800205e:	425b      	neglt	r3, r3
 8002060:	817b      	strh	r3, [r7, #10]
    int16_t err = dx / 2;
 8002062:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002066:	0fda      	lsrs	r2, r3, #31
 8002068:	4413      	add	r3, r2
 800206a:	105b      	asrs	r3, r3, #1
 800206c:	82fb      	strh	r3, [r7, #22]
    int16_t ystep;
    if (y1 < y2)
 800206e:	88ba      	ldrh	r2, [r7, #4]
 8002070:	883b      	ldrh	r3, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d202      	bcs.n	800207c <Manual_LCD_DrawLine+0xb6>
        ystep = 1;
 8002076:	2301      	movs	r3, #1
 8002078:	82bb      	strh	r3, [r7, #20]
 800207a:	e029      	b.n	80020d0 <Manual_LCD_DrawLine+0x10a>
    else
        ystep = -1;
 800207c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002080:	82bb      	strh	r3, [r7, #20]

    for (; x1 <= x2; x1++)
 8002082:	e025      	b.n	80020d0 <Manual_LCD_DrawLine+0x10a>
    {
        if (steep)
 8002084:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d006      	beq.n	800209a <Manual_LCD_DrawLine+0xd4>
            Manual_LCD_DrawPixel(y1, x1, color);
 800208c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800208e:	88f9      	ldrh	r1, [r7, #6]
 8002090:	88bb      	ldrh	r3, [r7, #4]
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff ff78 	bl	8001f88 <Manual_LCD_DrawPixel>
 8002098:	e005      	b.n	80020a6 <Manual_LCD_DrawLine+0xe0>
        else
            Manual_LCD_DrawPixel(x1, y1, color);
 800209a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800209c:	88b9      	ldrh	r1, [r7, #4]
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff ff71 	bl	8001f88 <Manual_LCD_DrawPixel>
        err -= dy;
 80020a6:	8afa      	ldrh	r2, [r7, #22]
 80020a8:	897b      	ldrh	r3, [r7, #10]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	82fb      	strh	r3, [r7, #22]
        if (err < 0)
 80020b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	da08      	bge.n	80020ca <Manual_LCD_DrawLine+0x104>
        {
            y1 += ystep;
 80020b8:	8aba      	ldrh	r2, [r7, #20]
 80020ba:	88bb      	ldrh	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80020c0:	8afa      	ldrh	r2, [r7, #22]
 80020c2:	89bb      	ldrh	r3, [r7, #12]
 80020c4:	4413      	add	r3, r2
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	82fb      	strh	r3, [r7, #22]
    for (; x1 <= x2; x1++)
 80020ca:	88fb      	ldrh	r3, [r7, #6]
 80020cc:	3301      	adds	r3, #1
 80020ce:	80fb      	strh	r3, [r7, #6]
 80020d0:	88fa      	ldrh	r2, [r7, #6]
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d9d5      	bls.n	8002084 <Manual_LCD_DrawLine+0xbe>
        }
    }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd90      	pop	{r4, r7, pc}

080020e2 <Manual_LCD_DrawRectangle>:

void Manual_LCD_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80020e2:	b590      	push	{r4, r7, lr}
 80020e4:	b085      	sub	sp, #20
 80020e6:	af02      	add	r7, sp, #8
 80020e8:	4604      	mov	r4, r0
 80020ea:	4608      	mov	r0, r1
 80020ec:	4611      	mov	r1, r2
 80020ee:	461a      	mov	r2, r3
 80020f0:	4623      	mov	r3, r4
 80020f2:	80fb      	strh	r3, [r7, #6]
 80020f4:	4603      	mov	r3, r0
 80020f6:	80bb      	strh	r3, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	807b      	strh	r3, [r7, #2]
 80020fc:	4613      	mov	r3, r2
 80020fe:	803b      	strh	r3, [r7, #0]
    if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT))
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	2bef      	cmp	r3, #239	@ 0xef
 8002104:	d865      	bhi.n	80021d2 <Manual_LCD_DrawRectangle+0xf0>
 8002106:	88bb      	ldrh	r3, [r7, #4]
 8002108:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800210c:	d261      	bcs.n	80021d2 <Manual_LCD_DrawRectangle+0xf0>
        return;
    if ((x + width - 1) >= LCD_WIDTH)
 800210e:	88fa      	ldrh	r2, [r7, #6]
 8002110:	887b      	ldrh	r3, [r7, #2]
 8002112:	4413      	add	r3, r2
 8002114:	2bf0      	cmp	r3, #240	@ 0xf0
 8002116:	dd03      	ble.n	8002120 <Manual_LCD_DrawRectangle+0x3e>
        width = LCD_WIDTH - x;
 8002118:	88fb      	ldrh	r3, [r7, #6]
 800211a:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800211e:	807b      	strh	r3, [r7, #2]
    if ((y + height - 1) >= LCD_HEIGHT)
 8002120:	88ba      	ldrh	r2, [r7, #4]
 8002122:	883b      	ldrh	r3, [r7, #0]
 8002124:	4413      	add	r3, r2
 8002126:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800212a:	dd03      	ble.n	8002134 <Manual_LCD_DrawRectangle+0x52>
        height = LCD_HEIGHT - y;
 800212c:	88bb      	ldrh	r3, [r7, #4]
 800212e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002132:	803b      	strh	r3, [r7, #0]

    Manual_LCD_DrawLine(x, y, x + width - 1, y, color);
 8002134:	88fa      	ldrh	r2, [r7, #6]
 8002136:	887b      	ldrh	r3, [r7, #2]
 8002138:	4413      	add	r3, r2
 800213a:	b29b      	uxth	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	88bc      	ldrh	r4, [r7, #4]
 8002142:	88b9      	ldrh	r1, [r7, #4]
 8002144:	88f8      	ldrh	r0, [r7, #6]
 8002146:	8b3b      	ldrh	r3, [r7, #24]
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	4623      	mov	r3, r4
 800214c:	f7ff ff3b 	bl	8001fc6 <Manual_LCD_DrawLine>
    Manual_LCD_DrawLine(x, y + height - 1, x + width - 1, y + height - 1, color);
 8002150:	88ba      	ldrh	r2, [r7, #4]
 8002152:	883b      	ldrh	r3, [r7, #0]
 8002154:	4413      	add	r3, r2
 8002156:	b29b      	uxth	r3, r3
 8002158:	3b01      	subs	r3, #1
 800215a:	b299      	uxth	r1, r3
 800215c:	88fa      	ldrh	r2, [r7, #6]
 800215e:	887b      	ldrh	r3, [r7, #2]
 8002160:	4413      	add	r3, r2
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29c      	uxth	r4, r3
 8002168:	88ba      	ldrh	r2, [r7, #4]
 800216a:	883b      	ldrh	r3, [r7, #0]
 800216c:	4413      	add	r3, r2
 800216e:	b29b      	uxth	r3, r3
 8002170:	3b01      	subs	r3, #1
 8002172:	b29a      	uxth	r2, r3
 8002174:	88f8      	ldrh	r0, [r7, #6]
 8002176:	8b3b      	ldrh	r3, [r7, #24]
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	4613      	mov	r3, r2
 800217c:	4622      	mov	r2, r4
 800217e:	f7ff ff22 	bl	8001fc6 <Manual_LCD_DrawLine>
    Manual_LCD_DrawLine(x, y, x, y + height - 1, color);
 8002182:	88ba      	ldrh	r2, [r7, #4]
 8002184:	883b      	ldrh	r3, [r7, #0]
 8002186:	4413      	add	r3, r2
 8002188:	b29b      	uxth	r3, r3
 800218a:	3b01      	subs	r3, #1
 800218c:	b29c      	uxth	r4, r3
 800218e:	88fa      	ldrh	r2, [r7, #6]
 8002190:	88b9      	ldrh	r1, [r7, #4]
 8002192:	88f8      	ldrh	r0, [r7, #6]
 8002194:	8b3b      	ldrh	r3, [r7, #24]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	4623      	mov	r3, r4
 800219a:	f7ff ff14 	bl	8001fc6 <Manual_LCD_DrawLine>
    Manual_LCD_DrawLine(x + width - 1, y, x + width - 1, y + height - 1, color);
 800219e:	88fa      	ldrh	r2, [r7, #6]
 80021a0:	887b      	ldrh	r3, [r7, #2]
 80021a2:	4413      	add	r3, r2
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	3b01      	subs	r3, #1
 80021a8:	b298      	uxth	r0, r3
 80021aa:	88fa      	ldrh	r2, [r7, #6]
 80021ac:	887b      	ldrh	r3, [r7, #2]
 80021ae:	4413      	add	r3, r2
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	3b01      	subs	r3, #1
 80021b4:	b29c      	uxth	r4, r3
 80021b6:	88ba      	ldrh	r2, [r7, #4]
 80021b8:	883b      	ldrh	r3, [r7, #0]
 80021ba:	4413      	add	r3, r2
 80021bc:	b29b      	uxth	r3, r3
 80021be:	3b01      	subs	r3, #1
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	88b9      	ldrh	r1, [r7, #4]
 80021c4:	8b3b      	ldrh	r3, [r7, #24]
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	4613      	mov	r3, r2
 80021ca:	4622      	mov	r2, r4
 80021cc:	f7ff fefb 	bl	8001fc6 <Manual_LCD_DrawLine>
 80021d0:	e000      	b.n	80021d4 <Manual_LCD_DrawRectangle+0xf2>
        return;
 80021d2:	bf00      	nop
}
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd90      	pop	{r4, r7, pc}
	...

080021dc <Manual_LCD_FillRectangle>:

void Manual_LCD_FillRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 80021dc:	b590      	push	{r4, r7, lr}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4604      	mov	r4, r0
 80021e4:	4608      	mov	r0, r1
 80021e6:	4611      	mov	r1, r2
 80021e8:	461a      	mov	r2, r3
 80021ea:	4623      	mov	r3, r4
 80021ec:	80fb      	strh	r3, [r7, #6]
 80021ee:	4603      	mov	r3, r0
 80021f0:	80bb      	strh	r3, [r7, #4]
 80021f2:	460b      	mov	r3, r1
 80021f4:	807b      	strh	r3, [r7, #2]
 80021f6:	4613      	mov	r3, r2
 80021f8:	803b      	strh	r3, [r7, #0]
    if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT))
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	2bef      	cmp	r3, #239	@ 0xef
 80021fe:	d855      	bhi.n	80022ac <Manual_LCD_FillRectangle+0xd0>
 8002200:	88bb      	ldrh	r3, [r7, #4]
 8002202:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002206:	d251      	bcs.n	80022ac <Manual_LCD_FillRectangle+0xd0>
        return;
    if ((x + width) > LCD_WIDTH)
 8002208:	88fa      	ldrh	r2, [r7, #6]
 800220a:	887b      	ldrh	r3, [r7, #2]
 800220c:	4413      	add	r3, r2
 800220e:	2bf0      	cmp	r3, #240	@ 0xf0
 8002210:	dd03      	ble.n	800221a <Manual_LCD_FillRectangle+0x3e>
        width = LCD_WIDTH - x;
 8002212:	88fb      	ldrh	r3, [r7, #6]
 8002214:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002218:	807b      	strh	r3, [r7, #2]
    if ((y + height) > LCD_HEIGHT)
 800221a:	88ba      	ldrh	r2, [r7, #4]
 800221c:	883b      	ldrh	r3, [r7, #0]
 800221e:	4413      	add	r3, r2
 8002220:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002224:	dd03      	ble.n	800222e <Manual_LCD_FillRectangle+0x52>
        height = LCD_HEIGHT - y;
 8002226:	88bb      	ldrh	r3, [r7, #4]
 8002228:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 800222c:	803b      	strh	r3, [r7, #0]

    LCD_Set_Address_Window(x, y, x + width - 1, y + height - 1);
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	887b      	ldrh	r3, [r7, #2]
 8002232:	4413      	add	r3, r2
 8002234:	b29b      	uxth	r3, r3
 8002236:	3b01      	subs	r3, #1
 8002238:	b29c      	uxth	r4, r3
 800223a:	88ba      	ldrh	r2, [r7, #4]
 800223c:	883b      	ldrh	r3, [r7, #0]
 800223e:	4413      	add	r3, r2
 8002240:	b29b      	uxth	r3, r3
 8002242:	3b01      	subs	r3, #1
 8002244:	b29b      	uxth	r3, r3
 8002246:	88b9      	ldrh	r1, [r7, #4]
 8002248:	88f8      	ldrh	r0, [r7, #6]
 800224a:	4622      	mov	r2, r4
 800224c:	f7ff fcf8 	bl	8001c40 <LCD_Set_Address_Window>
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);   // DC high for data
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002256:	4817      	ldr	r0, [pc, #92]	@ (80022b4 <Manual_LCD_FillRectangle+0xd8>)
 8002258:	f003 f930 	bl	80054bc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // CS low to select
 800225c:	2200      	movs	r2, #0
 800225e:	2180      	movs	r1, #128	@ 0x80
 8002260:	4814      	ldr	r0, [pc, #80]	@ (80022b4 <Manual_LCD_FillRectangle+0xd8>)
 8002262:	f003 f92b 	bl	80054bc <HAL_GPIO_WritePin>

    uint8_t color_bytes[2] = {(color >> 8) & 0xFF, color & 0xFF};
 8002266:	8c3b      	ldrh	r3, [r7, #32]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	b29b      	uxth	r3, r3
 800226c:	b2db      	uxtb	r3, r3
 800226e:	723b      	strb	r3, [r7, #8]
 8002270:	8c3b      	ldrh	r3, [r7, #32]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	727b      	strb	r3, [r7, #9]
    for (uint32_t i = 0; i < (uint32_t)width * height; i++)
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	e00a      	b.n	8002292 <Manual_LCD_FillRectangle+0xb6>
    {
        HAL_SPI_Transmit(&hspi1, color_bytes, 2, HAL_MAX_DELAY);
 800227c:	f107 0108 	add.w	r1, r7, #8
 8002280:	f04f 33ff 	mov.w	r3, #4294967295
 8002284:	2202      	movs	r2, #2
 8002286:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <Manual_LCD_FillRectangle+0xdc>)
 8002288:	f008 f8c3 	bl	800a412 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < (uint32_t)width * height; i++)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3301      	adds	r3, #1
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	887b      	ldrh	r3, [r7, #2]
 8002294:	883a      	ldrh	r2, [r7, #0]
 8002296:	fb02 f303 	mul.w	r3, r2, r3
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	429a      	cmp	r2, r3
 800229e:	d3ed      	bcc.n	800227c <Manual_LCD_FillRectangle+0xa0>
    }
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS high to deselect
 80022a0:	2201      	movs	r2, #1
 80022a2:	2180      	movs	r1, #128	@ 0x80
 80022a4:	4803      	ldr	r0, [pc, #12]	@ (80022b4 <Manual_LCD_FillRectangle+0xd8>)
 80022a6:	f003 f909 	bl	80054bc <HAL_GPIO_WritePin>
 80022aa:	e000      	b.n	80022ae <Manual_LCD_FillRectangle+0xd2>
        return;
 80022ac:	bf00      	nop
}
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd90      	pop	{r4, r7, pc}
 80022b4:	40020400 	.word	0x40020400
 80022b8:	200006bc 	.word	0x200006bc

080022bc <Manual_LCD_DrawChar>:
// A proper implementation would look up character data in a font table.
// Placeholder for font data - you need to define this
extern const unsigned char Font5x7[][5]; // Example: needs to be defined in font.c

void Manual_LCD_DrawChar(uint16_t x, uint16_t y, char c, uint16_t charColor, uint16_t bgColor, uint8_t size)
{
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b087      	sub	sp, #28
 80022c0:	af02      	add	r7, sp, #8
 80022c2:	4604      	mov	r4, r0
 80022c4:	4608      	mov	r0, r1
 80022c6:	4611      	mov	r1, r2
 80022c8:	461a      	mov	r2, r3
 80022ca:	4623      	mov	r3, r4
 80022cc:	80fb      	strh	r3, [r7, #6]
 80022ce:	4603      	mov	r3, r0
 80022d0:	80bb      	strh	r3, [r7, #4]
 80022d2:	460b      	mov	r3, r1
 80022d4:	70fb      	strb	r3, [r7, #3]
 80022d6:	4613      	mov	r3, r2
 80022d8:	803b      	strh	r3, [r7, #0]
    if (x >= LCD_WIDTH || y >= LCD_HEIGHT || (x + 5 * size) > LCD_WIDTH || (y + 7 * size) > LCD_HEIGHT)
 80022da:	88fb      	ldrh	r3, [r7, #6]
 80022dc:	2bef      	cmp	r3, #239	@ 0xef
 80022de:	f200 80d1 	bhi.w	8002484 <Manual_LCD_DrawChar+0x1c8>
 80022e2:	88bb      	ldrh	r3, [r7, #4]
 80022e4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80022e8:	f080 80cc 	bcs.w	8002484 <Manual_LCD_DrawChar+0x1c8>
 80022ec:	88f9      	ldrh	r1, [r7, #6]
 80022ee:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80022f2:	4613      	mov	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4413      	add	r3, r2
 80022f8:	440b      	add	r3, r1
 80022fa:	2bf0      	cmp	r3, #240	@ 0xf0
 80022fc:	f300 80c2 	bgt.w	8002484 <Manual_LCD_DrawChar+0x1c8>
 8002300:	88b9      	ldrh	r1, [r7, #4]
 8002302:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002306:	4613      	mov	r3, r2
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	1a9b      	subs	r3, r3, r2
 800230c:	440b      	add	r3, r1
 800230e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002312:	f300 80b7 	bgt.w	8002484 <Manual_LCD_DrawChar+0x1c8>
    {
        return; // Character won't fit
    }

    if (c < ' ' || c > '~')
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	2b1f      	cmp	r3, #31
 800231a:	d902      	bls.n	8002322 <Manual_LCD_DrawChar+0x66>
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002320:	d901      	bls.n	8002326 <Manual_LCD_DrawChar+0x6a>
        c = '?'; // Handle non-printable characters
 8002322:	233f      	movs	r3, #63	@ 0x3f
 8002324:	70fb      	strb	r3, [r7, #3]

    for (uint8_t i = 0; i < 5; i++)
 8002326:	2300      	movs	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
 800232a:	e088      	b.n	800243e <Manual_LCD_DrawChar+0x182>
    { // Width of char
        uint8_t line = Font5x7[c - ' '][i];
 800232c:	78fb      	ldrb	r3, [r7, #3]
 800232e:	f1a3 0220 	sub.w	r2, r3, #32
 8002332:	7bf9      	ldrb	r1, [r7, #15]
 8002334:	4855      	ldr	r0, [pc, #340]	@ (800248c <Manual_LCD_DrawChar+0x1d0>)
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	4403      	add	r3, r0
 800233e:	440b      	add	r3, r1
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	73bb      	strb	r3, [r7, #14]
        for (uint8_t j = 0; j < 7; j++)
 8002344:	2300      	movs	r3, #0
 8002346:	737b      	strb	r3, [r7, #13]
 8002348:	e073      	b.n	8002432 <Manual_LCD_DrawChar+0x176>
        { // Height of char
            if (line & 0x01)
 800234a:	7bbb      	ldrb	r3, [r7, #14]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b00      	cmp	r3, #0
 8002352:	d034      	beq.n	80023be <Manual_LCD_DrawChar+0x102>
            { // Check bit
                if (size == 1)
 8002354:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002358:	2b01      	cmp	r3, #1
 800235a:	d10e      	bne.n	800237a <Manual_LCD_DrawChar+0xbe>
                {
                    Manual_LCD_DrawPixel(x + i, y + j, charColor);
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	b29a      	uxth	r2, r3
 8002360:	88fb      	ldrh	r3, [r7, #6]
 8002362:	4413      	add	r3, r2
 8002364:	b298      	uxth	r0, r3
 8002366:	7b7b      	ldrb	r3, [r7, #13]
 8002368:	b29a      	uxth	r2, r3
 800236a:	88bb      	ldrh	r3, [r7, #4]
 800236c:	4413      	add	r3, r2
 800236e:	b29b      	uxth	r3, r3
 8002370:	883a      	ldrh	r2, [r7, #0]
 8002372:	4619      	mov	r1, r3
 8002374:	f7ff fe08 	bl	8001f88 <Manual_LCD_DrawPixel>
 8002378:	e055      	b.n	8002426 <Manual_LCD_DrawChar+0x16a>
                }
                else
                {
                    Manual_LCD_FillRectangle(x + i * size, y + j * size, size, size, charColor);
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	b29a      	uxth	r2, r3
 800237e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002382:	b29b      	uxth	r3, r3
 8002384:	fb12 f303 	smulbb	r3, r2, r3
 8002388:	b29a      	uxth	r2, r3
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	4413      	add	r3, r2
 800238e:	b298      	uxth	r0, r3
 8002390:	7b7b      	ldrb	r3, [r7, #13]
 8002392:	b29a      	uxth	r2, r3
 8002394:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002398:	b29b      	uxth	r3, r3
 800239a:	fb12 f303 	smulbb	r3, r2, r3
 800239e:	b29a      	uxth	r2, r3
 80023a0:	88bb      	ldrh	r3, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	b299      	uxth	r1, r3
 80023a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80023b0:	b29c      	uxth	r4, r3
 80023b2:	883b      	ldrh	r3, [r7, #0]
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	4623      	mov	r3, r4
 80023b8:	f7ff ff10 	bl	80021dc <Manual_LCD_FillRectangle>
 80023bc:	e033      	b.n	8002426 <Manual_LCD_DrawChar+0x16a>
                }
            }
            else
            {
                if (size == 1)
 80023be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d10e      	bne.n	80023e4 <Manual_LCD_DrawChar+0x128>
                {
                    Manual_LCD_DrawPixel(x + i, y + j, bgColor);
 80023c6:	7bfb      	ldrb	r3, [r7, #15]
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	4413      	add	r3, r2
 80023ce:	b298      	uxth	r0, r3
 80023d0:	7b7b      	ldrb	r3, [r7, #13]
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	88bb      	ldrh	r3, [r7, #4]
 80023d6:	4413      	add	r3, r2
 80023d8:	b29b      	uxth	r3, r3
 80023da:	8c3a      	ldrh	r2, [r7, #32]
 80023dc:	4619      	mov	r1, r3
 80023de:	f7ff fdd3 	bl	8001f88 <Manual_LCD_DrawPixel>
 80023e2:	e020      	b.n	8002426 <Manual_LCD_DrawChar+0x16a>
                }
                else
                {
                    Manual_LCD_FillRectangle(x + i * size, y + j * size, size, size, bgColor);
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	fb12 f303 	smulbb	r3, r2, r3
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	88fb      	ldrh	r3, [r7, #6]
 80023f6:	4413      	add	r3, r2
 80023f8:	b298      	uxth	r0, r3
 80023fa:	7b7b      	ldrb	r3, [r7, #13]
 80023fc:	b29a      	uxth	r2, r3
 80023fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002402:	b29b      	uxth	r3, r3
 8002404:	fb12 f303 	smulbb	r3, r2, r3
 8002408:	b29a      	uxth	r2, r3
 800240a:	88bb      	ldrh	r3, [r7, #4]
 800240c:	4413      	add	r3, r2
 800240e:	b299      	uxth	r1, r3
 8002410:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002414:	b29a      	uxth	r2, r3
 8002416:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800241a:	b29c      	uxth	r4, r3
 800241c:	8c3b      	ldrh	r3, [r7, #32]
 800241e:	9300      	str	r3, [sp, #0]
 8002420:	4623      	mov	r3, r4
 8002422:	f7ff fedb 	bl	80021dc <Manual_LCD_FillRectangle>
                }
            }
            line >>= 1;
 8002426:	7bbb      	ldrb	r3, [r7, #14]
 8002428:	085b      	lsrs	r3, r3, #1
 800242a:	73bb      	strb	r3, [r7, #14]
        for (uint8_t j = 0; j < 7; j++)
 800242c:	7b7b      	ldrb	r3, [r7, #13]
 800242e:	3301      	adds	r3, #1
 8002430:	737b      	strb	r3, [r7, #13]
 8002432:	7b7b      	ldrb	r3, [r7, #13]
 8002434:	2b06      	cmp	r3, #6
 8002436:	d988      	bls.n	800234a <Manual_LCD_DrawChar+0x8e>
    for (uint8_t i = 0; i < 5; i++)
 8002438:	7bfb      	ldrb	r3, [r7, #15]
 800243a:	3301      	adds	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	2b04      	cmp	r3, #4
 8002442:	f67f af73 	bls.w	800232c <Manual_LCD_DrawChar+0x70>
        }
    }
    // Draw a small gap for characters if size > 1 or if you want background fill for the gap
    if (size > 0)
 8002446:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800244a:	2b00      	cmp	r3, #0
 800244c:	d01b      	beq.n	8002486 <Manual_LCD_DrawChar+0x1ca>
    { // Fill the column after the character (for spacing)
        Manual_LCD_FillRectangle(x + 5 * size, y, size, 7 * size, bgColor);
 800244e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002452:	b29b      	uxth	r3, r3
 8002454:	461a      	mov	r2, r3
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4413      	add	r3, r2
 800245a:	b29a      	uxth	r2, r3
 800245c:	88fb      	ldrh	r3, [r7, #6]
 800245e:	4413      	add	r3, r2
 8002460:	b298      	uxth	r0, r3
 8002462:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002466:	b29a      	uxth	r2, r3
 8002468:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800246c:	b29b      	uxth	r3, r3
 800246e:	4619      	mov	r1, r3
 8002470:	00c9      	lsls	r1, r1, #3
 8002472:	1acb      	subs	r3, r1, r3
 8002474:	b29c      	uxth	r4, r3
 8002476:	88b9      	ldrh	r1, [r7, #4]
 8002478:	8c3b      	ldrh	r3, [r7, #32]
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	4623      	mov	r3, r4
 800247e:	f7ff fead 	bl	80021dc <Manual_LCD_FillRectangle>
 8002482:	e000      	b.n	8002486 <Manual_LCD_DrawChar+0x1ca>
        return; // Character won't fit
 8002484:	bf00      	nop
    }
}
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bd90      	pop	{r4, r7, pc}
 800248c:	0800f298 	.word	0x0800f298

08002490 <Manual_LCD_DrawString>:

void Manual_LCD_DrawString(uint16_t x, uint16_t y, const char *str, uint16_t charColor, uint16_t bgColor, uint8_t size)
{
 8002490:	b590      	push	{r4, r7, lr}
 8002492:	b087      	sub	sp, #28
 8002494:	af02      	add	r7, sp, #8
 8002496:	60ba      	str	r2, [r7, #8]
 8002498:	461a      	mov	r2, r3
 800249a:	4603      	mov	r3, r0
 800249c:	81fb      	strh	r3, [r7, #14]
 800249e:	460b      	mov	r3, r1
 80024a0:	81bb      	strh	r3, [r7, #12]
 80024a2:	4613      	mov	r3, r2
 80024a4:	80fb      	strh	r3, [r7, #6]
    while (*str)
 80024a6:	e037      	b.n	8002518 <Manual_LCD_DrawString+0x88>
    {
        Manual_LCD_DrawChar(x, y, *str, charColor, bgColor, size);
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	781a      	ldrb	r2, [r3, #0]
 80024ac:	88fc      	ldrh	r4, [r7, #6]
 80024ae:	89b9      	ldrh	r1, [r7, #12]
 80024b0:	89f8      	ldrh	r0, [r7, #14]
 80024b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	8c3b      	ldrh	r3, [r7, #32]
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	4623      	mov	r3, r4
 80024be:	f7ff fefd 	bl	80022bc <Manual_LCD_DrawChar>
        x += 6 * size; // Advance X position (5 for char + 1 for spacing)
 80024c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	461a      	mov	r2, r3
 80024ca:	0052      	lsls	r2, r2, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	89fb      	ldrh	r3, [r7, #14]
 80024d4:	4413      	add	r3, r2
 80024d6:	81fb      	strh	r3, [r7, #14]
        if (x + 5 * size >= LCD_WIDTH)
 80024d8:	89f9      	ldrh	r1, [r7, #14]
 80024da:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80024de:	4613      	mov	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	440b      	add	r3, r1
 80024e6:	2bef      	cmp	r3, #239	@ 0xef
 80024e8:	dd09      	ble.n	80024fe <Manual_LCD_DrawString+0x6e>
        { // Simple wrap
            x = 0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	81fb      	strh	r3, [r7, #14]
            y += 8 * size; // Advance Y position
 80024ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	00db      	lsls	r3, r3, #3
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	89bb      	ldrh	r3, [r7, #12]
 80024fa:	4413      	add	r3, r2
 80024fc:	81bb      	strh	r3, [r7, #12]
        }
        if (y + 7 * size >= LCD_HEIGHT)
 80024fe:	89b9      	ldrh	r1, [r7, #12]
 8002500:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002504:	4613      	mov	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	440b      	add	r3, r1
 800250c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002510:	da07      	bge.n	8002522 <Manual_LCD_DrawString+0x92>
            break; // Out of screen
        str++;
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	3301      	adds	r3, #1
 8002516:	60bb      	str	r3, [r7, #8]
    while (*str)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1c3      	bne.n	80024a8 <Manual_LCD_DrawString+0x18>
    }
}
 8002520:	e000      	b.n	8002524 <Manual_LCD_DrawString+0x94>
            break; // Out of screen
 8002522:	bf00      	nop
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	bd90      	pop	{r4, r7, pc}

0800252c <Manual_LCD_DrawLayout>:

void Manual_LCD_DrawLayout(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b09a      	sub	sp, #104	@ 0x68
 8002530:	af02      	add	r7, sp, #8
    // Clear screen with blue background
    Manual_LCD_Clear(COLOR_BLUE);
 8002532:	201f      	movs	r0, #31
 8002534:	f7ff fcea 	bl	8001f0c <Manual_LCD_Clear>

    uint16_t text_color = COLOR_WHITE;
 8002538:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800253c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    uint16_t box_fill_color = COLOR_BLACK;
 8002540:	2300      	movs	r3, #0
 8002542:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    uint16_t box_border_color = COLOR_WHITE;
 8002546:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800254a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    uint8_t font_size = 1;
 800254e:	2301      	movs	r3, #1
 8002550:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    uint8_t char_height = 7; // For 5x7 font at size 1
 8002554:	2307      	movs	r3, #7
 8002556:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
    // uint8_t char_width_with_spacing = 6; // For 5x7 font at size 1

    // 1. Top Info Box: "Nhom: [nhom 01]"
    const char *info_text = "Nhom: 09";
 800255a:	4bb8      	ldr	r3, [pc, #736]	@ (800283c <Manual_LCD_DrawLayout+0x310>)
 800255c:	657b      	str	r3, [r7, #84]	@ 0x54
    uint16_t info_text_x = MARGIN + 5;
 800255e:	230f      	movs	r3, #15
 8002560:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t info_text_y = INFO_BOX_Y + (INFO_BOX_H - char_height * font_size) / 2;
 8002564:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002568:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 800256c:	fb02 f303 	mul.w	r3, r2, r3
 8002570:	f1c3 031e 	rsb	r3, r3, #30
 8002574:	0fda      	lsrs	r2, r3, #31
 8002576:	4413      	add	r3, r2
 8002578:	105b      	asrs	r3, r3, #1
 800257a:	b29b      	uxth	r3, r3
 800257c:	330a      	adds	r3, #10
 800257e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

    Manual_LCD_FillRectangle(MARGIN, INFO_BOX_Y, INFO_BOX_W, INFO_BOX_H, box_fill_color);
 8002582:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	231e      	movs	r3, #30
 800258a:	2296      	movs	r2, #150	@ 0x96
 800258c:	210a      	movs	r1, #10
 800258e:	200a      	movs	r0, #10
 8002590:	f7ff fe24 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(MARGIN, INFO_BOX_Y, INFO_BOX_W, INFO_BOX_H, box_border_color);
 8002594:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	231e      	movs	r3, #30
 800259c:	2296      	movs	r2, #150	@ 0x96
 800259e:	210a      	movs	r1, #10
 80025a0:	200a      	movs	r0, #10
 80025a2:	f7ff fd9e 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(info_text_x, info_text_y, info_text, text_color, box_fill_color, font_size);
 80025a6:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80025aa:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 80025ae:	f8b7 0052 	ldrh.w	r0, [r7, #82]	@ 0x52
 80025b2:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80025bc:	9300      	str	r3, [sp, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80025c2:	f7ff ff65 	bl	8002490 <Manual_LCD_DrawString>

    // 2. Task Boxes Grid
    uint16_t start_y_tasks_row1 = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING;
 80025c6:	233c      	movs	r3, #60	@ 0x3c
 80025c8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t text_task_x_padding = 10; // Left padding for text inside task boxes
 80025cc:	230a      	movs	r3, #10
 80025ce:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t text_task_y_offset = (TASK_BOX_H - char_height * font_size) / 2;
 80025d2:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80025d6:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	f1c3 0346 	rsb	r3, r3, #70	@ 0x46
 80025e2:	0fda      	lsrs	r2, r3, #31
 80025e4:	4413      	add	r3, r2
 80025e6:	105b      	asrs	r3, r3, #1
 80025e8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // Task 02-1 (Top-Left)
    uint16_t task1_x = MARGIN;
 80025ec:	230a      	movs	r3, #10
 80025ee:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
    uint16_t task1_y = start_y_tasks_row1;
 80025f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80025f6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    const char *task1_text = "Task 02-1";
 80025fa:	4b91      	ldr	r3, [pc, #580]	@ (8002840 <Manual_LCD_DrawLayout+0x314>)
 80025fc:	643b      	str	r3, [r7, #64]	@ 0x40
    uint16_t text_task1_x = task1_x + text_task_x_padding;
 80025fe:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002602:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002606:	4413      	add	r3, r2
 8002608:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t text_task1_y = task1_y + text_task_y_offset;
 800260a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800260e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002612:	4413      	add	r3, r2
 8002614:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    Manual_LCD_FillRectangle(task1_x, task1_y, TASK_BOX_W_CALC, TASK_BOX_H, box_fill_color);
 8002616:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800261a:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 800261e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	2346      	movs	r3, #70	@ 0x46
 8002626:	2269      	movs	r2, #105	@ 0x69
 8002628:	f7ff fdd8 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(task1_x, task1_y, TASK_BOX_W_CALC, TASK_BOX_H, box_border_color);
 800262c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8002630:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 8002634:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	2346      	movs	r3, #70	@ 0x46
 800263c:	2269      	movs	r2, #105	@ 0x69
 800263e:	f7ff fd50 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(text_task1_x, text_task1_y, task1_text, text_color, box_fill_color, font_size);
 8002642:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002646:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 8002648:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 800264a:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	4613      	mov	r3, r2
 8002658:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800265a:	f7ff ff19 	bl	8002490 <Manual_LCD_DrawString>

    // Task 02-2 (Top-Right)
    uint16_t task2_x = task1_x + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES;
 800265e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002662:	3373      	adds	r3, #115	@ 0x73
 8002664:	877b      	strh	r3, [r7, #58]	@ 0x3a
    uint16_t task2_y = start_y_tasks_row1;
 8002666:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800266a:	873b      	strh	r3, [r7, #56]	@ 0x38
    const char *task2_text = "Task 02-2";
 800266c:	4b75      	ldr	r3, [pc, #468]	@ (8002844 <Manual_LCD_DrawLayout+0x318>)
 800266e:	637b      	str	r3, [r7, #52]	@ 0x34
    uint16_t text_task2_x = task2_x + text_task_x_padding;
 8002670:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8002672:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002676:	4413      	add	r3, r2
 8002678:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t text_task2_y = task2_y + text_task_y_offset;
 800267a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800267c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002680:	4413      	add	r3, r2
 8002682:	863b      	strh	r3, [r7, #48]	@ 0x30
    Manual_LCD_FillRectangle(task2_x, task2_y, TASK_BOX_W_CALC, TASK_BOX_H, box_fill_color);
 8002684:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8002686:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 8002688:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2346      	movs	r3, #70	@ 0x46
 8002690:	2269      	movs	r2, #105	@ 0x69
 8002692:	f7ff fda3 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(task2_x, task2_y, TASK_BOX_W_CALC, TASK_BOX_H, box_border_color);
 8002696:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8002698:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 800269a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	2346      	movs	r3, #70	@ 0x46
 80026a2:	2269      	movs	r2, #105	@ 0x69
 80026a4:	f7ff fd1d 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(text_task2_x, text_task2_y, task2_text, text_color, box_fill_color, font_size);
 80026a8:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80026ac:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 80026ae:	8e78      	ldrh	r0, [r7, #50]	@ 0x32
 80026b0:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	4613      	mov	r3, r2
 80026be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026c0:	f7ff fee6 	bl	8002490 <Manual_LCD_DrawString>

    // Second row of task boxes
    uint16_t start_y_tasks_row2 = start_y_tasks_row1 + TASK_BOX_H + SPACING_BETWEEN_BOXES;
 80026c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80026c8:	3350      	adds	r3, #80	@ 0x50
 80026ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // Task 02-3 (Bottom-Left)
    uint16_t task3_x = MARGIN;
 80026cc:	230a      	movs	r3, #10
 80026ce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t task3_y = start_y_tasks_row2;
 80026d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80026d2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    const char *task3_text = "Task 02-3";
 80026d4:	4b5c      	ldr	r3, [pc, #368]	@ (8002848 <Manual_LCD_DrawLayout+0x31c>)
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t text_task3_x = task3_x + text_task_x_padding;
 80026d8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80026da:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80026de:	4413      	add	r3, r2
 80026e0:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t text_task3_y = task3_y + text_task_y_offset;
 80026e2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80026e4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026e8:	4413      	add	r3, r2
 80026ea:	843b      	strh	r3, [r7, #32]
    Manual_LCD_FillRectangle(task3_x, task3_y, TASK_BOX_W_CALC, TASK_BOX_H, box_fill_color);
 80026ec:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80026ee:	8db8      	ldrh	r0, [r7, #44]	@ 0x2c
 80026f0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	2346      	movs	r3, #70	@ 0x46
 80026f8:	2269      	movs	r2, #105	@ 0x69
 80026fa:	f7ff fd6f 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(task3_x, task3_y, TASK_BOX_W_CALC, TASK_BOX_H, box_border_color);
 80026fe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8002700:	8db8      	ldrh	r0, [r7, #44]	@ 0x2c
 8002702:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	2346      	movs	r3, #70	@ 0x46
 800270a:	2269      	movs	r2, #105	@ 0x69
 800270c:	f7ff fce9 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(text_task3_x, text_task3_y, task3_text, text_color, box_fill_color, font_size);
 8002710:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002714:	8c39      	ldrh	r1, [r7, #32]
 8002716:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8002718:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 800271c:	9301      	str	r3, [sp, #4]
 800271e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	4613      	mov	r3, r2
 8002726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002728:	f7ff feb2 	bl	8002490 <Manual_LCD_DrawString>

    // Task 02-4 (Bottom-Right)
    uint16_t task4_x = task1_x + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES;
 800272c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002730:	3373      	adds	r3, #115	@ 0x73
 8002732:	83fb      	strh	r3, [r7, #30]
    uint16_t task4_y = start_y_tasks_row2;
 8002734:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002736:	83bb      	strh	r3, [r7, #28]
    const char *task4_text = "Task 02-4";
 8002738:	4b44      	ldr	r3, [pc, #272]	@ (800284c <Manual_LCD_DrawLayout+0x320>)
 800273a:	61bb      	str	r3, [r7, #24]
    uint16_t text_task4_x = task4_x + text_task_x_padding;
 800273c:	8bfa      	ldrh	r2, [r7, #30]
 800273e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002742:	4413      	add	r3, r2
 8002744:	82fb      	strh	r3, [r7, #22]
    uint16_t text_task4_y = task4_y + text_task_y_offset;
 8002746:	8bba      	ldrh	r2, [r7, #28]
 8002748:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800274c:	4413      	add	r3, r2
 800274e:	82bb      	strh	r3, [r7, #20]
    Manual_LCD_FillRectangle(task4_x, task4_y, TASK_BOX_W_CALC, TASK_BOX_H, box_fill_color);
 8002750:	8bb9      	ldrh	r1, [r7, #28]
 8002752:	8bf8      	ldrh	r0, [r7, #30]
 8002754:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	2346      	movs	r3, #70	@ 0x46
 800275c:	2269      	movs	r2, #105	@ 0x69
 800275e:	f7ff fd3d 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(task4_x, task4_y, TASK_BOX_W_CALC, TASK_BOX_H, box_border_color);
 8002762:	8bb9      	ldrh	r1, [r7, #28]
 8002764:	8bf8      	ldrh	r0, [r7, #30]
 8002766:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	2346      	movs	r3, #70	@ 0x46
 800276e:	2269      	movs	r2, #105	@ 0x69
 8002770:	f7ff fcb7 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(text_task4_x, text_task4_y, task4_text, text_color, box_fill_color, font_size);
 8002774:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002778:	8ab9      	ldrh	r1, [r7, #20]
 800277a:	8af8      	ldrh	r0, [r7, #22]
 800277c:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8002780:	9301      	str	r3, [sp, #4]
 8002782:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002786:	9300      	str	r3, [sp, #0]
 8002788:	4613      	mov	r3, r2
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	f7ff fe80 	bl	8002490 <Manual_LCD_DrawString>

    // 3. Back Button
    const char *back_button_text = "<<Back";
 8002790:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <Manual_LCD_DrawLayout+0x324>)
 8002792:	613b      	str	r3, [r7, #16]
    uint16_t back_button_text_len = strlen(back_button_text);
 8002794:	6938      	ldr	r0, [r7, #16]
 8002796:	f7fd fd25 	bl	80001e4 <strlen>
 800279a:	4603      	mov	r3, r0
 800279c:	81fb      	strh	r3, [r7, #14]
    uint16_t back_button_text_pixel_width = back_button_text_len * 6 * font_size; // 6 is char width with spacing for 5x7 font
 800279e:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	89fa      	ldrh	r2, [r7, #14]
 80027a6:	fb12 f303 	smulbb	r3, r2, r3
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	461a      	mov	r2, r3
 80027ae:	0052      	lsls	r2, r2, #1
 80027b0:	4413      	add	r3, r2
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	81bb      	strh	r3, [r7, #12]

    uint16_t back_button_y = start_y_tasks_row2 + TASK_BOX_H + TASK_TO_BACK_BUTTON_SPACING;
 80027b6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80027b8:	335a      	adds	r3, #90	@ 0x5a
 80027ba:	817b      	strh	r3, [r7, #10]
    uint16_t back_button_x = MARGIN + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES;
 80027bc:	237d      	movs	r3, #125	@ 0x7d
 80027be:	813b      	strh	r3, [r7, #8]
    uint16_t text_button_x = back_button_x + (BACK_BUTTON_W - back_button_text_pixel_width) / 2;
 80027c0:	89bb      	ldrh	r3, [r7, #12]
 80027c2:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 80027c6:	0fda      	lsrs	r2, r3, #31
 80027c8:	4413      	add	r3, r2
 80027ca:	105b      	asrs	r3, r3, #1
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	893b      	ldrh	r3, [r7, #8]
 80027d0:	4413      	add	r3, r2
 80027d2:	80fb      	strh	r3, [r7, #6]
    uint16_t text_button_y = back_button_y + (BACK_BUTTON_H - char_height * font_size) / 2;
 80027d4:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80027d8:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80027dc:	fb02 f303 	mul.w	r3, r2, r3
 80027e0:	f1c3 032d 	rsb	r3, r3, #45	@ 0x2d
 80027e4:	0fda      	lsrs	r2, r3, #31
 80027e6:	4413      	add	r3, r2
 80027e8:	105b      	asrs	r3, r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	897b      	ldrh	r3, [r7, #10]
 80027ee:	4413      	add	r3, r2
 80027f0:	80bb      	strh	r3, [r7, #4]

    Manual_LCD_FillRectangle(back_button_x, back_button_y, BACK_BUTTON_W, BACK_BUTTON_H, box_fill_color);
 80027f2:	8979      	ldrh	r1, [r7, #10]
 80027f4:	8938      	ldrh	r0, [r7, #8]
 80027f6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	232d      	movs	r3, #45	@ 0x2d
 80027fe:	225a      	movs	r2, #90	@ 0x5a
 8002800:	f7ff fcec 	bl	80021dc <Manual_LCD_FillRectangle>
    Manual_LCD_DrawRectangle(back_button_x, back_button_y, BACK_BUTTON_W, BACK_BUTTON_H, box_border_color);
 8002804:	8979      	ldrh	r1, [r7, #10]
 8002806:	8938      	ldrh	r0, [r7, #8]
 8002808:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	232d      	movs	r3, #45	@ 0x2d
 8002810:	225a      	movs	r2, #90	@ 0x5a
 8002812:	f7ff fc66 	bl	80020e2 <Manual_LCD_DrawRectangle>
    Manual_LCD_DrawString(text_button_x, text_button_y, back_button_text, text_color, box_fill_color, font_size);
 8002816:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 800281a:	88b9      	ldrh	r1, [r7, #4]
 800281c:	88f8      	ldrh	r0, [r7, #6]
 800281e:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8002822:	9301      	str	r3, [sp, #4]
 8002824:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	f7ff fe2f 	bl	8002490 <Manual_LCD_DrawString>
}
 8002832:	bf00      	nop
 8002834:	3760      	adds	r7, #96	@ 0x60
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	0800f148 	.word	0x0800f148
 8002840:	0800f154 	.word	0x0800f154
 8002844:	0800f160 	.word	0x0800f160
 8002848:	0800f16c 	.word	0x0800f16c
 800284c:	0800f178 	.word	0x0800f178
 8002850:	0800f184 	.word	0x0800f184

08002854 <Manual_LCD_UpdateInfoText>:

// New function to update the info text
void Manual_LCD_UpdateInfoText(const char *new_text)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af02      	add	r7, sp, #8
 800285a:	6078      	str	r0, [r7, #4]
    uint8_t font_size = 1;
 800285c:	2301      	movs	r3, #1
 800285e:	75fb      	strb	r3, [r7, #23]
    uint8_t char_height = 7; // For 5x7 font at size 1
 8002860:	2307      	movs	r3, #7
 8002862:	75bb      	strb	r3, [r7, #22]

    uint16_t text_color = COLOR_WHITE;     // Original text color from DrawLayout
 8002864:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002868:	82bb      	strh	r3, [r7, #20]
    uint16_t box_fill_color = COLOR_BLACK; // Original box fill color from DrawLayout
 800286a:	2300      	movs	r3, #0
 800286c:	827b      	strh	r3, [r7, #18]

    uint16_t info_text_x = MARGIN + 5;
 800286e:	230f      	movs	r3, #15
 8002870:	823b      	strh	r3, [r7, #16]
    uint16_t info_text_y = INFO_BOX_Y + (INFO_BOX_H - char_height * font_size) / 2;
 8002872:	7dbb      	ldrb	r3, [r7, #22]
 8002874:	7dfa      	ldrb	r2, [r7, #23]
 8002876:	fb02 f303 	mul.w	r3, r2, r3
 800287a:	f1c3 031e 	rsb	r3, r3, #30
 800287e:	0fda      	lsrs	r2, r3, #31
 8002880:	4413      	add	r3, r2
 8002882:	105b      	asrs	r3, r3, #1
 8002884:	b29b      	uxth	r3, r3
 8002886:	330a      	adds	r3, #10
 8002888:	81fb      	strh	r3, [r7, #14]

    // Clear the inner part of the info box where text resides
    // The border is 1px, so we fill from x+1, y+1 with width-2, height-2
    Manual_LCD_FillRectangle(MARGIN + 1, INFO_BOX_Y + 1, INFO_BOX_W - 2, INFO_BOX_H - 2, box_fill_color);
 800288a:	8a7b      	ldrh	r3, [r7, #18]
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	231c      	movs	r3, #28
 8002890:	2294      	movs	r2, #148	@ 0x94
 8002892:	210b      	movs	r1, #11
 8002894:	200b      	movs	r0, #11
 8002896:	f7ff fca1 	bl	80021dc <Manual_LCD_FillRectangle>

    // Draw the new string with original text color and original box fill as background
    Manual_LCD_DrawString(info_text_x, info_text_y, new_text, text_color, box_fill_color, font_size);
 800289a:	8aba      	ldrh	r2, [r7, #20]
 800289c:	89f9      	ldrh	r1, [r7, #14]
 800289e:	8a38      	ldrh	r0, [r7, #16]
 80028a0:	7dfb      	ldrb	r3, [r7, #23]
 80028a2:	9301      	str	r3, [sp, #4]
 80028a4:	8a7b      	ldrh	r3, [r7, #18]
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	4613      	mov	r3, r2
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	f7ff fdf0 	bl	8002490 <Manual_LCD_DrawString>
}
 80028b0:	bf00      	nop
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <Manual_LCD_RefillTaskBox>:

// New function to refill a task box and redraw its text
void Manual_LCD_RefillTaskBox(const char *task_name, uint16_t new_fill_color)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08a      	sub	sp, #40	@ 0x28
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	807b      	strh	r3, [r7, #2]
    uint16_t original_text_color = COLOR_WHITE;
 80028c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028c8:	82fb      	strh	r3, [r7, #22]
    uint16_t original_box_border_color = COLOR_WHITE;
 80028ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80028ce:	82bb      	strh	r3, [r7, #20]
    uint8_t font_size = 1;
 80028d0:	2301      	movs	r3, #1
 80028d2:	74fb      	strb	r3, [r7, #19]
    uint8_t char_height = 7; // For 5x7 font at size 1
 80028d4:	2307      	movs	r3, #7
 80028d6:	74bb      	strb	r3, [r7, #18]

    uint16_t text_task_x_padding = 10;
 80028d8:	230a      	movs	r3, #10
 80028da:	823b      	strh	r3, [r7, #16]
    uint16_t text_task_y_offset = (TASK_BOX_H - char_height * font_size) / 2;
 80028dc:	7cbb      	ldrb	r3, [r7, #18]
 80028de:	7cfa      	ldrb	r2, [r7, #19]
 80028e0:	fb02 f303 	mul.w	r3, r2, r3
 80028e4:	f1c3 0346 	rsb	r3, r3, #70	@ 0x46
 80028e8:	0fda      	lsrs	r2, r3, #31
 80028ea:	4413      	add	r3, r2
 80028ec:	105b      	asrs	r3, r3, #1
 80028ee:	81fb      	strh	r3, [r7, #14]

    uint16_t current_task_x = 0, current_task_y = 0;
 80028f0:	2300      	movs	r3, #0
 80028f2:	83fb      	strh	r3, [r7, #30]
 80028f4:	2300      	movs	r3, #0
 80028f6:	83bb      	strh	r3, [r7, #28]
    uint16_t text_draw_x = 0, text_draw_y = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	81bb      	strh	r3, [r7, #12]
 80028fc:	2300      	movs	r3, #0
 80028fe:	817b      	strh	r3, [r7, #10]
    const char *original_task_text_content = "";
 8002900:	4b30      	ldr	r3, [pc, #192]	@ (80029c4 <Manual_LCD_RefillTaskBox+0x10c>)
 8002902:	61bb      	str	r3, [r7, #24]

    if (strcmp(task_name, "Task 02-1") == 0)
 8002904:	4930      	ldr	r1, [pc, #192]	@ (80029c8 <Manual_LCD_RefillTaskBox+0x110>)
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fd fc62 	bl	80001d0 <strcmp>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d106      	bne.n	8002920 <Manual_LCD_RefillTaskBox+0x68>
    {
        current_task_x = MARGIN;
 8002912:	230a      	movs	r3, #10
 8002914:	83fb      	strh	r3, [r7, #30]
        current_task_y = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING;
 8002916:	233c      	movs	r3, #60	@ 0x3c
 8002918:	83bb      	strh	r3, [r7, #28]
        original_task_text_content = "Task 02-1";
 800291a:	4b2b      	ldr	r3, [pc, #172]	@ (80029c8 <Manual_LCD_RefillTaskBox+0x110>)
 800291c:	61bb      	str	r3, [r7, #24]
 800291e:	e028      	b.n	8002972 <Manual_LCD_RefillTaskBox+0xba>
    }
    else if (strcmp(task_name, "Task 02-2") == 0)
 8002920:	492a      	ldr	r1, [pc, #168]	@ (80029cc <Manual_LCD_RefillTaskBox+0x114>)
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7fd fc54 	bl	80001d0 <strcmp>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <Manual_LCD_RefillTaskBox+0x84>
    {
        current_task_x = MARGIN + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES;
 800292e:	237d      	movs	r3, #125	@ 0x7d
 8002930:	83fb      	strh	r3, [r7, #30]
        current_task_y = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING;
 8002932:	233c      	movs	r3, #60	@ 0x3c
 8002934:	83bb      	strh	r3, [r7, #28]
        original_task_text_content = "Task 02-2";
 8002936:	4b25      	ldr	r3, [pc, #148]	@ (80029cc <Manual_LCD_RefillTaskBox+0x114>)
 8002938:	61bb      	str	r3, [r7, #24]
 800293a:	e01a      	b.n	8002972 <Manual_LCD_RefillTaskBox+0xba>
    }
    else if (strcmp(task_name, "Task 02-3") == 0)
 800293c:	4924      	ldr	r1, [pc, #144]	@ (80029d0 <Manual_LCD_RefillTaskBox+0x118>)
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7fd fc46 	bl	80001d0 <strcmp>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d106      	bne.n	8002958 <Manual_LCD_RefillTaskBox+0xa0>
    {
        current_task_x = MARGIN;
 800294a:	230a      	movs	r3, #10
 800294c:	83fb      	strh	r3, [r7, #30]
        current_task_y = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING + TASK_BOX_H + SPACING_BETWEEN_BOXES;
 800294e:	238c      	movs	r3, #140	@ 0x8c
 8002950:	83bb      	strh	r3, [r7, #28]
        original_task_text_content = "Task 02-3";
 8002952:	4b1f      	ldr	r3, [pc, #124]	@ (80029d0 <Manual_LCD_RefillTaskBox+0x118>)
 8002954:	61bb      	str	r3, [r7, #24]
 8002956:	e00c      	b.n	8002972 <Manual_LCD_RefillTaskBox+0xba>
    }
    else if (strcmp(task_name, "Task 02-4") == 0)
 8002958:	491e      	ldr	r1, [pc, #120]	@ (80029d4 <Manual_LCD_RefillTaskBox+0x11c>)
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7fd fc38 	bl	80001d0 <strcmp>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d129      	bne.n	80029ba <Manual_LCD_RefillTaskBox+0x102>
    {
        current_task_x = MARGIN + TASK_BOX_W_CALC + SPACING_BETWEEN_BOXES;
 8002966:	237d      	movs	r3, #125	@ 0x7d
 8002968:	83fb      	strh	r3, [r7, #30]
        current_task_y = INFO_BOX_Y + INFO_BOX_H + INFO_TO_TASK_SPACING + TASK_BOX_H + SPACING_BETWEEN_BOXES;
 800296a:	238c      	movs	r3, #140	@ 0x8c
 800296c:	83bb      	strh	r3, [r7, #28]
        original_task_text_content = "Task 02-4";
 800296e:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <Manual_LCD_RefillTaskBox+0x11c>)
 8002970:	61bb      	str	r3, [r7, #24]
    else
    {
        return; // Unknown task name, do nothing
    }

    text_draw_x = current_task_x + text_task_x_padding;
 8002972:	8bfa      	ldrh	r2, [r7, #30]
 8002974:	8a3b      	ldrh	r3, [r7, #16]
 8002976:	4413      	add	r3, r2
 8002978:	81bb      	strh	r3, [r7, #12]
    text_draw_y = current_task_y + text_task_y_offset;
 800297a:	8bba      	ldrh	r2, [r7, #28]
 800297c:	89fb      	ldrh	r3, [r7, #14]
 800297e:	4413      	add	r3, r2
 8002980:	817b      	strh	r3, [r7, #10]

    // 1. Refill the entire task box with the new color
    Manual_LCD_FillRectangle(current_task_x, current_task_y, TASK_BOX_W_CALC, TASK_BOX_H, new_fill_color);
 8002982:	8bb9      	ldrh	r1, [r7, #28]
 8002984:	8bf8      	ldrh	r0, [r7, #30]
 8002986:	887b      	ldrh	r3, [r7, #2]
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2346      	movs	r3, #70	@ 0x46
 800298c:	2269      	movs	r2, #105	@ 0x69
 800298e:	f7ff fc25 	bl	80021dc <Manual_LCD_FillRectangle>

    // 2. Redraw the border
    Manual_LCD_DrawRectangle(current_task_x, current_task_y, TASK_BOX_W_CALC, TASK_BOX_H, original_box_border_color);
 8002992:	8bb9      	ldrh	r1, [r7, #28]
 8002994:	8bf8      	ldrh	r0, [r7, #30]
 8002996:	8abb      	ldrh	r3, [r7, #20]
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	2346      	movs	r3, #70	@ 0x46
 800299c:	2269      	movs	r2, #105	@ 0x69
 800299e:	f7ff fba0 	bl	80020e2 <Manual_LCD_DrawRectangle>

    // 3. Redraw the original text using the original text color and the new_fill_color as background
    Manual_LCD_DrawString(text_draw_x, text_draw_y, original_task_text_content, original_text_color, new_fill_color, font_size);
 80029a2:	8afa      	ldrh	r2, [r7, #22]
 80029a4:	8979      	ldrh	r1, [r7, #10]
 80029a6:	89b8      	ldrh	r0, [r7, #12]
 80029a8:	7cfb      	ldrb	r3, [r7, #19]
 80029aa:	9301      	str	r3, [sp, #4]
 80029ac:	887b      	ldrh	r3, [r7, #2]
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	4613      	mov	r3, r2
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	f7ff fd6c 	bl	8002490 <Manual_LCD_DrawString>
 80029b8:	e000      	b.n	80029bc <Manual_LCD_RefillTaskBox+0x104>
        return; // Unknown task name, do nothing
 80029ba:	bf00      	nop
 80029bc:	3720      	adds	r7, #32
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	0800f18c 	.word	0x0800f18c
 80029c8:	0800f154 	.word	0x0800f154
 80029cc:	0800f160 	.word	0x0800f160
 80029d0:	0800f16c 	.word	0x0800f16c
 80029d4:	0800f178 	.word	0x0800f178

080029d8 <TP_Read_ADC_Raw>:
Coordinate CalScreenSample[3]; // Raw ADC values from touch panel for calibration points

// Low-level SPI communication for touch
// Sends 1 byte command, receives 2 bytes data (12-bit ADC value)
static uint16_t TP_Read_ADC_Raw(uint8_t cmd)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_byte = cmd;
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	737b      	strb	r3, [r7, #13]
    uint8_t rx_buffer[2] = {0, 0};
 80029e6:	2300      	movs	r3, #0
 80029e8:	813b      	strh	r3, [r7, #8]
    uint16_t adc_val = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	81fb      	strh	r3, [r7, #14]

    HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_RESET); // Select touch controller
 80029ee:	2200      	movs	r2, #0
 80029f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80029f4:	4815      	ldr	r0, [pc, #84]	@ (8002a4c <TP_Read_ADC_Raw+0x74>)
 80029f6:	f002 fd61 	bl	80054bc <HAL_GPIO_WritePin>

    // Send command byte
    HAL_SPI_Transmit(g_hspi_touch_ptr, &tx_byte, 1, HAL_MAX_DELAY);
 80029fa:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <TP_Read_ADC_Raw+0x78>)
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	f107 010d 	add.w	r1, r7, #13
 8002a02:	f04f 33ff 	mov.w	r3, #4294967295
 8002a06:	2201      	movs	r2, #1
 8002a08:	f007 fd03 	bl	800a412 <HAL_SPI_Transmit>

    // Receive 2 data bytes. Some controllers might need dummy clocks before data is valid.
    // For XPT2046/ADS7846, data usually follows directly.
    HAL_SPI_Receive(g_hspi_touch_ptr, rx_buffer, 2, HAL_MAX_DELAY);
 8002a0c:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <TP_Read_ADC_Raw+0x78>)
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	f107 0108 	add.w	r1, r7, #8
 8002a14:	f04f 33ff 	mov.w	r3, #4294967295
 8002a18:	2202      	movs	r2, #2
 8002a1a:	f007 fe3e 	bl	800a69a <HAL_SPI_Receive>

    HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_SET); // Deselect
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a24:	4809      	ldr	r0, [pc, #36]	@ (8002a4c <TP_Read_ADC_Raw+0x74>)
 8002a26:	f002 fd49 	bl	80054bc <HAL_GPIO_WritePin>

    adc_val = (rx_buffer[0] << 8) | rx_buffer[1];
 8002a2a:	7a3b      	ldrb	r3, [r7, #8]
 8002a2c:	b21b      	sxth	r3, r3
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	b21a      	sxth	r2, r3
 8002a32:	7a7b      	ldrb	r3, [r7, #9]
 8002a34:	b21b      	sxth	r3, r3
 8002a36:	4313      	orrs	r3, r2
 8002a38:	b21b      	sxth	r3, r3
 8002a3a:	81fb      	strh	r3, [r7, #14]
    adc_val >>= 3; // Keep the most significant 12 bits (XPT2046 specific, D0 is at bit 3 of second byte)
 8002a3c:	89fb      	ldrh	r3, [r7, #14]
 8002a3e:	08db      	lsrs	r3, r3, #3
 8002a40:	81fb      	strh	r3, [r7, #14]
                   // Original code used >>4, which might be for a different ADC alignment or resolution.
                   // If raw values are consistently too low or high, this shift might need adjustment.
    return adc_val;
 8002a42:	89fb      	ldrh	r3, [r7, #14]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40020000 	.word	0x40020000
 8002a50:	20000090 	.word	0x20000090

08002a54 <Manual_Touch_Init>:

void Manual_Touch_Init(SPI_HandleTypeDef *hspi_touch)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
    g_hspi_touch_ptr = hspi_touch;
 8002a5c:	4a06      	ldr	r2, [pc, #24]	@ (8002a78 <Manual_Touch_Init+0x24>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6013      	str	r3, [r2, #0]
    // GPIOs for TP_CS (PA9) and TP_IRQ (PB4) are assumed to be initialized
    // in main.c's MX_GPIO_Init() as Output PP and Input Pull-up respectively.
    HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_SET); // Deselect touch controller initially
 8002a62:	2201      	movs	r2, #1
 8002a64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a68:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <Manual_Touch_Init+0x28>)
 8002a6a:	f002 fd27 	bl	80054bc <HAL_GPIO_WritePin>
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000090 	.word	0x20000090
 8002a7c:	40020000 	.word	0x40020000

08002a80 <Manual_Touch_GetRawPoint>:
    // TP_IRQ_Pin is low when pressed (assuming pull-up resistor is enabled)
    return (HAL_GPIO_ReadPin(TP_IRQ_GPIO_Port, TP_IRQ_Pin) == GPIO_PIN_RESET);
}

uint8_t Manual_Touch_GetRawPoint(Coordinate *rawPoint)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
    // Đọc một mẫu đơn giản để debug
    rawPoint->x = TP_Read_ADC_Raw(TP_CMD_READ_X);
 8002a88:	20d0      	movs	r0, #208	@ 0xd0
 8002a8a:	f7ff ffa5 	bl	80029d8 <TP_Read_ADC_Raw>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	461a      	mov	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	801a      	strh	r2, [r3, #0]
    rawPoint->y = TP_Read_ADC_Raw(TP_CMD_READ_Y);
 8002a96:	2090      	movs	r0, #144	@ 0x90
 8002a98:	f7ff ff9e 	bl	80029d8 <TP_Read_ADC_Raw>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	805a      	strh	r2, [r3, #2]

    // Trả về thành công mà không kiểm tra
    return 1;
 8002aa4:	2301      	movs	r3, #1
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <Manual_Touch_ApplyCalibration>:
                    (screenPtr[1].x * displayPtr[0].y - screenPtr[0].x * displayPtr[1].y) * screenPtr[2].y;
    return 1; // Success
}

uint8_t Manual_Touch_ApplyCalibration(Coordinate *displayPoint, const Coordinate *screenPoint)
{
 8002ab0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ab4:	b082      	sub	sp, #8
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
    if (touchMatrix.Divider == 0)
 8002abc:	4b64      	ldr	r3, [pc, #400]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002abe:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	f7fe f80d 	bl	8000ae8 <__aeabi_dcmpeq>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d023      	beq.n	8002b1c <Manual_Touch_ApplyCalibration+0x6c>
    { // Not calibrated or calibration failed
        // Fallback: direct scaling (highly inaccurate without calibration)
        displayPoint->x = (uint16_t)(((long)screenPoint->x * LCD_WIDTH) / 4095);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4613      	mov	r3, r2
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	4a5c      	ldr	r2, [pc, #368]	@ (8002c54 <Manual_Touch_ApplyCalibration+0x1a4>)
 8002ae4:	fb82 1203 	smull	r1, r2, r2, r3
 8002ae8:	441a      	add	r2, r3
 8002aea:	12d2      	asrs	r2, r2, #11
 8002aec:	17db      	asrs	r3, r3, #31
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	801a      	strh	r2, [r3, #0]
        displayPoint->y = (uint16_t)(((long)screenPoint->y * LCD_HEIGHT) / 4095);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	885b      	ldrh	r3, [r3, #2]
 8002afa:	461a      	mov	r2, r3
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	019b      	lsls	r3, r3, #6
 8002b04:	4a53      	ldr	r2, [pc, #332]	@ (8002c54 <Manual_Touch_ApplyCalibration+0x1a4>)
 8002b06:	fb82 1203 	smull	r1, r2, r2, r3
 8002b0a:	441a      	add	r2, r3
 8002b0c:	12d2      	asrs	r2, r2, #11
 8002b0e:	17db      	asrs	r3, r3, #31
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	805a      	strh	r2, [r3, #2]
        return 0; // Indicated that calibration matrix was not used
 8002b18:	2300      	movs	r3, #0
 8002b1a:	e094      	b.n	8002c46 <Manual_Touch_ApplyCalibration+0x196>
    }

    // Apply calibration matrix
    displayPoint->x = (uint16_t)(((touchMatrix.An * screenPoint->x) +
 8002b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002b1e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fd fd0c 	bl	8000544 <__aeabi_i2d>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4620      	mov	r0, r4
 8002b32:	4629      	mov	r1, r5
 8002b34:	f7fd fd70 	bl	8000618 <__aeabi_dmul>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	4690      	mov	r8, r2
 8002b3e:	4699      	mov	r9, r3
                                  (touchMatrix.Bn * screenPoint->y) +
 8002b40:	4b43      	ldr	r3, [pc, #268]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002b42:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	885b      	ldrh	r3, [r3, #2]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fd fcfa 	bl	8000544 <__aeabi_i2d>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4620      	mov	r0, r4
 8002b56:	4629      	mov	r1, r5
 8002b58:	f7fd fd5e 	bl	8000618 <__aeabi_dmul>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
    displayPoint->x = (uint16_t)(((touchMatrix.An * screenPoint->x) +
 8002b60:	4640      	mov	r0, r8
 8002b62:	4649      	mov	r1, r9
 8002b64:	f7fd fba2 	bl	80002ac <__adddf3>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4610      	mov	r0, r2
 8002b6e:	4619      	mov	r1, r3
                                  touchMatrix.Cn) /
 8002b70:	4b37      	ldr	r3, [pc, #220]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002b72:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
                                  (touchMatrix.Bn * screenPoint->y) +
 8002b76:	f7fd fb99 	bl	80002ac <__adddf3>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4610      	mov	r0, r2
 8002b80:	4619      	mov	r1, r3
                                 touchMatrix.Divider);
 8002b82:	4b33      	ldr	r3, [pc, #204]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002b84:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
                                  touchMatrix.Cn) /
 8002b88:	f7fd fe70 	bl	800086c <__aeabi_ddiv>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
    displayPoint->x = (uint16_t)(((touchMatrix.An * screenPoint->x) +
 8002b90:	4610      	mov	r0, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	f7fd ffda 	bl	8000b4c <__aeabi_d2uiz>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	801a      	strh	r2, [r3, #0]
    displayPoint->y = (uint16_t)(((touchMatrix.Dn * screenPoint->x) +
 8002ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002ba2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fd fcca 	bl	8000544 <__aeabi_i2d>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	4629      	mov	r1, r5
 8002bb8:	f7fd fd2e 	bl	8000618 <__aeabi_dmul>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	4690      	mov	r8, r2
 8002bc2:	4699      	mov	r9, r3
                                  (touchMatrix.En * screenPoint->y) +
 8002bc4:	4b22      	ldr	r3, [pc, #136]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002bc6:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	885b      	ldrh	r3, [r3, #2]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fd fcb8 	bl	8000544 <__aeabi_i2d>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4620      	mov	r0, r4
 8002bda:	4629      	mov	r1, r5
 8002bdc:	f7fd fd1c 	bl	8000618 <__aeabi_dmul>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
    displayPoint->y = (uint16_t)(((touchMatrix.Dn * screenPoint->x) +
 8002be4:	4640      	mov	r0, r8
 8002be6:	4649      	mov	r1, r9
 8002be8:	f7fd fb60 	bl	80002ac <__adddf3>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4610      	mov	r0, r2
 8002bf2:	4619      	mov	r1, r3
                                  touchMatrix.Fn) /
 8002bf4:	4b16      	ldr	r3, [pc, #88]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002bf6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
                                  (touchMatrix.En * screenPoint->y) +
 8002bfa:	f7fd fb57 	bl	80002ac <__adddf3>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	4610      	mov	r0, r2
 8002c04:	4619      	mov	r1, r3
                                 touchMatrix.Divider);
 8002c06:	4b12      	ldr	r3, [pc, #72]	@ (8002c50 <Manual_Touch_ApplyCalibration+0x1a0>)
 8002c08:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
                                  touchMatrix.Fn) /
 8002c0c:	f7fd fe2e 	bl	800086c <__aeabi_ddiv>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
    displayPoint->y = (uint16_t)(((touchMatrix.Dn * screenPoint->x) +
 8002c14:	4610      	mov	r0, r2
 8002c16:	4619      	mov	r1, r3
 8002c18:	f7fd ff98 	bl	8000b4c <__aeabi_d2uiz>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	805a      	strh	r2, [r3, #2]

    // Constrain to LCD boundaries
    if (displayPoint->x >= LCD_WIDTH)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	2bef      	cmp	r3, #239	@ 0xef
 8002c2a:	d902      	bls.n	8002c32 <Manual_Touch_ApplyCalibration+0x182>
        displayPoint->x = LCD_WIDTH - 1;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	22ef      	movs	r2, #239	@ 0xef
 8002c30:	801a      	strh	r2, [r3, #0]
    if (displayPoint->y >= LCD_HEIGHT)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	885b      	ldrh	r3, [r3, #2]
 8002c36:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002c3a:	d303      	bcc.n	8002c44 <Manual_Touch_ApplyCalibration+0x194>
        displayPoint->y = LCD_HEIGHT - 1;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f240 123f 	movw	r2, #319	@ 0x13f
 8002c42:	805a      	strh	r2, [r3, #2]
    // Note: long double might produce negative intermediate results if raw values are way off.
    // Casting to uint16_t will wrap. Consider clamping if signed intermediates are possible.
    // For typical touch values, this should be fine.

    return 1; // Calibration matrix used
 8002c44:	2301      	movs	r3, #1
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002c50:	20000098 	.word	0x20000098
 8002c54:	80080081 	.word	0x80080081

08002c58 <My_RTC_DecToBcd>:

/**
 * @brief Chuyển đổi số thập phân sang BCD.
 */
uint8_t My_RTC_DecToBcd(uint8_t val)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)(((val / 10) << 4) | (val % 10));
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	4a0e      	ldr	r2, [pc, #56]	@ (8002ca0 <My_RTC_DecToBcd+0x48>)
 8002c66:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6a:	08db      	lsrs	r3, r3, #3
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	b25b      	sxtb	r3, r3
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	b258      	sxtb	r0, r3
 8002c74:	79fa      	ldrb	r2, [r7, #7]
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <My_RTC_DecToBcd+0x48>)
 8002c78:	fba3 1302 	umull	r1, r3, r3, r2
 8002c7c:	08d9      	lsrs	r1, r3, #3
 8002c7e:	460b      	mov	r3, r1
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	440b      	add	r3, r1
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	b25b      	sxtb	r3, r3
 8002c8c:	4303      	orrs	r3, r0
 8002c8e:	b25b      	sxtb	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	cccccccd 	.word	0xcccccccd

08002ca4 <My_RTC_SetDateTime>:
 * @brief Cài đặt thời gian và ngày tháng cho RTC.
 */
HAL_StatusTypeDef My_RTC_SetDateTime(RTC_HandleTypeDef *hrtc_ptr,
                                     uint8_t hours_bcd, uint8_t minutes_bcd, uint8_t seconds_bcd,
                                     uint8_t day_bcd, uint8_t month_bcd, uint8_t year_bcd, uint8_t weekday)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	@ 0x28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	4608      	mov	r0, r1
 8002cae:	4611      	mov	r1, r2
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	70fb      	strb	r3, [r7, #3]
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	70bb      	strb	r3, [r7, #2]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	707b      	strb	r3, [r7, #1]
    RTC_TimeTypeDef sTimeSet = {0};
 8002cbe:	f107 0310 	add.w	r3, r7, #16
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
 8002ccc:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDateSet = {0};
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
    HAL_StatusTypeDef time_status, date_status;

    sTimeSet.Hours = hours_bcd;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	743b      	strb	r3, [r7, #16]
    sTimeSet.Minutes = minutes_bcd;
 8002cd6:	78bb      	ldrb	r3, [r7, #2]
 8002cd8:	747b      	strb	r3, [r7, #17]
    sTimeSet.Seconds = seconds_bcd;
 8002cda:	787b      	ldrb	r3, [r7, #1]
 8002cdc:	74bb      	strb	r3, [r7, #18]
    sTimeSet.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	61fb      	str	r3, [r7, #28]
    sTimeSet.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	623b      	str	r3, [r7, #32]
    time_status = HAL_RTC_SetTime(hrtc_ptr, &sTimeSet, RTC_FORMAT_BCD);
 8002ce6:	f107 0310 	add.w	r3, r7, #16
 8002cea:	2201      	movs	r2, #1
 8002cec:	4619      	mov	r1, r3
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f005 fe17 	bl	8008922 <HAL_RTC_SetTime>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (time_status != HAL_OK)
 8002cfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <My_RTC_SetDateTime+0x64>
    {
        return time_status;
 8002d02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d06:	e017      	b.n	8002d38 <My_RTC_SetDateTime+0x94>
    }

    sDateSet.WeekDay = weekday;
 8002d08:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002d0c:	733b      	strb	r3, [r7, #12]
    sDateSet.Month = month_bcd;
 8002d0e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002d12:	737b      	strb	r3, [r7, #13]
    sDateSet.Date = day_bcd;
 8002d14:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002d18:	73bb      	strb	r3, [r7, #14]
    sDateSet.Year = year_bcd;
 8002d1a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002d1e:	73fb      	strb	r3, [r7, #15]
    date_status = HAL_RTC_SetDate(hrtc_ptr, &sDateSet, RTC_FORMAT_BCD);
 8002d20:	f107 030c 	add.w	r3, r7, #12
 8002d24:	2201      	movs	r2, #1
 8002d26:	4619      	mov	r1, r3
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f005 fef2 	bl	8008b12 <HAL_RTC_SetDate>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    return date_status;
 8002d34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3728      	adds	r7, #40	@ 0x28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <My_RTC_GetDateTime>:

/**
 * @brief Lấy thời gian và ngày tháng hiện tại từ RTC.
 */
HAL_StatusTypeDef My_RTC_GetDateTime(RTC_HandleTypeDef *hrtc_ptr, My_RTC_DateTime_t *dateTimeDest)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;
    // Quan trọng: Phải gọi GetTime trước, sau đó mới gọi GetDate
    status = HAL_RTC_GetTime(hrtc_ptr, &(dateTimeDest->time), RTC_FORMAT_BCD);
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4619      	mov	r1, r3
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f005 fe80 	bl	8008a56 <HAL_RTC_GetTime>
 8002d56:	4603      	mov	r3, r0
 8002d58:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <My_RTC_GetDateTime+0x24>
    {
        return status;
 8002d60:	7bfb      	ldrb	r3, [r7, #15]
 8002d62:	e009      	b.n	8002d78 <My_RTC_GetDateTime+0x38>
    }
    status = HAL_RTC_GetDate(hrtc_ptr, &(dateTimeDest->date), RTC_FORMAT_BCD);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	3314      	adds	r3, #20
 8002d68:	2201      	movs	r2, #1
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f005 ff54 	bl	8008c1a <HAL_RTC_GetDate>
 8002d72:	4603      	mov	r3, r0
 8002d74:	73fb      	strb	r3, [r7, #15]
    return status;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <My_RTC_InitAndSet>:

/**
 * @brief Khởi tạo và cài đặt RTC.
 */
void My_RTC_InitAndSet(RTC_HandleTypeDef *hrtc_ptr)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af04      	add	r7, sp, #16
 8002d86:	6078      	str	r0, [r7, #4]
    // Giả sử MX_RTC_Init() đã được gọi trong main.c trước khi gọi hàm này.

    // Kiểm tra xem RTC đã được cấu hình trước đó chưa (chỉ hoạt động đúng nếu có Vbat)
    // Nếu không có Vbat, cờ này sẽ mất mỗi khi reset, nên thời gian sẽ luôn được đặt lại.
    if (HAL_RTCEx_BKUPRead(hrtc_ptr, RTC_BKP_DR0) != RTC_INIT_MAGIC_NUMBER)
 8002d88:	2100      	movs	r1, #0
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f006 f86c 	bl	8008e68 <HAL_RTCEx_BKUPRead>
 8002d90:	4603      	mov	r3, r0
 8002d92:	f244 3221 	movw	r2, #17185	@ 0x4321
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d043      	beq.n	8002e22 <My_RTC_InitAndSet+0xa2>
    {
        printf("RTC: First time setup or Vbat lost. Setting default time...\r\n");
 8002d9a:	4825      	ldr	r0, [pc, #148]	@ (8002e30 <My_RTC_InitAndSet+0xb0>)
 8002d9c:	f00b fa1a 	bl	800e1d4 <puts>

        // Đặt thời gian mặc định khi khởi tạo lần đầu
        // Ví dụ: 12:00:00, Thứ Hai, ngày 01 tháng 01 năm 2024
        uint8_t default_hours = My_RTC_DecToBcd(12);
 8002da0:	200c      	movs	r0, #12
 8002da2:	f7ff ff59 	bl	8002c58 <My_RTC_DecToBcd>
 8002da6:	4603      	mov	r3, r0
 8002da8:	73fb      	strb	r3, [r7, #15]
        uint8_t default_minutes = My_RTC_DecToBcd(0);
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7ff ff54 	bl	8002c58 <My_RTC_DecToBcd>
 8002db0:	4603      	mov	r3, r0
 8002db2:	73bb      	strb	r3, [r7, #14]
        uint8_t default_seconds = My_RTC_DecToBcd(0);
 8002db4:	2000      	movs	r0, #0
 8002db6:	f7ff ff4f 	bl	8002c58 <My_RTC_DecToBcd>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	737b      	strb	r3, [r7, #13]
        uint8_t default_day = My_RTC_DecToBcd(1);
 8002dbe:	2001      	movs	r0, #1
 8002dc0:	f7ff ff4a 	bl	8002c58 <My_RTC_DecToBcd>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	733b      	strb	r3, [r7, #12]
        uint8_t default_month = RTC_MONTH_JANUARY; // Hoặc My_RTC_DecToBcd(1)
 8002dc8:	2301      	movs	r3, #1
 8002dca:	72fb      	strb	r3, [r7, #11]
        uint8_t default_year = My_RTC_DecToBcd(24);
 8002dcc:	2018      	movs	r0, #24
 8002dce:	f7ff ff43 	bl	8002c58 <My_RTC_DecToBcd>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	72bb      	strb	r3, [r7, #10]
        uint8_t default_weekday = RTC_WEEKDAY_MONDAY;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	727b      	strb	r3, [r7, #9]

        if (My_RTC_SetDateTime(hrtc_ptr, default_hours, default_minutes, default_seconds,
 8002dda:	7b78      	ldrb	r0, [r7, #13]
 8002ddc:	7bba      	ldrb	r2, [r7, #14]
 8002dde:	7bf9      	ldrb	r1, [r7, #15]
 8002de0:	7a7b      	ldrb	r3, [r7, #9]
 8002de2:	9303      	str	r3, [sp, #12]
 8002de4:	7abb      	ldrb	r3, [r7, #10]
 8002de6:	9302      	str	r3, [sp, #8]
 8002de8:	7afb      	ldrb	r3, [r7, #11]
 8002dea:	9301      	str	r3, [sp, #4]
 8002dec:	7b3b      	ldrb	r3, [r7, #12]
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	4603      	mov	r3, r0
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff ff56 	bl	8002ca4 <My_RTC_SetDateTime>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10d      	bne.n	8002e1a <My_RTC_InitAndSet+0x9a>
                               default_day, default_month, default_year, default_weekday) == HAL_OK)
        {
            printf("RTC: Default time set successfully.\r\n");
 8002dfe:	480d      	ldr	r0, [pc, #52]	@ (8002e34 <My_RTC_InitAndSet+0xb4>)
 8002e00:	f00b f9e8 	bl	800e1d4 <puts>
            // Ghi magic number vào Backup Register (chỉ có ý nghĩa nếu có Vbat)
            HAL_PWR_EnableBkUpAccess();
 8002e04:	f004 ffbe 	bl	8007d84 <HAL_PWR_EnableBkUpAccess>
            HAL_RTCEx_BKUPWrite(hrtc_ptr, RTC_BKP_DR0, RTC_INIT_MAGIC_NUMBER);
 8002e08:	f244 3221 	movw	r2, #17185	@ 0x4321
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f006 f810 	bl	8008e34 <HAL_RTCEx_BKUPWrite>
            HAL_PWR_DisableBkUpAccess();
 8002e14:	f004 ffca 	bl	8007dac <HAL_PWR_DisableBkUpAccess>
    }
    else
    {
        printf("RTC: Already configured.\r\n");
    }
 8002e18:	e006      	b.n	8002e28 <My_RTC_InitAndSet+0xa8>
            printf("RTC: Error setting default time.\r\n");
 8002e1a:	4807      	ldr	r0, [pc, #28]	@ (8002e38 <My_RTC_InitAndSet+0xb8>)
 8002e1c:	f00b f9da 	bl	800e1d4 <puts>
 8002e20:	e002      	b.n	8002e28 <My_RTC_InitAndSet+0xa8>
        printf("RTC: Already configured.\r\n");
 8002e22:	4806      	ldr	r0, [pc, #24]	@ (8002e3c <My_RTC_InitAndSet+0xbc>)
 8002e24:	f00b f9d6 	bl	800e1d4 <puts>
 8002e28:	bf00      	nop
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	0800f190 	.word	0x0800f190
 8002e34:	0800f1d0 	.word	0x0800f1d0
 8002e38:	0800f1f8 	.word	0x0800f1f8
 8002e3c:	0800f21c 	.word	0x0800f21c

08002e40 <SD_Init>:
/**
 * @brief  Khởi tạo SD Card và file system
 * @retval uint8_t: 1 nếu thành công, 0 nếu thất bại
 */
uint8_t SD_Init(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
    FRESULT fresult;

    // Nếu đã khởi tạo rồi thì không khởi tạo lại
    if (sd_initialized)
 8002e46:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <SD_Init+0x48>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <SD_Init+0x12>
    {
        return 1;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e016      	b.n	8002e80 <SD_Init+0x40>
    }

    // Khởi tạo SD Card qua giao diện SDIO
    if (BSP_SD_Init() != MSD_OK)
 8002e52:	f008 fd73 	bl	800b93c <BSP_SD_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <SD_Init+0x20>
    {
        return 0;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	e00f      	b.n	8002e80 <SD_Init+0x40>
    }

    // Mount file system
    fresult = f_mount(&sdFatFs, "", 1);
 8002e60:	2201      	movs	r2, #1
 8002e62:	490a      	ldr	r1, [pc, #40]	@ (8002e8c <SD_Init+0x4c>)
 8002e64:	480a      	ldr	r0, [pc, #40]	@ (8002e90 <SD_Init+0x50>)
 8002e66:	f00a fc59 	bl	800d71c <f_mount>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
    if (fresult != FR_OK)
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <SD_Init+0x38>
    {
        return 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	e003      	b.n	8002e80 <SD_Init+0x40>
    }

    sd_initialized = 1;
 8002e78:	4b03      	ldr	r3, [pc, #12]	@ (8002e88 <SD_Init+0x48>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	701a      	strb	r2, [r3, #0]
    return 1;
 8002e7e:	2301      	movs	r3, #1
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	20000300 	.word	0x20000300
 8002e8c:	0800f238 	.word	0x0800f238
 8002e90:	200000d0 	.word	0x200000d0

08002e94 <SD_ReadFile>:
 * @param  buffer: Buffer để lưu dữ liệu đọc được
 * @param  buffer_size: Kích thước của buffer
 * @retval int: Số byte đọc được, -1 nếu có lỗi
 */
int SD_ReadFile(const char *filename, char *buffer, uint32_t buffer_size)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	f5ad 7d14 	sub.w	sp, sp, #592	@ 0x250
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ea0:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002ea4:	6018      	str	r0, [r3, #0]
 8002ea6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002eaa:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002eae:	6019      	str	r1, [r3, #0]
 8002eb0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002eb4:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002eb8:	601a      	str	r2, [r3, #0]
    FIL file;
    FRESULT fresult;
    UINT bytesRead = 0;
 8002eba:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ebe:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]

    // Kiểm tra SD đã khởi tạo chưa
    if (!sd_initialized)
 8002ec6:	4b35      	ldr	r3, [pc, #212]	@ (8002f9c <SD_ReadFile+0x108>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d107      	bne.n	8002ede <SD_ReadFile+0x4a>
    {
        if (!SD_Init())
 8002ece:	f7ff ffb7 	bl	8002e40 <SD_Init>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <SD_ReadFile+0x4a>
        {
            return -1;
 8002ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8002edc:	e059      	b.n	8002f92 <SD_ReadFile+0xfe>
        }
    }

    // Mở file để đọc
    fresult = f_open(&file, filename, FA_READ);
 8002ede:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002ee2:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002ee6:	f107 0018 	add.w	r0, r7, #24
 8002eea:	2201      	movs	r2, #1
 8002eec:	6819      	ldr	r1, [r3, #0]
 8002eee:	f00a fc5b 	bl	800d7a8 <f_open>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
    if (fresult != FR_OK)
 8002ef8:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d002      	beq.n	8002f06 <SD_ReadFile+0x72>
    {
        return -1;
 8002f00:	f04f 33ff 	mov.w	r3, #4294967295
 8002f04:	e045      	b.n	8002f92 <SD_ReadFile+0xfe>
    }

    // Xác định kích thước cần đọc
    UINT size_to_read = f_size(&file);
 8002f06:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002f0a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
    if (size_to_read >= buffer_size)
 8002f14:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002f18:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f1c:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d307      	bcc.n	8002f36 <SD_ReadFile+0xa2>
    {
        size_to_read = buffer_size - 1;
 8002f26:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002f2a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
    }

    // Đọc dữ liệu từ file
    fresult = f_read(&file, buffer, size_to_read, &bytesRead);
 8002f36:	f107 0314 	add.w	r3, r7, #20
 8002f3a:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8002f3e:	f5a2 7112 	sub.w	r1, r2, #584	@ 0x248
 8002f42:	f107 0018 	add.w	r0, r7, #24
 8002f46:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8002f4a:	6809      	ldr	r1, [r1, #0]
 8002f4c:	f00a fde6 	bl	800db1c <f_read>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b

    // Đóng file
    f_close(&file);
 8002f56:	f107 0318 	add.w	r3, r7, #24
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f00a ff9b 	bl	800de96 <f_close>

    if (fresult != FR_OK)
 8002f60:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <SD_ReadFile+0xda>
    {
        return -1;
 8002f68:	f04f 33ff 	mov.w	r3, #4294967295
 8002f6c:	e011      	b.n	8002f92 <SD_ReadFile+0xfe>
    }

    // Thêm null terminator nếu đọc chuỗi
    buffer[bytesRead] = '\0';
 8002f6e:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002f72:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 8002f7c:	f5a2 7212 	sub.w	r2, r2, #584	@ 0x248
 8002f80:	6812      	ldr	r2, [r2, #0]
 8002f82:	4413      	add	r3, r2
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]

    return bytesRead;
 8002f88:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002f8c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002f90:	681b      	ldr	r3, [r3, #0]
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	f507 7714 	add.w	r7, r7, #592	@ 0x250
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	20000300 	.word	0x20000300

08002fa0 <SD_ReadTeamFile>:
 * @param  buffer: Buffer để lưu dữ liệu đọc được
 * @param  buffer_size: Kích thước buffer
 * @retval int: Số byte đọc được, -1 nếu có lỗi
 */
int SD_ReadTeamFile(char *buffer, uint32_t buffer_size)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
    return SD_ReadFile(FILE_NAME, buffer, buffer_size);
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	6879      	ldr	r1, [r7, #4]
 8002fae:	4804      	ldr	r0, [pc, #16]	@ (8002fc0 <SD_ReadTeamFile+0x20>)
 8002fb0:	f7ff ff70 	bl	8002e94 <SD_ReadFile>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	0800f248 	.word	0x0800f248

08002fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	607b      	str	r3, [r7, #4]
 8002fce:	4b10      	ldr	r3, [pc, #64]	@ (8003010 <HAL_MspInit+0x4c>)
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	4a0f      	ldr	r2, [pc, #60]	@ (8003010 <HAL_MspInit+0x4c>)
 8002fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fda:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <HAL_MspInit+0x4c>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fe2:	607b      	str	r3, [r7, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	603b      	str	r3, [r7, #0]
 8002fea:	4b09      	ldr	r3, [pc, #36]	@ (8003010 <HAL_MspInit+0x4c>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	4a08      	ldr	r2, [pc, #32]	@ (8003010 <HAL_MspInit+0x4c>)
 8002ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <HAL_MspInit+0x4c>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40023800 	.word	0x40023800

08003014 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0b      	ldr	r2, [pc, #44]	@ (8003050 <HAL_ADC_MspInit+0x3c>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d10d      	bne.n	8003042 <HAL_ADC_MspInit+0x2e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003026:	2300      	movs	r3, #0
 8003028:	60fb      	str	r3, [r7, #12]
 800302a:	4b0a      	ldr	r3, [pc, #40]	@ (8003054 <HAL_ADC_MspInit+0x40>)
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	4a09      	ldr	r2, [pc, #36]	@ (8003054 <HAL_ADC_MspInit+0x40>)
 8003030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003034:	6453      	str	r3, [r2, #68]	@ 0x44
 8003036:	4b07      	ldr	r3, [pc, #28]	@ (8003054 <HAL_ADC_MspInit+0x40>)
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003042:	bf00      	nop
 8003044:	3714      	adds	r7, #20
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40012000 	.word	0x40012000
 8003054:	40023800 	.word	0x40023800

08003058 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08c      	sub	sp, #48	@ 0x30
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003060:	f107 031c 	add.w	r3, r7, #28
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]
 800306e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a4b      	ldr	r2, [pc, #300]	@ (80031a4 <HAL_CAN_MspInit+0x14c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d13e      	bne.n	80030f8 <HAL_CAN_MspInit+0xa0>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800307a:	4b4b      	ldr	r3, [pc, #300]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	3301      	adds	r3, #1
 8003080:	4a49      	ldr	r2, [pc, #292]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 8003082:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003084:	4b48      	ldr	r3, [pc, #288]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d10d      	bne.n	80030a8 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	61bb      	str	r3, [r7, #24]
 8003090:	4b46      	ldr	r3, [pc, #280]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	4a45      	ldr	r2, [pc, #276]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003096:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800309a:	6413      	str	r3, [r2, #64]	@ 0x40
 800309c:	4b43      	ldr	r3, [pc, #268]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a4:	61bb      	str	r3, [r7, #24]
 80030a6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
 80030ac:	4b3f      	ldr	r3, [pc, #252]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	4a3e      	ldr	r2, [pc, #248]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b8:	4b3c      	ldr	r3, [pc, #240]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80030c4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80030c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ca:	2302      	movs	r3, #2
 80030cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d2:	2303      	movs	r3, #3
 80030d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80030d6:	2309      	movs	r3, #9
 80030d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030da:	f107 031c 	add.w	r3, r7, #28
 80030de:	4619      	mov	r1, r3
 80030e0:	4833      	ldr	r0, [pc, #204]	@ (80031b0 <HAL_CAN_MspInit+0x158>)
 80030e2:	f002 f837 	bl	8005154 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	2013      	movs	r0, #19
 80030ec:	f001 ffbd 	bl	800506a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80030f0:	2013      	movs	r0, #19
 80030f2:	f001 ffd6 	bl	80050a2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 80030f6:	e050      	b.n	800319a <HAL_CAN_MspInit+0x142>
  else if(hcan->Instance==CAN2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a2d      	ldr	r2, [pc, #180]	@ (80031b4 <HAL_CAN_MspInit+0x15c>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d14b      	bne.n	800319a <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
 8003106:	4b29      	ldr	r3, [pc, #164]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	4a28      	ldr	r2, [pc, #160]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 800310c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003110:	6413      	str	r3, [r2, #64]	@ 0x40
 8003112:	4b26      	ldr	r3, [pc, #152]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800311a:	613b      	str	r3, [r7, #16]
 800311c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800311e:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3301      	adds	r3, #1
 8003124:	4a20      	ldr	r2, [pc, #128]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 8003126:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003128:	4b1f      	ldr	r3, [pc, #124]	@ (80031a8 <HAL_CAN_MspInit+0x150>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2b01      	cmp	r3, #1
 800312e:	d10d      	bne.n	800314c <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	4b1d      	ldr	r3, [pc, #116]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	4a1c      	ldr	r2, [pc, #112]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 800313a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800313e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003140:	4b1a      	ldr	r3, [pc, #104]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800314c:	2300      	movs	r3, #0
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	4b16      	ldr	r3, [pc, #88]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003154:	4a15      	ldr	r2, [pc, #84]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 8003156:	f043 0302 	orr.w	r3, r3, #2
 800315a:	6313      	str	r3, [r2, #48]	@ 0x30
 800315c:	4b13      	ldr	r3, [pc, #76]	@ (80031ac <HAL_CAN_MspInit+0x154>)
 800315e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003168:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800316c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316e:	2302      	movs	r3, #2
 8003170:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003172:	2300      	movs	r3, #0
 8003174:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003176:	2303      	movs	r3, #3
 8003178:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800317a:	2309      	movs	r3, #9
 800317c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317e:	f107 031c 	add.w	r3, r7, #28
 8003182:	4619      	mov	r1, r3
 8003184:	480c      	ldr	r0, [pc, #48]	@ (80031b8 <HAL_CAN_MspInit+0x160>)
 8003186:	f001 ffe5 	bl	8005154 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	2100      	movs	r1, #0
 800318e:	2040      	movs	r0, #64	@ 0x40
 8003190:	f001 ff6b 	bl	800506a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8003194:	2040      	movs	r0, #64	@ 0x40
 8003196:	f001 ff84 	bl	80050a2 <HAL_NVIC_EnableIRQ>
}
 800319a:	bf00      	nop
 800319c:	3730      	adds	r7, #48	@ 0x30
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40006400 	.word	0x40006400
 80031a8:	20000304 	.word	0x20000304
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40020000 	.word	0x40020000
 80031b4:	40006800 	.word	0x40006800
 80031b8:	40020400 	.word	0x40020400

080031bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b08a      	sub	sp, #40	@ 0x28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c4:	f107 0314 	add.w	r3, r7, #20
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	60da      	str	r2, [r3, #12]
 80031d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a26      	ldr	r2, [pc, #152]	@ (8003274 <HAL_I2C_MspInit+0xb8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d145      	bne.n	800326a <HAL_I2C_MspInit+0xae>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031de:	2300      	movs	r3, #0
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	4b25      	ldr	r3, [pc, #148]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	4a24      	ldr	r2, [pc, #144]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 80031e8:	f043 0302 	orr.w	r3, r3, #2
 80031ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ee:	4b22      	ldr	r3, [pc, #136]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin;
 80031fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003200:	2312      	movs	r3, #18
 8003202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003204:	2301      	movs	r3, #1
 8003206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003208:	2303      	movs	r3, #3
 800320a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800320c:	2304      	movs	r3, #4
 800320e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8003210:	f107 0314 	add.w	r3, r7, #20
 8003214:	4619      	mov	r1, r3
 8003216:	4819      	ldr	r0, [pc, #100]	@ (800327c <HAL_I2C_MspInit+0xc0>)
 8003218:	f001 ff9c 	bl	8005154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDA_Pin;
 800321c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003222:	2312      	movs	r3, #18
 8003224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800322a:	2303      	movs	r3, #3
 800322c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800322e:	2304      	movs	r3, #4
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8003232:	f107 0314 	add.w	r3, r7, #20
 8003236:	4619      	mov	r1, r3
 8003238:	4810      	ldr	r0, [pc, #64]	@ (800327c <HAL_I2C_MspInit+0xc0>)
 800323a:	f001 ff8b 	bl	8005154 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	4b0d      	ldr	r3, [pc, #52]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	4a0c      	ldr	r2, [pc, #48]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 8003248:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800324c:	6413      	str	r3, [r2, #64]	@ 0x40
 800324e:	4b0a      	ldr	r3, [pc, #40]	@ (8003278 <HAL_I2C_MspInit+0xbc>)
 8003250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003252:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800325a:	2200      	movs	r2, #0
 800325c:	2100      	movs	r1, #0
 800325e:	2021      	movs	r0, #33	@ 0x21
 8003260:	f001 ff03 	bl	800506a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003264:	2021      	movs	r0, #33	@ 0x21
 8003266:	f001 ff1c 	bl	80050a2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800326a:	bf00      	nop
 800326c:	3728      	adds	r7, #40	@ 0x28
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40005800 	.word	0x40005800
 8003278:	40023800 	.word	0x40023800
 800327c:	40020400 	.word	0x40020400

08003280 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003288:	f107 0308 	add.w	r3, r7, #8
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	605a      	str	r2, [r3, #4]
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a0c      	ldr	r2, [pc, #48]	@ (80032cc <HAL_RTC_MspInit+0x4c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d111      	bne.n	80032c4 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80032a0:	2302      	movs	r3, #2
 80032a2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80032a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032a8:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032aa:	f107 0308 	add.w	r3, r7, #8
 80032ae:	4618      	mov	r0, r3
 80032b0:	f005 f9d4 	bl	800865c <HAL_RCCEx_PeriphCLKConfig>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80032ba:	f7fe fc3b 	bl	8001b34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80032be:	4b04      	ldr	r3, [pc, #16]	@ (80032d0 <HAL_RTC_MspInit+0x50>)
 80032c0:	2201      	movs	r2, #1
 80032c2:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80032c4:	bf00      	nop
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40002800 	.word	0x40002800
 80032d0:	42470e3c 	.word	0x42470e3c

080032d4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08a      	sub	sp, #40	@ 0x28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032dc:	f107 0314 	add.w	r3, r7, #20
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	605a      	str	r2, [r3, #4]
 80032e6:	609a      	str	r2, [r3, #8]
 80032e8:	60da      	str	r2, [r3, #12]
 80032ea:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a2c      	ldr	r2, [pc, #176]	@ (80033a4 <HAL_SD_MspInit+0xd0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d152      	bne.n	800339c <HAL_SD_MspInit+0xc8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b2b      	ldr	r3, [pc, #172]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 80032fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fe:	4a2a      	ldr	r2, [pc, #168]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003300:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003304:	6453      	str	r3, [r2, #68]	@ 0x44
 8003306:	4b28      	ldr	r3, [pc, #160]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	4b24      	ldr	r3, [pc, #144]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	4a23      	ldr	r2, [pc, #140]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 800331c:	f043 0304 	orr.w	r3, r3, #4
 8003320:	6313      	str	r3, [r2, #48]	@ 0x30
 8003322:	4b21      	ldr	r3, [pc, #132]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	4b1d      	ldr	r3, [pc, #116]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	4a1c      	ldr	r2, [pc, #112]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003338:	f043 0308 	orr.w	r3, r3, #8
 800333c:	6313      	str	r3, [r2, #48]	@ 0x30
 800333e:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <HAL_SD_MspInit+0xd4>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800334a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800334e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003350:	2302      	movs	r3, #2
 8003352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003358:	2303      	movs	r3, #3
 800335a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800335c:	230c      	movs	r3, #12
 800335e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003360:	f107 0314 	add.w	r3, r7, #20
 8003364:	4619      	mov	r1, r3
 8003366:	4811      	ldr	r0, [pc, #68]	@ (80033ac <HAL_SD_MspInit+0xd8>)
 8003368:	f001 fef4 	bl	8005154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800336c:	2304      	movs	r3, #4
 800336e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003370:	2302      	movs	r3, #2
 8003372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003374:	2300      	movs	r3, #0
 8003376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003378:	2303      	movs	r3, #3
 800337a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800337c:	230c      	movs	r3, #12
 800337e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003380:	f107 0314 	add.w	r3, r7, #20
 8003384:	4619      	mov	r1, r3
 8003386:	480a      	ldr	r0, [pc, #40]	@ (80033b0 <HAL_SD_MspInit+0xdc>)
 8003388:	f001 fee4 	bl	8005154 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800338c:	2200      	movs	r2, #0
 800338e:	2100      	movs	r1, #0
 8003390:	2031      	movs	r0, #49	@ 0x31
 8003392:	f001 fe6a 	bl	800506a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003396:	2031      	movs	r0, #49	@ 0x31
 8003398:	f001 fe83 	bl	80050a2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 800339c:	bf00      	nop
 800339e:	3728      	adds	r7, #40	@ 0x28
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40012c00 	.word	0x40012c00
 80033a8:	40023800 	.word	0x40023800
 80033ac:	40020800 	.word	0x40020800
 80033b0:	40020c00 	.word	0x40020c00

080033b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	@ 0x28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 0314 	add.w	r3, r7, #20
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a28      	ldr	r2, [pc, #160]	@ (8003474 <HAL_SPI_MspInit+0xc0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d149      	bne.n	800346a <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	4b27      	ldr	r3, [pc, #156]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	4a26      	ldr	r2, [pc, #152]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 80033e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033e6:	4b24      	ldr	r3, [pc, #144]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	4b20      	ldr	r3, [pc, #128]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	6313      	str	r3, [r2, #48]	@ 0x30
 8003402:	4b1d      	ldr	r3, [pc, #116]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	4b19      	ldr	r3, [pc, #100]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	4a18      	ldr	r2, [pc, #96]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 8003418:	f043 0302 	orr.w	r3, r3, #2
 800341c:	6313      	str	r3, [r2, #48]	@ 0x30
 800341e:	4b16      	ldr	r3, [pc, #88]	@ (8003478 <HAL_SPI_MspInit+0xc4>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	60bb      	str	r3, [r7, #8]
 8003428:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = MISO_Pin|MOSI_Pin;
 800342a:	23c0      	movs	r3, #192	@ 0xc0
 800342c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800342e:	2302      	movs	r3, #2
 8003430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003432:	2300      	movs	r3, #0
 8003434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003436:	2303      	movs	r3, #3
 8003438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800343a:	2305      	movs	r3, #5
 800343c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800343e:	f107 0314 	add.w	r3, r7, #20
 8003442:	4619      	mov	r1, r3
 8003444:	480d      	ldr	r0, [pc, #52]	@ (800347c <HAL_SPI_MspInit+0xc8>)
 8003446:	f001 fe85 	bl	8005154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCLK_Pin;
 800344a:	2308      	movs	r3, #8
 800344c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344e:	2302      	movs	r3, #2
 8003450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003456:	2303      	movs	r3, #3
 8003458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800345a:	2305      	movs	r3, #5
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 800345e:	f107 0314 	add.w	r3, r7, #20
 8003462:	4619      	mov	r1, r3
 8003464:	4806      	ldr	r0, [pc, #24]	@ (8003480 <HAL_SPI_MspInit+0xcc>)
 8003466:	f001 fe75 	bl	8005154 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800346a:	bf00      	nop
 800346c:	3728      	adds	r7, #40	@ 0x28
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	40013000 	.word	0x40013000
 8003478:	40023800 	.word	0x40023800
 800347c:	40020000 	.word	0x40020000
 8003480:	40020400 	.word	0x40020400

08003484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003488:	bf00      	nop
 800348a:	e7fd      	b.n	8003488 <NMI_Handler+0x4>

0800348c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003490:	bf00      	nop
 8003492:	e7fd      	b.n	8003490 <HardFault_Handler+0x4>

08003494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <MemManage_Handler+0x4>

0800349c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034a0:	bf00      	nop
 80034a2:	e7fd      	b.n	80034a0 <BusFault_Handler+0x4>

080034a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034a8:	bf00      	nop
 80034aa:	e7fd      	b.n	80034a8 <UsageFault_Handler+0x4>

080034ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034b0:	bf00      	nop
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034ba:	b480      	push	{r7}
 80034bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034be:	bf00      	nop
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034da:	f000 fa1d 	bl	8003918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TP_IRQ_Pin);
 80034e6:	2010      	movs	r0, #16
 80034e8:	f002 f81c 	bl	8005524 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80034ec:	bf00      	nop
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80034f4:	4802      	ldr	r0, [pc, #8]	@ (8003500 <CAN1_TX_IRQHandler+0x10>)
 80034f6:	f001 fa89 	bl	8004a0c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	2000074c 	.word	0x2000074c

08003504 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003508:	4802      	ldr	r0, [pc, #8]	@ (8003514 <I2C2_EV_IRQHandler+0x10>)
 800350a:	f002 fca9 	bl	8005e60 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	200004c0 	.word	0x200004c0

08003518 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800351c:	4802      	ldr	r0, [pc, #8]	@ (8003528 <SDIO_IRQHandler+0x10>)
 800351e:	f006 f8d7 	bl	80096d0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20000634 	.word	0x20000634

0800352c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003530:	4802      	ldr	r0, [pc, #8]	@ (800353c <CAN2_RX0_IRQHandler+0x10>)
 8003532:	f001 fa6b 	bl	8004a0c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8003536:	bf00      	nop
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	200005b8 	.word	0x200005b8

08003540 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
 8003550:	e00a      	b.n	8003568 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003552:	f3af 8000 	nop.w
 8003556:	4601      	mov	r1, r0
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	60ba      	str	r2, [r7, #8]
 800355e:	b2ca      	uxtb	r2, r1
 8003560:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	3301      	adds	r3, #1
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	429a      	cmp	r2, r3
 800356e:	dbf0      	blt.n	8003552 <_read+0x12>
  }

  return len;
 8003570:	687b      	ldr	r3, [r7, #4]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3718      	adds	r7, #24
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b086      	sub	sp, #24
 800357e:	af00      	add	r7, sp, #0
 8003580:	60f8      	str	r0, [r7, #12]
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	e009      	b.n	80035a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	60ba      	str	r2, [r7, #8]
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	4618      	mov	r0, r3
 8003596:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	3301      	adds	r3, #1
 800359e:	617b      	str	r3, [r7, #20]
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	dbf1      	blt.n	800358c <_write+0x12>
  }
  return len;
 80035a8:	687b      	ldr	r3, [r7, #4]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <_close>:

int _close(int file)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035da:	605a      	str	r2, [r3, #4]
  return 0;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <_isatty>:

int _isatty(int file)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035f2:	2301      	movs	r3, #1
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
	...

0800361c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003624:	4a14      	ldr	r2, [pc, #80]	@ (8003678 <_sbrk+0x5c>)
 8003626:	4b15      	ldr	r3, [pc, #84]	@ (800367c <_sbrk+0x60>)
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003630:	4b13      	ldr	r3, [pc, #76]	@ (8003680 <_sbrk+0x64>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d102      	bne.n	800363e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003638:	4b11      	ldr	r3, [pc, #68]	@ (8003680 <_sbrk+0x64>)
 800363a:	4a12      	ldr	r2, [pc, #72]	@ (8003684 <_sbrk+0x68>)
 800363c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800363e:	4b10      	ldr	r3, [pc, #64]	@ (8003680 <_sbrk+0x64>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4413      	add	r3, r2
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	429a      	cmp	r2, r3
 800364a:	d207      	bcs.n	800365c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800364c:	f00a ff12 	bl	800e474 <__errno>
 8003650:	4603      	mov	r3, r0
 8003652:	220c      	movs	r2, #12
 8003654:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003656:	f04f 33ff 	mov.w	r3, #4294967295
 800365a:	e009      	b.n	8003670 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800365c:	4b08      	ldr	r3, [pc, #32]	@ (8003680 <_sbrk+0x64>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003662:	4b07      	ldr	r3, [pc, #28]	@ (8003680 <_sbrk+0x64>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4413      	add	r3, r2
 800366a:	4a05      	ldr	r2, [pc, #20]	@ (8003680 <_sbrk+0x64>)
 800366c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800366e:	68fb      	ldr	r3, [r7, #12]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20020000 	.word	0x20020000
 800367c:	00000400 	.word	0x00000400
 8003680:	20000308 	.word	0x20000308
 8003684:	20000bf0 	.word	0x20000bf0

08003688 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800368c:	4b06      	ldr	r3, [pc, #24]	@ (80036a8 <SystemInit+0x20>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003692:	4a05      	ldr	r2, [pc, #20]	@ (80036a8 <SystemInit+0x20>)
 8003694:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003698:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <Task2_LedBlink>:

/**
 * @brief Thực hiện một lần nháy (toggle) LED và delay cho Task 2.
 */
void Task2_LedBlink(GPIO_TypeDef *ledPort, uint16_t ledPin, uint32_t blinkSpeed_ms) // Sử dụng tên hàm mới (nếu đổi)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	460b      	mov	r3, r1
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	817b      	strh	r3, [r7, #10]
  HAL_GPIO_TogglePin(ledPort, ledPin);
 80036ba:	897b      	ldrh	r3, [r7, #10]
 80036bc:	4619      	mov	r1, r3
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f001 ff15 	bl	80054ee <HAL_GPIO_TogglePin>
  HAL_Delay(blinkSpeed_ms);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 f947 	bl	8003958 <HAL_Delay>
}
 80036ca:	bf00      	nop
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <Read_Internal_Temperature>:

float Read_Internal_Temperature(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
  uint32_t adc_value = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
  float temperature_celsius = 0.0f;
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	60bb      	str	r3, [r7, #8]

  HAL_ADC_Start(&hadc1);                                // Khởi động ADC1
 80036e4:	481b      	ldr	r0, [pc, #108]	@ (8003754 <Read_Internal_Temperature+0x80>)
 80036e6:	f000 f99f 	bl	8003a28 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) // Chờ chuyển đổi, timeout 100ms
 80036ea:	2164      	movs	r1, #100	@ 0x64
 80036ec:	4819      	ldr	r0, [pc, #100]	@ (8003754 <Read_Internal_Temperature+0x80>)
 80036ee:	f000 faa0 	bl	8003c32 <HAL_ADC_PollForConversion>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d103      	bne.n	8003700 <Read_Internal_Temperature+0x2c>
  {
    adc_value = HAL_ADC_GetValue(&hadc1); // Đọc giá trị ADC
 80036f8:	4816      	ldr	r0, [pc, #88]	@ (8003754 <Read_Internal_Temperature+0x80>)
 80036fa:	f000 fb25 	bl	8003d48 <HAL_ADC_GetValue>
 80036fe:	60f8      	str	r0, [r7, #12]
  }
  HAL_ADC_Stop(&hadc1); // Dừng ADC1
 8003700:	4814      	ldr	r0, [pc, #80]	@ (8003754 <Read_Internal_Temperature+0x80>)
 8003702:	f000 fa63 	bl	8003bcc <HAL_ADC_Stop>

  // Công thức tính nhiệt độ từ datasheet
  // Temperature(in °C) = {(V SENSE – V 25 ) / Avg_Slope} + 25
  // V SENSE = adc_value * VREF_MV / ADC_MAX_VALUE
  float vsense_mv = ((float)adc_value * ADC_VREF_MV) / ADC_MAX_VALUE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	ee07 3a90 	vmov	s15, r3
 800370c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003710:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003758 <Read_Internal_Temperature+0x84>
 8003714:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003718:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800375c <Read_Internal_Temperature+0x88>
 800371c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003720:	edc7 7a01 	vstr	s15, [r7, #4]
  temperature_celsius = (vsense_mv - TEMP_SENSOR_V25_MV) / TEMP_SENSOR_AVG_SLOPE_MV_PER_C + 25.0f;
 8003724:	edd7 7a01 	vldr	s15, [r7, #4]
 8003728:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8003760 <Read_Internal_Temperature+0x8c>
 800372c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003730:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8003734:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003738:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800373c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003740:	edc7 7a02 	vstr	s15, [r7, #8]

  return temperature_celsius;
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	ee07 3a90 	vmov	s15, r3
}
 800374a:	eeb0 0a67 	vmov.f32	s0, s15
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20000570 	.word	0x20000570
 8003758:	454e4000 	.word	0x454e4000
 800375c:	457ff000 	.word	0x457ff000
 8003760:	443e0000 	.word	0x443e0000

08003764 <SaveTempLogToFRAM>:

HAL_StatusTypeDef SaveTempLogToFRAM(I2C_HandleTypeDef *hi2c, uint16_t addr, TemperatureLog_t *log)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	460b      	mov	r3, r1
 800376e:	607a      	str	r2, [r7, #4]
 8003770:	817b      	strh	r3, [r7, #10]
  // Ghi trực tiếp struct vào FRAM (giả sử FRAM_WriteBytes hỗ trợ ghi block)
  return FRAM_WriteBytes(hi2c, addr, (uint8_t *)log, sizeof(TemperatureLog_t));
 8003772:	8979      	ldrh	r1, [r7, #10]
 8003774:	231c      	movs	r3, #28
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f7fd fb9d 	bl	8000eb8 <FRAM_WriteBytes>
 800377e:	4603      	mov	r3, r0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <ReadTempLogFromFRAM>:

HAL_StatusTypeDef ReadTempLogFromFRAM(I2C_HandleTypeDef *hi2c, uint16_t addr, TemperatureLog_t *log)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	460b      	mov	r3, r1
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	817b      	strh	r3, [r7, #10]
  return FRAM_ReadBytes(hi2c, addr, (uint8_t *)log, sizeof(TemperatureLog_t));
 8003796:	8979      	ldrh	r1, [r7, #10]
 8003798:	231c      	movs	r3, #28
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f7fd fbae 	bl	8000efe <FRAM_ReadBytes>
 80037a2:	4603      	mov	r3, r0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <CheckUserButtonAndSaveTemp>:
 * @brief Kiểm tra nút User Button và ghi nhiệt độ vào FRAM ngay lập tức khi nút được nhấn
 * @param previous_state Con trỏ đến biến lưu trạng thái nút trước đó
 * @retval None
 */
void CheckUserButtonAndSaveTemp(GPIO_PinState *previous_state)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08a      	sub	sp, #40	@ 0x28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  // Đọc trạng thái hiện tại của nút
  GPIO_PinState current_button_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80037b4:	2102      	movs	r1, #2
 80037b6:	4817      	ldr	r0, [pc, #92]	@ (8003814 <CheckUserButtonAndSaveTemp+0x68>)
 80037b8:	f001 fe68 	bl	800548c <HAL_GPIO_ReadPin>
 80037bc:	4603      	mov	r3, r0
 80037be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  // Kiểm tra xem nút vừa được nhấn xuống (phát hiện cạnh xuống)
  if (current_button_state == GPIO_PIN_SET && *previous_state == GPIO_PIN_RESET)
 80037c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d11b      	bne.n	8003802 <CheckUserButtonAndSaveTemp+0x56>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d117      	bne.n	8003802 <CheckUserButtonAndSaveTemp+0x56>
  {
    // Nút vừa được nhấn xuống
    // Đọc nhiệt độ từ cảm biến
    TemperatureLog_t log;
    log.temperature = (int)Read_Internal_Temperature();
 80037d2:	f7ff ff7f 	bl	80036d4 <Read_Internal_Temperature>
 80037d6:	eef0 7a40 	vmov.f32	s15, s0
 80037da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037de:	ee17 3a90 	vmov	r3, s15
 80037e2:	60bb      	str	r3, [r7, #8]

    My_RTC_GetDateTime(&hrtc, &log.dateTime); // hrtc là biến toàn cục
 80037e4:	f107 0308 	add.w	r3, r7, #8
 80037e8:	3304      	adds	r3, #4
 80037ea:	4619      	mov	r1, r3
 80037ec:	480a      	ldr	r0, [pc, #40]	@ (8003818 <CheckUserButtonAndSaveTemp+0x6c>)
 80037ee:	f7ff faa7 	bl	8002d40 <My_RTC_GetDateTime>

    SaveTempLogToFRAM(&hi2c2, USER_TEMP_ADDR, &log);
 80037f2:	f107 0308 	add.w	r3, r7, #8
 80037f6:	461a      	mov	r2, r3
 80037f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037fc:	4807      	ldr	r0, [pc, #28]	@ (800381c <CheckUserButtonAndSaveTemp+0x70>)
 80037fe:	f7ff ffb1 	bl	8003764 <SaveTempLogToFRAM>
  }

  // Cập nhật trạng thái nút trước đó
  *previous_state = current_button_state;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003808:	701a      	strb	r2, [r3, #0]
}
 800380a:	bf00      	nop
 800380c:	3728      	adds	r7, #40	@ 0x28
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	40020000 	.word	0x40020000
 8003818:	20000614 	.word	0x20000614
 800381c:	200004c0 	.word	0x200004c0

08003820 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003858 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003824:	f7ff ff30 	bl	8003688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003828:	480c      	ldr	r0, [pc, #48]	@ (800385c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800382a:	490d      	ldr	r1, [pc, #52]	@ (8003860 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800382c:	4a0d      	ldr	r2, [pc, #52]	@ (8003864 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800382e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003830:	e002      	b.n	8003838 <LoopCopyDataInit>

08003832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003836:	3304      	adds	r3, #4

08003838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800383a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800383c:	d3f9      	bcc.n	8003832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800383e:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003840:	4c0a      	ldr	r4, [pc, #40]	@ (800386c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003844:	e001      	b.n	800384a <LoopFillZerobss>

08003846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003848:	3204      	adds	r2, #4

0800384a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800384a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800384c:	d3fb      	bcc.n	8003846 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800384e:	f00a fe17 	bl	800e480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003852:	f7fd fb77 	bl	8000f44 <main>
  bx  lr    
 8003856:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003858:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800385c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003860:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8003864:	0800f564 	.word	0x0800f564
  ldr r2, =_sbss
 8003868:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800386c:	20000bec 	.word	0x20000bec

08003870 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003870:	e7fe      	b.n	8003870 <ADC_IRQHandler>
	...

08003874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003878:	4b0e      	ldr	r3, [pc, #56]	@ (80038b4 <HAL_Init+0x40>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a0d      	ldr	r2, [pc, #52]	@ (80038b4 <HAL_Init+0x40>)
 800387e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003882:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003884:	4b0b      	ldr	r3, [pc, #44]	@ (80038b4 <HAL_Init+0x40>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a0a      	ldr	r2, [pc, #40]	@ (80038b4 <HAL_Init+0x40>)
 800388a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800388e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003890:	4b08      	ldr	r3, [pc, #32]	@ (80038b4 <HAL_Init+0x40>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a07      	ldr	r2, [pc, #28]	@ (80038b4 <HAL_Init+0x40>)
 8003896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800389a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800389c:	2003      	movs	r0, #3
 800389e:	f001 fbd9 	bl	8005054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038a2:	200f      	movs	r0, #15
 80038a4:	f000 f808 	bl	80038b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038a8:	f7ff fb8c 	bl	8002fc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40023c00 	.word	0x40023c00

080038b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038c0:	4b12      	ldr	r3, [pc, #72]	@ (800390c <HAL_InitTick+0x54>)
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	4b12      	ldr	r3, [pc, #72]	@ (8003910 <HAL_InitTick+0x58>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80038d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d6:	4618      	mov	r0, r3
 80038d8:	f001 fbff 	bl	80050da <HAL_SYSTICK_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e00e      	b.n	8003904 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b0f      	cmp	r3, #15
 80038ea:	d80a      	bhi.n	8003902 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038ec:	2200      	movs	r2, #0
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	f04f 30ff 	mov.w	r0, #4294967295
 80038f4:	f001 fbb9 	bl	800506a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038f8:	4a06      	ldr	r2, [pc, #24]	@ (8003914 <HAL_InitTick+0x5c>)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
 8003900:	e000      	b.n	8003904 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000004 	.word	0x20000004
 8003910:	2000000c 	.word	0x2000000c
 8003914:	20000008 	.word	0x20000008

08003918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_IncTick+0x20>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	461a      	mov	r2, r3
 8003922:	4b06      	ldr	r3, [pc, #24]	@ (800393c <HAL_IncTick+0x24>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4413      	add	r3, r2
 8003928:	4a04      	ldr	r2, [pc, #16]	@ (800393c <HAL_IncTick+0x24>)
 800392a:	6013      	str	r3, [r2, #0]
}
 800392c:	bf00      	nop
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	2000000c 	.word	0x2000000c
 800393c:	20000780 	.word	0x20000780

08003940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return uwTick;
 8003944:	4b03      	ldr	r3, [pc, #12]	@ (8003954 <HAL_GetTick+0x14>)
 8003946:	681b      	ldr	r3, [r3, #0]
}
 8003948:	4618      	mov	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	20000780 	.word	0x20000780

08003958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003960:	f7ff ffee 	bl	8003940 <HAL_GetTick>
 8003964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003970:	d005      	beq.n	800397e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <HAL_Delay+0x44>)
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	461a      	mov	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	4413      	add	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800397e:	bf00      	nop
 8003980:	f7ff ffde 	bl	8003940 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	429a      	cmp	r2, r3
 800398e:	d8f7      	bhi.n	8003980 <HAL_Delay+0x28>
  {
  }
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	2000000c 	.word	0x2000000c

080039a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039a8:	2300      	movs	r3, #0
 80039aa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e033      	b.n	8003a1e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d109      	bne.n	80039d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7ff fb28 	bl	8003014 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	f003 0310 	and.w	r3, r3, #16
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d118      	bne.n	8003a10 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039e6:	f023 0302 	bic.w	r3, r3, #2
 80039ea:	f043 0202 	orr.w	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fad8 	bl	8003fa8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	f023 0303 	bic.w	r3, r3, #3
 8003a06:	f043 0201 	orr.w	r2, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a0e:	e001      	b.n	8003a14 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
	...

08003a28 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_ADC_Start+0x1a>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e0b2      	b.n	8003ba8 <HAL_ADC_Start+0x180>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d018      	beq.n	8003a8a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a68:	4b52      	ldr	r3, [pc, #328]	@ (8003bb4 <HAL_ADC_Start+0x18c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a52      	ldr	r2, [pc, #328]	@ (8003bb8 <HAL_ADC_Start+0x190>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0c9a      	lsrs	r2, r3, #18
 8003a74:	4613      	mov	r3, r2
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	4413      	add	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003a7c:	e002      	b.n	8003a84 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f9      	bne.n	8003a7e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d17a      	bne.n	8003b8e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003aa0:	f023 0301 	bic.w	r3, r3, #1
 8003aa4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d007      	beq.n	8003aca <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ac2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ad6:	d106      	bne.n	8003ae6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003adc:	f023 0206 	bic.w	r2, r3, #6
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	645a      	str	r2, [r3, #68]	@ 0x44
 8003ae4:	e002      	b.n	8003aec <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003af4:	4b31      	ldr	r3, [pc, #196]	@ (8003bbc <HAL_ADC_Start+0x194>)
 8003af6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003b00:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 031f 	and.w	r3, r3, #31
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d12a      	bne.n	8003b64 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2b      	ldr	r2, [pc, #172]	@ (8003bc0 <HAL_ADC_Start+0x198>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d015      	beq.n	8003b44 <HAL_ADC_Start+0x11c>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a29      	ldr	r2, [pc, #164]	@ (8003bc4 <HAL_ADC_Start+0x19c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d105      	bne.n	8003b2e <HAL_ADC_Start+0x106>
 8003b22:	4b26      	ldr	r3, [pc, #152]	@ (8003bbc <HAL_ADC_Start+0x194>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00a      	beq.n	8003b44 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a25      	ldr	r2, [pc, #148]	@ (8003bc8 <HAL_ADC_Start+0x1a0>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d136      	bne.n	8003ba6 <HAL_ADC_Start+0x17e>
 8003b38:	4b20      	ldr	r3, [pc, #128]	@ (8003bbc <HAL_ADC_Start+0x194>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 0310 	and.w	r3, r3, #16
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d130      	bne.n	8003ba6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d129      	bne.n	8003ba6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b60:	609a      	str	r2, [r3, #8]
 8003b62:	e020      	b.n	8003ba6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a15      	ldr	r2, [pc, #84]	@ (8003bc0 <HAL_ADC_Start+0x198>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d11b      	bne.n	8003ba6 <HAL_ADC_Start+0x17e>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d114      	bne.n	8003ba6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	e00b      	b.n	8003ba6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	f043 0210 	orr.w	r2, r3, #16
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9e:	f043 0201 	orr.w	r2, r3, #1
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	20000004 	.word	0x20000004
 8003bb8:	431bde83 	.word	0x431bde83
 8003bbc:	40012300 	.word	0x40012300
 8003bc0:	40012000 	.word	0x40012000
 8003bc4:	40012100 	.word	0x40012100
 8003bc8:	40012200 	.word	0x40012200

08003bcc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d101      	bne.n	8003be2 <HAL_ADC_Stop+0x16>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e021      	b.n	8003c26 <HAL_ADC_Stop+0x5a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	689a      	ldr	r2, [r3, #8]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d109      	bne.n	8003c1c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c10:	f023 0301 	bic.w	r3, r3, #1
 8003c14:	f043 0201 	orr.w	r2, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b084      	sub	sp, #16
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
 8003c3a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c4e:	d113      	bne.n	8003c78 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003c5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c5e:	d10b      	bne.n	8003c78 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c64:	f043 0220 	orr.w	r2, r3, #32
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e063      	b.n	8003d40 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c78:	f7ff fe62 	bl	8003940 <HAL_GetTick>
 8003c7c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003c7e:	e021      	b.n	8003cc4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d01d      	beq.n	8003cc4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <HAL_ADC_PollForConversion+0x6c>
 8003c8e:	f7ff fe57 	bl	8003940 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d212      	bcs.n	8003cc4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d00b      	beq.n	8003cc4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb0:	f043 0204 	orr.w	r2, r3, #4
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e03d      	b.n	8003d40 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d1d6      	bne.n	8003c80 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f06f 0212 	mvn.w	r2, #18
 8003cda:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d123      	bne.n	8003d3e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11f      	bne.n	8003d3e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d04:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d006      	beq.n	8003d1a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d111      	bne.n	8003d3e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d105      	bne.n	8003d3e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	f043 0201 	orr.w	r2, r3, #1
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
	...

08003d64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x1c>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e105      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x228>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2b09      	cmp	r3, #9
 8003d8e:	d925      	bls.n	8003ddc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68d9      	ldr	r1, [r3, #12]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4613      	mov	r3, r2
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	4413      	add	r3, r2
 8003da4:	3b1e      	subs	r3, #30
 8003da6:	2207      	movs	r2, #7
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	43da      	mvns	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	400a      	ands	r2, r1
 8003db4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68d9      	ldr	r1, [r3, #12]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	4603      	mov	r3, r0
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	4403      	add	r3, r0
 8003dce:	3b1e      	subs	r3, #30
 8003dd0:	409a      	lsls	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	60da      	str	r2, [r3, #12]
 8003dda:	e022      	b.n	8003e22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6919      	ldr	r1, [r3, #16]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	461a      	mov	r2, r3
 8003dea:	4613      	mov	r3, r2
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	4413      	add	r3, r2
 8003df0:	2207      	movs	r2, #7
 8003df2:	fa02 f303 	lsl.w	r3, r2, r3
 8003df6:	43da      	mvns	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	400a      	ands	r2, r1
 8003dfe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6919      	ldr	r1, [r3, #16]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	4618      	mov	r0, r3
 8003e12:	4603      	mov	r3, r0
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	4403      	add	r3, r0
 8003e18:	409a      	lsls	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b06      	cmp	r3, #6
 8003e28:	d824      	bhi.n	8003e74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	4613      	mov	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	3b05      	subs	r3, #5
 8003e3c:	221f      	movs	r2, #31
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43da      	mvns	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	400a      	ands	r2, r1
 8003e4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	4618      	mov	r0, r3
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4413      	add	r3, r2
 8003e64:	3b05      	subs	r3, #5
 8003e66:	fa00 f203 	lsl.w	r2, r0, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e72:	e04c      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b0c      	cmp	r3, #12
 8003e7a:	d824      	bhi.n	8003ec6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4413      	add	r3, r2
 8003e8c:	3b23      	subs	r3, #35	@ 0x23
 8003e8e:	221f      	movs	r2, #31
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	43da      	mvns	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	400a      	ands	r2, r1
 8003e9c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	4618      	mov	r0, r3
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	3b23      	subs	r3, #35	@ 0x23
 8003eb8:	fa00 f203 	lsl.w	r2, r0, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ec4:	e023      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	3b41      	subs	r3, #65	@ 0x41
 8003ed8:	221f      	movs	r2, #31
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43da      	mvns	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	400a      	ands	r2, r1
 8003ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685a      	ldr	r2, [r3, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4413      	add	r3, r2
 8003f00:	3b41      	subs	r3, #65	@ 0x41
 8003f02:	fa00 f203 	lsl.w	r2, r0, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f0e:	4b22      	ldr	r3, [pc, #136]	@ (8003f98 <HAL_ADC_ConfigChannel+0x234>)
 8003f10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a21      	ldr	r2, [pc, #132]	@ (8003f9c <HAL_ADC_ConfigChannel+0x238>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d109      	bne.n	8003f30 <HAL_ADC_ConfigChannel+0x1cc>
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b12      	cmp	r3, #18
 8003f22:	d105      	bne.n	8003f30 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a19      	ldr	r2, [pc, #100]	@ (8003f9c <HAL_ADC_ConfigChannel+0x238>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d123      	bne.n	8003f82 <HAL_ADC_ConfigChannel+0x21e>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b10      	cmp	r3, #16
 8003f40:	d003      	beq.n	8003f4a <HAL_ADC_ConfigChannel+0x1e6>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b11      	cmp	r3, #17
 8003f48:	d11b      	bne.n	8003f82 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d111      	bne.n	8003f82 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f5e:	4b10      	ldr	r3, [pc, #64]	@ (8003fa0 <HAL_ADC_ConfigChannel+0x23c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a10      	ldr	r2, [pc, #64]	@ (8003fa4 <HAL_ADC_ConfigChannel+0x240>)
 8003f64:	fba2 2303 	umull	r2, r3, r2, r3
 8003f68:	0c9a      	lsrs	r2, r3, #18
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003f74:	e002      	b.n	8003f7c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f9      	bne.n	8003f76 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	40012300 	.word	0x40012300
 8003f9c:	40012000 	.word	0x40012000
 8003fa0:	20000004 	.word	0x20000004
 8003fa4:	431bde83 	.word	0x431bde83

08003fa8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fb0:	4b79      	ldr	r3, [pc, #484]	@ (8004198 <ADC_Init+0x1f0>)
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6859      	ldr	r1, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	021a      	lsls	r2, r3, #8
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004000:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6859      	ldr	r1, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004022:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6899      	ldr	r1, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403a:	4a58      	ldr	r2, [pc, #352]	@ (800419c <ADC_Init+0x1f4>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d022      	beq.n	8004086 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800404e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6899      	ldr	r1, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004070:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6899      	ldr	r1, [r3, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	430a      	orrs	r2, r1
 8004082:	609a      	str	r2, [r3, #8]
 8004084:	e00f      	b.n	80040a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004094:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80040a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 0202 	bic.w	r2, r2, #2
 80040b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6899      	ldr	r1, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	7e1b      	ldrb	r3, [r3, #24]
 80040c0:	005a      	lsls	r2, r3, #1
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d01b      	beq.n	800410c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80040f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6859      	ldr	r1, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	3b01      	subs	r3, #1
 8004100:	035a      	lsls	r2, r3, #13
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	605a      	str	r2, [r3, #4]
 800410a:	e007      	b.n	800411c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800411a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800412a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69db      	ldr	r3, [r3, #28]
 8004136:	3b01      	subs	r3, #1
 8004138:	051a      	lsls	r2, r3, #20
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004150:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6899      	ldr	r1, [r3, #8]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800415e:	025a      	lsls	r2, r3, #9
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	430a      	orrs	r2, r1
 8004166:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004176:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6899      	ldr	r1, [r3, #8]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	029a      	lsls	r2, r3, #10
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	609a      	str	r2, [r3, #8]
}
 800418c:	bf00      	nop
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	40012300 	.word	0x40012300
 800419c:	0f000001 	.word	0x0f000001

080041a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e0ed      	b.n	800438e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fe ff4a 	bl	8003058 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0201 	orr.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041d4:	f7ff fbb4 	bl	8003940 <HAL_GetTick>
 80041d8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041da:	e012      	b.n	8004202 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041dc:	f7ff fbb0 	bl	8003940 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b0a      	cmp	r3, #10
 80041e8:	d90b      	bls.n	8004202 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2205      	movs	r2, #5
 80041fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e0c5      	b.n	800438e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0e5      	beq.n	80041dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0202 	bic.w	r2, r2, #2
 800421e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004220:	f7ff fb8e 	bl	8003940 <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004226:	e012      	b.n	800424e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004228:	f7ff fb8a 	bl	8003940 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b0a      	cmp	r3, #10
 8004234:	d90b      	bls.n	800424e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2205      	movs	r2, #5
 8004246:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e09f      	b.n	800438e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e5      	bne.n	8004228 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	7e1b      	ldrb	r3, [r3, #24]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d108      	bne.n	8004276 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	e007      	b.n	8004286 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004284:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	7e5b      	ldrb	r3, [r3, #25]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d108      	bne.n	80042a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e007      	b.n	80042b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	7e9b      	ldrb	r3, [r3, #26]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d108      	bne.n	80042ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0220 	orr.w	r2, r2, #32
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	e007      	b.n	80042da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0220 	bic.w	r2, r2, #32
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	7edb      	ldrb	r3, [r3, #27]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d108      	bne.n	80042f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0210 	bic.w	r2, r2, #16
 80042f0:	601a      	str	r2, [r3, #0]
 80042f2:	e007      	b.n	8004304 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0210 	orr.w	r2, r2, #16
 8004302:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	7f1b      	ldrb	r3, [r3, #28]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d108      	bne.n	800431e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 0208 	orr.w	r2, r2, #8
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	e007      	b.n	800432e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0208 	bic.w	r2, r2, #8
 800432c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	7f5b      	ldrb	r3, [r3, #29]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d108      	bne.n	8004348 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0204 	orr.w	r2, r2, #4
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	e007      	b.n	8004358 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 0204 	bic.w	r2, r2, #4
 8004356:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	ea42 0103 	orr.w	r1, r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	1e5a      	subs	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043a8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80043aa:	7dfb      	ldrb	r3, [r7, #23]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d003      	beq.n	80043b8 <HAL_CAN_ConfigFilter+0x20>
 80043b0:	7dfb      	ldrb	r3, [r7, #23]
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	f040 80be 	bne.w	8004534 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80043b8:	4b65      	ldr	r3, [pc, #404]	@ (8004550 <HAL_CAN_ConfigFilter+0x1b8>)
 80043ba:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80043c2:	f043 0201 	orr.w	r2, r3, #1
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80043d2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e6:	021b      	lsls	r3, r3, #8
 80043e8:	431a      	orrs	r2, r3
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	f003 031f 	and.w	r3, r3, #31
 80043f8:	2201      	movs	r2, #1
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	43db      	mvns	r3, r3
 800440a:	401a      	ands	r2, r3
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d123      	bne.n	8004462 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	43db      	mvns	r3, r3
 8004424:	401a      	ands	r2, r3
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800443c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	3248      	adds	r2, #72	@ 0x48
 8004442:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004456:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004458:	6939      	ldr	r1, [r7, #16]
 800445a:	3348      	adds	r3, #72	@ 0x48
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	440b      	add	r3, r1
 8004460:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d122      	bne.n	80044b0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	431a      	orrs	r2, r3
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800448a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	3248      	adds	r2, #72	@ 0x48
 8004490:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80044a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80044a6:	6939      	ldr	r1, [r7, #16]
 80044a8:	3348      	adds	r3, #72	@ 0x48
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	440b      	add	r3, r1
 80044ae:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d109      	bne.n	80044cc <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	43db      	mvns	r3, r3
 80044c2:	401a      	ands	r2, r3
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80044ca:	e007      	b.n	80044dc <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	431a      	orrs	r2, r3
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d109      	bne.n	80044f8 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	43db      	mvns	r3, r3
 80044ee:	401a      	ands	r2, r3
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80044f6:	e007      	b.n	8004508 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	431a      	orrs	r2, r3
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d107      	bne.n	8004520 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	431a      	orrs	r2, r3
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004526:	f023 0201 	bic.w	r2, r3, #1
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	e006      	b.n	8004542 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004538:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
  }
}
 8004542:	4618      	mov	r0, r3
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40006400 	.word	0x40006400

08004554 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b01      	cmp	r3, #1
 8004566:	d12e      	bne.n	80045c6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004580:	f7ff f9de 	bl	8003940 <HAL_GetTick>
 8004584:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004586:	e012      	b.n	80045ae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004588:	f7ff f9da 	bl	8003940 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b0a      	cmp	r3, #10
 8004594:	d90b      	bls.n	80045ae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2205      	movs	r2, #5
 80045a6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e012      	b.n	80045d4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1e5      	bne.n	8004588 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e006      	b.n	80045d4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ca:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
  }
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80045dc:	b480      	push	{r7}
 80045de:	b089      	sub	sp, #36	@ 0x24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
 80045e8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045f0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80045fa:	7ffb      	ldrb	r3, [r7, #31]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d003      	beq.n	8004608 <HAL_CAN_AddTxMessage+0x2c>
 8004600:	7ffb      	ldrb	r3, [r7, #31]
 8004602:	2b02      	cmp	r3, #2
 8004604:	f040 80ad 	bne.w	8004762 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10a      	bne.n	8004628 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004618:	2b00      	cmp	r3, #0
 800461a:	d105      	bne.n	8004628 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004622:	2b00      	cmp	r3, #0
 8004624:	f000 8095 	beq.w	8004752 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	0e1b      	lsrs	r3, r3, #24
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004632:	2201      	movs	r2, #1
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	409a      	lsls	r2, r3
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10d      	bne.n	8004660 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800464e:	68f9      	ldr	r1, [r7, #12]
 8004650:	6809      	ldr	r1, [r1, #0]
 8004652:	431a      	orrs	r2, r3
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	3318      	adds	r3, #24
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	440b      	add	r3, r1
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	e00f      	b.n	8004680 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800466a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004670:	68f9      	ldr	r1, [r7, #12]
 8004672:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004674:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	3318      	adds	r3, #24
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	440b      	add	r3, r1
 800467e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6819      	ldr	r1, [r3, #0]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	691a      	ldr	r2, [r3, #16]
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	3318      	adds	r3, #24
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	440b      	add	r3, r1
 8004690:	3304      	adds	r3, #4
 8004692:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	7d1b      	ldrb	r3, [r3, #20]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d111      	bne.n	80046c0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	3318      	adds	r3, #24
 80046a4:	011b      	lsls	r3, r3, #4
 80046a6:	4413      	add	r3, r2
 80046a8:	3304      	adds	r3, #4
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	6811      	ldr	r1, [r2, #0]
 80046b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	3318      	adds	r3, #24
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	440b      	add	r3, r1
 80046bc:	3304      	adds	r3, #4
 80046be:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3307      	adds	r3, #7
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	061a      	lsls	r2, r3, #24
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3306      	adds	r3, #6
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	041b      	lsls	r3, r3, #16
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3305      	adds	r3, #5
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	4313      	orrs	r3, r2
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	3204      	adds	r2, #4
 80046e0:	7812      	ldrb	r2, [r2, #0]
 80046e2:	4610      	mov	r0, r2
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	6811      	ldr	r1, [r2, #0]
 80046e8:	ea43 0200 	orr.w	r2, r3, r0
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	440b      	add	r3, r1
 80046f2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80046f6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3303      	adds	r3, #3
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	061a      	lsls	r2, r3, #24
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3302      	adds	r3, #2
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	041b      	lsls	r3, r3, #16
 8004708:	431a      	orrs	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3301      	adds	r3, #1
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	021b      	lsls	r3, r3, #8
 8004712:	4313      	orrs	r3, r2
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	7812      	ldrb	r2, [r2, #0]
 8004718:	4610      	mov	r0, r2
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	6811      	ldr	r1, [r2, #0]
 800471e:	ea43 0200 	orr.w	r2, r3, r0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	440b      	add	r3, r1
 8004728:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800472c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	3318      	adds	r3, #24
 8004736:	011b      	lsls	r3, r3, #4
 8004738:	4413      	add	r3, r2
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	6811      	ldr	r1, [r2, #0]
 8004740:	f043 0201 	orr.w	r2, r3, #1
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	3318      	adds	r3, #24
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	440b      	add	r3, r1
 800474c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e00e      	b.n	8004770 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004756:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e006      	b.n	8004770 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004766:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
  }
}
 8004770:	4618      	mov	r0, r3
 8004772:	3724      	adds	r7, #36	@ 0x24
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004790:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004792:	7dfb      	ldrb	r3, [r7, #23]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d003      	beq.n	80047a0 <HAL_CAN_GetRxMessage+0x24>
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	2b02      	cmp	r3, #2
 800479c:	f040 8103 	bne.w	80049a6 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10e      	bne.n	80047c4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d116      	bne.n	80047e2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e0f7      	b.n	80049b4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d107      	bne.n	80047e2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e0e8      	b.n	80049b4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	331b      	adds	r3, #27
 80047ea:	011b      	lsls	r3, r3, #4
 80047ec:	4413      	add	r3, r2
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0204 	and.w	r2, r3, #4
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10c      	bne.n	800481a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	331b      	adds	r3, #27
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	4413      	add	r3, r2
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	0d5b      	lsrs	r3, r3, #21
 8004810:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	e00b      	b.n	8004832 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	331b      	adds	r3, #27
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	4413      	add	r3, r2
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	08db      	lsrs	r3, r3, #3
 800482a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	331b      	adds	r3, #27
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	4413      	add	r3, r2
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0202 	and.w	r2, r3, #2
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	331b      	adds	r3, #27
 8004850:	011b      	lsls	r3, r3, #4
 8004852:	4413      	add	r3, r2
 8004854:	3304      	adds	r3, #4
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2208      	movs	r2, #8
 8004864:	611a      	str	r2, [r3, #16]
 8004866:	e00b      	b.n	8004880 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	331b      	adds	r3, #27
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	4413      	add	r3, r2
 8004874:	3304      	adds	r3, #4
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 020f 	and.w	r2, r3, #15
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	331b      	adds	r3, #27
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	4413      	add	r3, r2
 800488c:	3304      	adds	r3, #4
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	0a1b      	lsrs	r3, r3, #8
 8004892:	b2da      	uxtb	r2, r3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	331b      	adds	r3, #27
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	4413      	add	r3, r2
 80048a4:	3304      	adds	r3, #4
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	0c1b      	lsrs	r3, r3, #16
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	0a1a      	lsrs	r2, r3, #8
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	3301      	adds	r3, #1
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	011b      	lsls	r3, r3, #4
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	0c1a      	lsrs	r2, r3, #16
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	3302      	adds	r3, #2
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	011b      	lsls	r3, r3, #4
 8004902:	4413      	add	r3, r2
 8004904:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	0e1a      	lsrs	r2, r3, #24
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	3303      	adds	r3, #3
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	4413      	add	r3, r2
 800491e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	3304      	adds	r3, #4
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	011b      	lsls	r3, r3, #4
 8004934:	4413      	add	r3, r2
 8004936:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	0a1a      	lsrs	r2, r3, #8
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	3305      	adds	r3, #5
 8004942:	b2d2      	uxtb	r2, r2
 8004944:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	4413      	add	r3, r2
 8004950:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	0c1a      	lsrs	r2, r3, #16
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	3306      	adds	r3, #6
 800495c:	b2d2      	uxtb	r2, r2
 800495e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	4413      	add	r3, r2
 800496a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	0e1a      	lsrs	r2, r3, #24
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	3307      	adds	r3, #7
 8004976:	b2d2      	uxtb	r2, r2
 8004978:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d108      	bne.n	8004992 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	68da      	ldr	r2, [r3, #12]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0220 	orr.w	r2, r2, #32
 800498e:	60da      	str	r2, [r3, #12]
 8004990:	e007      	b.n	80049a2 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	691a      	ldr	r2, [r3, #16]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0220 	orr.w	r2, r2, #32
 80049a0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	e006      	b.n	80049b4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
  }
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	371c      	adds	r7, #28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049d0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80049d2:	7bfb      	ldrb	r3, [r7, #15]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d002      	beq.n	80049de <HAL_CAN_ActivateNotification+0x1e>
 80049d8:	7bfb      	ldrb	r3, [r7, #15]
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d109      	bne.n	80049f2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6959      	ldr	r1, [r3, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80049ee:	2300      	movs	r3, #0
 80049f0:	e006      	b.n	8004a00 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
  }
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	@ 0x28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004a14:	2300      	movs	r3, #0
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d07c      	beq.n	8004b4c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d023      	beq.n	8004aa4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2201      	movs	r2, #1
 8004a62:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f983 	bl	8004d7a <HAL_CAN_TxMailbox0CompleteCallback>
 8004a74:	e016      	b.n	8004aa4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	f003 0304 	and.w	r3, r3, #4
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d004      	beq.n	8004a8a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004a86:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a88:	e00c      	b.n	8004aa4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a9c:	e002      	b.n	8004aa4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f989 	bl	8004db6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d024      	beq.n	8004af8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ab6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f963 	bl	8004d8e <HAL_CAN_TxMailbox1CompleteCallback>
 8004ac8:	e016      	b.n	8004af8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d004      	beq.n	8004ade <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8004adc:	e00c      	b.n	8004af8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d004      	beq.n	8004af2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af0:	e002      	b.n	8004af8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f969 	bl	8004dca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d024      	beq.n	8004b4c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004b0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f943 	bl	8004da2 <HAL_CAN_TxMailbox2CompleteCallback>
 8004b1c:	e016      	b.n	8004b4c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d004      	beq.n	8004b32 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b30:	e00c      	b.n	8004b4c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d004      	beq.n	8004b46 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b42:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b44:	e002      	b.n	8004b4c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f949 	bl	8004dde <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	f003 0308 	and.w	r3, r3, #8
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00c      	beq.n	8004b70 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f003 0310 	and.w	r3, r3, #16
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d007      	beq.n	8004b70 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b66:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004b70:	6a3b      	ldr	r3, [r7, #32]
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00b      	beq.n	8004b92 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d006      	beq.n	8004b92 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2208      	movs	r2, #8
 8004b8a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f930 	bl	8004df2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d009      	beq.n	8004bb0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc ff90 	bl	8001ad0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00c      	beq.n	8004bd4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004bca:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2210      	movs	r2, #16
 8004bd2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	f003 0320 	and.w	r3, r3, #32
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00b      	beq.n	8004bf6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d006      	beq.n	8004bf6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2208      	movs	r2, #8
 8004bee:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 f912 	bl	8004e1a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d009      	beq.n	8004c14 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0303 	and.w	r3, r3, #3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f8f9 	bl	8004e06 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	f003 0310 	and.w	r3, r3, #16
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d006      	beq.n	8004c36 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2210      	movs	r2, #16
 8004c2e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f8fc 	bl	8004e2e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00b      	beq.n	8004c58 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d006      	beq.n	8004c58 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2208      	movs	r2, #8
 8004c50:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f8f5 	bl	8004e42 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004c58:	6a3b      	ldr	r3, [r7, #32]
 8004c5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d07b      	beq.n	8004d5a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d072      	beq.n	8004d52 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004c6c:	6a3b      	ldr	r3, [r7, #32]
 8004c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d008      	beq.n	8004c88 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c82:	f043 0301 	orr.w	r3, r3, #1
 8004c86:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d008      	beq.n	8004ca4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	f043 0302 	orr.w	r3, r3, #2
 8004ca2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d008      	beq.n	8004cc0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	f043 0304 	orr.w	r3, r3, #4
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d043      	beq.n	8004d52 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d03e      	beq.n	8004d52 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cda:	2b60      	cmp	r3, #96	@ 0x60
 8004cdc:	d02b      	beq.n	8004d36 <HAL_CAN_IRQHandler+0x32a>
 8004cde:	2b60      	cmp	r3, #96	@ 0x60
 8004ce0:	d82e      	bhi.n	8004d40 <HAL_CAN_IRQHandler+0x334>
 8004ce2:	2b50      	cmp	r3, #80	@ 0x50
 8004ce4:	d022      	beq.n	8004d2c <HAL_CAN_IRQHandler+0x320>
 8004ce6:	2b50      	cmp	r3, #80	@ 0x50
 8004ce8:	d82a      	bhi.n	8004d40 <HAL_CAN_IRQHandler+0x334>
 8004cea:	2b40      	cmp	r3, #64	@ 0x40
 8004cec:	d019      	beq.n	8004d22 <HAL_CAN_IRQHandler+0x316>
 8004cee:	2b40      	cmp	r3, #64	@ 0x40
 8004cf0:	d826      	bhi.n	8004d40 <HAL_CAN_IRQHandler+0x334>
 8004cf2:	2b30      	cmp	r3, #48	@ 0x30
 8004cf4:	d010      	beq.n	8004d18 <HAL_CAN_IRQHandler+0x30c>
 8004cf6:	2b30      	cmp	r3, #48	@ 0x30
 8004cf8:	d822      	bhi.n	8004d40 <HAL_CAN_IRQHandler+0x334>
 8004cfa:	2b10      	cmp	r3, #16
 8004cfc:	d002      	beq.n	8004d04 <HAL_CAN_IRQHandler+0x2f8>
 8004cfe:	2b20      	cmp	r3, #32
 8004d00:	d005      	beq.n	8004d0e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004d02:	e01d      	b.n	8004d40 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	f043 0308 	orr.w	r3, r3, #8
 8004d0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d0c:	e019      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	f043 0310 	orr.w	r3, r3, #16
 8004d14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d16:	e014      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1a:	f043 0320 	orr.w	r3, r3, #32
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d20:	e00f      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d28:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d2a:	e00a      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d34:	e005      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d3c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004d3e:	e000      	b.n	8004d42 <HAL_CAN_IRQHandler+0x336>
            break;
 8004d40:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699a      	ldr	r2, [r3, #24]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004d50:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2204      	movs	r2, #4
 8004d58:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d008      	beq.n	8004d72 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f872 	bl	8004e56 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004d72:	bf00      	nop
 8004d74:	3728      	adds	r7, #40	@ 0x28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004d96:	bf00      	nop
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr

08004db6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004dde:	b480      	push	{r7}
 8004de0:	b083      	sub	sp, #12
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b083      	sub	sp, #12
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004e22:	bf00      	nop
 8004e24:	370c      	adds	r7, #12
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b083      	sub	sp, #12
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b083      	sub	sp, #12
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004e5e:	bf00      	nop
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f003 0307 	and.w	r3, r3, #7
 8004e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e88:	4013      	ands	r3, r2
 8004e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e9e:	4a04      	ldr	r2, [pc, #16]	@ (8004eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	60d3      	str	r3, [r2, #12]
}
 8004ea4:	bf00      	nop
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	e000ed00 	.word	0xe000ed00

08004eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004eb8:	4b04      	ldr	r3, [pc, #16]	@ (8004ecc <__NVIC_GetPriorityGrouping+0x18>)
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	0a1b      	lsrs	r3, r3, #8
 8004ebe:	f003 0307 	and.w	r3, r3, #7
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	e000ed00 	.word	0xe000ed00

08004ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	db0b      	blt.n	8004efa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ee2:	79fb      	ldrb	r3, [r7, #7]
 8004ee4:	f003 021f 	and.w	r2, r3, #31
 8004ee8:	4907      	ldr	r1, [pc, #28]	@ (8004f08 <__NVIC_EnableIRQ+0x38>)
 8004eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eee:	095b      	lsrs	r3, r3, #5
 8004ef0:	2001      	movs	r0, #1
 8004ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8004ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004efa:	bf00      	nop
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	e000e100 	.word	0xe000e100

08004f0c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	db12      	blt.n	8004f44 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f1e:	79fb      	ldrb	r3, [r7, #7]
 8004f20:	f003 021f 	and.w	r2, r3, #31
 8004f24:	490a      	ldr	r1, [pc, #40]	@ (8004f50 <__NVIC_DisableIRQ+0x44>)
 8004f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2a:	095b      	lsrs	r3, r3, #5
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8004f32:	3320      	adds	r3, #32
 8004f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004f38:	f3bf 8f4f 	dsb	sy
}
 8004f3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004f3e:	f3bf 8f6f 	isb	sy
}
 8004f42:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	e000e100 	.word	0xe000e100

08004f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	6039      	str	r1, [r7, #0]
 8004f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	db0a      	blt.n	8004f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	490c      	ldr	r1, [pc, #48]	@ (8004fa0 <__NVIC_SetPriority+0x4c>)
 8004f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f72:	0112      	lsls	r2, r2, #4
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	440b      	add	r3, r1
 8004f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f7c:	e00a      	b.n	8004f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	4908      	ldr	r1, [pc, #32]	@ (8004fa4 <__NVIC_SetPriority+0x50>)
 8004f84:	79fb      	ldrb	r3, [r7, #7]
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	3b04      	subs	r3, #4
 8004f8c:	0112      	lsls	r2, r2, #4
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	440b      	add	r3, r1
 8004f92:	761a      	strb	r2, [r3, #24]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	e000e100 	.word	0xe000e100
 8004fa4:	e000ed00 	.word	0xe000ed00

08004fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b089      	sub	sp, #36	@ 0x24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f1c3 0307 	rsb	r3, r3, #7
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	bf28      	it	cs
 8004fc6:	2304      	movcs	r3, #4
 8004fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	2b06      	cmp	r3, #6
 8004fd0:	d902      	bls.n	8004fd8 <NVIC_EncodePriority+0x30>
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3b03      	subs	r3, #3
 8004fd6:	e000      	b.n	8004fda <NVIC_EncodePriority+0x32>
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	43da      	mvns	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	401a      	ands	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffa:	43d9      	mvns	r1, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005000:	4313      	orrs	r3, r2
         );
}
 8005002:	4618      	mov	r0, r3
 8005004:	3724      	adds	r7, #36	@ 0x24
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
	...

08005010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	3b01      	subs	r3, #1
 800501c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005020:	d301      	bcc.n	8005026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005022:	2301      	movs	r3, #1
 8005024:	e00f      	b.n	8005046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005026:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <SysTick_Config+0x40>)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	3b01      	subs	r3, #1
 800502c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800502e:	210f      	movs	r1, #15
 8005030:	f04f 30ff 	mov.w	r0, #4294967295
 8005034:	f7ff ff8e 	bl	8004f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005038:	4b05      	ldr	r3, [pc, #20]	@ (8005050 <SysTick_Config+0x40>)
 800503a:	2200      	movs	r2, #0
 800503c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800503e:	4b04      	ldr	r3, [pc, #16]	@ (8005050 <SysTick_Config+0x40>)
 8005040:	2207      	movs	r2, #7
 8005042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	e000e010 	.word	0xe000e010

08005054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff ff05 	bl	8004e6c <__NVIC_SetPriorityGrouping>
}
 8005062:	bf00      	nop
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	4603      	mov	r3, r0
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
 8005076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005078:	2300      	movs	r3, #0
 800507a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800507c:	f7ff ff1a 	bl	8004eb4 <__NVIC_GetPriorityGrouping>
 8005080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	6978      	ldr	r0, [r7, #20]
 8005088:	f7ff ff8e 	bl	8004fa8 <NVIC_EncodePriority>
 800508c:	4602      	mov	r2, r0
 800508e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005092:	4611      	mov	r1, r2
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff ff5d 	bl	8004f54 <__NVIC_SetPriority>
}
 800509a:	bf00      	nop
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b082      	sub	sp, #8
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	4603      	mov	r3, r0
 80050aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7ff ff0d 	bl	8004ed0 <__NVIC_EnableIRQ>
}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b082      	sub	sp, #8
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	4603      	mov	r3, r0
 80050c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80050c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7ff ff1d 	bl	8004f0c <__NVIC_DisableIRQ>
}
 80050d2:	bf00      	nop
 80050d4:	3708      	adds	r7, #8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b082      	sub	sp, #8
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f7ff ff94 	bl	8005010 <SysTick_Config>
 80050e8:	4603      	mov	r3, r0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d004      	beq.n	8005110 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2280      	movs	r2, #128	@ 0x80
 800510a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e00c      	b.n	800512a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2205      	movs	r2, #5
 8005114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0201 	bic.w	r2, r2, #1
 8005126:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005144:	b2db      	uxtb	r3, r3
}
 8005146:	4618      	mov	r0, r3
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005154:	b480      	push	{r7}
 8005156:	b089      	sub	sp, #36	@ 0x24
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800515e:	2300      	movs	r3, #0
 8005160:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005162:	2300      	movs	r3, #0
 8005164:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005166:	2300      	movs	r3, #0
 8005168:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800516a:	2300      	movs	r3, #0
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	e16b      	b.n	8005448 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005170:	2201      	movs	r2, #1
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4013      	ands	r3, r2
 8005182:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	429a      	cmp	r2, r3
 800518a:	f040 815a 	bne.w	8005442 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	2b01      	cmp	r3, #1
 8005198:	d005      	beq.n	80051a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d130      	bne.n	8005208 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	2203      	movs	r2, #3
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	43db      	mvns	r3, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68da      	ldr	r2, [r3, #12]
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	005b      	lsls	r3, r3, #1
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051dc:	2201      	movs	r2, #1
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	fa02 f303 	lsl.w	r3, r2, r3
 80051e4:	43db      	mvns	r3, r3
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	4013      	ands	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	091b      	lsrs	r3, r3, #4
 80051f2:	f003 0201 	and.w	r2, r3, #1
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	fa02 f303 	lsl.w	r3, r2, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4313      	orrs	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f003 0303 	and.w	r3, r3, #3
 8005210:	2b03      	cmp	r3, #3
 8005212:	d017      	beq.n	8005244 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	2203      	movs	r2, #3
 8005220:	fa02 f303 	lsl.w	r3, r2, r3
 8005224:	43db      	mvns	r3, r3
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	4013      	ands	r3, r2
 800522a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4313      	orrs	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d123      	bne.n	8005298 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	08da      	lsrs	r2, r3, #3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3208      	adds	r2, #8
 8005258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800525c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	f003 0307 	and.w	r3, r3, #7
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	220f      	movs	r2, #15
 8005268:	fa02 f303 	lsl.w	r3, r2, r3
 800526c:	43db      	mvns	r3, r3
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	4013      	ands	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	f003 0307 	and.w	r3, r3, #7
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	fa02 f303 	lsl.w	r3, r2, r3
 8005284:	69ba      	ldr	r2, [r7, #24]
 8005286:	4313      	orrs	r3, r2
 8005288:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	08da      	lsrs	r2, r3, #3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	3208      	adds	r2, #8
 8005292:	69b9      	ldr	r1, [r7, #24]
 8005294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	2203      	movs	r2, #3
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	43db      	mvns	r3, r3
 80052aa:	69ba      	ldr	r2, [r7, #24]
 80052ac:	4013      	ands	r3, r2
 80052ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f003 0203 	and.w	r2, r3, #3
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	fa02 f303 	lsl.w	r3, r2, r3
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 80b4 	beq.w	8005442 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	4b60      	ldr	r3, [pc, #384]	@ (8005460 <HAL_GPIO_Init+0x30c>)
 80052e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e2:	4a5f      	ldr	r2, [pc, #380]	@ (8005460 <HAL_GPIO_Init+0x30c>)
 80052e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80052ea:	4b5d      	ldr	r3, [pc, #372]	@ (8005460 <HAL_GPIO_Init+0x30c>)
 80052ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005464 <HAL_GPIO_Init+0x310>)
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	089b      	lsrs	r3, r3, #2
 80052fc:	3302      	adds	r3, #2
 80052fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	220f      	movs	r2, #15
 800530e:	fa02 f303 	lsl.w	r3, r2, r3
 8005312:	43db      	mvns	r3, r3
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	4013      	ands	r3, r2
 8005318:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a52      	ldr	r2, [pc, #328]	@ (8005468 <HAL_GPIO_Init+0x314>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d02b      	beq.n	800537a <HAL_GPIO_Init+0x226>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a51      	ldr	r2, [pc, #324]	@ (800546c <HAL_GPIO_Init+0x318>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d025      	beq.n	8005376 <HAL_GPIO_Init+0x222>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a50      	ldr	r2, [pc, #320]	@ (8005470 <HAL_GPIO_Init+0x31c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d01f      	beq.n	8005372 <HAL_GPIO_Init+0x21e>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a4f      	ldr	r2, [pc, #316]	@ (8005474 <HAL_GPIO_Init+0x320>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d019      	beq.n	800536e <HAL_GPIO_Init+0x21a>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a4e      	ldr	r2, [pc, #312]	@ (8005478 <HAL_GPIO_Init+0x324>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d013      	beq.n	800536a <HAL_GPIO_Init+0x216>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a4d      	ldr	r2, [pc, #308]	@ (800547c <HAL_GPIO_Init+0x328>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d00d      	beq.n	8005366 <HAL_GPIO_Init+0x212>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a4c      	ldr	r2, [pc, #304]	@ (8005480 <HAL_GPIO_Init+0x32c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d007      	beq.n	8005362 <HAL_GPIO_Init+0x20e>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a4b      	ldr	r2, [pc, #300]	@ (8005484 <HAL_GPIO_Init+0x330>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d101      	bne.n	800535e <HAL_GPIO_Init+0x20a>
 800535a:	2307      	movs	r3, #7
 800535c:	e00e      	b.n	800537c <HAL_GPIO_Init+0x228>
 800535e:	2308      	movs	r3, #8
 8005360:	e00c      	b.n	800537c <HAL_GPIO_Init+0x228>
 8005362:	2306      	movs	r3, #6
 8005364:	e00a      	b.n	800537c <HAL_GPIO_Init+0x228>
 8005366:	2305      	movs	r3, #5
 8005368:	e008      	b.n	800537c <HAL_GPIO_Init+0x228>
 800536a:	2304      	movs	r3, #4
 800536c:	e006      	b.n	800537c <HAL_GPIO_Init+0x228>
 800536e:	2303      	movs	r3, #3
 8005370:	e004      	b.n	800537c <HAL_GPIO_Init+0x228>
 8005372:	2302      	movs	r3, #2
 8005374:	e002      	b.n	800537c <HAL_GPIO_Init+0x228>
 8005376:	2301      	movs	r3, #1
 8005378:	e000      	b.n	800537c <HAL_GPIO_Init+0x228>
 800537a:	2300      	movs	r3, #0
 800537c:	69fa      	ldr	r2, [r7, #28]
 800537e:	f002 0203 	and.w	r2, r2, #3
 8005382:	0092      	lsls	r2, r2, #2
 8005384:	4093      	lsls	r3, r2
 8005386:	69ba      	ldr	r2, [r7, #24]
 8005388:	4313      	orrs	r3, r2
 800538a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800538c:	4935      	ldr	r1, [pc, #212]	@ (8005464 <HAL_GPIO_Init+0x310>)
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	089b      	lsrs	r3, r3, #2
 8005392:	3302      	adds	r3, #2
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800539a:	4b3b      	ldr	r3, [pc, #236]	@ (8005488 <HAL_GPIO_Init+0x334>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	43db      	mvns	r3, r3
 80053a4:	69ba      	ldr	r2, [r7, #24]
 80053a6:	4013      	ands	r3, r2
 80053a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80053be:	4a32      	ldr	r2, [pc, #200]	@ (8005488 <HAL_GPIO_Init+0x334>)
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80053c4:	4b30      	ldr	r3, [pc, #192]	@ (8005488 <HAL_GPIO_Init+0x334>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	43db      	mvns	r3, r3
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	4013      	ands	r3, r2
 80053d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d003      	beq.n	80053e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80053e0:	69ba      	ldr	r2, [r7, #24]
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80053e8:	4a27      	ldr	r2, [pc, #156]	@ (8005488 <HAL_GPIO_Init+0x334>)
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80053ee:	4b26      	ldr	r3, [pc, #152]	@ (8005488 <HAL_GPIO_Init+0x334>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	43db      	mvns	r3, r3
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	4013      	ands	r3, r2
 80053fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800540a:	69ba      	ldr	r2, [r7, #24]
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	4313      	orrs	r3, r2
 8005410:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005412:	4a1d      	ldr	r2, [pc, #116]	@ (8005488 <HAL_GPIO_Init+0x334>)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005418:	4b1b      	ldr	r3, [pc, #108]	@ (8005488 <HAL_GPIO_Init+0x334>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	43db      	mvns	r3, r3
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	4013      	ands	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	4313      	orrs	r3, r2
 800543a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800543c:	4a12      	ldr	r2, [pc, #72]	@ (8005488 <HAL_GPIO_Init+0x334>)
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	3301      	adds	r3, #1
 8005446:	61fb      	str	r3, [r7, #28]
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	2b0f      	cmp	r3, #15
 800544c:	f67f ae90 	bls.w	8005170 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005450:	bf00      	nop
 8005452:	bf00      	nop
 8005454:	3724      	adds	r7, #36	@ 0x24
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	40023800 	.word	0x40023800
 8005464:	40013800 	.word	0x40013800
 8005468:	40020000 	.word	0x40020000
 800546c:	40020400 	.word	0x40020400
 8005470:	40020800 	.word	0x40020800
 8005474:	40020c00 	.word	0x40020c00
 8005478:	40021000 	.word	0x40021000
 800547c:	40021400 	.word	0x40021400
 8005480:	40021800 	.word	0x40021800
 8005484:	40021c00 	.word	0x40021c00
 8005488:	40013c00 	.word	0x40013c00

0800548c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	460b      	mov	r3, r1
 8005496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691a      	ldr	r2, [r3, #16]
 800549c:	887b      	ldrh	r3, [r7, #2]
 800549e:	4013      	ands	r3, r2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
 80054a8:	e001      	b.n	80054ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054aa:	2300      	movs	r3, #0
 80054ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	807b      	strh	r3, [r7, #2]
 80054c8:	4613      	mov	r3, r2
 80054ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80054cc:	787b      	ldrb	r3, [r7, #1]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054d2:	887a      	ldrh	r2, [r7, #2]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80054d8:	e003      	b.n	80054e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80054da:	887b      	ldrh	r3, [r7, #2]
 80054dc:	041a      	lsls	r2, r3, #16
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	619a      	str	r2, [r3, #24]
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b085      	sub	sp, #20
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	460b      	mov	r3, r1
 80054f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005500:	887a      	ldrh	r2, [r7, #2]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4013      	ands	r3, r2
 8005506:	041a      	lsls	r2, r3, #16
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	43d9      	mvns	r1, r3
 800550c:	887b      	ldrh	r3, [r7, #2]
 800550e:	400b      	ands	r3, r1
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	619a      	str	r2, [r3, #24]
}
 8005516:	bf00      	nop
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
	...

08005524 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	4603      	mov	r3, r0
 800552c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800552e:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005530:	695a      	ldr	r2, [r3, #20]
 8005532:	88fb      	ldrh	r3, [r7, #6]
 8005534:	4013      	ands	r3, r2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d006      	beq.n	8005548 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800553a:	4a05      	ldr	r2, [pc, #20]	@ (8005550 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800553c:	88fb      	ldrh	r3, [r7, #6]
 800553e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005540:	88fb      	ldrh	r3, [r7, #6]
 8005542:	4618      	mov	r0, r3
 8005544:	f7fc f9a6 	bl	8001894 <HAL_GPIO_EXTI_Callback>
  }
}
 8005548:	bf00      	nop
 800554a:	3708      	adds	r7, #8
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40013c00 	.word	0x40013c00

08005554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e12b      	b.n	80057be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	d106      	bne.n	8005580 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7fd fe1e 	bl	80031bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2224      	movs	r2, #36	@ 0x24
 8005584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0201 	bic.w	r2, r2, #1
 8005596:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80055b8:	f003 f83c 	bl	8008634 <HAL_RCC_GetPCLK1Freq>
 80055bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	4a81      	ldr	r2, [pc, #516]	@ (80057c8 <HAL_I2C_Init+0x274>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d807      	bhi.n	80055d8 <HAL_I2C_Init+0x84>
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	4a80      	ldr	r2, [pc, #512]	@ (80057cc <HAL_I2C_Init+0x278>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	bf94      	ite	ls
 80055d0:	2301      	movls	r3, #1
 80055d2:	2300      	movhi	r3, #0
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	e006      	b.n	80055e6 <HAL_I2C_Init+0x92>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4a7d      	ldr	r2, [pc, #500]	@ (80057d0 <HAL_I2C_Init+0x27c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	bf94      	ite	ls
 80055e0:	2301      	movls	r3, #1
 80055e2:	2300      	movhi	r3, #0
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e0e7      	b.n	80057be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4a78      	ldr	r2, [pc, #480]	@ (80057d4 <HAL_I2C_Init+0x280>)
 80055f2:	fba2 2303 	umull	r2, r3, r2, r3
 80055f6:	0c9b      	lsrs	r3, r3, #18
 80055f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	4a6a      	ldr	r2, [pc, #424]	@ (80057c8 <HAL_I2C_Init+0x274>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d802      	bhi.n	8005628 <HAL_I2C_Init+0xd4>
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	3301      	adds	r3, #1
 8005626:	e009      	b.n	800563c <HAL_I2C_Init+0xe8>
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800562e:	fb02 f303 	mul.w	r3, r2, r3
 8005632:	4a69      	ldr	r2, [pc, #420]	@ (80057d8 <HAL_I2C_Init+0x284>)
 8005634:	fba2 2303 	umull	r2, r3, r2, r3
 8005638:	099b      	lsrs	r3, r3, #6
 800563a:	3301      	adds	r3, #1
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	430b      	orrs	r3, r1
 8005642:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800564e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	495c      	ldr	r1, [pc, #368]	@ (80057c8 <HAL_I2C_Init+0x274>)
 8005658:	428b      	cmp	r3, r1
 800565a:	d819      	bhi.n	8005690 <HAL_I2C_Init+0x13c>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	1e59      	subs	r1, r3, #1
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	fbb1 f3f3 	udiv	r3, r1, r3
 800566a:	1c59      	adds	r1, r3, #1
 800566c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005670:	400b      	ands	r3, r1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00a      	beq.n	800568c <HAL_I2C_Init+0x138>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	1e59      	subs	r1, r3, #1
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	fbb1 f3f3 	udiv	r3, r1, r3
 8005684:	3301      	adds	r3, #1
 8005686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800568a:	e051      	b.n	8005730 <HAL_I2C_Init+0x1dc>
 800568c:	2304      	movs	r3, #4
 800568e:	e04f      	b.n	8005730 <HAL_I2C_Init+0x1dc>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d111      	bne.n	80056bc <HAL_I2C_Init+0x168>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	1e58      	subs	r0, r3, #1
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6859      	ldr	r1, [r3, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	440b      	add	r3, r1
 80056a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80056aa:	3301      	adds	r3, #1
 80056ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	bf0c      	ite	eq
 80056b4:	2301      	moveq	r3, #1
 80056b6:	2300      	movne	r3, #0
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	e012      	b.n	80056e2 <HAL_I2C_Init+0x18e>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	1e58      	subs	r0, r3, #1
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6859      	ldr	r1, [r3, #4]
 80056c4:	460b      	mov	r3, r1
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	440b      	add	r3, r1
 80056ca:	0099      	lsls	r1, r3, #2
 80056cc:	440b      	add	r3, r1
 80056ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80056d2:	3301      	adds	r3, #1
 80056d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bf0c      	ite	eq
 80056dc:	2301      	moveq	r3, #1
 80056de:	2300      	movne	r3, #0
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <HAL_I2C_Init+0x196>
 80056e6:	2301      	movs	r3, #1
 80056e8:	e022      	b.n	8005730 <HAL_I2C_Init+0x1dc>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10e      	bne.n	8005710 <HAL_I2C_Init+0x1bc>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	1e58      	subs	r0, r3, #1
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6859      	ldr	r1, [r3, #4]
 80056fa:	460b      	mov	r3, r1
 80056fc:	005b      	lsls	r3, r3, #1
 80056fe:	440b      	add	r3, r1
 8005700:	fbb0 f3f3 	udiv	r3, r0, r3
 8005704:	3301      	adds	r3, #1
 8005706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800570a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800570e:	e00f      	b.n	8005730 <HAL_I2C_Init+0x1dc>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	1e58      	subs	r0, r3, #1
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6859      	ldr	r1, [r3, #4]
 8005718:	460b      	mov	r3, r1
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	440b      	add	r3, r1
 800571e:	0099      	lsls	r1, r3, #2
 8005720:	440b      	add	r3, r1
 8005722:	fbb0 f3f3 	udiv	r3, r0, r3
 8005726:	3301      	adds	r3, #1
 8005728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800572c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	6809      	ldr	r1, [r1, #0]
 8005734:	4313      	orrs	r3, r2
 8005736:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	69da      	ldr	r2, [r3, #28]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800575e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	6911      	ldr	r1, [r2, #16]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	68d2      	ldr	r2, [r2, #12]
 800576a:	4311      	orrs	r1, r2
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	6812      	ldr	r2, [r2, #0]
 8005770:	430b      	orrs	r3, r1
 8005772:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	695a      	ldr	r2, [r3, #20]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0201 	orr.w	r2, r2, #1
 800579e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2220      	movs	r2, #32
 80057aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	000186a0 	.word	0x000186a0
 80057cc:	001e847f 	.word	0x001e847f
 80057d0:	003d08ff 	.word	0x003d08ff
 80057d4:	431bde83 	.word	0x431bde83
 80057d8:	10624dd3 	.word	0x10624dd3

080057dc <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ee:	2b80      	cmp	r3, #128	@ 0x80
 80057f0:	d103      	bne.n	80057fa <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2200      	movs	r2, #0
 80057f8:	611a      	str	r2, [r3, #16]
  }
}
 80057fa:	bf00      	nop
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
	...

08005808 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b088      	sub	sp, #32
 800580c:	af02      	add	r7, sp, #8
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	4608      	mov	r0, r1
 8005812:	4611      	mov	r1, r2
 8005814:	461a      	mov	r2, r3
 8005816:	4603      	mov	r3, r0
 8005818:	817b      	strh	r3, [r7, #10]
 800581a:	460b      	mov	r3, r1
 800581c:	813b      	strh	r3, [r7, #8]
 800581e:	4613      	mov	r3, r2
 8005820:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005822:	f7fe f88d 	bl	8003940 <HAL_GetTick>
 8005826:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582e:	b2db      	uxtb	r3, r3
 8005830:	2b20      	cmp	r3, #32
 8005832:	f040 80d9 	bne.w	80059e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	2319      	movs	r3, #25
 800583c:	2201      	movs	r2, #1
 800583e:	496d      	ldr	r1, [pc, #436]	@ (80059f4 <HAL_I2C_Mem_Write+0x1ec>)
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f002 f81b 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d001      	beq.n	8005850 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800584c:	2302      	movs	r3, #2
 800584e:	e0cc      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005856:	2b01      	cmp	r3, #1
 8005858:	d101      	bne.n	800585e <HAL_I2C_Mem_Write+0x56>
 800585a:	2302      	movs	r3, #2
 800585c:	e0c5      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b01      	cmp	r3, #1
 8005872:	d007      	beq.n	8005884 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0201 	orr.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005892:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2221      	movs	r2, #33	@ 0x21
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2240      	movs	r2, #64	@ 0x40
 80058a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a3a      	ldr	r2, [r7, #32]
 80058ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4a4d      	ldr	r2, [pc, #308]	@ (80059f8 <HAL_I2C_Mem_Write+0x1f0>)
 80058c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058c6:	88f8      	ldrh	r0, [r7, #6]
 80058c8:	893a      	ldrh	r2, [r7, #8]
 80058ca:	8979      	ldrh	r1, [r7, #10]
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	9301      	str	r3, [sp, #4]
 80058d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	4603      	mov	r3, r0
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f001 fdaa 	bl	8007430 <I2C_RequestMemoryWrite>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d052      	beq.n	8005988 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e081      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f002 f8e0 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00d      	beq.n	8005912 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d107      	bne.n	800590e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800590c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e06b      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005916:	781a      	ldrb	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005922:	1c5a      	adds	r2, r3, #1
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005938:	b29b      	uxth	r3, r3
 800593a:	3b01      	subs	r3, #1
 800593c:	b29a      	uxth	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	f003 0304 	and.w	r3, r3, #4
 800594c:	2b04      	cmp	r3, #4
 800594e:	d11b      	bne.n	8005988 <HAL_I2C_Mem_Write+0x180>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005954:	2b00      	cmp	r3, #0
 8005956:	d017      	beq.n	8005988 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595c:	781a      	ldrb	r2, [r3, #0]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	1c5a      	adds	r2, r3, #1
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005972:	3b01      	subs	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800597e:	b29b      	uxth	r3, r3
 8005980:	3b01      	subs	r3, #1
 8005982:	b29a      	uxth	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1aa      	bne.n	80058e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f002 f8d3 	bl	8007b40 <I2C_WaitOnBTFFlagUntilTimeout>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00d      	beq.n	80059bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d107      	bne.n	80059b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e016      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80059e4:	2300      	movs	r3, #0
 80059e6:	e000      	b.n	80059ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80059e8:	2302      	movs	r3, #2
  }
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	00100002 	.word	0x00100002
 80059f8:	ffff0000 	.word	0xffff0000

080059fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08c      	sub	sp, #48	@ 0x30
 8005a00:	af02      	add	r7, sp, #8
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	4608      	mov	r0, r1
 8005a06:	4611      	mov	r1, r2
 8005a08:	461a      	mov	r2, r3
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	817b      	strh	r3, [r7, #10]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	813b      	strh	r3, [r7, #8]
 8005a12:	4613      	mov	r3, r2
 8005a14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a16:	f7fd ff93 	bl	8003940 <HAL_GetTick>
 8005a1a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	f040 8214 	bne.w	8005e52 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	2319      	movs	r3, #25
 8005a30:	2201      	movs	r2, #1
 8005a32:	497b      	ldr	r1, [pc, #492]	@ (8005c20 <HAL_I2C_Mem_Read+0x224>)
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f001 ff21 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a40:	2302      	movs	r3, #2
 8005a42:	e207      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d101      	bne.n	8005a52 <HAL_I2C_Mem_Read+0x56>
 8005a4e:	2302      	movs	r3, #2
 8005a50:	e200      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d007      	beq.n	8005a78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2222      	movs	r2, #34	@ 0x22
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2240      	movs	r2, #64	@ 0x40
 8005a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c24 <HAL_I2C_Mem_Read+0x228>)
 8005ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005aba:	88f8      	ldrh	r0, [r7, #6]
 8005abc:	893a      	ldrh	r2, [r7, #8]
 8005abe:	8979      	ldrh	r1, [r7, #10]
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	9301      	str	r3, [sp, #4]
 8005ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	4603      	mov	r3, r0
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f001 fd46 	bl	800755c <I2C_RequestMemoryRead>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e1bc      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d113      	bne.n	8005b0a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	623b      	str	r3, [r7, #32]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	623b      	str	r3, [r7, #32]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	623b      	str	r3, [r7, #32]
 8005af6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	e190      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d11b      	bne.n	8005b4a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b22:	2300      	movs	r3, #0
 8005b24:	61fb      	str	r3, [r7, #28]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	61fb      	str	r3, [r7, #28]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	61fb      	str	r3, [r7, #28]
 8005b36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	e170      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d11b      	bne.n	8005b8a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b60:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b72:	2300      	movs	r3, #0
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	61bb      	str	r3, [r7, #24]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	61bb      	str	r3, [r7, #24]
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	e150      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	617b      	str	r3, [r7, #20]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ba0:	e144      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba6:	2b03      	cmp	r3, #3
 8005ba8:	f200 80f1 	bhi.w	8005d8e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d123      	bne.n	8005bfc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f002 f83b 	bl	8007c34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e145      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	691a      	ldr	r2, [r3, #16]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd2:	b2d2      	uxtb	r2, r2
 8005bd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005be4:	3b01      	subs	r3, #1
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005bfa:	e117      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d14e      	bne.n	8005ca2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	4906      	ldr	r1, [pc, #24]	@ (8005c28 <HAL_I2C_Mem_Read+0x22c>)
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f001 fe34 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d008      	beq.n	8005c2c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e11a      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
 8005c1e:	bf00      	nop
 8005c20:	00100002 	.word	0x00100002
 8005c24:	ffff0000 	.word	0xffff0000
 8005c28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	691a      	ldr	r2, [r3, #16]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c46:	b2d2      	uxtb	r2, r2
 8005c48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4e:	1c5a      	adds	r2, r3, #1
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	3b01      	subs	r3, #1
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	691a      	ldr	r2, [r3, #16]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	b2d2      	uxtb	r2, r2
 8005c7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ca0:	e0c4      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca8:	2200      	movs	r2, #0
 8005caa:	496c      	ldr	r1, [pc, #432]	@ (8005e5c <HAL_I2C_Mem_Read+0x460>)
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f001 fde5 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e0cb      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	691a      	ldr	r2, [r3, #16]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d04:	2200      	movs	r2, #0
 8005d06:	4955      	ldr	r1, [pc, #340]	@ (8005e5c <HAL_I2C_Mem_Read+0x460>)
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f001 fdb7 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e09d      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	691a      	ldr	r2, [r3, #16]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3a:	1c5a      	adds	r2, r3, #1
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	3b01      	subs	r3, #1
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d64:	b2d2      	uxtb	r2, r2
 8005d66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6c:	1c5a      	adds	r2, r3, #1
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	3b01      	subs	r3, #1
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d8c:	e04e      	b.n	8005e2c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f001 ff4e 	bl	8007c34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e058      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	691a      	ldr	r2, [r3, #16]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dac:	b2d2      	uxtb	r2, r2
 8005dae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	f003 0304 	and.w	r3, r3, #4
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d124      	bne.n	8005e2c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d107      	bne.n	8005dfa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005df8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	691a      	ldr	r2, [r3, #16]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e04:	b2d2      	uxtb	r2, r2
 8005e06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	1c5a      	adds	r2, r3, #1
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	3b01      	subs	r3, #1
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f47f aeb6 	bne.w	8005ba2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e000      	b.n	8005e54 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e52:	2302      	movs	r3, #2
  }
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3728      	adds	r7, #40	@ 0x28
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	00010004 	.word	0x00010004

08005e60 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e78:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e80:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e88:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
 8005e8c:	2b10      	cmp	r3, #16
 8005e8e:	d003      	beq.n	8005e98 <HAL_I2C_EV_IRQHandler+0x38>
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
 8005e92:	2b40      	cmp	r3, #64	@ 0x40
 8005e94:	f040 80c1 	bne.w	800601a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10d      	bne.n	8005ece <HAL_I2C_EV_IRQHandler+0x6e>
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005eb8:	d003      	beq.n	8005ec2 <HAL_I2C_EV_IRQHandler+0x62>
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005ec0:	d101      	bne.n	8005ec6 <HAL_I2C_EV_IRQHandler+0x66>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <HAL_I2C_EV_IRQHandler+0x68>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	f000 8132 	beq.w	8006132 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00c      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x92>
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	0a5b      	lsrs	r3, r3, #9
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d006      	beq.n	8005ef2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f001 ff31 	bl	8007d4c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fcf4 	bl	80068d8 <I2C_Master_SB>
 8005ef0:	e092      	b.n	8006018 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	08db      	lsrs	r3, r3, #3
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d009      	beq.n	8005f12 <HAL_I2C_EV_IRQHandler+0xb2>
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	0a5b      	lsrs	r3, r3, #9
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 fd6a 	bl	80069e4 <I2C_Master_ADD10>
 8005f10:	e082      	b.n	8006018 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	085b      	lsrs	r3, r3, #1
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d009      	beq.n	8005f32 <HAL_I2C_EV_IRQHandler+0xd2>
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	0a5b      	lsrs	r3, r3, #9
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 fd84 	bl	8006a38 <I2C_Master_ADDR>
 8005f30:	e072      	b.n	8006018 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	089b      	lsrs	r3, r3, #2
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d03b      	beq.n	8005fb6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f4c:	f000 80f3 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	09db      	lsrs	r3, r3, #7
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00f      	beq.n	8005f7c <HAL_I2C_EV_IRQHandler+0x11c>
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	0a9b      	lsrs	r3, r3, #10
 8005f60:	f003 0301 	and.w	r3, r3, #1
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d009      	beq.n	8005f7c <HAL_I2C_EV_IRQHandler+0x11c>
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	089b      	lsrs	r3, r3, #2
 8005f6c:	f003 0301 	and.w	r3, r3, #1
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d103      	bne.n	8005f7c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 f94c 	bl	8006212 <I2C_MasterTransmit_TXE>
 8005f7a:	e04d      	b.n	8006018 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	089b      	lsrs	r3, r3, #2
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f000 80d6 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	0a5b      	lsrs	r3, r3, #9
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 80cf 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005f98:	7bbb      	ldrb	r3, [r7, #14]
 8005f9a:	2b21      	cmp	r3, #33	@ 0x21
 8005f9c:	d103      	bne.n	8005fa6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f9d3 	bl	800634a <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fa4:	e0c7      	b.n	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005fa6:	7bfb      	ldrb	r3, [r7, #15]
 8005fa8:	2b40      	cmp	r3, #64	@ 0x40
 8005faa:	f040 80c4 	bne.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 fa41 	bl	8006436 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005fb4:	e0bf      	b.n	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fc4:	f000 80b7 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	099b      	lsrs	r3, r3, #6
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00f      	beq.n	8005ff4 <HAL_I2C_EV_IRQHandler+0x194>
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	0a9b      	lsrs	r3, r3, #10
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d009      	beq.n	8005ff4 <HAL_I2C_EV_IRQHandler+0x194>
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	089b      	lsrs	r3, r3, #2
 8005fe4:	f003 0301 	and.w	r3, r3, #1
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d103      	bne.n	8005ff4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 faba 	bl	8006566 <I2C_MasterReceive_RXNE>
 8005ff2:	e011      	b.n	8006018 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	089b      	lsrs	r3, r3, #2
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 809a 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	0a5b      	lsrs	r3, r3, #9
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 8093 	beq.w	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 fb70 	bl	80066f6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006016:	e08e      	b.n	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006018:	e08d      	b.n	8006136 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601e:	2b00      	cmp	r3, #0
 8006020:	d004      	beq.n	800602c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	61fb      	str	r3, [r7, #28]
 800602a:	e007      	b.n	800603c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	085b      	lsrs	r3, r3, #1
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d012      	beq.n	800606e <HAL_I2C_EV_IRQHandler+0x20e>
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	0a5b      	lsrs	r3, r3, #9
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00c      	beq.n	800606e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006064:	69b9      	ldr	r1, [r7, #24]
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 ff35 	bl	8006ed6 <I2C_Slave_ADDR>
 800606c:	e066      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	091b      	lsrs	r3, r3, #4
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d009      	beq.n	800608e <HAL_I2C_EV_IRQHandler+0x22e>
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	0a5b      	lsrs	r3, r3, #9
 800607e:	f003 0301 	and.w	r3, r3, #1
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 ff70 	bl	8006f6c <I2C_Slave_STOPF>
 800608c:	e056      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800608e:	7bbb      	ldrb	r3, [r7, #14]
 8006090:	2b21      	cmp	r3, #33	@ 0x21
 8006092:	d002      	beq.n	800609a <HAL_I2C_EV_IRQHandler+0x23a>
 8006094:	7bbb      	ldrb	r3, [r7, #14]
 8006096:	2b29      	cmp	r3, #41	@ 0x29
 8006098:	d125      	bne.n	80060e6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	09db      	lsrs	r3, r3, #7
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00f      	beq.n	80060c6 <HAL_I2C_EV_IRQHandler+0x266>
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	0a9b      	lsrs	r3, r3, #10
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d009      	beq.n	80060c6 <HAL_I2C_EV_IRQHandler+0x266>
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	089b      	lsrs	r3, r3, #2
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d103      	bne.n	80060c6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fe4b 	bl	8006d5a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060c4:	e039      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	089b      	lsrs	r3, r3, #2
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d033      	beq.n	800613a <HAL_I2C_EV_IRQHandler+0x2da>
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	0a5b      	lsrs	r3, r3, #9
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d02d      	beq.n	800613a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 fe78 	bl	8006dd4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060e4:	e029      	b.n	800613a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	099b      	lsrs	r3, r3, #6
 80060ea:	f003 0301 	and.w	r3, r3, #1
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00f      	beq.n	8006112 <HAL_I2C_EV_IRQHandler+0x2b2>
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	0a9b      	lsrs	r3, r3, #10
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d009      	beq.n	8006112 <HAL_I2C_EV_IRQHandler+0x2b2>
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	089b      	lsrs	r3, r3, #2
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d103      	bne.n	8006112 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 fe83 	bl	8006e16 <I2C_SlaveReceive_RXNE>
 8006110:	e014      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	089b      	lsrs	r3, r3, #2
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00e      	beq.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	0a5b      	lsrs	r3, r3, #9
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d008      	beq.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 feb1 	bl	8006e92 <I2C_SlaveReceive_BTF>
 8006130:	e004      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800613a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800613c:	3720      	adds	r7, #32
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800614a:	bf00      	nop
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006156:	b480      	push	{r7}
 8006158:	b083      	sub	sp, #12
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800615e:	bf00      	nop
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006172:	bf00      	nop
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800617e:	b480      	push	{r7}
 8006180:	b083      	sub	sp, #12
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006186:	bf00      	nop
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	460b      	mov	r3, r1
 800619c:	70fb      	strb	r3, [r7, #3]
 800619e:	4613      	mov	r3, r2
 80061a0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b083      	sub	sp, #12
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80061fe:	b480      	push	{r7}
 8006200:	b083      	sub	sp, #12
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b084      	sub	sp, #16
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006220:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006228:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006234:	2b00      	cmp	r3, #0
 8006236:	d150      	bne.n	80062da <I2C_MasterTransmit_TXE+0xc8>
 8006238:	7bfb      	ldrb	r3, [r7, #15]
 800623a:	2b21      	cmp	r3, #33	@ 0x21
 800623c:	d14d      	bne.n	80062da <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	2b08      	cmp	r3, #8
 8006242:	d01d      	beq.n	8006280 <I2C_MasterTransmit_TXE+0x6e>
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	2b20      	cmp	r3, #32
 8006248:	d01a      	beq.n	8006280 <I2C_MasterTransmit_TXE+0x6e>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006250:	d016      	beq.n	8006280 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006260:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2211      	movs	r2, #17
 8006266:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2220      	movs	r2, #32
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7ff ff62 	bl	8006142 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800627e:	e060      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800628e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800629e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2220      	movs	r2, #32
 80062aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b40      	cmp	r3, #64	@ 0x40
 80062b8:	d107      	bne.n	80062ca <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f7ff ff7d 	bl	80061c2 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062c8:	e03b      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7ff ff35 	bl	8006142 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80062d8:	e033      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80062da:	7bfb      	ldrb	r3, [r7, #15]
 80062dc:	2b21      	cmp	r3, #33	@ 0x21
 80062de:	d005      	beq.n	80062ec <I2C_MasterTransmit_TXE+0xda>
 80062e0:	7bbb      	ldrb	r3, [r7, #14]
 80062e2:	2b40      	cmp	r3, #64	@ 0x40
 80062e4:	d12d      	bne.n	8006342 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80062e6:	7bfb      	ldrb	r3, [r7, #15]
 80062e8:	2b22      	cmp	r3, #34	@ 0x22
 80062ea:	d12a      	bne.n	8006342 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d108      	bne.n	8006308 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006304:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006306:	e01c      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b40      	cmp	r3, #64	@ 0x40
 8006312:	d103      	bne.n	800631c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f88e 	bl	8006436 <I2C_MemoryTransmit_TXE_BTF>
}
 800631a:	e012      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006320:	781a      	ldrb	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006336:	b29b      	uxth	r3, r3
 8006338:	3b01      	subs	r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006340:	e7ff      	b.n	8006342 <I2C_MasterTransmit_TXE+0x130>
 8006342:	bf00      	nop
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}

0800634a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800634a:	b580      	push	{r7, lr}
 800634c:	b084      	sub	sp, #16
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006356:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b21      	cmp	r3, #33	@ 0x21
 8006362:	d164      	bne.n	800642e <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006368:	b29b      	uxth	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d012      	beq.n	8006394 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006372:	781a      	ldrb	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637e:	1c5a      	adds	r2, r3, #1
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006388:	b29b      	uxth	r3, r3
 800638a:	3b01      	subs	r3, #1
 800638c:	b29a      	uxth	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006392:	e04c      	b.n	800642e <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2b08      	cmp	r3, #8
 8006398:	d01d      	beq.n	80063d6 <I2C_MasterTransmit_BTF+0x8c>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b20      	cmp	r3, #32
 800639e:	d01a      	beq.n	80063d6 <I2C_MasterTransmit_BTF+0x8c>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80063a6:	d016      	beq.n	80063d6 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80063b6:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2211      	movs	r2, #17
 80063bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7ff feb7 	bl	8006142 <HAL_I2C_MasterTxCpltCallback>
}
 80063d4:	e02b      	b.n	800642e <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80063e4:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063f4:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2220      	movs	r2, #32
 8006400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b40      	cmp	r3, #64	@ 0x40
 800640e:	d107      	bne.n	8006420 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff fed2 	bl	80061c2 <HAL_I2C_MemTxCpltCallback>
}
 800641e:	e006      	b.n	800642e <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f7ff fe8a 	bl	8006142 <HAL_I2C_MasterTxCpltCallback>
}
 800642e:	bf00      	nop
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}

08006436 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006436:	b580      	push	{r7, lr}
 8006438:	b084      	sub	sp, #16
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006444:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800644a:	2b00      	cmp	r3, #0
 800644c:	d11d      	bne.n	800648a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006452:	2b01      	cmp	r3, #1
 8006454:	d10b      	bne.n	800646e <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800645a:	b2da      	uxtb	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006466:	1c9a      	adds	r2, r3, #2
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800646c:	e077      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006472:	b29b      	uxth	r3, r3
 8006474:	121b      	asrs	r3, r3, #8
 8006476:	b2da      	uxtb	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006488:	e069      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800648e:	2b01      	cmp	r3, #1
 8006490:	d10b      	bne.n	80064aa <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006496:	b2da      	uxtb	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064a2:	1c5a      	adds	r2, r3, #1
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80064a8:	e059      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d152      	bne.n	8006558 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
 80064b4:	2b22      	cmp	r3, #34	@ 0x22
 80064b6:	d10d      	bne.n	80064d4 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064c6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80064d2:	e044      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d015      	beq.n	800650a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80064de:	7bfb      	ldrb	r3, [r7, #15]
 80064e0:	2b21      	cmp	r3, #33	@ 0x21
 80064e2:	d112      	bne.n	800650a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e8:	781a      	ldrb	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f4:	1c5a      	adds	r2, r3, #1
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064fe:	b29b      	uxth	r3, r3
 8006500:	3b01      	subs	r3, #1
 8006502:	b29a      	uxth	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006508:	e029      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d124      	bne.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006514:	7bfb      	ldrb	r3, [r7, #15]
 8006516:	2b21      	cmp	r3, #33	@ 0x21
 8006518:	d121      	bne.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006528:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006538:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2220      	movs	r2, #32
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7ff fe36 	bl	80061c2 <HAL_I2C_MemTxCpltCallback>
}
 8006556:	e002      	b.n	800655e <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7ff f93f 	bl	80057dc <I2C_Flush_DR>
}
 800655e:	bf00      	nop
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b084      	sub	sp, #16
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b22      	cmp	r3, #34	@ 0x22
 8006578:	f040 80b9 	bne.w	80066ee <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006580:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006586:	b29b      	uxth	r3, r3
 8006588:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	2b03      	cmp	r3, #3
 800658e:	d921      	bls.n	80065d4 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691a      	ldr	r2, [r3, #16]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	b2d2      	uxtb	r2, r2
 800659c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	1c5a      	adds	r2, r3, #1
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	3b01      	subs	r3, #1
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	2b03      	cmp	r3, #3
 80065be:	f040 8096 	bne.w	80066ee <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065d0:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80065d2:	e08c      	b.n	80066ee <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d07f      	beq.n	80066dc <I2C_MasterReceive_RXNE+0x176>
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d002      	beq.n	80065e8 <I2C_MasterReceive_RXNE+0x82>
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d179      	bne.n	80066dc <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f001 faf1 	bl	8007bd0 <I2C_WaitOnSTOPRequestThroughIT>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d14c      	bne.n	800668e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006602:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006612:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691a      	ldr	r2, [r3, #16]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006630:	b29b      	uxth	r3, r3
 8006632:	3b01      	subs	r3, #1
 8006634:	b29a      	uxth	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006648:	b2db      	uxtb	r3, r3
 800664a:	2b40      	cmp	r3, #64	@ 0x40
 800664c:	d10a      	bne.n	8006664 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7ff fdba 	bl	80061d6 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006662:	e044      	b.n	80066ee <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2b08      	cmp	r3, #8
 8006670:	d002      	beq.n	8006678 <I2C_MasterReceive_RXNE+0x112>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b20      	cmp	r3, #32
 8006676:	d103      	bne.n	8006680 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	@ 0x30
 800667e:	e002      	b.n	8006686 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2212      	movs	r2, #18
 8006684:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f7ff fd65 	bl	8006156 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800668c:	e02f      	b.n	80066ee <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800669c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	691a      	ldr	r2, [r3, #16]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a8:	b2d2      	uxtb	r2, r2
 80066aa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f7ff fd88 	bl	80061ea <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80066da:	e008      	b.n	80066ee <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	685a      	ldr	r2, [r3, #4]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ea:	605a      	str	r2, [r3, #4]
}
 80066ec:	e7ff      	b.n	80066ee <I2C_MasterReceive_RXNE+0x188>
 80066ee:	bf00      	nop
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b084      	sub	sp, #16
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006702:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006708:	b29b      	uxth	r3, r3
 800670a:	2b04      	cmp	r3, #4
 800670c:	d11b      	bne.n	8006746 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800671c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	691a      	ldr	r2, [r3, #16]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006728:	b2d2      	uxtb	r2, r2
 800672a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800673a:	b29b      	uxth	r3, r3
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006744:	e0c4      	b.n	80068d0 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800674a:	b29b      	uxth	r3, r3
 800674c:	2b03      	cmp	r3, #3
 800674e:	d129      	bne.n	80067a4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800675e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2b04      	cmp	r3, #4
 8006764:	d00a      	beq.n	800677c <I2C_MasterReceive_BTF+0x86>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b02      	cmp	r3, #2
 800676a:	d007      	beq.n	800677c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800677a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	691a      	ldr	r2, [r3, #16]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800678e:	1c5a      	adds	r2, r3, #1
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006798:	b29b      	uxth	r3, r3
 800679a:	3b01      	subs	r3, #1
 800679c:	b29a      	uxth	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80067a2:	e095      	b.n	80068d0 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d17d      	bne.n	80068aa <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d002      	beq.n	80067ba <I2C_MasterReceive_BTF+0xc4>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b10      	cmp	r3, #16
 80067b8:	d108      	bne.n	80067cc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	e016      	b.n	80067fa <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	d002      	beq.n	80067d8 <I2C_MasterReceive_BTF+0xe2>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2b02      	cmp	r3, #2
 80067d6:	d108      	bne.n	80067ea <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	e007      	b.n	80067fa <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067f8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006804:	b2d2      	uxtb	r2, r2
 8006806:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006816:	b29b      	uxth	r3, r3
 8006818:	3b01      	subs	r3, #1
 800681a:	b29a      	uxth	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691a      	ldr	r2, [r3, #16]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800683c:	b29b      	uxth	r3, r3
 800683e:	3b01      	subs	r3, #1
 8006840:	b29a      	uxth	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006854:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2220      	movs	r2, #32
 800685a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d10a      	bne.n	8006880 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f7ff fcac 	bl	80061d6 <HAL_I2C_MemRxCpltCallback>
}
 800687e:	e027      	b.n	80068d0 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2b08      	cmp	r3, #8
 800688c:	d002      	beq.n	8006894 <I2C_MasterReceive_BTF+0x19e>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2b20      	cmp	r3, #32
 8006892:	d103      	bne.n	800689c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	631a      	str	r2, [r3, #48]	@ 0x30
 800689a:	e002      	b.n	80068a2 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2212      	movs	r2, #18
 80068a0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff fc57 	bl	8006156 <HAL_I2C_MasterRxCpltCallback>
}
 80068a8:	e012      	b.n	80068d0 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	691a      	ldr	r2, [r3, #16]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b4:	b2d2      	uxtb	r2, r2
 80068b6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068bc:	1c5a      	adds	r2, r3, #1
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	3b01      	subs	r3, #1
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80068d0:	bf00      	nop
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80068d8:	b480      	push	{r7}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	2b40      	cmp	r3, #64	@ 0x40
 80068ea:	d117      	bne.n	800691c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d109      	bne.n	8006908 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	461a      	mov	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006904:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006906:	e067      	b.n	80069d8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800690c:	b2db      	uxtb	r3, r3
 800690e:	f043 0301 	orr.w	r3, r3, #1
 8006912:	b2da      	uxtb	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	611a      	str	r2, [r3, #16]
}
 800691a:	e05d      	b.n	80069d8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006924:	d133      	bne.n	800698e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800692c:	b2db      	uxtb	r3, r3
 800692e:	2b21      	cmp	r3, #33	@ 0x21
 8006930:	d109      	bne.n	8006946 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006936:	b2db      	uxtb	r3, r3
 8006938:	461a      	mov	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006942:	611a      	str	r2, [r3, #16]
 8006944:	e008      	b.n	8006958 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694a:	b2db      	uxtb	r3, r3
 800694c:	f043 0301 	orr.w	r3, r3, #1
 8006950:	b2da      	uxtb	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695c:	2b00      	cmp	r3, #0
 800695e:	d004      	beq.n	800696a <I2C_Master_SB+0x92>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006966:	2b00      	cmp	r3, #0
 8006968:	d108      	bne.n	800697c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696e:	2b00      	cmp	r3, #0
 8006970:	d032      	beq.n	80069d8 <I2C_Master_SB+0x100>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006978:	2b00      	cmp	r3, #0
 800697a:	d02d      	beq.n	80069d8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800698a:	605a      	str	r2, [r3, #4]
}
 800698c:	e024      	b.n	80069d8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10e      	bne.n	80069b4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699a:	b29b      	uxth	r3, r3
 800699c:	11db      	asrs	r3, r3, #7
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	f003 0306 	and.w	r3, r3, #6
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	f063 030f 	orn	r3, r3, #15
 80069aa:	b2da      	uxtb	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	611a      	str	r2, [r3, #16]
}
 80069b2:	e011      	b.n	80069d8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d10d      	bne.n	80069d8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	11db      	asrs	r3, r3, #7
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	f003 0306 	and.w	r3, r3, #6
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	f063 030e 	orn	r3, r3, #14
 80069d0:	b2da      	uxtb	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	611a      	str	r2, [r3, #16]
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d004      	beq.n	8006a0a <I2C_Master_ADD10+0x26>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d108      	bne.n	8006a1c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00c      	beq.n	8006a2c <I2C_Master_ADD10+0x48>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d007      	beq.n	8006a2c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a2a:	605a      	str	r2, [r3, #4]
  }
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b091      	sub	sp, #68	@ 0x44
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a46:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a54:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b22      	cmp	r3, #34	@ 0x22
 8006a60:	f040 8169 	bne.w	8006d36 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10f      	bne.n	8006a8c <I2C_Master_ADDR+0x54>
 8006a6c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006a70:	2b40      	cmp	r3, #64	@ 0x40
 8006a72:	d10b      	bne.n	8006a8c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a74:	2300      	movs	r3, #0
 8006a76:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8a:	e160      	b.n	8006d4e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d11d      	bne.n	8006ad0 <I2C_Master_ADDR+0x98>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006a9c:	d118      	bne.n	8006ad0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	695b      	ldr	r3, [r3, #20]
 8006aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	699b      	ldr	r3, [r3, #24]
 8006ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ac2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ac8:	1c5a      	adds	r2, r3, #1
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ace:	e13e      	b.n	8006d4e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d113      	bne.n	8006b02 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ada:	2300      	movs	r3, #0
 8006adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	e115      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	f040 808a 	bne.w	8006c22 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b14:	d137      	bne.n	8006b86 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b24:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b34:	d113      	bne.n	8006b5e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b44:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b46:	2300      	movs	r3, #0
 8006b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	695b      	ldr	r3, [r3, #20]
 8006b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	e0e7      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b5e:	2300      	movs	r3, #0
 8006b60:	623b      	str	r3, [r7, #32]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	695b      	ldr	r3, [r3, #20]
 8006b68:	623b      	str	r3, [r7, #32]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	623b      	str	r3, [r7, #32]
 8006b72:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	e0d3      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d02e      	beq.n	8006bea <I2C_Master_ADDR+0x1b2>
 8006b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b8e:	2b20      	cmp	r3, #32
 8006b90:	d02b      	beq.n	8006bea <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b94:	2b12      	cmp	r3, #18
 8006b96:	d102      	bne.n	8006b9e <I2C_Master_ADDR+0x166>
 8006b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d125      	bne.n	8006bea <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba0:	2b04      	cmp	r3, #4
 8006ba2:	d00e      	beq.n	8006bc2 <I2C_Master_ADDR+0x18a>
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d00b      	beq.n	8006bc2 <I2C_Master_ADDR+0x18a>
 8006baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bac:	2b10      	cmp	r3, #16
 8006bae:	d008      	beq.n	8006bc2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	e007      	b.n	8006bd2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006bd0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	61fb      	str	r3, [r7, #28]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	61fb      	str	r3, [r7, #28]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	61fb      	str	r3, [r7, #28]
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	e0a1      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bf8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	61bb      	str	r3, [r7, #24]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	61bb      	str	r3, [r7, #24]
 8006c0e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	e085      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d14d      	bne.n	8006cc8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2e:	2b04      	cmp	r3, #4
 8006c30:	d016      	beq.n	8006c60 <I2C_Master_ADDR+0x228>
 8006c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d013      	beq.n	8006c60 <I2C_Master_ADDR+0x228>
 8006c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3a:	2b10      	cmp	r3, #16
 8006c3c:	d010      	beq.n	8006c60 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c4c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	e007      	b.n	8006c70 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c6e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c7e:	d117      	bne.n	8006cb0 <I2C_Master_ADDR+0x278>
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c86:	d00b      	beq.n	8006ca0 <I2C_Master_ADDR+0x268>
 8006c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d008      	beq.n	8006ca0 <I2C_Master_ADDR+0x268>
 8006c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c90:	2b08      	cmp	r3, #8
 8006c92:	d005      	beq.n	8006ca0 <I2C_Master_ADDR+0x268>
 8006c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c96:	2b10      	cmp	r3, #16
 8006c98:	d002      	beq.n	8006ca0 <I2C_Master_ADDR+0x268>
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	2b20      	cmp	r3, #32
 8006c9e:	d107      	bne.n	8006cb0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006cae:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	617b      	str	r3, [r7, #20]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	617b      	str	r3, [r7, #20]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	699b      	ldr	r3, [r3, #24]
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	e032      	b.n	8006d2e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cd6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ce2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ce6:	d117      	bne.n	8006d18 <I2C_Master_ADDR+0x2e0>
 8006ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cee:	d00b      	beq.n	8006d08 <I2C_Master_ADDR+0x2d0>
 8006cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d008      	beq.n	8006d08 <I2C_Master_ADDR+0x2d0>
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf8:	2b08      	cmp	r3, #8
 8006cfa:	d005      	beq.n	8006d08 <I2C_Master_ADDR+0x2d0>
 8006cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cfe:	2b10      	cmp	r3, #16
 8006d00:	d002      	beq.n	8006d08 <I2C_Master_ADDR+0x2d0>
 8006d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d04:	2b20      	cmp	r3, #32
 8006d06:	d107      	bne.n	8006d18 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d16:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d18:	2300      	movs	r3, #0
 8006d1a:	613b      	str	r3, [r7, #16]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	613b      	str	r3, [r7, #16]
 8006d2c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006d34:	e00b      	b.n	8006d4e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d36:	2300      	movs	r3, #0
 8006d38:	60fb      	str	r3, [r7, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
}
 8006d4c:	e7ff      	b.n	8006d4e <I2C_Master_ADDR+0x316>
 8006d4e:	bf00      	nop
 8006d50:	3744      	adds	r7, #68	@ 0x44
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr

08006d5a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006d5a:	b580      	push	{r7, lr}
 8006d5c:	b084      	sub	sp, #16
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d68:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d02b      	beq.n	8006dcc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d78:	781a      	ldrb	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d84:	1c5a      	adds	r2, r3, #1
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	3b01      	subs	r3, #1
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d114      	bne.n	8006dcc <I2C_SlaveTransmit_TXE+0x72>
 8006da2:	7bfb      	ldrb	r3, [r7, #15]
 8006da4:	2b29      	cmp	r3, #41	@ 0x29
 8006da6:	d111      	bne.n	8006dcc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006db6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2221      	movs	r2, #33	@ 0x21
 8006dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2228      	movs	r2, #40	@ 0x28
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7ff f9cf 	bl	800616a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006dcc:	bf00      	nop
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}

08006dd4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d011      	beq.n	8006e0a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dea:	781a      	ldrb	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006df6:	1c5a      	adds	r2, r3, #1
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	3b01      	subs	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b084      	sub	sp, #16
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e24:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d02c      	beq.n	8006e8a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	691a      	ldr	r2, [r3, #16]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3a:	b2d2      	uxtb	r2, r2
 8006e3c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e42:	1c5a      	adds	r2, r3, #1
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d114      	bne.n	8006e8a <I2C_SlaveReceive_RXNE+0x74>
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
 8006e62:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e64:	d111      	bne.n	8006e8a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	685a      	ldr	r2, [r3, #4]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e74:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2222      	movs	r2, #34	@ 0x22
 8006e7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2228      	movs	r2, #40	@ 0x28
 8006e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff f97a 	bl	800617e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006e8a:	bf00      	nop
 8006e8c:	3710      	adds	r7, #16
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e92:	b480      	push	{r7}
 8006e94:	b083      	sub	sp, #12
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d012      	beq.n	8006eca <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	691a      	ldr	r2, [r3, #16]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eae:	b2d2      	uxtb	r2, r2
 8006eb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb6:	1c5a      	adds	r2, r3, #1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006ed6:	b580      	push	{r7, lr}
 8006ed8:	b084      	sub	sp, #16
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
 8006ede:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ef0:	2b28      	cmp	r3, #40	@ 0x28
 8006ef2:	d127      	bne.n	8006f44 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f02:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	089b      	lsrs	r3, r3, #2
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d101      	bne.n	8006f14 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006f10:	2301      	movs	r3, #1
 8006f12:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	09db      	lsrs	r3, r3, #7
 8006f18:	f003 0301 	and.w	r3, r3, #1
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d103      	bne.n	8006f28 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	81bb      	strh	r3, [r7, #12]
 8006f26:	e002      	b.n	8006f2e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006f36:	89ba      	ldrh	r2, [r7, #12]
 8006f38:	7bfb      	ldrb	r3, [r7, #15]
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff f928 	bl	8006192 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006f42:	e00e      	b.n	8006f62 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f44:	2300      	movs	r3, #0
 8006f46:	60bb      	str	r3, [r7, #8]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	60bb      	str	r3, [r7, #8]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	60bb      	str	r3, [r7, #8]
 8006f58:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006f62:	bf00      	nop
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
	...

08006f6c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f7a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006f8a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60bb      	str	r3, [r7, #8]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	60bb      	str	r3, [r7, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f042 0201 	orr.w	r2, r2, #1
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fb8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fc8:	d172      	bne.n	80070b0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006fca:	7bfb      	ldrb	r3, [r7, #15]
 8006fcc:	2b22      	cmp	r3, #34	@ 0x22
 8006fce:	d002      	beq.n	8006fd6 <I2C_Slave_STOPF+0x6a>
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
 8006fd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fd4:	d135      	bne.n	8007042 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	b29a      	uxth	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d005      	beq.n	8006ffa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ff2:	f043 0204 	orr.w	r2, r3, #4
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007008:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700e:	4618      	mov	r0, r3
 8007010:	f7fe f891 	bl	8005136 <HAL_DMA_GetState>
 8007014:	4603      	mov	r3, r0
 8007016:	2b01      	cmp	r3, #1
 8007018:	d049      	beq.n	80070ae <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800701e:	4a69      	ldr	r2, [pc, #420]	@ (80071c4 <I2C_Slave_STOPF+0x258>)
 8007020:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007026:	4618      	mov	r0, r3
 8007028:	f7fe f863 	bl	80050f2 <HAL_DMA_Abort_IT>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d03d      	beq.n	80070ae <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800703c:	4610      	mov	r0, r2
 800703e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007040:	e035      	b.n	80070ae <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	b29a      	uxth	r2, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	2b00      	cmp	r3, #0
 8007058:	d005      	beq.n	8007066 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705e:	f043 0204 	orr.w	r2, r3, #4
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007074:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800707a:	4618      	mov	r0, r3
 800707c:	f7fe f85b 	bl	8005136 <HAL_DMA_GetState>
 8007080:	4603      	mov	r3, r0
 8007082:	2b01      	cmp	r3, #1
 8007084:	d014      	beq.n	80070b0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800708a:	4a4e      	ldr	r2, [pc, #312]	@ (80071c4 <I2C_Slave_STOPF+0x258>)
 800708c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007092:	4618      	mov	r0, r3
 8007094:	f7fe f82d 	bl	80050f2 <HAL_DMA_Abort_IT>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d008      	beq.n	80070b0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80070a8:	4610      	mov	r0, r2
 80070aa:	4798      	blx	r3
 80070ac:	e000      	b.n	80070b0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80070ae:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d03e      	beq.n	8007138 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	2b04      	cmp	r3, #4
 80070c6:	d112      	bne.n	80070ee <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691a      	ldr	r2, [r3, #16]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f8:	2b40      	cmp	r3, #64	@ 0x40
 80070fa:	d112      	bne.n	8007122 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	691a      	ldr	r2, [r3, #16]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710e:	1c5a      	adds	r2, r3, #1
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007118:	b29b      	uxth	r3, r3
 800711a:	3b01      	subs	r3, #1
 800711c:	b29a      	uxth	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007126:	b29b      	uxth	r3, r3
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007130:	f043 0204 	orr.w	r2, r3, #4
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f843 	bl	80071cc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007146:	e039      	b.n	80071bc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007148:	7bfb      	ldrb	r3, [r7, #15]
 800714a:	2b2a      	cmp	r3, #42	@ 0x2a
 800714c:	d109      	bne.n	8007162 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2228      	movs	r2, #40	@ 0x28
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f7ff f80e 	bl	800617e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b28      	cmp	r3, #40	@ 0x28
 800716c:	d111      	bne.n	8007192 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a15      	ldr	r2, [pc, #84]	@ (80071c8 <I2C_Slave_STOPF+0x25c>)
 8007172:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2220      	movs	r2, #32
 800717e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f7ff f80f 	bl	80061ae <HAL_I2C_ListenCpltCallback>
}
 8007190:	e014      	b.n	80071bc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007196:	2b22      	cmp	r3, #34	@ 0x22
 8007198:	d002      	beq.n	80071a0 <I2C_Slave_STOPF+0x234>
 800719a:	7bfb      	ldrb	r3, [r7, #15]
 800719c:	2b22      	cmp	r3, #34	@ 0x22
 800719e:	d10d      	bne.n	80071bc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2220      	movs	r2, #32
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7fe ffe1 	bl	800617e <HAL_I2C_SlaveRxCpltCallback>
}
 80071bc:	bf00      	nop
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	0800772d 	.word	0x0800772d
 80071c8:	ffff0000 	.word	0xffff0000

080071cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80071e4:	7bbb      	ldrb	r3, [r7, #14]
 80071e6:	2b10      	cmp	r3, #16
 80071e8:	d002      	beq.n	80071f0 <I2C_ITError+0x24>
 80071ea:	7bbb      	ldrb	r3, [r7, #14]
 80071ec:	2b40      	cmp	r3, #64	@ 0x40
 80071ee:	d10a      	bne.n	8007206 <I2C_ITError+0x3a>
 80071f0:	7bfb      	ldrb	r3, [r7, #15]
 80071f2:	2b22      	cmp	r3, #34	@ 0x22
 80071f4:	d107      	bne.n	8007206 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007204:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007206:	7bfb      	ldrb	r3, [r7, #15]
 8007208:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800720c:	2b28      	cmp	r3, #40	@ 0x28
 800720e:	d107      	bne.n	8007220 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2228      	movs	r2, #40	@ 0x28
 800721a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800721e:	e015      	b.n	800724c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800722a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800722e:	d00a      	beq.n	8007246 <I2C_ITError+0x7a>
 8007230:	7bfb      	ldrb	r3, [r7, #15]
 8007232:	2b60      	cmp	r3, #96	@ 0x60
 8007234:	d007      	beq.n	8007246 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2220      	movs	r2, #32
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007256:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800725a:	d162      	bne.n	8007322 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800726a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007270:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b01      	cmp	r3, #1
 8007278:	d020      	beq.n	80072bc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800727e:	4a6a      	ldr	r2, [pc, #424]	@ (8007428 <I2C_ITError+0x25c>)
 8007280:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd ff33 	bl	80050f2 <HAL_DMA_Abort_IT>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 8089 	beq.w	80073a6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f022 0201 	bic.w	r2, r2, #1
 80072a2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2220      	movs	r2, #32
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80072b6:	4610      	mov	r0, r2
 80072b8:	4798      	blx	r3
 80072ba:	e074      	b.n	80073a6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c0:	4a59      	ldr	r2, [pc, #356]	@ (8007428 <I2C_ITError+0x25c>)
 80072c2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fd ff12 	bl	80050f2 <HAL_DMA_Abort_IT>
 80072ce:	4603      	mov	r3, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d068      	beq.n	80073a6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072de:	2b40      	cmp	r3, #64	@ 0x40
 80072e0:	d10b      	bne.n	80072fa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	691a      	ldr	r2, [r3, #16]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ec:	b2d2      	uxtb	r2, r2
 80072ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f4:	1c5a      	adds	r2, r3, #1
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f022 0201 	bic.w	r2, r2, #1
 8007308:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2220      	movs	r2, #32
 800730e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800731c:	4610      	mov	r0, r2
 800731e:	4798      	blx	r3
 8007320:	e041      	b.n	80073a6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007328:	b2db      	uxtb	r3, r3
 800732a:	2b60      	cmp	r3, #96	@ 0x60
 800732c:	d125      	bne.n	800737a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2220      	movs	r2, #32
 8007332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007346:	2b40      	cmp	r3, #64	@ 0x40
 8007348:	d10b      	bne.n	8007362 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	691a      	ldr	r2, [r3, #16]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007354:	b2d2      	uxtb	r2, r2
 8007356:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f022 0201 	bic.w	r2, r2, #1
 8007370:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7fe ff43 	bl	80061fe <HAL_I2C_AbortCpltCallback>
 8007378:	e015      	b.n	80073a6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007384:	2b40      	cmp	r3, #64	@ 0x40
 8007386:	d10b      	bne.n	80073a0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691a      	ldr	r2, [r3, #16]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007392:	b2d2      	uxtb	r2, r2
 8007394:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f7fe ff22 	bl	80061ea <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10e      	bne.n	80073d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d109      	bne.n	80073d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d104      	bne.n	80073d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d007      	beq.n	80073e4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685a      	ldr	r2, [r3, #4]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80073e2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073ea:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f0:	f003 0304 	and.w	r3, r3, #4
 80073f4:	2b04      	cmp	r3, #4
 80073f6:	d113      	bne.n	8007420 <I2C_ITError+0x254>
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	2b28      	cmp	r3, #40	@ 0x28
 80073fc:	d110      	bne.n	8007420 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a0a      	ldr	r2, [pc, #40]	@ (800742c <I2C_ITError+0x260>)
 8007402:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2220      	movs	r2, #32
 800740e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7fe fec7 	bl	80061ae <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007420:	bf00      	nop
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	0800772d 	.word	0x0800772d
 800742c:	ffff0000 	.word	0xffff0000

08007430 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b088      	sub	sp, #32
 8007434:	af02      	add	r7, sp, #8
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	4608      	mov	r0, r1
 800743a:	4611      	mov	r1, r2
 800743c:	461a      	mov	r2, r3
 800743e:	4603      	mov	r3, r0
 8007440:	817b      	strh	r3, [r7, #10]
 8007442:	460b      	mov	r3, r1
 8007444:	813b      	strh	r3, [r7, #8]
 8007446:	4613      	mov	r3, r2
 8007448:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007458:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	2200      	movs	r2, #0
 8007462:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fa08 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00d      	beq.n	800748e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800747c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007480:	d103      	bne.n	800748a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007488:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800748a:	2303      	movs	r3, #3
 800748c:	e05f      	b.n	800754e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800748e:	897b      	ldrh	r3, [r7, #10]
 8007490:	b2db      	uxtb	r3, r3
 8007492:	461a      	mov	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800749c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800749e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a0:	6a3a      	ldr	r2, [r7, #32]
 80074a2:	492d      	ldr	r1, [pc, #180]	@ (8007558 <I2C_RequestMemoryWrite+0x128>)
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 fa63 	bl	8007970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e04c      	b.n	800754e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074b4:	2300      	movs	r3, #0
 80074b6:	617b      	str	r3, [r7, #20]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	695b      	ldr	r3, [r3, #20]
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	617b      	str	r3, [r7, #20]
 80074c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074cc:	6a39      	ldr	r1, [r7, #32]
 80074ce:	68f8      	ldr	r0, [r7, #12]
 80074d0:	f000 faee 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00d      	beq.n	80074f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074de:	2b04      	cmp	r3, #4
 80074e0:	d107      	bne.n	80074f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e02b      	b.n	800754e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074f6:	88fb      	ldrh	r3, [r7, #6]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d105      	bne.n	8007508 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074fc:	893b      	ldrh	r3, [r7, #8]
 80074fe:	b2da      	uxtb	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	611a      	str	r2, [r3, #16]
 8007506:	e021      	b.n	800754c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007508:	893b      	ldrh	r3, [r7, #8]
 800750a:	0a1b      	lsrs	r3, r3, #8
 800750c:	b29b      	uxth	r3, r3
 800750e:	b2da      	uxtb	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007518:	6a39      	ldr	r1, [r7, #32]
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f000 fac8 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00d      	beq.n	8007542 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800752a:	2b04      	cmp	r3, #4
 800752c:	d107      	bne.n	800753e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800753c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e005      	b.n	800754e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007542:	893b      	ldrh	r3, [r7, #8]
 8007544:	b2da      	uxtb	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	00010002 	.word	0x00010002

0800755c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b088      	sub	sp, #32
 8007560:	af02      	add	r7, sp, #8
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	4608      	mov	r0, r1
 8007566:	4611      	mov	r1, r2
 8007568:	461a      	mov	r2, r3
 800756a:	4603      	mov	r3, r0
 800756c:	817b      	strh	r3, [r7, #10]
 800756e:	460b      	mov	r3, r1
 8007570:	813b      	strh	r3, [r7, #8]
 8007572:	4613      	mov	r3, r2
 8007574:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007584:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007594:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	2200      	movs	r2, #0
 800759e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 f96a 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00d      	beq.n	80075ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075bc:	d103      	bne.n	80075c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e0aa      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80075ca:	897b      	ldrh	r3, [r7, #10]
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	461a      	mov	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80075d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	6a3a      	ldr	r2, [r7, #32]
 80075de:	4952      	ldr	r1, [pc, #328]	@ (8007728 <I2C_RequestMemoryRead+0x1cc>)
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f000 f9c5 	bl	8007970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d001      	beq.n	80075f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e097      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075f0:	2300      	movs	r3, #0
 80075f2:	617b      	str	r3, [r7, #20]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	617b      	str	r3, [r7, #20]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	617b      	str	r3, [r7, #20]
 8007604:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007608:	6a39      	ldr	r1, [r7, #32]
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f000 fa50 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d00d      	beq.n	8007632 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800761a:	2b04      	cmp	r3, #4
 800761c:	d107      	bne.n	800762e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800762c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e076      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007632:	88fb      	ldrh	r3, [r7, #6]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d105      	bne.n	8007644 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007638:	893b      	ldrh	r3, [r7, #8]
 800763a:	b2da      	uxtb	r2, r3
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	611a      	str	r2, [r3, #16]
 8007642:	e021      	b.n	8007688 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007644:	893b      	ldrh	r3, [r7, #8]
 8007646:	0a1b      	lsrs	r3, r3, #8
 8007648:	b29b      	uxth	r3, r3
 800764a:	b2da      	uxtb	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007654:	6a39      	ldr	r1, [r7, #32]
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f000 fa2a 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00d      	beq.n	800767e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007666:	2b04      	cmp	r3, #4
 8007668:	d107      	bne.n	800767a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007678:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e050      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800767e:	893b      	ldrh	r3, [r7, #8]
 8007680:	b2da      	uxtb	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800768a:	6a39      	ldr	r1, [r7, #32]
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	f000 fa0f 	bl	8007ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00d      	beq.n	80076b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800769c:	2b04      	cmp	r3, #4
 800769e:	d107      	bne.n	80076b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e035      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c6:	9300      	str	r3, [sp, #0]
 80076c8:	6a3b      	ldr	r3, [r7, #32]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f000 f8d3 	bl	800787c <I2C_WaitOnFlagUntilTimeout>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d00d      	beq.n	80076f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ea:	d103      	bne.n	80076f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80076f4:	2303      	movs	r3, #3
 80076f6:	e013      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80076f8:	897b      	ldrh	r3, [r7, #10]
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	f043 0301 	orr.w	r3, r3, #1
 8007700:	b2da      	uxtb	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770a:	6a3a      	ldr	r2, [r7, #32]
 800770c:	4906      	ldr	r1, [pc, #24]	@ (8007728 <I2C_RequestMemoryRead+0x1cc>)
 800770e:	68f8      	ldr	r0, [r7, #12]
 8007710:	f000 f92e 	bl	8007970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	e000      	b.n	8007720 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	00010002 	.word	0x00010002

0800772c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007734:	2300      	movs	r3, #0
 8007736:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800773c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007744:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007746:	4b4b      	ldr	r3, [pc, #300]	@ (8007874 <I2C_DMAAbort+0x148>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	08db      	lsrs	r3, r3, #3
 800774c:	4a4a      	ldr	r2, [pc, #296]	@ (8007878 <I2C_DMAAbort+0x14c>)
 800774e:	fba2 2303 	umull	r2, r3, r2, r3
 8007752:	0a1a      	lsrs	r2, r3, #8
 8007754:	4613      	mov	r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	4413      	add	r3, r2
 800775a:	00da      	lsls	r2, r3, #3
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d106      	bne.n	8007774 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776a:	f043 0220 	orr.w	r2, r3, #32
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007772:	e00a      	b.n	800778a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	3b01      	subs	r3, #1
 8007778:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007788:	d0ea      	beq.n	8007760 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007796:	2200      	movs	r2, #0
 8007798:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d003      	beq.n	80077aa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a6:	2200      	movs	r2, #0
 80077a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077b8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	2200      	movs	r2, #0
 80077be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d003      	beq.n	80077d0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077cc:	2200      	movs	r2, #0
 80077ce:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d003      	beq.n	80077e0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077dc:	2200      	movs	r2, #0
 80077de:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f022 0201 	bic.w	r2, r2, #1
 80077ee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b60      	cmp	r3, #96	@ 0x60
 80077fa:	d10e      	bne.n	800781a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2220      	movs	r2, #32
 8007800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	2200      	movs	r2, #0
 8007808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	2200      	movs	r2, #0
 8007810:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007812:	6978      	ldr	r0, [r7, #20]
 8007814:	f7fe fcf3 	bl	80061fe <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007818:	e027      	b.n	800786a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800781a:	7cfb      	ldrb	r3, [r7, #19]
 800781c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007820:	2b28      	cmp	r3, #40	@ 0x28
 8007822:	d117      	bne.n	8007854 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f042 0201 	orr.w	r2, r2, #1
 8007832:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007842:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	2200      	movs	r2, #0
 8007848:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	2228      	movs	r2, #40	@ 0x28
 800784e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007852:	e007      	b.n	8007864 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	2220      	movs	r2, #32
 8007858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007864:	6978      	ldr	r0, [r7, #20]
 8007866:	f7fe fcc0 	bl	80061ea <HAL_I2C_ErrorCallback>
}
 800786a:	bf00      	nop
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	20000004 	.word	0x20000004
 8007878:	14f8b589 	.word	0x14f8b589

0800787c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	603b      	str	r3, [r7, #0]
 8007888:	4613      	mov	r3, r2
 800788a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800788c:	e048      	b.n	8007920 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007894:	d044      	beq.n	8007920 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007896:	f7fc f853 	bl	8003940 <HAL_GetTick>
 800789a:	4602      	mov	r2, r0
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	1ad3      	subs	r3, r2, r3
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d302      	bcc.n	80078ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d139      	bne.n	8007920 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	0c1b      	lsrs	r3, r3, #16
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d10d      	bne.n	80078d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	43da      	mvns	r2, r3
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	4013      	ands	r3, r2
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	461a      	mov	r2, r3
 80078d0:	e00c      	b.n	80078ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	699b      	ldr	r3, [r3, #24]
 80078d8:	43da      	mvns	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	4013      	ands	r3, r2
 80078de:	b29b      	uxth	r3, r3
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	bf0c      	ite	eq
 80078e4:	2301      	moveq	r3, #1
 80078e6:	2300      	movne	r3, #0
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	461a      	mov	r2, r3
 80078ec:	79fb      	ldrb	r3, [r7, #7]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d116      	bne.n	8007920 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2220      	movs	r2, #32
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800790c:	f043 0220 	orr.w	r2, r3, #32
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2200      	movs	r2, #0
 8007918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e023      	b.n	8007968 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	0c1b      	lsrs	r3, r3, #16
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b01      	cmp	r3, #1
 8007928:	d10d      	bne.n	8007946 <I2C_WaitOnFlagUntilTimeout+0xca>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	43da      	mvns	r2, r3
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	4013      	ands	r3, r2
 8007936:	b29b      	uxth	r3, r3
 8007938:	2b00      	cmp	r3, #0
 800793a:	bf0c      	ite	eq
 800793c:	2301      	moveq	r3, #1
 800793e:	2300      	movne	r3, #0
 8007940:	b2db      	uxtb	r3, r3
 8007942:	461a      	mov	r2, r3
 8007944:	e00c      	b.n	8007960 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	43da      	mvns	r2, r3
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	4013      	ands	r3, r2
 8007952:	b29b      	uxth	r3, r3
 8007954:	2b00      	cmp	r3, #0
 8007956:	bf0c      	ite	eq
 8007958:	2301      	moveq	r3, #1
 800795a:	2300      	movne	r3, #0
 800795c:	b2db      	uxtb	r3, r3
 800795e:	461a      	mov	r2, r3
 8007960:	79fb      	ldrb	r3, [r7, #7]
 8007962:	429a      	cmp	r2, r3
 8007964:	d093      	beq.n	800788e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	4618      	mov	r0, r3
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
 800797c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800797e:	e071      	b.n	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800798a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800798e:	d123      	bne.n	80079d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800799e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80079a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c4:	f043 0204 	orr.w	r2, r3, #4
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e067      	b.n	8007aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079de:	d041      	beq.n	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079e0:	f7fb ffae 	bl	8003940 <HAL_GetTick>
 80079e4:	4602      	mov	r2, r0
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d302      	bcc.n	80079f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d136      	bne.n	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	0c1b      	lsrs	r3, r3, #16
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d10c      	bne.n	8007a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	43da      	mvns	r2, r3
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	bf14      	ite	ne
 8007a12:	2301      	movne	r3, #1
 8007a14:	2300      	moveq	r3, #0
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	e00b      	b.n	8007a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	43da      	mvns	r2, r3
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	4013      	ands	r3, r2
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	bf14      	ite	ne
 8007a2c:	2301      	movne	r3, #1
 8007a2e:	2300      	moveq	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d016      	beq.n	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2220      	movs	r2, #32
 8007a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a50:	f043 0220 	orr.w	r2, r3, #32
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e021      	b.n	8007aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	0c1b      	lsrs	r3, r3, #16
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d10c      	bne.n	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	43da      	mvns	r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	4013      	ands	r3, r2
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	bf14      	ite	ne
 8007a80:	2301      	movne	r3, #1
 8007a82:	2300      	moveq	r3, #0
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	e00b      	b.n	8007aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	699b      	ldr	r3, [r3, #24]
 8007a8e:	43da      	mvns	r2, r3
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	4013      	ands	r3, r2
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	bf14      	ite	ne
 8007a9a:	2301      	movne	r3, #1
 8007a9c:	2300      	moveq	r3, #0
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f47f af6d 	bne.w	8007980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007abc:	e034      	b.n	8007b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 f915 	bl	8007cee <I2C_IsAcknowledgeFailed>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d001      	beq.n	8007ace <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e034      	b.n	8007b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad4:	d028      	beq.n	8007b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ad6:	f7fb ff33 	bl	8003940 <HAL_GetTick>
 8007ada:	4602      	mov	r2, r0
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	1ad3      	subs	r3, r2, r3
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d302      	bcc.n	8007aec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d11d      	bne.n	8007b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	695b      	ldr	r3, [r3, #20]
 8007af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007af6:	2b80      	cmp	r3, #128	@ 0x80
 8007af8:	d016      	beq.n	8007b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2220      	movs	r2, #32
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b14:	f043 0220 	orr.w	r2, r3, #32
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e007      	b.n	8007b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b32:	2b80      	cmp	r3, #128	@ 0x80
 8007b34:	d1c3      	bne.n	8007abe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3710      	adds	r7, #16
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b4c:	e034      	b.n	8007bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b4e:	68f8      	ldr	r0, [r7, #12]
 8007b50:	f000 f8cd 	bl	8007cee <I2C_IsAcknowledgeFailed>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e034      	b.n	8007bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b64:	d028      	beq.n	8007bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b66:	f7fb feeb 	bl	8003940 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d302      	bcc.n	8007b7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d11d      	bne.n	8007bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b04      	cmp	r3, #4
 8007b88:	d016      	beq.n	8007bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2220      	movs	r2, #32
 8007b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba4:	f043 0220 	orr.w	r2, r3, #32
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e007      	b.n	8007bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	695b      	ldr	r3, [r3, #20]
 8007bbe:	f003 0304 	and.w	r3, r3, #4
 8007bc2:	2b04      	cmp	r3, #4
 8007bc4:	d1c3      	bne.n	8007b4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007bdc:	4b13      	ldr	r3, [pc, #76]	@ (8007c2c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	08db      	lsrs	r3, r3, #3
 8007be2:	4a13      	ldr	r2, [pc, #76]	@ (8007c30 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007be4:	fba2 2303 	umull	r2, r3, r2, r3
 8007be8:	0a1a      	lsrs	r2, r3, #8
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	3b01      	subs	r3, #1
 8007bf6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d107      	bne.n	8007c0e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c02:	f043 0220 	orr.w	r2, r3, #32
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e008      	b.n	8007c20 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c1c:	d0e9      	beq.n	8007bf2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3714      	adds	r7, #20
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	20000004 	.word	0x20000004
 8007c30:	14f8b589 	.word	0x14f8b589

08007c34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c40:	e049      	b.n	8007cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	f003 0310 	and.w	r3, r3, #16
 8007c4c:	2b10      	cmp	r3, #16
 8007c4e:	d119      	bne.n	8007c84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f06f 0210 	mvn.w	r2, #16
 8007c58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2220      	movs	r2, #32
 8007c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e030      	b.n	8007ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c84:	f7fb fe5c 	bl	8003940 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d302      	bcc.n	8007c9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d11d      	bne.n	8007cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	695b      	ldr	r3, [r3, #20]
 8007ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca4:	2b40      	cmp	r3, #64	@ 0x40
 8007ca6:	d016      	beq.n	8007cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc2:	f043 0220 	orr.w	r2, r3, #32
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e007      	b.n	8007ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	695b      	ldr	r3, [r3, #20]
 8007cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce0:	2b40      	cmp	r3, #64	@ 0x40
 8007ce2:	d1ae      	bne.n	8007c42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b083      	sub	sp, #12
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d04:	d11b      	bne.n	8007d3e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007d0e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2a:	f043 0204 	orr.w	r2, r3, #4
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e000      	b.n	8007d40 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d58:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007d5c:	d103      	bne.n	8007d66 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007d64:	e007      	b.n	8007d76 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d6a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007d6e:	d102      	bne.n	8007d76 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2208      	movs	r2, #8
 8007d74:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007d76:	bf00      	nop
 8007d78:	370c      	adds	r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
	...

08007d84 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007d8a:	4b06      	ldr	r3, [pc, #24]	@ (8007da4 <HAL_PWR_EnableBkUpAccess+0x20>)
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8007d90:	4b05      	ldr	r3, [pc, #20]	@ (8007da8 <HAL_PWR_EnableBkUpAccess+0x24>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007d96:	687b      	ldr	r3, [r7, #4]
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	420e0020 	.word	0x420e0020
 8007da8:	40007000 	.word	0x40007000

08007dac <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8007db2:	4b06      	ldr	r3, [pc, #24]	@ (8007dcc <HAL_PWR_DisableBkUpAccess+0x20>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8007db8:	4b05      	ldr	r3, [pc, #20]	@ (8007dd0 <HAL_PWR_DisableBkUpAccess+0x24>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007dbe:	687b      	ldr	r3, [r7, #4]
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr
 8007dcc:	420e0020 	.word	0x420e0020
 8007dd0:	40007000 	.word	0x40007000

08007dd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e267      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d075      	beq.n	8007ede <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007df2:	4b88      	ldr	r3, [pc, #544]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f003 030c 	and.w	r3, r3, #12
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	d00c      	beq.n	8007e18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007dfe:	4b85      	ldr	r3, [pc, #532]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007e06:	2b08      	cmp	r3, #8
 8007e08:	d112      	bne.n	8007e30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e0a:	4b82      	ldr	r3, [pc, #520]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e16:	d10b      	bne.n	8007e30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e18:	4b7e      	ldr	r3, [pc, #504]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d05b      	beq.n	8007edc <HAL_RCC_OscConfig+0x108>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d157      	bne.n	8007edc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e242      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e38:	d106      	bne.n	8007e48 <HAL_RCC_OscConfig+0x74>
 8007e3a:	4b76      	ldr	r3, [pc, #472]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a75      	ldr	r2, [pc, #468]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e44:	6013      	str	r3, [r2, #0]
 8007e46:	e01d      	b.n	8007e84 <HAL_RCC_OscConfig+0xb0>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e50:	d10c      	bne.n	8007e6c <HAL_RCC_OscConfig+0x98>
 8007e52:	4b70      	ldr	r3, [pc, #448]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a6f      	ldr	r2, [pc, #444]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007e5c:	6013      	str	r3, [r2, #0]
 8007e5e:	4b6d      	ldr	r3, [pc, #436]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a6c      	ldr	r2, [pc, #432]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e68:	6013      	str	r3, [r2, #0]
 8007e6a:	e00b      	b.n	8007e84 <HAL_RCC_OscConfig+0xb0>
 8007e6c:	4b69      	ldr	r3, [pc, #420]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a68      	ldr	r2, [pc, #416]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	4b66      	ldr	r3, [pc, #408]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a65      	ldr	r2, [pc, #404]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d013      	beq.n	8007eb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e8c:	f7fb fd58 	bl	8003940 <HAL_GetTick>
 8007e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e92:	e008      	b.n	8007ea6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e94:	f7fb fd54 	bl	8003940 <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	2b64      	cmp	r3, #100	@ 0x64
 8007ea0:	d901      	bls.n	8007ea6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e207      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0f0      	beq.n	8007e94 <HAL_RCC_OscConfig+0xc0>
 8007eb2:	e014      	b.n	8007ede <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eb4:	f7fb fd44 	bl	8003940 <HAL_GetTick>
 8007eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eba:	e008      	b.n	8007ece <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ebc:	f7fb fd40 	bl	8003940 <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	2b64      	cmp	r3, #100	@ 0x64
 8007ec8:	d901      	bls.n	8007ece <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e1f3      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ece:	4b51      	ldr	r3, [pc, #324]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1f0      	bne.n	8007ebc <HAL_RCC_OscConfig+0xe8>
 8007eda:	e000      	b.n	8007ede <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0302 	and.w	r3, r3, #2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d063      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007eea:	4b4a      	ldr	r3, [pc, #296]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f003 030c 	and.w	r3, r3, #12
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d00b      	beq.n	8007f0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ef6:	4b47      	ldr	r3, [pc, #284]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007efe:	2b08      	cmp	r3, #8
 8007f00:	d11c      	bne.n	8007f3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f02:	4b44      	ldr	r3, [pc, #272]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d116      	bne.n	8007f3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f0e:	4b41      	ldr	r3, [pc, #260]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 0302 	and.w	r3, r3, #2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d005      	beq.n	8007f26 <HAL_RCC_OscConfig+0x152>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d001      	beq.n	8007f26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e1c7      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f26:	4b3b      	ldr	r3, [pc, #236]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	00db      	lsls	r3, r3, #3
 8007f34:	4937      	ldr	r1, [pc, #220]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f36:	4313      	orrs	r3, r2
 8007f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f3a:	e03a      	b.n	8007fb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d020      	beq.n	8007f86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f44:	4b34      	ldr	r3, [pc, #208]	@ (8008018 <HAL_RCC_OscConfig+0x244>)
 8007f46:	2201      	movs	r2, #1
 8007f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f4a:	f7fb fcf9 	bl	8003940 <HAL_GetTick>
 8007f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f50:	e008      	b.n	8007f64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f52:	f7fb fcf5 	bl	8003940 <HAL_GetTick>
 8007f56:	4602      	mov	r2, r0
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d901      	bls.n	8007f64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e1a8      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f64:	4b2b      	ldr	r3, [pc, #172]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0302 	and.w	r3, r3, #2
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d0f0      	beq.n	8007f52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f70:	4b28      	ldr	r3, [pc, #160]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	00db      	lsls	r3, r3, #3
 8007f7e:	4925      	ldr	r1, [pc, #148]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	600b      	str	r3, [r1, #0]
 8007f84:	e015      	b.n	8007fb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f86:	4b24      	ldr	r3, [pc, #144]	@ (8008018 <HAL_RCC_OscConfig+0x244>)
 8007f88:	2200      	movs	r2, #0
 8007f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f8c:	f7fb fcd8 	bl	8003940 <HAL_GetTick>
 8007f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007f92:	e008      	b.n	8007fa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f94:	f7fb fcd4 	bl	8003940 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d901      	bls.n	8007fa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e187      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 0302 	and.w	r3, r3, #2
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1f0      	bne.n	8007f94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f003 0308 	and.w	r3, r3, #8
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d036      	beq.n	800802c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d016      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fc6:	4b15      	ldr	r3, [pc, #84]	@ (800801c <HAL_RCC_OscConfig+0x248>)
 8007fc8:	2201      	movs	r2, #1
 8007fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fcc:	f7fb fcb8 	bl	8003940 <HAL_GetTick>
 8007fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fd2:	e008      	b.n	8007fe6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007fd4:	f7fb fcb4 	bl	8003940 <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d901      	bls.n	8007fe6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	e167      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <HAL_RCC_OscConfig+0x240>)
 8007fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fea:	f003 0302 	and.w	r3, r3, #2
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d0f0      	beq.n	8007fd4 <HAL_RCC_OscConfig+0x200>
 8007ff2:	e01b      	b.n	800802c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ff4:	4b09      	ldr	r3, [pc, #36]	@ (800801c <HAL_RCC_OscConfig+0x248>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ffa:	f7fb fca1 	bl	8003940 <HAL_GetTick>
 8007ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008000:	e00e      	b.n	8008020 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008002:	f7fb fc9d 	bl	8003940 <HAL_GetTick>
 8008006:	4602      	mov	r2, r0
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	2b02      	cmp	r3, #2
 800800e:	d907      	bls.n	8008020 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008010:	2303      	movs	r3, #3
 8008012:	e150      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
 8008014:	40023800 	.word	0x40023800
 8008018:	42470000 	.word	0x42470000
 800801c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008020:	4b88      	ldr	r3, [pc, #544]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008024:	f003 0302 	and.w	r3, r3, #2
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1ea      	bne.n	8008002 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 0304 	and.w	r3, r3, #4
 8008034:	2b00      	cmp	r3, #0
 8008036:	f000 8097 	beq.w	8008168 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800803a:	2300      	movs	r3, #0
 800803c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800803e:	4b81      	ldr	r3, [pc, #516]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10f      	bne.n	800806a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800804a:	2300      	movs	r3, #0
 800804c:	60bb      	str	r3, [r7, #8]
 800804e:	4b7d      	ldr	r3, [pc, #500]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008052:	4a7c      	ldr	r2, [pc, #496]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008058:	6413      	str	r3, [r2, #64]	@ 0x40
 800805a:	4b7a      	ldr	r3, [pc, #488]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 800805c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008062:	60bb      	str	r3, [r7, #8]
 8008064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008066:	2301      	movs	r3, #1
 8008068:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800806a:	4b77      	ldr	r3, [pc, #476]	@ (8008248 <HAL_RCC_OscConfig+0x474>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008072:	2b00      	cmp	r3, #0
 8008074:	d118      	bne.n	80080a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008076:	4b74      	ldr	r3, [pc, #464]	@ (8008248 <HAL_RCC_OscConfig+0x474>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a73      	ldr	r2, [pc, #460]	@ (8008248 <HAL_RCC_OscConfig+0x474>)
 800807c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008082:	f7fb fc5d 	bl	8003940 <HAL_GetTick>
 8008086:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008088:	e008      	b.n	800809c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800808a:	f7fb fc59 	bl	8003940 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	2b02      	cmp	r3, #2
 8008096:	d901      	bls.n	800809c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e10c      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800809c:	4b6a      	ldr	r3, [pc, #424]	@ (8008248 <HAL_RCC_OscConfig+0x474>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d0f0      	beq.n	800808a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d106      	bne.n	80080be <HAL_RCC_OscConfig+0x2ea>
 80080b0:	4b64      	ldr	r3, [pc, #400]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080b4:	4a63      	ldr	r2, [pc, #396]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080b6:	f043 0301 	orr.w	r3, r3, #1
 80080ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80080bc:	e01c      	b.n	80080f8 <HAL_RCC_OscConfig+0x324>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	2b05      	cmp	r3, #5
 80080c4:	d10c      	bne.n	80080e0 <HAL_RCC_OscConfig+0x30c>
 80080c6:	4b5f      	ldr	r3, [pc, #380]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ca:	4a5e      	ldr	r2, [pc, #376]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080cc:	f043 0304 	orr.w	r3, r3, #4
 80080d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80080d2:	4b5c      	ldr	r3, [pc, #368]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080d6:	4a5b      	ldr	r2, [pc, #364]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080d8:	f043 0301 	orr.w	r3, r3, #1
 80080dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80080de:	e00b      	b.n	80080f8 <HAL_RCC_OscConfig+0x324>
 80080e0:	4b58      	ldr	r3, [pc, #352]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080e4:	4a57      	ldr	r2, [pc, #348]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080e6:	f023 0301 	bic.w	r3, r3, #1
 80080ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80080ec:	4b55      	ldr	r3, [pc, #340]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080f0:	4a54      	ldr	r2, [pc, #336]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80080f2:	f023 0304 	bic.w	r3, r3, #4
 80080f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d015      	beq.n	800812c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008100:	f7fb fc1e 	bl	8003940 <HAL_GetTick>
 8008104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008106:	e00a      	b.n	800811e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008108:	f7fb fc1a 	bl	8003940 <HAL_GetTick>
 800810c:	4602      	mov	r2, r0
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008116:	4293      	cmp	r3, r2
 8008118:	d901      	bls.n	800811e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e0cb      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800811e:	4b49      	ldr	r3, [pc, #292]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008122:	f003 0302 	and.w	r3, r3, #2
 8008126:	2b00      	cmp	r3, #0
 8008128:	d0ee      	beq.n	8008108 <HAL_RCC_OscConfig+0x334>
 800812a:	e014      	b.n	8008156 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800812c:	f7fb fc08 	bl	8003940 <HAL_GetTick>
 8008130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008132:	e00a      	b.n	800814a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008134:	f7fb fc04 	bl	8003940 <HAL_GetTick>
 8008138:	4602      	mov	r2, r0
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	1ad3      	subs	r3, r2, r3
 800813e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008142:	4293      	cmp	r3, r2
 8008144:	d901      	bls.n	800814a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e0b5      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800814a:	4b3e      	ldr	r3, [pc, #248]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 800814c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800814e:	f003 0302 	and.w	r3, r3, #2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1ee      	bne.n	8008134 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008156:	7dfb      	ldrb	r3, [r7, #23]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d105      	bne.n	8008168 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800815c:	4b39      	ldr	r3, [pc, #228]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 800815e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008160:	4a38      	ldr	r2, [pc, #224]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008166:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	f000 80a1 	beq.w	80082b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008172:	4b34      	ldr	r3, [pc, #208]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f003 030c 	and.w	r3, r3, #12
 800817a:	2b08      	cmp	r3, #8
 800817c:	d05c      	beq.n	8008238 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	699b      	ldr	r3, [r3, #24]
 8008182:	2b02      	cmp	r3, #2
 8008184:	d141      	bne.n	800820a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008186:	4b31      	ldr	r3, [pc, #196]	@ (800824c <HAL_RCC_OscConfig+0x478>)
 8008188:	2200      	movs	r2, #0
 800818a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800818c:	f7fb fbd8 	bl	8003940 <HAL_GetTick>
 8008190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008194:	f7fb fbd4 	bl	8003940 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e087      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081a6:	4b27      	ldr	r3, [pc, #156]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1f0      	bne.n	8008194 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	69da      	ldr	r2, [r3, #28]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	431a      	orrs	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c0:	019b      	lsls	r3, r3, #6
 80081c2:	431a      	orrs	r2, r3
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c8:	085b      	lsrs	r3, r3, #1
 80081ca:	3b01      	subs	r3, #1
 80081cc:	041b      	lsls	r3, r3, #16
 80081ce:	431a      	orrs	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d4:	061b      	lsls	r3, r3, #24
 80081d6:	491b      	ldr	r1, [pc, #108]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80081d8:	4313      	orrs	r3, r2
 80081da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80081dc:	4b1b      	ldr	r3, [pc, #108]	@ (800824c <HAL_RCC_OscConfig+0x478>)
 80081de:	2201      	movs	r2, #1
 80081e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081e2:	f7fb fbad 	bl	8003940 <HAL_GetTick>
 80081e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081e8:	e008      	b.n	80081fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081ea:	f7fb fba9 	bl	8003940 <HAL_GetTick>
 80081ee:	4602      	mov	r2, r0
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d901      	bls.n	80081fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e05c      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80081fc:	4b11      	ldr	r3, [pc, #68]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008204:	2b00      	cmp	r3, #0
 8008206:	d0f0      	beq.n	80081ea <HAL_RCC_OscConfig+0x416>
 8008208:	e054      	b.n	80082b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800820a:	4b10      	ldr	r3, [pc, #64]	@ (800824c <HAL_RCC_OscConfig+0x478>)
 800820c:	2200      	movs	r2, #0
 800820e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008210:	f7fb fb96 	bl	8003940 <HAL_GetTick>
 8008214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008216:	e008      	b.n	800822a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008218:	f7fb fb92 	bl	8003940 <HAL_GetTick>
 800821c:	4602      	mov	r2, r0
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	1ad3      	subs	r3, r2, r3
 8008222:	2b02      	cmp	r3, #2
 8008224:	d901      	bls.n	800822a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008226:	2303      	movs	r3, #3
 8008228:	e045      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800822a:	4b06      	ldr	r3, [pc, #24]	@ (8008244 <HAL_RCC_OscConfig+0x470>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d1f0      	bne.n	8008218 <HAL_RCC_OscConfig+0x444>
 8008236:	e03d      	b.n	80082b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	699b      	ldr	r3, [r3, #24]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d107      	bne.n	8008250 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e038      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
 8008244:	40023800 	.word	0x40023800
 8008248:	40007000 	.word	0x40007000
 800824c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008250:	4b1b      	ldr	r3, [pc, #108]	@ (80082c0 <HAL_RCC_OscConfig+0x4ec>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d028      	beq.n	80082b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008268:	429a      	cmp	r2, r3
 800826a:	d121      	bne.n	80082b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008276:	429a      	cmp	r2, r3
 8008278:	d11a      	bne.n	80082b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008280:	4013      	ands	r3, r2
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008286:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008288:	4293      	cmp	r3, r2
 800828a:	d111      	bne.n	80082b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008296:	085b      	lsrs	r3, r3, #1
 8008298:	3b01      	subs	r3, #1
 800829a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800829c:	429a      	cmp	r2, r3
 800829e:	d107      	bne.n	80082b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d001      	beq.n	80082b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e000      	b.n	80082b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3718      	adds	r7, #24
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	40023800 	.word	0x40023800

080082c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e0cc      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082d8:	4b68      	ldr	r3, [pc, #416]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 0307 	and.w	r3, r3, #7
 80082e0:	683a      	ldr	r2, [r7, #0]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d90c      	bls.n	8008300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082e6:	4b65      	ldr	r3, [pc, #404]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082e8:	683a      	ldr	r2, [r7, #0]
 80082ea:	b2d2      	uxtb	r2, r2
 80082ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80082ee:	4b63      	ldr	r3, [pc, #396]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0307 	and.w	r3, r3, #7
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d001      	beq.n	8008300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e0b8      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f003 0302 	and.w	r3, r3, #2
 8008308:	2b00      	cmp	r3, #0
 800830a:	d020      	beq.n	800834e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 0304 	and.w	r3, r3, #4
 8008314:	2b00      	cmp	r3, #0
 8008316:	d005      	beq.n	8008324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008318:	4b59      	ldr	r3, [pc, #356]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	4a58      	ldr	r2, [pc, #352]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800831e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008322:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0308 	and.w	r3, r3, #8
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008330:	4b53      	ldr	r3, [pc, #332]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	4a52      	ldr	r2, [pc, #328]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008336:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800833a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800833c:	4b50      	ldr	r3, [pc, #320]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	494d      	ldr	r1, [pc, #308]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800834a:	4313      	orrs	r3, r2
 800834c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b00      	cmp	r3, #0
 8008358:	d044      	beq.n	80083e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	2b01      	cmp	r3, #1
 8008360:	d107      	bne.n	8008372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008362:	4b47      	ldr	r3, [pc, #284]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d119      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e07f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	2b02      	cmp	r3, #2
 8008378:	d003      	beq.n	8008382 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800837e:	2b03      	cmp	r3, #3
 8008380:	d107      	bne.n	8008392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008382:	4b3f      	ldr	r3, [pc, #252]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d109      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e06f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008392:	4b3b      	ldr	r3, [pc, #236]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e067      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083a2:	4b37      	ldr	r3, [pc, #220]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f023 0203 	bic.w	r2, r3, #3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	4934      	ldr	r1, [pc, #208]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083b4:	f7fb fac4 	bl	8003940 <HAL_GetTick>
 80083b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083ba:	e00a      	b.n	80083d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083bc:	f7fb fac0 	bl	8003940 <HAL_GetTick>
 80083c0:	4602      	mov	r2, r0
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d901      	bls.n	80083d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083ce:	2303      	movs	r3, #3
 80083d0:	e04f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083d2:	4b2b      	ldr	r3, [pc, #172]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f003 020c 	and.w	r2, r3, #12
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d1eb      	bne.n	80083bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083e4:	4b25      	ldr	r3, [pc, #148]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0307 	and.w	r3, r3, #7
 80083ec:	683a      	ldr	r2, [r7, #0]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d20c      	bcs.n	800840c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083f2:	4b22      	ldr	r3, [pc, #136]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083f4:	683a      	ldr	r2, [r7, #0]
 80083f6:	b2d2      	uxtb	r2, r2
 80083f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80083fa:	4b20      	ldr	r3, [pc, #128]	@ (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 0307 	and.w	r3, r3, #7
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d001      	beq.n	800840c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	e032      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f003 0304 	and.w	r3, r3, #4
 8008414:	2b00      	cmp	r3, #0
 8008416:	d008      	beq.n	800842a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008418:	4b19      	ldr	r3, [pc, #100]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	4916      	ldr	r1, [pc, #88]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008426:	4313      	orrs	r3, r2
 8008428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f003 0308 	and.w	r3, r3, #8
 8008432:	2b00      	cmp	r3, #0
 8008434:	d009      	beq.n	800844a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008436:	4b12      	ldr	r3, [pc, #72]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	490e      	ldr	r1, [pc, #56]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008446:	4313      	orrs	r3, r2
 8008448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800844a:	f000 f821 	bl	8008490 <HAL_RCC_GetSysClockFreq>
 800844e:	4602      	mov	r2, r0
 8008450:	4b0b      	ldr	r3, [pc, #44]	@ (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	091b      	lsrs	r3, r3, #4
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	490a      	ldr	r1, [pc, #40]	@ (8008484 <HAL_RCC_ClockConfig+0x1c0>)
 800845c:	5ccb      	ldrb	r3, [r1, r3]
 800845e:	fa22 f303 	lsr.w	r3, r2, r3
 8008462:	4a09      	ldr	r2, [pc, #36]	@ (8008488 <HAL_RCC_ClockConfig+0x1c4>)
 8008464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008466:	4b09      	ldr	r3, [pc, #36]	@ (800848c <HAL_RCC_ClockConfig+0x1c8>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4618      	mov	r0, r3
 800846c:	f7fb fa24 	bl	80038b8 <HAL_InitTick>

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	40023c00 	.word	0x40023c00
 8008480:	40023800 	.word	0x40023800
 8008484:	0800f474 	.word	0x0800f474
 8008488:	20000004 	.word	0x20000004
 800848c:	20000008 	.word	0x20000008

08008490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008494:	b090      	sub	sp, #64	@ 0x40
 8008496:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008498:	2300      	movs	r3, #0
 800849a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800849c:	2300      	movs	r3, #0
 800849e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80084a0:	2300      	movs	r3, #0
 80084a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80084a4:	2300      	movs	r3, #0
 80084a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084a8:	4b59      	ldr	r3, [pc, #356]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	f003 030c 	and.w	r3, r3, #12
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d00d      	beq.n	80084d0 <HAL_RCC_GetSysClockFreq+0x40>
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	f200 80a1 	bhi.w	80085fc <HAL_RCC_GetSysClockFreq+0x16c>
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d002      	beq.n	80084c4 <HAL_RCC_GetSysClockFreq+0x34>
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d003      	beq.n	80084ca <HAL_RCC_GetSysClockFreq+0x3a>
 80084c2:	e09b      	b.n	80085fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084c4:	4b53      	ldr	r3, [pc, #332]	@ (8008614 <HAL_RCC_GetSysClockFreq+0x184>)
 80084c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80084c8:	e09b      	b.n	8008602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084ca:	4b53      	ldr	r3, [pc, #332]	@ (8008618 <HAL_RCC_GetSysClockFreq+0x188>)
 80084cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80084ce:	e098      	b.n	8008602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084d0:	4b4f      	ldr	r3, [pc, #316]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80084da:	4b4d      	ldr	r3, [pc, #308]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d028      	beq.n	8008538 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084e6:	4b4a      	ldr	r3, [pc, #296]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	099b      	lsrs	r3, r3, #6
 80084ec:	2200      	movs	r2, #0
 80084ee:	623b      	str	r3, [r7, #32]
 80084f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80084f2:	6a3b      	ldr	r3, [r7, #32]
 80084f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80084f8:	2100      	movs	r1, #0
 80084fa:	4b47      	ldr	r3, [pc, #284]	@ (8008618 <HAL_RCC_GetSysClockFreq+0x188>)
 80084fc:	fb03 f201 	mul.w	r2, r3, r1
 8008500:	2300      	movs	r3, #0
 8008502:	fb00 f303 	mul.w	r3, r0, r3
 8008506:	4413      	add	r3, r2
 8008508:	4a43      	ldr	r2, [pc, #268]	@ (8008618 <HAL_RCC_GetSysClockFreq+0x188>)
 800850a:	fba0 1202 	umull	r1, r2, r0, r2
 800850e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008510:	460a      	mov	r2, r1
 8008512:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008514:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008516:	4413      	add	r3, r2
 8008518:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800851a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851c:	2200      	movs	r2, #0
 800851e:	61bb      	str	r3, [r7, #24]
 8008520:	61fa      	str	r2, [r7, #28]
 8008522:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008526:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800852a:	f7f8 fb2f 	bl	8000b8c <__aeabi_uldivmod>
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	4613      	mov	r3, r2
 8008534:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008536:	e053      	b.n	80085e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008538:	4b35      	ldr	r3, [pc, #212]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	099b      	lsrs	r3, r3, #6
 800853e:	2200      	movs	r2, #0
 8008540:	613b      	str	r3, [r7, #16]
 8008542:	617a      	str	r2, [r7, #20]
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800854a:	f04f 0b00 	mov.w	fp, #0
 800854e:	4652      	mov	r2, sl
 8008550:	465b      	mov	r3, fp
 8008552:	f04f 0000 	mov.w	r0, #0
 8008556:	f04f 0100 	mov.w	r1, #0
 800855a:	0159      	lsls	r1, r3, #5
 800855c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008560:	0150      	lsls	r0, r2, #5
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	ebb2 080a 	subs.w	r8, r2, sl
 800856a:	eb63 090b 	sbc.w	r9, r3, fp
 800856e:	f04f 0200 	mov.w	r2, #0
 8008572:	f04f 0300 	mov.w	r3, #0
 8008576:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800857a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800857e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008582:	ebb2 0408 	subs.w	r4, r2, r8
 8008586:	eb63 0509 	sbc.w	r5, r3, r9
 800858a:	f04f 0200 	mov.w	r2, #0
 800858e:	f04f 0300 	mov.w	r3, #0
 8008592:	00eb      	lsls	r3, r5, #3
 8008594:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008598:	00e2      	lsls	r2, r4, #3
 800859a:	4614      	mov	r4, r2
 800859c:	461d      	mov	r5, r3
 800859e:	eb14 030a 	adds.w	r3, r4, sl
 80085a2:	603b      	str	r3, [r7, #0]
 80085a4:	eb45 030b 	adc.w	r3, r5, fp
 80085a8:	607b      	str	r3, [r7, #4]
 80085aa:	f04f 0200 	mov.w	r2, #0
 80085ae:	f04f 0300 	mov.w	r3, #0
 80085b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80085b6:	4629      	mov	r1, r5
 80085b8:	028b      	lsls	r3, r1, #10
 80085ba:	4621      	mov	r1, r4
 80085bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80085c0:	4621      	mov	r1, r4
 80085c2:	028a      	lsls	r2, r1, #10
 80085c4:	4610      	mov	r0, r2
 80085c6:	4619      	mov	r1, r3
 80085c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ca:	2200      	movs	r2, #0
 80085cc:	60bb      	str	r3, [r7, #8]
 80085ce:	60fa      	str	r2, [r7, #12]
 80085d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085d4:	f7f8 fada 	bl	8000b8c <__aeabi_uldivmod>
 80085d8:	4602      	mov	r2, r0
 80085da:	460b      	mov	r3, r1
 80085dc:	4613      	mov	r3, r2
 80085de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80085e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008610 <HAL_RCC_GetSysClockFreq+0x180>)
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	0c1b      	lsrs	r3, r3, #16
 80085e6:	f003 0303 	and.w	r3, r3, #3
 80085ea:	3301      	adds	r3, #1
 80085ec:	005b      	lsls	r3, r3, #1
 80085ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80085f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80085f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80085fa:	e002      	b.n	8008602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80085fc:	4b05      	ldr	r3, [pc, #20]	@ (8008614 <HAL_RCC_GetSysClockFreq+0x184>)
 80085fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008600:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008604:	4618      	mov	r0, r3
 8008606:	3740      	adds	r7, #64	@ 0x40
 8008608:	46bd      	mov	sp, r7
 800860a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800860e:	bf00      	nop
 8008610:	40023800 	.word	0x40023800
 8008614:	00f42400 	.word	0x00f42400
 8008618:	017d7840 	.word	0x017d7840

0800861c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800861c:	b480      	push	{r7}
 800861e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008620:	4b03      	ldr	r3, [pc, #12]	@ (8008630 <HAL_RCC_GetHCLKFreq+0x14>)
 8008622:	681b      	ldr	r3, [r3, #0]
}
 8008624:	4618      	mov	r0, r3
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	20000004 	.word	0x20000004

08008634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008638:	f7ff fff0 	bl	800861c <HAL_RCC_GetHCLKFreq>
 800863c:	4602      	mov	r2, r0
 800863e:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	0a9b      	lsrs	r3, r3, #10
 8008644:	f003 0307 	and.w	r3, r3, #7
 8008648:	4903      	ldr	r1, [pc, #12]	@ (8008658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800864a:	5ccb      	ldrb	r3, [r1, r3]
 800864c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008650:	4618      	mov	r0, r3
 8008652:	bd80      	pop	{r7, pc}
 8008654:	40023800 	.word	0x40023800
 8008658:	0800f484 	.word	0x0800f484

0800865c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b086      	sub	sp, #24
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008668:	2300      	movs	r3, #0
 800866a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f003 0301 	and.w	r3, r3, #1
 8008674:	2b00      	cmp	r3, #0
 8008676:	d105      	bne.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008680:	2b00      	cmp	r3, #0
 8008682:	d035      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008684:	4b62      	ldr	r3, [pc, #392]	@ (8008810 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800868a:	f7fb f959 	bl	8003940 <HAL_GetTick>
 800868e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008690:	e008      	b.n	80086a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008692:	f7fb f955 	bl	8003940 <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	2b02      	cmp	r3, #2
 800869e:	d901      	bls.n	80086a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e0b0      	b.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80086a4:	4b5b      	ldr	r3, [pc, #364]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1f0      	bne.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	019a      	lsls	r2, r3, #6
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	071b      	lsls	r3, r3, #28
 80086bc:	4955      	ldr	r1, [pc, #340]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086be:	4313      	orrs	r3, r2
 80086c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80086c4:	4b52      	ldr	r3, [pc, #328]	@ (8008810 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80086c6:	2201      	movs	r2, #1
 80086c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80086ca:	f7fb f939 	bl	8003940 <HAL_GetTick>
 80086ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086d0:	e008      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80086d2:	f7fb f935 	bl	8003940 <HAL_GetTick>
 80086d6:	4602      	mov	r2, r0
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	1ad3      	subs	r3, r2, r3
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d901      	bls.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e090      	b.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80086e4:	4b4b      	ldr	r3, [pc, #300]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d0f0      	beq.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 0302 	and.w	r3, r3, #2
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f000 8083 	beq.w	8008804 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80086fe:	2300      	movs	r3, #0
 8008700:	60fb      	str	r3, [r7, #12]
 8008702:	4b44      	ldr	r3, [pc, #272]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008706:	4a43      	ldr	r2, [pc, #268]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800870c:	6413      	str	r3, [r2, #64]	@ 0x40
 800870e:	4b41      	ldr	r3, [pc, #260]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008716:	60fb      	str	r3, [r7, #12]
 8008718:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800871a:	4b3f      	ldr	r3, [pc, #252]	@ (8008818 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a3e      	ldr	r2, [pc, #248]	@ (8008818 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008724:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008726:	f7fb f90b 	bl	8003940 <HAL_GetTick>
 800872a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800872c:	e008      	b.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800872e:	f7fb f907 	bl	8003940 <HAL_GetTick>
 8008732:	4602      	mov	r2, r0
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	2b02      	cmp	r3, #2
 800873a:	d901      	bls.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800873c:	2303      	movs	r3, #3
 800873e:	e062      	b.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008740:	4b35      	ldr	r3, [pc, #212]	@ (8008818 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008748:	2b00      	cmp	r3, #0
 800874a:	d0f0      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800874c:	4b31      	ldr	r3, [pc, #196]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800874e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008750:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008754:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d02f      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	429a      	cmp	r2, r3
 8008768:	d028      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800876a:	4b2a      	ldr	r3, [pc, #168]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800876c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800876e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008772:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008774:	4b29      	ldr	r3, [pc, #164]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008776:	2201      	movs	r2, #1
 8008778:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800877a:	4b28      	ldr	r3, [pc, #160]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800877c:	2200      	movs	r2, #0
 800877e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008780:	4a24      	ldr	r2, [pc, #144]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008786:	4b23      	ldr	r3, [pc, #140]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800878a:	f003 0301 	and.w	r3, r3, #1
 800878e:	2b01      	cmp	r3, #1
 8008790:	d114      	bne.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008792:	f7fb f8d5 	bl	8003940 <HAL_GetTick>
 8008796:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008798:	e00a      	b.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800879a:	f7fb f8d1 	bl	8003940 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d901      	bls.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80087ac:	2303      	movs	r3, #3
 80087ae:	e02a      	b.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087b0:	4b18      	ldr	r3, [pc, #96]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087b4:	f003 0302 	and.w	r3, r3, #2
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d0ee      	beq.n	800879a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087c8:	d10d      	bne.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80087ca:	4b12      	ldr	r3, [pc, #72]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80087da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087de:	490d      	ldr	r1, [pc, #52]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	608b      	str	r3, [r1, #8]
 80087e4:	e005      	b.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80087e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	4a0a      	ldr	r2, [pc, #40]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087ec:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80087f0:	6093      	str	r3, [r2, #8]
 80087f2:	4b08      	ldr	r3, [pc, #32]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80087f4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087fe:	4905      	ldr	r1, [pc, #20]	@ (8008814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008800:	4313      	orrs	r3, r2
 8008802:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3718      	adds	r7, #24
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	42470068 	.word	0x42470068
 8008814:	40023800 	.word	0x40023800
 8008818:	40007000 	.word	0x40007000
 800881c:	42470e40 	.word	0x42470e40

08008820 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e073      	b.n	800891a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	7f5b      	ldrb	r3, [r3, #29]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b00      	cmp	r3, #0
 800883a:	d105      	bne.n	8008848 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7fa fd1c 	bl	8003280 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2202      	movs	r2, #2
 800884c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0310 	and.w	r3, r3, #16
 8008858:	2b10      	cmp	r3, #16
 800885a:	d055      	beq.n	8008908 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	22ca      	movs	r2, #202	@ 0xca
 8008862:	625a      	str	r2, [r3, #36]	@ 0x24
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2253      	movs	r2, #83	@ 0x53
 800886a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fa49 	bl	8008d04 <RTC_EnterInitMode>
 8008872:	4603      	mov	r3, r0
 8008874:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008876:	7bfb      	ldrb	r3, [r7, #15]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d12c      	bne.n	80088d6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	6812      	ldr	r2, [r2, #0]
 8008886:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800888a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800888e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	6899      	ldr	r1, [r3, #8]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	685a      	ldr	r2, [r3, #4]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	691b      	ldr	r3, [r3, #16]
 800889e:	431a      	orrs	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	695b      	ldr	r3, [r3, #20]
 80088a4:	431a      	orrs	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	430a      	orrs	r2, r1
 80088ac:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	68d2      	ldr	r2, [r2, #12]
 80088b6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6919      	ldr	r1, [r3, #16]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	041a      	lsls	r2, r3, #16
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 fa50 	bl	8008d72 <RTC_ExitInitMode>
 80088d2:	4603      	mov	r3, r0
 80088d4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80088d6:	7bfb      	ldrb	r3, [r7, #15]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d110      	bne.n	80088fe <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80088ea:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	699a      	ldr	r2, [r3, #24]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	22ff      	movs	r2, #255	@ 0xff
 8008904:	625a      	str	r2, [r3, #36]	@ 0x24
 8008906:	e001      	b.n	800890c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008908:	2300      	movs	r3, #0
 800890a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d102      	bne.n	8008918 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2201      	movs	r2, #1
 8008916:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008918:	7bfb      	ldrb	r3, [r7, #15]
}
 800891a:	4618      	mov	r0, r3
 800891c:	3710      	adds	r7, #16
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008922:	b590      	push	{r4, r7, lr}
 8008924:	b087      	sub	sp, #28
 8008926:	af00      	add	r7, sp, #0
 8008928:	60f8      	str	r0, [r7, #12]
 800892a:	60b9      	str	r1, [r7, #8]
 800892c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800892e:	2300      	movs	r3, #0
 8008930:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	7f1b      	ldrb	r3, [r3, #28]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d101      	bne.n	800893e <HAL_RTC_SetTime+0x1c>
 800893a:	2302      	movs	r3, #2
 800893c:	e087      	b.n	8008a4e <HAL_RTC_SetTime+0x12c>
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2201      	movs	r2, #1
 8008942:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2202      	movs	r2, #2
 8008948:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d126      	bne.n	800899e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800895a:	2b00      	cmp	r3, #0
 800895c:	d102      	bne.n	8008964 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	2200      	movs	r2, #0
 8008962:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	4618      	mov	r0, r3
 800896a:	f000 fa27 	bl	8008dbc <RTC_ByteToBcd2>
 800896e:	4603      	mov	r3, r0
 8008970:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	785b      	ldrb	r3, [r3, #1]
 8008976:	4618      	mov	r0, r3
 8008978:	f000 fa20 	bl	8008dbc <RTC_ByteToBcd2>
 800897c:	4603      	mov	r3, r0
 800897e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008980:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	789b      	ldrb	r3, [r3, #2]
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fa18 	bl	8008dbc <RTC_ByteToBcd2>
 800898c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800898e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	78db      	ldrb	r3, [r3, #3]
 8008996:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008998:	4313      	orrs	r3, r2
 800899a:	617b      	str	r3, [r7, #20]
 800899c:	e018      	b.n	80089d0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d102      	bne.n	80089b2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	2200      	movs	r2, #0
 80089b0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	785b      	ldrb	r3, [r3, #1]
 80089bc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089be:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80089c0:	68ba      	ldr	r2, [r7, #8]
 80089c2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80089c4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	78db      	ldrb	r3, [r3, #3]
 80089ca:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089cc:	4313      	orrs	r3, r2
 80089ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	22ca      	movs	r2, #202	@ 0xca
 80089d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	2253      	movs	r2, #83	@ 0x53
 80089de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80089e0:	68f8      	ldr	r0, [r7, #12]
 80089e2:	f000 f98f 	bl	8008d04 <RTC_EnterInitMode>
 80089e6:	4603      	mov	r3, r0
 80089e8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80089ea:	7cfb      	ldrb	r3, [r7, #19]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d120      	bne.n	8008a32 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80089fa:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80089fe:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	689a      	ldr	r2, [r3, #8]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008a0e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	6899      	ldr	r1, [r3, #8]
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	68da      	ldr	r2, [r3, #12]
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	431a      	orrs	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	430a      	orrs	r2, r1
 8008a26:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 f9a2 	bl	8008d72 <RTC_ExitInitMode>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008a32:	7cfb      	ldrb	r3, [r7, #19]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d102      	bne.n	8008a3e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	22ff      	movs	r2, #255	@ 0xff
 8008a44:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	771a      	strb	r2, [r3, #28]

  return status;
 8008a4c:	7cfb      	ldrb	r3, [r7, #19]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	371c      	adds	r7, #28
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd90      	pop	{r4, r7, pc}

08008a56 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b086      	sub	sp, #24
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	60f8      	str	r0, [r7, #12]
 8008a5e:	60b9      	str	r1, [r7, #8]
 8008a60:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008a62:	2300      	movs	r3, #0
 8008a64:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008a88:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008a8c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	0c1b      	lsrs	r3, r3, #16
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	0a1b      	lsrs	r3, r3, #8
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008aa8:	b2da      	uxtb	r2, r3
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ab6:	b2da      	uxtb	r2, r3
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	0d9b      	lsrs	r3, r3, #22
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	f003 0301 	and.w	r3, r3, #1
 8008ac6:	b2da      	uxtb	r2, r3
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d11a      	bne.n	8008b08 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f000 f98e 	bl	8008df8 <RTC_Bcd2ToByte>
 8008adc:	4603      	mov	r3, r0
 8008ade:	461a      	mov	r2, r3
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	785b      	ldrb	r3, [r3, #1]
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f000 f985 	bl	8008df8 <RTC_Bcd2ToByte>
 8008aee:	4603      	mov	r3, r0
 8008af0:	461a      	mov	r2, r3
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	789b      	ldrb	r3, [r3, #2]
 8008afa:	4618      	mov	r0, r3
 8008afc:	f000 f97c 	bl	8008df8 <RTC_Bcd2ToByte>
 8008b00:	4603      	mov	r3, r0
 8008b02:	461a      	mov	r2, r3
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008b08:	2300      	movs	r3, #0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3718      	adds	r7, #24
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008b12:	b590      	push	{r4, r7, lr}
 8008b14:	b087      	sub	sp, #28
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	60f8      	str	r0, [r7, #12]
 8008b1a:	60b9      	str	r1, [r7, #8]
 8008b1c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	7f1b      	ldrb	r3, [r3, #28]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d101      	bne.n	8008b2e <HAL_RTC_SetDate+0x1c>
 8008b2a:	2302      	movs	r3, #2
 8008b2c:	e071      	b.n	8008c12 <HAL_RTC_SetDate+0x100>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2201      	movs	r2, #1
 8008b32:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2202      	movs	r2, #2
 8008b38:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10e      	bne.n	8008b5e <HAL_RTC_SetDate+0x4c>
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	785b      	ldrb	r3, [r3, #1]
 8008b44:	f003 0310 	and.w	r3, r3, #16
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d008      	beq.n	8008b5e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	785b      	ldrb	r3, [r3, #1]
 8008b50:	f023 0310 	bic.w	r3, r3, #16
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	330a      	adds	r3, #10
 8008b58:	b2da      	uxtb	r2, r3
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d11c      	bne.n	8008b9e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	78db      	ldrb	r3, [r3, #3]
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f000 f927 	bl	8008dbc <RTC_ByteToBcd2>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	785b      	ldrb	r3, [r3, #1]
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 f920 	bl	8008dbc <RTC_ByteToBcd2>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b80:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	789b      	ldrb	r3, [r3, #2]
 8008b86:	4618      	mov	r0, r3
 8008b88:	f000 f918 	bl	8008dbc <RTC_ByteToBcd2>
 8008b8c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b8e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	617b      	str	r3, [r7, #20]
 8008b9c:	e00e      	b.n	8008bbc <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	78db      	ldrb	r3, [r3, #3]
 8008ba2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	785b      	ldrb	r3, [r3, #1]
 8008ba8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008baa:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008bb0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	22ca      	movs	r2, #202	@ 0xca
 8008bc2:	625a      	str	r2, [r3, #36]	@ 0x24
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2253      	movs	r2, #83	@ 0x53
 8008bca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f000 f899 	bl	8008d04 <RTC_EnterInitMode>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008bd6:	7cfb      	ldrb	r3, [r7, #19]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10c      	bne.n	8008bf6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008be6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008bea:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f000 f8c0 	bl	8008d72 <RTC_ExitInitMode>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008bf6:	7cfb      	ldrb	r3, [r7, #19]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d102      	bne.n	8008c02 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	22ff      	movs	r2, #255	@ 0xff
 8008c08:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	771a      	strb	r2, [r3, #28]

  return status;
 8008c10:	7cfb      	ldrb	r3, [r7, #19]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	371c      	adds	r7, #28
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd90      	pop	{r4, r7, pc}

08008c1a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b086      	sub	sp, #24
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	60f8      	str	r0, [r7, #12]
 8008c22:	60b9      	str	r1, [r7, #8]
 8008c24:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008c26:	2300      	movs	r3, #0
 8008c28:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008c34:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c38:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	0c1b      	lsrs	r3, r3, #16
 8008c3e:	b2da      	uxtb	r2, r3
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	0a1b      	lsrs	r3, r3, #8
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	f003 031f 	and.w	r3, r3, #31
 8008c4e:	b2da      	uxtb	r2, r3
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c5c:	b2da      	uxtb	r2, r3
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	0b5b      	lsrs	r3, r3, #13
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	f003 0307 	and.w	r3, r3, #7
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d11a      	bne.n	8008cae <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	78db      	ldrb	r3, [r3, #3]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 f8bb 	bl	8008df8 <RTC_Bcd2ToByte>
 8008c82:	4603      	mov	r3, r0
 8008c84:	461a      	mov	r2, r3
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	785b      	ldrb	r3, [r3, #1]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 f8b2 	bl	8008df8 <RTC_Bcd2ToByte>
 8008c94:	4603      	mov	r3, r0
 8008c96:	461a      	mov	r2, r3
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	789b      	ldrb	r3, [r3, #2]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f000 f8a9 	bl	8008df8 <RTC_Bcd2ToByte>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	461a      	mov	r2, r3
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3718      	adds	r7, #24
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8008d00 <HAL_RTC_WaitForSynchro+0x48>)
 8008cca:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ccc:	f7fa fe38 	bl	8003940 <HAL_GetTick>
 8008cd0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008cd2:	e009      	b.n	8008ce8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008cd4:	f7fa fe34 	bl	8003940 <HAL_GetTick>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	1ad3      	subs	r3, r2, r3
 8008cde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008ce2:	d901      	bls.n	8008ce8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e007      	b.n	8008cf8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	f003 0320 	and.w	r3, r3, #32
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d0ee      	beq.n	8008cd4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}
 8008d00:	00017f5f 	.word	0x00017f5f

08008d04 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d122      	bne.n	8008d68 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68da      	ldr	r2, [r3, #12]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008d30:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d32:	f7fa fe05 	bl	8003940 <HAL_GetTick>
 8008d36:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008d38:	e00c      	b.n	8008d54 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d3a:	f7fa fe01 	bl	8003940 <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008d48:	d904      	bls.n	8008d54 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2204      	movs	r2, #4
 8008d4e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008d50:	2301      	movs	r3, #1
 8008d52:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d102      	bne.n	8008d68 <RTC_EnterInitMode+0x64>
 8008d62:	7bfb      	ldrb	r3, [r7, #15]
 8008d64:	2b01      	cmp	r3, #1
 8008d66:	d1e8      	bne.n	8008d3a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3710      	adds	r7, #16
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b084      	sub	sp, #16
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68da      	ldr	r2, [r3, #12]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d8c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f003 0320 	and.w	r3, r3, #32
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10a      	bne.n	8008db2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f7ff ff8b 	bl	8008cb8 <HAL_RTC_WaitForSynchro>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d004      	beq.n	8008db2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2204      	movs	r2, #4
 8008dac:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008dca:	e005      	b.n	8008dd8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008dd2:	79fb      	ldrb	r3, [r7, #7]
 8008dd4:	3b0a      	subs	r3, #10
 8008dd6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008dd8:	79fb      	ldrb	r3, [r7, #7]
 8008dda:	2b09      	cmp	r3, #9
 8008ddc:	d8f6      	bhi.n	8008dcc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	011b      	lsls	r3, r3, #4
 8008de4:	b2da      	uxtb	r2, r3
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	b2db      	uxtb	r3, r3
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3714      	adds	r7, #20
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	4603      	mov	r3, r0
 8008e00:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8008e02:	2300      	movs	r3, #0
 8008e04:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8008e06:	79fb      	ldrb	r3, [r7, #7]
 8008e08:	091b      	lsrs	r3, r3, #4
 8008e0a:	b2db      	uxtb	r3, r3
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	4613      	mov	r3, r2
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4413      	add	r3, r2
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	b2da      	uxtb	r2, r3
 8008e1c:	79fb      	ldrb	r3, [r7, #7]
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	4413      	add	r3, r2
 8008e26:	b2db      	uxtb	r3, r3
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3714      	adds	r7, #20
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b087      	sub	sp, #28
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	3350      	adds	r3, #80	@ 0x50
 8008e4a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	4413      	add	r3, r2
 8008e54:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	601a      	str	r2, [r3, #0]
}
 8008e5c:	bf00      	nop
 8008e5e:	371c      	adds	r7, #28
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8008e72:	2300      	movs	r3, #0
 8008e74:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3350      	adds	r3, #80	@ 0x50
 8008e7c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4413      	add	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3714      	adds	r7, #20
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d101      	bne.n	8008eaa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e022      	b.n	8008ef0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d105      	bne.n	8008ec2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7fa fa09 	bl	80032d4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2203      	movs	r2, #3
 8008ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 f814 	bl	8008ef8 <HAL_SD_InitCard>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d001      	beq.n	8008eda <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e00a      	b.n	8008ef0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008ef8:	b5b0      	push	{r4, r5, r7, lr}
 8008efa:	b08e      	sub	sp, #56	@ 0x38
 8008efc:	af04      	add	r7, sp, #16
 8008efe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008f04:	2300      	movs	r3, #0
 8008f06:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008f10:	2300      	movs	r3, #0
 8008f12:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008f14:	2376      	movs	r3, #118	@ 0x76
 8008f16:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681d      	ldr	r5, [r3, #0]
 8008f1c:	466c      	mov	r4, sp
 8008f1e:	f107 0318 	add.w	r3, r7, #24
 8008f22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008f2a:	f107 030c 	add.w	r3, r7, #12
 8008f2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008f30:	4628      	mov	r0, r5
 8008f32:	f001 ffb7 	bl	800aea4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008f36:	4b2a      	ldr	r3, [pc, #168]	@ (8008fe0 <HAL_SD_InitCard+0xe8>)
 8008f38:	2200      	movs	r2, #0
 8008f3a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f001 fff8 	bl	800af36 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008f46:	4b26      	ldr	r3, [pc, #152]	@ (8008fe0 <HAL_SD_InitCard+0xe8>)
 8008f48:	2201      	movs	r2, #1
 8008f4a:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008f4c:	2002      	movs	r0, #2
 8008f4e:	f7fa fd03 	bl	8003958 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f001 f878 	bl	800a048 <SD_PowerON>
 8008f58:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d00b      	beq.n	8008f78 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6e:	431a      	orrs	r2, r3
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008f74:	2301      	movs	r3, #1
 8008f76:	e02e      	b.n	8008fd6 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 ff97 	bl	8009eac <SD_InitCard>
 8008f7e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d00b      	beq.n	8008f9e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f94:	431a      	orrs	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e01b      	b.n	8008fd6 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f002 f857 	bl	800b05a <SDMMC_CmdBlockLength>
 8008fac:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d00f      	beq.n	8008fd4 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8008fe4 <HAL_SD_InitCard+0xec>)
 8008fba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e000      	b.n	8008fd6 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3728      	adds	r7, #40	@ 0x28
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	422580a0 	.word	0x422580a0
 8008fe4:	004005ff 	.word	0x004005ff

08008fe8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b092      	sub	sp, #72	@ 0x48
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
 8008ff4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008ff6:	f7fa fca3 	bl	8003940 <HAL_GetTick>
 8008ffa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d107      	bne.n	800901a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800900e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009016:	2301      	movs	r3, #1
 8009018:	e1c5      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009020:	b2db      	uxtb	r3, r3
 8009022:	2b01      	cmp	r3, #1
 8009024:	f040 81b8 	bne.w	8009398 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800902e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	441a      	add	r2, r3
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009038:	429a      	cmp	r2, r3
 800903a:	d907      	bls.n	800904c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009040:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e1ac      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2203      	movs	r2, #3
 8009050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2200      	movs	r2, #0
 800905a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009060:	2b01      	cmp	r3, #1
 8009062:	d002      	beq.n	800906a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8009064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009066:	025b      	lsls	r3, r3, #9
 8009068:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800906a:	f04f 33ff 	mov.w	r3, #4294967295
 800906e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	025b      	lsls	r3, r3, #9
 8009074:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009076:	2390      	movs	r3, #144	@ 0x90
 8009078:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800907a:	2302      	movs	r3, #2
 800907c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800907e:	2300      	movs	r3, #0
 8009080:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8009082:	2301      	movs	r3, #1
 8009084:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f107 0214 	add.w	r2, r7, #20
 800908e:	4611      	mov	r1, r2
 8009090:	4618      	mov	r0, r3
 8009092:	f001 ffb6 	bl	800b002 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b01      	cmp	r3, #1
 800909a:	d90a      	bls.n	80090b2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2202      	movs	r2, #2
 80090a0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80090a8:	4618      	mov	r0, r3
 80090aa:	f002 f81a 	bl	800b0e2 <SDMMC_CmdReadMultiBlock>
 80090ae:	6478      	str	r0, [r7, #68]	@ 0x44
 80090b0:	e009      	b.n	80090c6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2201      	movs	r2, #1
 80090b6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80090be:	4618      	mov	r0, r3
 80090c0:	f001 ffed 	bl	800b09e <SDMMC_CmdReadSingleBlock>
 80090c4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80090c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d012      	beq.n	80090f2 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a7e      	ldr	r2, [pc, #504]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 80090d2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090da:	431a      	orrs	r2, r3
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2201      	movs	r2, #1
 80090e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e159      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80090f6:	e061      	b.n	80091bc <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009102:	2b00      	cmp	r3, #0
 8009104:	d03c      	beq.n	8009180 <HAL_SD_ReadBlocks+0x198>
 8009106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009108:	2b00      	cmp	r3, #0
 800910a:	d039      	beq.n	8009180 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800910c:	2300      	movs	r3, #0
 800910e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009110:	e033      	b.n	800917a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4618      	mov	r0, r3
 8009118:	f001 feef 	bl	800aefa <SDIO_ReadFIFO>
 800911c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800911e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009120:	b2da      	uxtb	r2, r3
 8009122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009124:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009128:	3301      	adds	r3, #1
 800912a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800912c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800912e:	3b01      	subs	r3, #1
 8009130:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8009132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009134:	0a1b      	lsrs	r3, r3, #8
 8009136:	b2da      	uxtb	r2, r3
 8009138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800913a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800913c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800913e:	3301      	adds	r3, #1
 8009140:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8009142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009144:	3b01      	subs	r3, #1
 8009146:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800914a:	0c1b      	lsrs	r3, r3, #16
 800914c:	b2da      	uxtb	r2, r3
 800914e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009150:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009154:	3301      	adds	r3, #1
 8009156:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8009158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800915a:	3b01      	subs	r3, #1
 800915c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800915e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009160:	0e1b      	lsrs	r3, r3, #24
 8009162:	b2da      	uxtb	r2, r3
 8009164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009166:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8009168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800916a:	3301      	adds	r3, #1
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800916e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009170:	3b01      	subs	r3, #1
 8009172:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8009174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009176:	3301      	adds	r3, #1
 8009178:	643b      	str	r3, [r7, #64]	@ 0x40
 800917a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800917c:	2b07      	cmp	r3, #7
 800917e:	d9c8      	bls.n	8009112 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8009180:	f7fa fbde 	bl	8003940 <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009188:	1ad3      	subs	r3, r2, r3
 800918a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800918c:	429a      	cmp	r2, r3
 800918e:	d902      	bls.n	8009196 <HAL_SD_ReadBlocks+0x1ae>
 8009190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009192:	2b00      	cmp	r3, #0
 8009194:	d112      	bne.n	80091bc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a4c      	ldr	r2, [pc, #304]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 800919c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2201      	movs	r2, #1
 80091ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e0f4      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091c2:	f240 332a 	movw	r3, #810	@ 0x32a
 80091c6:	4013      	ands	r3, r2
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d095      	beq.n	80090f8 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d022      	beq.n	8009220 <HAL_SD_ReadBlocks+0x238>
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d91f      	bls.n	8009220 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091e4:	2b03      	cmp	r3, #3
 80091e6:	d01b      	beq.n	8009220 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f001 ffdf 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 80091f2:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80091f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d012      	beq.n	8009220 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a33      	ldr	r2, [pc, #204]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 8009200:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009208:	431a      	orrs	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2201      	movs	r2, #1
 8009212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	e0c2      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009226:	f003 0308 	and.w	r3, r3, #8
 800922a:	2b00      	cmp	r3, #0
 800922c:	d106      	bne.n	800923c <HAL_SD_ReadBlocks+0x254>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009234:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009238:	2b00      	cmp	r3, #0
 800923a:	d012      	beq.n	8009262 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a22      	ldr	r2, [pc, #136]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 8009242:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009248:	f043 0208 	orr.w	r2, r3, #8
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2200      	movs	r2, #0
 800925c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	e0a1      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009268:	f003 0302 	and.w	r3, r3, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	d012      	beq.n	8009296 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a15      	ldr	r2, [pc, #84]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 8009276:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800927c:	f043 0202 	orr.w	r2, r3, #2
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2200      	movs	r2, #0
 8009290:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e087      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800929c:	f003 0320 	and.w	r3, r3, #32
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d064      	beq.n	800936e <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a08      	ldr	r2, [pc, #32]	@ (80092cc <HAL_SD_ReadBlocks+0x2e4>)
 80092aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b0:	f043 0220 	orr.w	r2, r3, #32
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2201      	movs	r2, #1
 80092bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e06d      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
 80092ca:	bf00      	nop
 80092cc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4618      	mov	r0, r3
 80092d6:	f001 fe10 	bl	800aefa <SDIO_ReadFIFO>
 80092da:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80092dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092de:	b2da      	uxtb	r2, r3
 80092e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80092e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e6:	3301      	adds	r3, #1
 80092e8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80092ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092ec:	3b01      	subs	r3, #1
 80092ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80092f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f2:	0a1b      	lsrs	r3, r3, #8
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092f8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80092fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092fc:	3301      	adds	r3, #1
 80092fe:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8009300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009302:	3b01      	subs	r3, #1
 8009304:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8009306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009308:	0c1b      	lsrs	r3, r3, #16
 800930a:	b2da      	uxtb	r2, r3
 800930c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8009310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009312:	3301      	adds	r3, #1
 8009314:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8009316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009318:	3b01      	subs	r3, #1
 800931a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800931c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800931e:	0e1b      	lsrs	r3, r3, #24
 8009320:	b2da      	uxtb	r2, r3
 8009322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009324:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8009326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009328:	3301      	adds	r3, #1
 800932a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800932c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800932e:	3b01      	subs	r3, #1
 8009330:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8009332:	f7fa fb05 	bl	8003940 <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800933e:	429a      	cmp	r2, r3
 8009340:	d902      	bls.n	8009348 <HAL_SD_ReadBlocks+0x360>
 8009342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009344:	2b00      	cmp	r3, #0
 8009346:	d112      	bne.n	800936e <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a18      	ldr	r2, [pc, #96]	@ (80093b0 <HAL_SD_ReadBlocks+0x3c8>)
 800934e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009354:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2200      	movs	r2, #0
 8009368:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	e01b      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d002      	beq.n	8009382 <HAL_SD_ReadBlocks+0x39a>
 800937c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1a6      	bne.n	80092d0 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f240 523a 	movw	r2, #1338	@ 0x53a
 800938a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8009394:	2300      	movs	r3, #0
 8009396:	e006      	b.n	80093a6 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800939c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
  }
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3748      	adds	r7, #72	@ 0x48
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	004005ff 	.word	0x004005ff

080093b4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b092      	sub	sp, #72	@ 0x48
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	60b9      	str	r1, [r7, #8]
 80093be:	607a      	str	r2, [r7, #4]
 80093c0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80093c2:	f7fa fabd 	bl	8003940 <HAL_GetTick>
 80093c6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d107      	bne.n	80093e6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093da:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	e16d      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	f040 8160 	bne.w	80096b4 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2200      	movs	r2, #0
 80093f8:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80093fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	441a      	add	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009404:	429a      	cmp	r2, r3
 8009406:	d907      	bls.n	8009418 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800940c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	e154      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2203      	movs	r2, #3
 800941c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2200      	movs	r2, #0
 8009426:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800942c:	2b01      	cmp	r3, #1
 800942e:	d002      	beq.n	8009436 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8009430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009432:	025b      	lsls	r3, r3, #9
 8009434:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009436:	f04f 33ff 	mov.w	r3, #4294967295
 800943a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	025b      	lsls	r3, r3, #9
 8009440:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009442:	2390      	movs	r3, #144	@ 0x90
 8009444:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009446:	2300      	movs	r3, #0
 8009448:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800944a:	2300      	movs	r3, #0
 800944c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800944e:	2301      	movs	r3, #1
 8009450:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f107 0218 	add.w	r2, r7, #24
 800945a:	4611      	mov	r1, r2
 800945c:	4618      	mov	r0, r3
 800945e:	f001 fdd0 	bl	800b002 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	2b01      	cmp	r3, #1
 8009466:	d90a      	bls.n	800947e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2220      	movs	r2, #32
 800946c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009474:	4618      	mov	r0, r3
 8009476:	f001 fe78 	bl	800b16a <SDMMC_CmdWriteMultiBlock>
 800947a:	6478      	str	r0, [r7, #68]	@ 0x44
 800947c:	e009      	b.n	8009492 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2210      	movs	r2, #16
 8009482:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800948a:	4618      	mov	r0, r3
 800948c:	f001 fe4b 	bl	800b126 <SDMMC_CmdWriteSingleBlock>
 8009490:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009492:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009494:	2b00      	cmp	r3, #0
 8009496:	d012      	beq.n	80094be <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a8b      	ldr	r2, [pc, #556]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 800949e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094a6:	431a      	orrs	r2, r3
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2200      	movs	r2, #0
 80094b8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	e101      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80094c2:	e065      	b.n	8009590 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d040      	beq.n	8009554 <HAL_SD_WriteBlocks+0x1a0>
 80094d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d03d      	beq.n	8009554 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80094d8:	2300      	movs	r3, #0
 80094da:	643b      	str	r3, [r7, #64]	@ 0x40
 80094dc:	e037      	b.n	800954e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80094de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80094e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e6:	3301      	adds	r3, #1
 80094e8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80094ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ec:	3b01      	subs	r3, #1
 80094ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80094f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	021a      	lsls	r2, r3, #8
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	4313      	orrs	r3, r2
 80094fa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80094fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094fe:	3301      	adds	r3, #1
 8009500:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8009502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009504:	3b01      	subs	r3, #1
 8009506:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8009508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	041a      	lsls	r2, r3, #16
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	4313      	orrs	r3, r2
 8009512:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8009514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009516:	3301      	adds	r3, #1
 8009518:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800951a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800951c:	3b01      	subs	r3, #1
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	061a      	lsls	r2, r3, #24
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	4313      	orrs	r3, r2
 800952a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800952c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800952e:	3301      	adds	r3, #1
 8009530:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8009532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009534:	3b01      	subs	r3, #1
 8009536:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f107 0214 	add.w	r2, r7, #20
 8009540:	4611      	mov	r1, r2
 8009542:	4618      	mov	r0, r3
 8009544:	f001 fce6 	bl	800af14 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8009548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800954a:	3301      	adds	r3, #1
 800954c:	643b      	str	r3, [r7, #64]	@ 0x40
 800954e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009550:	2b07      	cmp	r3, #7
 8009552:	d9c4      	bls.n	80094de <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8009554:	f7fa f9f4 	bl	8003940 <HAL_GetTick>
 8009558:	4602      	mov	r2, r0
 800955a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955c:	1ad3      	subs	r3, r2, r3
 800955e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009560:	429a      	cmp	r2, r3
 8009562:	d902      	bls.n	800956a <HAL_SD_WriteBlocks+0x1b6>
 8009564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009566:	2b00      	cmp	r3, #0
 8009568:	d112      	bne.n	8009590 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a57      	ldr	r2, [pc, #348]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 8009570:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009578:	431a      	orrs	r2, r3
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2201      	movs	r2, #1
 8009582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800958c:	2303      	movs	r3, #3
 800958e:	e098      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009596:	f240 331a 	movw	r3, #794	@ 0x31a
 800959a:	4013      	ands	r3, r2
 800959c:	2b00      	cmp	r3, #0
 800959e:	d091      	beq.n	80094c4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d022      	beq.n	80095f4 <HAL_SD_WriteBlocks+0x240>
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d91f      	bls.n	80095f4 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095b8:	2b03      	cmp	r3, #3
 80095ba:	d01b      	beq.n	80095f4 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4618      	mov	r0, r3
 80095c2:	f001 fdf5 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 80095c6:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80095c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d012      	beq.n	80095f4 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a3e      	ldr	r2, [pc, #248]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 80095d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095dc:	431a      	orrs	r2, r3
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2201      	movs	r2, #1
 80095e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2200      	movs	r2, #0
 80095ee:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	e066      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095fa:	f003 0308 	and.w	r3, r3, #8
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d106      	bne.n	8009610 <HAL_SD_WriteBlocks+0x25c>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009608:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800960c:	2b00      	cmp	r3, #0
 800960e:	d012      	beq.n	8009636 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a2d      	ldr	r2, [pc, #180]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 8009616:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800961c:	f043 0208 	orr.w	r2, r3, #8
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2201      	movs	r2, #1
 8009628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2200      	movs	r2, #0
 8009630:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e045      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800963c:	f003 0302 	and.w	r3, r3, #2
 8009640:	2b00      	cmp	r3, #0
 8009642:	d012      	beq.n	800966a <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a20      	ldr	r2, [pc, #128]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 800964a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009650:	f043 0202 	orr.w	r2, r3, #2
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2200      	movs	r2, #0
 8009664:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	e02b      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009670:	f003 0310 	and.w	r3, r3, #16
 8009674:	2b00      	cmp	r3, #0
 8009676:	d012      	beq.n	800969e <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a13      	ldr	r2, [pc, #76]	@ (80096cc <HAL_SD_WriteBlocks+0x318>)
 800967e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009684:	f043 0210 	orr.w	r2, r3, #16
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2200      	movs	r2, #0
 8009698:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e011      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80096a6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80096b0:	2300      	movs	r3, #0
 80096b2:	e006      	b.n	80096c2 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
  }
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3748      	adds	r7, #72	@ 0x48
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	004005ff 	.word	0x004005ff

080096d0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096dc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d008      	beq.n	80096fe <HAL_SD_IRQHandler+0x2e>
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f003 0308 	and.w	r3, r3, #8
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d003      	beq.n	80096fe <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fd5c 	bl	800a1b4 <SD_Read_IT>
 80096fc:	e165      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009708:	2b00      	cmp	r3, #0
 800970a:	f000 808f 	beq.w	800982c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	6812      	ldr	r2, [r2, #0]
 8009722:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8009726:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800972a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f022 0201 	bic.w	r2, r2, #1
 800973a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f003 0308 	and.w	r3, r3, #8
 8009742:	2b00      	cmp	r3, #0
 8009744:	d039      	beq.n	80097ba <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f003 0302 	and.w	r3, r3, #2
 800974c:	2b00      	cmp	r3, #0
 800974e:	d104      	bne.n	800975a <HAL_SD_IRQHandler+0x8a>
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f003 0320 	and.w	r3, r3, #32
 8009756:	2b00      	cmp	r3, #0
 8009758:	d011      	beq.n	800977e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4618      	mov	r0, r3
 8009760:	f001 fd26 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 8009764:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d008      	beq.n	800977e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	431a      	orrs	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 f92f 	bl	80099dc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009786:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f003 0301 	and.w	r3, r3, #1
 800979c:	2b00      	cmp	r3, #0
 800979e:	d104      	bne.n	80097aa <HAL_SD_IRQHandler+0xda>
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f003 0302 	and.w	r3, r3, #2
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d003      	beq.n	80097b2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f002 f94c 	bl	800ba48 <HAL_SD_RxCpltCallback>
 80097b0:	e10b      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f002 f93e 	bl	800ba34 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80097b8:	e107      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 8102 	beq.w	80099ca <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f003 0320 	and.w	r3, r3, #32
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d011      	beq.n	80097f4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	4618      	mov	r0, r3
 80097d6:	f001 fceb 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 80097da:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d008      	beq.n	80097f4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	431a      	orrs	r2, r3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 f8f4 	bl	80099dc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f003 0301 	and.w	r3, r3, #1
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	f040 80e5 	bne.w	80099ca <HAL_SD_IRQHandler+0x2fa>
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f003 0302 	and.w	r3, r3, #2
 8009806:	2b00      	cmp	r3, #0
 8009808:	f040 80df 	bne.w	80099ca <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f022 0208 	bic.w	r2, r2, #8
 800981a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2201      	movs	r2, #1
 8009820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f002 f905 	bl	800ba34 <HAL_SD_TxCpltCallback>
}
 800982a:	e0ce      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009832:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009836:	2b00      	cmp	r3, #0
 8009838:	d008      	beq.n	800984c <HAL_SD_IRQHandler+0x17c>
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f003 0308 	and.w	r3, r3, #8
 8009840:	2b00      	cmp	r3, #0
 8009842:	d003      	beq.n	800984c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fd06 	bl	800a256 <SD_Write_IT>
 800984a:	e0be      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009852:	f240 233a 	movw	r3, #570	@ 0x23a
 8009856:	4013      	ands	r3, r2
 8009858:	2b00      	cmp	r3, #0
 800985a:	f000 80b6 	beq.w	80099ca <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009864:	f003 0302 	and.w	r3, r3, #2
 8009868:	2b00      	cmp	r3, #0
 800986a:	d005      	beq.n	8009878 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009870:	f043 0202 	orr.w	r2, r3, #2
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800987e:	f003 0308 	and.w	r3, r3, #8
 8009882:	2b00      	cmp	r3, #0
 8009884:	d005      	beq.n	8009892 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800988a:	f043 0208 	orr.w	r2, r3, #8
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009898:	f003 0320 	and.w	r3, r3, #32
 800989c:	2b00      	cmp	r3, #0
 800989e:	d005      	beq.n	80098ac <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a4:	f043 0220 	orr.w	r2, r3, #32
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098b2:	f003 0310 	and.w	r3, r3, #16
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d005      	beq.n	80098c6 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098be:	f043 0210 	orr.w	r2, r3, #16
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d005      	beq.n	80098e0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d8:	f043 0208 	orr.w	r2, r3, #8
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f240 723a 	movw	r2, #1850	@ 0x73a
 80098e8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	6812      	ldr	r2, [r2, #0]
 80098f4:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80098f8:	f023 0302 	bic.w	r3, r3, #2
 80098fc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4618      	mov	r0, r3
 8009904:	f001 fc54 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 8009908:	4602      	mov	r2, r0
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990e:	431a      	orrs	r2, r3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	f003 0308 	and.w	r3, r3, #8
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00a      	beq.n	8009934 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2201      	movs	r2, #1
 8009922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f000 f855 	bl	80099dc <HAL_SD_ErrorCallback>
}
 8009932:	e04a      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800993a:	2b00      	cmp	r3, #0
 800993c:	d045      	beq.n	80099ca <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f003 0310 	and.w	r3, r3, #16
 8009944:	2b00      	cmp	r3, #0
 8009946:	d104      	bne.n	8009952 <HAL_SD_IRQHandler+0x282>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f003 0320 	and.w	r3, r3, #32
 800994e:	2b00      	cmp	r3, #0
 8009950:	d011      	beq.n	8009976 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009956:	4a1f      	ldr	r2, [pc, #124]	@ (80099d4 <HAL_SD_IRQHandler+0x304>)
 8009958:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800995e:	4618      	mov	r0, r3
 8009960:	f7fb fbc7 	bl	80050f2 <HAL_DMA_Abort_IT>
 8009964:	4603      	mov	r3, r0
 8009966:	2b00      	cmp	r3, #0
 8009968:	d02f      	beq.n	80099ca <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800996e:	4618      	mov	r0, r3
 8009970:	f000 fa2e 	bl	8009dd0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009974:	e029      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f003 0301 	and.w	r3, r3, #1
 800997c:	2b00      	cmp	r3, #0
 800997e:	d104      	bne.n	800998a <HAL_SD_IRQHandler+0x2ba>
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f003 0302 	and.w	r3, r3, #2
 8009986:	2b00      	cmp	r3, #0
 8009988:	d011      	beq.n	80099ae <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800998e:	4a12      	ldr	r2, [pc, #72]	@ (80099d8 <HAL_SD_IRQHandler+0x308>)
 8009990:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009996:	4618      	mov	r0, r3
 8009998:	f7fb fbab 	bl	80050f2 <HAL_DMA_Abort_IT>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d013      	beq.n	80099ca <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099a6:	4618      	mov	r0, r3
 80099a8:	f000 fa49 	bl	8009e3e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80099ac:	e00d      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f002 f82c 	bl	800ba20 <HAL_SD_AbortCallback>
}
 80099c8:	e7ff      	b.n	80099ca <HAL_SD_IRQHandler+0x2fa>
 80099ca:	bf00      	nop
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	08009dd1 	.word	0x08009dd1
 80099d8:	08009e3f 	.word	0x08009e3f

080099dc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80099e4:	bf00      	nop
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80099fe:	0f9b      	lsrs	r3, r3, #30
 8009a00:	b2da      	uxtb	r2, r3
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a0a:	0e9b      	lsrs	r3, r3, #26
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	f003 030f 	and.w	r3, r3, #15
 8009a12:	b2da      	uxtb	r2, r3
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a1c:	0e1b      	lsrs	r3, r3, #24
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	f003 0303 	and.w	r3, r3, #3
 8009a24:	b2da      	uxtb	r2, r3
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a2e:	0c1b      	lsrs	r3, r3, #16
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a3a:	0a1b      	lsrs	r3, r3, #8
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a46:	b2da      	uxtb	r2, r3
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a50:	0d1b      	lsrs	r3, r3, #20
 8009a52:	b29a      	uxth	r2, r3
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a5c:	0c1b      	lsrs	r3, r3, #16
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	f003 030f 	and.w	r3, r3, #15
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a6e:	0bdb      	lsrs	r3, r3, #15
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	f003 0301 	and.w	r3, r3, #1
 8009a76:	b2da      	uxtb	r2, r3
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a80:	0b9b      	lsrs	r3, r3, #14
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	f003 0301 	and.w	r3, r3, #1
 8009a88:	b2da      	uxtb	r2, r3
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a92:	0b5b      	lsrs	r3, r3, #13
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009aa4:	0b1b      	lsrs	r3, r3, #12
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	f003 0301 	and.w	r3, r3, #1
 8009aac:	b2da      	uxtb	r2, r3
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d163      	bne.n	8009b88 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ac4:	009a      	lsls	r2, r3, #2
 8009ac6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009aca:	4013      	ands	r3, r2
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8009ad0:	0f92      	lsrs	r2, r2, #30
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009adc:	0edb      	lsrs	r3, r3, #27
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	f003 0307 	and.w	r3, r3, #7
 8009ae4:	b2da      	uxtb	r2, r3
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009aee:	0e1b      	lsrs	r3, r3, #24
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	f003 0307 	and.w	r3, r3, #7
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b00:	0d5b      	lsrs	r3, r3, #21
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	f003 0307 	and.w	r3, r3, #7
 8009b08:	b2da      	uxtb	r2, r3
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b12:	0c9b      	lsrs	r3, r3, #18
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	f003 0307 	and.w	r3, r3, #7
 8009b1a:	b2da      	uxtb	r2, r3
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b24:	0bdb      	lsrs	r3, r3, #15
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	f003 0307 	and.w	r3, r3, #7
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	1c5a      	adds	r2, r3, #1
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	7e1b      	ldrb	r3, [r3, #24]
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	f003 0307 	and.w	r3, r3, #7
 8009b46:	3302      	adds	r3, #2
 8009b48:	2201      	movs	r2, #1
 8009b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009b52:	fb03 f202 	mul.w	r2, r3, r2
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	7a1b      	ldrb	r3, [r3, #8]
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	f003 030f 	and.w	r3, r3, #15
 8009b64:	2201      	movs	r2, #1
 8009b66:	409a      	lsls	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009b74:	0a52      	lsrs	r2, r2, #9
 8009b76:	fb03 f202 	mul.w	r2, r3, r2
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b84:	661a      	str	r2, [r3, #96]	@ 0x60
 8009b86:	e031      	b.n	8009bec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b8c:	2b01      	cmp	r3, #1
 8009b8e:	d11d      	bne.n	8009bcc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b94:	041b      	lsls	r3, r3, #16
 8009b96:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b9e:	0c1b      	lsrs	r3, r3, #16
 8009ba0:	431a      	orrs	r2, r3
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	3301      	adds	r3, #1
 8009bac:	029a      	lsls	r2, r3, #10
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009bc0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	661a      	str	r2, [r3, #96]	@ 0x60
 8009bca:	e00f      	b.n	8009bec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a58      	ldr	r2, [pc, #352]	@ (8009d34 <HAL_SD_GetCardCSD+0x344>)
 8009bd2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	e09d      	b.n	8009d28 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bf0:	0b9b      	lsrs	r3, r3, #14
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	f003 0301 	and.w	r3, r3, #1
 8009bf8:	b2da      	uxtb	r2, r3
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c02:	09db      	lsrs	r3, r3, #7
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c1a:	b2da      	uxtb	r2, r3
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c24:	0fdb      	lsrs	r3, r3, #31
 8009c26:	b2da      	uxtb	r2, r3
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c30:	0f5b      	lsrs	r3, r3, #29
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	f003 0303 	and.w	r3, r3, #3
 8009c38:	b2da      	uxtb	r2, r3
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c42:	0e9b      	lsrs	r3, r3, #26
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	f003 0307 	and.w	r3, r3, #7
 8009c4a:	b2da      	uxtb	r2, r3
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c54:	0d9b      	lsrs	r3, r3, #22
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	f003 030f 	and.w	r3, r3, #15
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c66:	0d5b      	lsrs	r3, r3, #21
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	f003 0301 	and.w	r3, r3, #1
 8009c6e:	b2da      	uxtb	r2, r3
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c82:	0c1b      	lsrs	r3, r3, #16
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	b2da      	uxtb	r2, r3
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c96:	0bdb      	lsrs	r3, r3, #15
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	b2da      	uxtb	r2, r3
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009caa:	0b9b      	lsrs	r3, r3, #14
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	b2da      	uxtb	r2, r3
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cbe:	0b5b      	lsrs	r3, r3, #13
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	f003 0301 	and.w	r3, r3, #1
 8009cc6:	b2da      	uxtb	r2, r3
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cd2:	0b1b      	lsrs	r3, r3, #12
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	f003 0301 	and.w	r3, r3, #1
 8009cda:	b2da      	uxtb	r2, r3
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ce6:	0a9b      	lsrs	r3, r3, #10
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	f003 0303 	and.w	r3, r3, #3
 8009cee:	b2da      	uxtb	r2, r3
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	f003 0303 	and.w	r3, r3, #3
 8009d02:	b2da      	uxtb	r2, r3
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d0e:	085b      	lsrs	r3, r3, #1
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d16:	b2da      	uxtb	r2, r3
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	2201      	movs	r2, #1
 8009d22:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr
 8009d34:	004005ff 	.word	0x004005ff

08009d38 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009d9c:	f107 030c 	add.w	r3, r7, #12
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f9de 	bl	800a164 <SD_SendStatus>
 8009da8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	431a      	orrs	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	0a5b      	lsrs	r3, r3, #9
 8009dc0:	f003 030f 	and.w	r3, r3, #15
 8009dc4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009dc6:	693b      	ldr	r3, [r7, #16]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3718      	adds	r7, #24
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ddc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009de6:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f7ff ffd1 	bl	8009d90 <HAL_SD_GetCardState>
 8009dee:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	2b06      	cmp	r3, #6
 8009e02:	d002      	beq.n	8009e0a <SD_DMATxAbort+0x3a>
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	2b05      	cmp	r3, #5
 8009e08:	d10a      	bne.n	8009e20 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f001 f9ce 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 8009e14:	4602      	mov	r2, r0
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e1a:	431a      	orrs	r2, r3
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d103      	bne.n	8009e30 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f001 fdf9 	bl	800ba20 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009e2e:	e002      	b.n	8009e36 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f7ff fdd3 	bl	80099dc <HAL_SD_ErrorCallback>
}
 8009e36:	bf00      	nop
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}

08009e3e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009e3e:	b580      	push	{r7, lr}
 8009e40:	b084      	sub	sp, #16
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009e54:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009e56:	68f8      	ldr	r0, [r7, #12]
 8009e58:	f7ff ff9a 	bl	8009d90 <HAL_SD_GetCardState>
 8009e5c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	2b06      	cmp	r3, #6
 8009e70:	d002      	beq.n	8009e78 <SD_DMARxAbort+0x3a>
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	2b05      	cmp	r3, #5
 8009e76:	d10a      	bne.n	8009e8e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f001 f997 	bl	800b1b0 <SDMMC_CmdStopTransfer>
 8009e82:	4602      	mov	r2, r0
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e88:	431a      	orrs	r2, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d103      	bne.n	8009e9e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f001 fdc2 	bl	800ba20 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009e9c:	e002      	b.n	8009ea4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009e9e:	68f8      	ldr	r0, [r7, #12]
 8009ea0:	f7ff fd9c 	bl	80099dc <HAL_SD_ErrorCallback>
}
 8009ea4:	bf00      	nop
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009eac:	b5b0      	push	{r4, r5, r7, lr}
 8009eae:	b094      	sub	sp, #80	@ 0x50
 8009eb0:	af04      	add	r7, sp, #16
 8009eb2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f001 f848 	bl	800af52 <SDIO_GetPowerState>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d102      	bne.n	8009ece <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009ec8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009ecc:	e0b8      	b.n	800a040 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ed2:	2b03      	cmp	r3, #3
 8009ed4:	d02f      	beq.n	8009f36 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f001 fa2f 	bl	800b33e <SDMMC_CmdSendCID>
 8009ee0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d001      	beq.n	8009eec <SD_InitCard+0x40>
    {
      return errorstate;
 8009ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eea:	e0a9      	b.n	800a040 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f001 f872 	bl	800afdc <SDIO_GetResponse>
 8009ef8:	4602      	mov	r2, r0
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2104      	movs	r1, #4
 8009f04:	4618      	mov	r0, r3
 8009f06:	f001 f869 	bl	800afdc <SDIO_GetResponse>
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2108      	movs	r1, #8
 8009f16:	4618      	mov	r0, r3
 8009f18:	f001 f860 	bl	800afdc <SDIO_GetResponse>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	210c      	movs	r1, #12
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f001 f857 	bl	800afdc <SDIO_GetResponse>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d00d      	beq.n	8009f5a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f107 020e 	add.w	r2, r7, #14
 8009f46:	4611      	mov	r1, r2
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f001 fa35 	bl	800b3b8 <SDMMC_CmdSetRelAdd>
 8009f4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d001      	beq.n	8009f5a <SD_InitCard+0xae>
    {
      return errorstate;
 8009f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f58:	e072      	b.n	800a040 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f5e:	2b03      	cmp	r3, #3
 8009f60:	d036      	beq.n	8009fd0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009f62:	89fb      	ldrh	r3, [r7, #14]
 8009f64:	461a      	mov	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f72:	041b      	lsls	r3, r3, #16
 8009f74:	4619      	mov	r1, r3
 8009f76:	4610      	mov	r0, r2
 8009f78:	f001 f9ff 	bl	800b37a <SDMMC_CmdSendCSD>
 8009f7c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d001      	beq.n	8009f88 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009f84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f86:	e05b      	b.n	800a040 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f001 f824 	bl	800afdc <SDIO_GetResponse>
 8009f94:	4602      	mov	r2, r0
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2104      	movs	r1, #4
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f001 f81b 	bl	800afdc <SDIO_GetResponse>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2108      	movs	r1, #8
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f001 f812 	bl	800afdc <SDIO_GetResponse>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	210c      	movs	r1, #12
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f001 f809 	bl	800afdc <SDIO_GetResponse>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2104      	movs	r1, #4
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f001 f800 	bl	800afdc <SDIO_GetResponse>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	0d1a      	lsrs	r2, r3, #20
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009fe4:	f107 0310 	add.w	r3, r7, #16
 8009fe8:	4619      	mov	r1, r3
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f7ff fd00 	bl	80099f0 <HAL_SD_GetCardCSD>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d002      	beq.n	8009ffc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009ff6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009ffa:	e021      	b.n	800a040 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6819      	ldr	r1, [r3, #0]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a004:	041b      	lsls	r3, r3, #16
 800a006:	2200      	movs	r2, #0
 800a008:	461c      	mov	r4, r3
 800a00a:	4615      	mov	r5, r2
 800a00c:	4622      	mov	r2, r4
 800a00e:	462b      	mov	r3, r5
 800a010:	4608      	mov	r0, r1
 800a012:	f001 f8ef 	bl	800b1f4 <SDMMC_CmdSelDesel>
 800a016:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d001      	beq.n	800a022 <SD_InitCard+0x176>
  {
    return errorstate;
 800a01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a020:	e00e      	b.n	800a040 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681d      	ldr	r5, [r3, #0]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	466c      	mov	r4, sp
 800a02a:	f103 0210 	add.w	r2, r3, #16
 800a02e:	ca07      	ldmia	r2, {r0, r1, r2}
 800a030:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a034:	3304      	adds	r3, #4
 800a036:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a038:	4628      	mov	r0, r5
 800a03a:	f000 ff33 	bl	800aea4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a03e:	2300      	movs	r3, #0
}
 800a040:	4618      	mov	r0, r3
 800a042:	3740      	adds	r7, #64	@ 0x40
 800a044:	46bd      	mov	sp, r7
 800a046:	bdb0      	pop	{r4, r5, r7, pc}

0800a048 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b086      	sub	sp, #24
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a050:	2300      	movs	r3, #0
 800a052:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a054:	2300      	movs	r3, #0
 800a056:	617b      	str	r3, [r7, #20]
 800a058:	2300      	movs	r3, #0
 800a05a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4618      	mov	r0, r3
 800a062:	f001 f8ea 	bl	800b23a <SDMMC_CmdGoIdleState>
 800a066:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d001      	beq.n	800a072 <SD_PowerON+0x2a>
  {
    return errorstate;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	e072      	b.n	800a158 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4618      	mov	r0, r3
 800a078:	f001 f8fd 	bl	800b276 <SDMMC_CmdOperCond>
 800a07c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d00d      	beq.n	800a0a0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4618      	mov	r0, r3
 800a090:	f001 f8d3 	bl	800b23a <SDMMC_CmdGoIdleState>
 800a094:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d004      	beq.n	800a0a6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	e05b      	b.n	800a158 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d137      	bne.n	800a11e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2100      	movs	r1, #0
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f001 f8fd 	bl	800b2b4 <SDMMC_CmdAppCommand>
 800a0ba:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d02d      	beq.n	800a11e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a0c6:	e047      	b.n	800a158 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f001 f8f0 	bl	800b2b4 <SDMMC_CmdAppCommand>
 800a0d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d001      	beq.n	800a0e0 <SD_PowerON+0x98>
    {
      return errorstate;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	e03b      	b.n	800a158 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	491e      	ldr	r1, [pc, #120]	@ (800a160 <SD_PowerON+0x118>)
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f001 f906 	bl	800b2f8 <SDMMC_CmdAppOperCommand>
 800a0ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d002      	beq.n	800a0fa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a0f8:	e02e      	b.n	800a158 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2100      	movs	r1, #0
 800a100:	4618      	mov	r0, r3
 800a102:	f000 ff6b 	bl	800afdc <SDIO_GetResponse>
 800a106:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	0fdb      	lsrs	r3, r3, #31
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d101      	bne.n	800a114 <SD_PowerON+0xcc>
 800a110:	2301      	movs	r3, #1
 800a112:	e000      	b.n	800a116 <SD_PowerON+0xce>
 800a114:	2300      	movs	r3, #0
 800a116:	613b      	str	r3, [r7, #16]

    count++;
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	3301      	adds	r3, #1
 800a11c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a124:	4293      	cmp	r3, r2
 800a126:	d802      	bhi.n	800a12e <SD_PowerON+0xe6>
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d0cc      	beq.n	800a0c8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a134:	4293      	cmp	r3, r2
 800a136:	d902      	bls.n	800a13e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a138:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a13c:	e00c      	b.n	800a158 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a144:	2b00      	cmp	r3, #0
 800a146:	d003      	beq.n	800a150 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2201      	movs	r2, #1
 800a14c:	645a      	str	r2, [r3, #68]	@ 0x44
 800a14e:	e002      	b.n	800a156 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2200      	movs	r2, #0
 800a154:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3718      	adds	r7, #24
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bd80      	pop	{r7, pc}
 800a160:	c1100000 	.word	0xc1100000

0800a164 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d102      	bne.n	800a17a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a174:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a178:	e018      	b.n	800a1ac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a182:	041b      	lsls	r3, r3, #16
 800a184:	4619      	mov	r1, r3
 800a186:	4610      	mov	r0, r2
 800a188:	f001 f937 	bl	800b3fa <SDMMC_CmdSendStatus>
 800a18c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d001      	beq.n	800a198 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	e009      	b.n	800a1ac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2100      	movs	r1, #0
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f000 ff1c 	bl	800afdc <SDIO_GetResponse>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a1aa:	2300      	movs	r3, #0
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3710      	adds	r7, #16
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}

0800a1b4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d03f      	beq.n	800a24e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	617b      	str	r3, [r7, #20]
 800a1d2:	e033      	b.n	800a23c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f000 fe8e 	bl	800aefa <SDIO_ReadFIFO>
 800a1de:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	b2da      	uxtb	r2, r3
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	0a1b      	lsrs	r3, r3, #8
 800a1f8:	b2da      	uxtb	r2, r3
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3301      	adds	r3, #1
 800a202:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	3b01      	subs	r3, #1
 800a208:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	0c1b      	lsrs	r3, r3, #16
 800a20e:	b2da      	uxtb	r2, r3
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	3301      	adds	r3, #1
 800a218:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	0e1b      	lsrs	r3, r3, #24
 800a224:	b2da      	uxtb	r2, r3
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3301      	adds	r3, #1
 800a22e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	3b01      	subs	r3, #1
 800a234:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	3301      	adds	r3, #1
 800a23a:	617b      	str	r3, [r7, #20]
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	2b07      	cmp	r3, #7
 800a240:	d9c8      	bls.n	800a1d4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	693a      	ldr	r2, [r7, #16]
 800a24c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800a24e:	bf00      	nop
 800a250:	3718      	adds	r7, #24
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b086      	sub	sp, #24
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a268:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d043      	beq.n	800a2f8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800a270:	2300      	movs	r3, #0
 800a272:	617b      	str	r3, [r7, #20]
 800a274:	e037      	b.n	800a2e6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	3301      	adds	r3, #1
 800a280:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	3b01      	subs	r3, #1
 800a286:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	021a      	lsls	r2, r3, #8
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	4313      	orrs	r3, r2
 800a292:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	3301      	adds	r3, #1
 800a298:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	3b01      	subs	r3, #1
 800a29e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	041a      	lsls	r2, r3, #16
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	3301      	adds	r3, #1
 800a2b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	061a      	lsls	r2, r3, #24
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f107 0208 	add.w	r2, r7, #8
 800a2d8:	4611      	mov	r1, r2
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f000 fe1a 	bl	800af14 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	617b      	str	r3, [r7, #20]
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	2b07      	cmp	r3, #7
 800a2ea:	d9c4      	bls.n	800a276 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	693a      	ldr	r2, [r7, #16]
 800a2f6:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800a2f8:	bf00      	nop
 800a2fa:	3718      	adds	r7, #24
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b082      	sub	sp, #8
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d101      	bne.n	800a312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e07b      	b.n	800a40a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a316:	2b00      	cmp	r3, #0
 800a318:	d108      	bne.n	800a32c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	685b      	ldr	r3, [r3, #4]
 800a31e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a322:	d009      	beq.n	800a338 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	61da      	str	r2, [r3, #28]
 800a32a:	e005      	b.n	800a338 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2200      	movs	r2, #0
 800a330:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a344:	b2db      	uxtb	r3, r3
 800a346:	2b00      	cmp	r3, #0
 800a348:	d106      	bne.n	800a358 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2200      	movs	r2, #0
 800a34e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f7f9 f82e 	bl	80033b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2202      	movs	r2, #2
 800a35c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a36e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	689b      	ldr	r3, [r3, #8]
 800a37c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a380:	431a      	orrs	r2, r3
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	68db      	ldr	r3, [r3, #12]
 800a386:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a38a:	431a      	orrs	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	f003 0302 	and.w	r3, r3, #2
 800a394:	431a      	orrs	r2, r3
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	695b      	ldr	r3, [r3, #20]
 800a39a:	f003 0301 	and.w	r3, r3, #1
 800a39e:	431a      	orrs	r2, r3
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	699b      	ldr	r3, [r3, #24]
 800a3a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3a8:	431a      	orrs	r2, r3
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	69db      	ldr	r3, [r3, #28]
 800a3ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a3b2:	431a      	orrs	r2, r3
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6a1b      	ldr	r3, [r3, #32]
 800a3b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3bc:	ea42 0103 	orr.w	r1, r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	699b      	ldr	r3, [r3, #24]
 800a3d4:	0c1b      	lsrs	r3, r3, #16
 800a3d6:	f003 0104 	and.w	r1, r3, #4
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3de:	f003 0210 	and.w	r2, r3, #16
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	430a      	orrs	r2, r1
 800a3e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	69da      	ldr	r2, [r3, #28]
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a3f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2201      	movs	r2, #1
 800a404:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a408:	2300      	movs	r3, #0
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3708      	adds	r7, #8
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}

0800a412 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b088      	sub	sp, #32
 800a416:	af00      	add	r7, sp, #0
 800a418:	60f8      	str	r0, [r7, #12]
 800a41a:	60b9      	str	r1, [r7, #8]
 800a41c:	603b      	str	r3, [r7, #0]
 800a41e:	4613      	mov	r3, r2
 800a420:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a422:	f7f9 fa8d 	bl	8003940 <HAL_GetTick>
 800a426:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a428:	88fb      	ldrh	r3, [r7, #6]
 800a42a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a432:	b2db      	uxtb	r3, r3
 800a434:	2b01      	cmp	r3, #1
 800a436:	d001      	beq.n	800a43c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a438:	2302      	movs	r3, #2
 800a43a:	e12a      	b.n	800a692 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d002      	beq.n	800a448 <HAL_SPI_Transmit+0x36>
 800a442:	88fb      	ldrh	r3, [r7, #6]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e122      	b.n	800a692 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a452:	2b01      	cmp	r3, #1
 800a454:	d101      	bne.n	800a45a <HAL_SPI_Transmit+0x48>
 800a456:	2302      	movs	r3, #2
 800a458:	e11b      	b.n	800a692 <HAL_SPI_Transmit+0x280>
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2201      	movs	r2, #1
 800a45e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2203      	movs	r2, #3
 800a466:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2200      	movs	r2, #0
 800a46e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	68ba      	ldr	r2, [r7, #8]
 800a474:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	88fa      	ldrh	r2, [r7, #6]
 800a47a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	88fa      	ldrh	r2, [r7, #6]
 800a480:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2200      	movs	r2, #0
 800a486:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2200      	movs	r2, #0
 800a48c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2200      	movs	r2, #0
 800a492:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2200      	movs	r2, #0
 800a498:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	2200      	movs	r2, #0
 800a49e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4a8:	d10f      	bne.n	800a4ca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a4b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	681a      	ldr	r2, [r3, #0]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d4:	2b40      	cmp	r3, #64	@ 0x40
 800a4d6:	d007      	beq.n	800a4e8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a4e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4f0:	d152      	bne.n	800a598 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d002      	beq.n	800a500 <HAL_SPI_Transmit+0xee>
 800a4fa:	8b7b      	ldrh	r3, [r7, #26]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d145      	bne.n	800a58c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a504:	881a      	ldrh	r2, [r3, #0]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a510:	1c9a      	adds	r2, r3, #2
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	3b01      	subs	r3, #1
 800a51e:	b29a      	uxth	r2, r3
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a524:	e032      	b.n	800a58c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	689b      	ldr	r3, [r3, #8]
 800a52c:	f003 0302 	and.w	r3, r3, #2
 800a530:	2b02      	cmp	r3, #2
 800a532:	d112      	bne.n	800a55a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a538:	881a      	ldrh	r2, [r3, #0]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a544:	1c9a      	adds	r2, r3, #2
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a54e:	b29b      	uxth	r3, r3
 800a550:	3b01      	subs	r3, #1
 800a552:	b29a      	uxth	r2, r3
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a558:	e018      	b.n	800a58c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a55a:	f7f9 f9f1 	bl	8003940 <HAL_GetTick>
 800a55e:	4602      	mov	r2, r0
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	1ad3      	subs	r3, r2, r3
 800a564:	683a      	ldr	r2, [r7, #0]
 800a566:	429a      	cmp	r2, r3
 800a568:	d803      	bhi.n	800a572 <HAL_SPI_Transmit+0x160>
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a570:	d102      	bne.n	800a578 <HAL_SPI_Transmit+0x166>
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d109      	bne.n	800a58c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2200      	movs	r2, #0
 800a584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a588:	2303      	movs	r3, #3
 800a58a:	e082      	b.n	800a692 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a590:	b29b      	uxth	r3, r3
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1c7      	bne.n	800a526 <HAL_SPI_Transmit+0x114>
 800a596:	e053      	b.n	800a640 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d002      	beq.n	800a5a6 <HAL_SPI_Transmit+0x194>
 800a5a0:	8b7b      	ldrh	r3, [r7, #26]
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d147      	bne.n	800a636 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	330c      	adds	r3, #12
 800a5b0:	7812      	ldrb	r2, [r2, #0]
 800a5b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5b8:	1c5a      	adds	r2, r3, #1
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	3b01      	subs	r3, #1
 800a5c6:	b29a      	uxth	r2, r3
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a5cc:	e033      	b.n	800a636 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	f003 0302 	and.w	r3, r3, #2
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d113      	bne.n	800a604 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	330c      	adds	r3, #12
 800a5e6:	7812      	ldrb	r2, [r2, #0]
 800a5e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ee:	1c5a      	adds	r2, r3, #1
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	3b01      	subs	r3, #1
 800a5fc:	b29a      	uxth	r2, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a602:	e018      	b.n	800a636 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a604:	f7f9 f99c 	bl	8003940 <HAL_GetTick>
 800a608:	4602      	mov	r2, r0
 800a60a:	69fb      	ldr	r3, [r7, #28]
 800a60c:	1ad3      	subs	r3, r2, r3
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	429a      	cmp	r2, r3
 800a612:	d803      	bhi.n	800a61c <HAL_SPI_Transmit+0x20a>
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a61a:	d102      	bne.n	800a622 <HAL_SPI_Transmit+0x210>
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d109      	bne.n	800a636 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2201      	movs	r2, #1
 800a626:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2200      	movs	r2, #0
 800a62e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e02d      	b.n	800a692 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a63a:	b29b      	uxth	r3, r3
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d1c6      	bne.n	800a5ce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a640:	69fa      	ldr	r2, [r7, #28]
 800a642:	6839      	ldr	r1, [r7, #0]
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f000 fbd9 	bl	800adfc <SPI_EndRxTxTransaction>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d002      	beq.n	800a656 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2220      	movs	r2, #32
 800a654:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d10a      	bne.n	800a674 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a65e:	2300      	movs	r3, #0
 800a660:	617b      	str	r3, [r7, #20]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	617b      	str	r3, [r7, #20]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	617b      	str	r3, [r7, #20]
 800a672:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	e000      	b.n	800a692 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a690:	2300      	movs	r3, #0
  }
}
 800a692:	4618      	mov	r0, r3
 800a694:	3720      	adds	r7, #32
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a69a:	b580      	push	{r7, lr}
 800a69c:	b088      	sub	sp, #32
 800a69e:	af02      	add	r7, sp, #8
 800a6a0:	60f8      	str	r0, [r7, #12]
 800a6a2:	60b9      	str	r1, [r7, #8]
 800a6a4:	603b      	str	r3, [r7, #0]
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d001      	beq.n	800a6ba <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a6b6:	2302      	movs	r3, #2
 800a6b8:	e104      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d002      	beq.n	800a6c6 <HAL_SPI_Receive+0x2c>
 800a6c0:	88fb      	ldrh	r3, [r7, #6]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d101      	bne.n	800a6ca <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e0fc      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6d2:	d112      	bne.n	800a6fa <HAL_SPI_Receive+0x60>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d10e      	bne.n	800a6fa <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2204      	movs	r2, #4
 800a6e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a6e4:	88fa      	ldrh	r2, [r7, #6]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	9300      	str	r3, [sp, #0]
 800a6ea:	4613      	mov	r3, r2
 800a6ec:	68ba      	ldr	r2, [r7, #8]
 800a6ee:	68b9      	ldr	r1, [r7, #8]
 800a6f0:	68f8      	ldr	r0, [r7, #12]
 800a6f2:	f000 f8eb 	bl	800a8cc <HAL_SPI_TransmitReceive>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	e0e4      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a6fa:	f7f9 f921 	bl	8003940 <HAL_GetTick>
 800a6fe:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a706:	2b01      	cmp	r3, #1
 800a708:	d101      	bne.n	800a70e <HAL_SPI_Receive+0x74>
 800a70a:	2302      	movs	r3, #2
 800a70c:	e0da      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2201      	movs	r2, #1
 800a712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2204      	movs	r2, #4
 800a71a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2200      	movs	r2, #0
 800a722:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	88fa      	ldrh	r2, [r7, #6]
 800a72e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	88fa      	ldrh	r2, [r7, #6]
 800a734:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2200      	movs	r2, #0
 800a73a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2200      	movs	r2, #0
 800a740:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2200      	movs	r2, #0
 800a746:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2200      	movs	r2, #0
 800a74c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a75c:	d10f      	bne.n	800a77e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a76c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a77c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a788:	2b40      	cmp	r3, #64	@ 0x40
 800a78a:	d007      	beq.n	800a79c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a79a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d170      	bne.n	800a886 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a7a4:	e035      	b.n	800a812 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	f003 0301 	and.w	r3, r3, #1
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d115      	bne.n	800a7e0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f103 020c 	add.w	r2, r3, #12
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7c0:	7812      	ldrb	r2, [r2, #0]
 800a7c2:	b2d2      	uxtb	r2, r2
 800a7c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	b29a      	uxth	r2, r3
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a7de:	e018      	b.n	800a812 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a7e0:	f7f9 f8ae 	bl	8003940 <HAL_GetTick>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	1ad3      	subs	r3, r2, r3
 800a7ea:	683a      	ldr	r2, [r7, #0]
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d803      	bhi.n	800a7f8 <HAL_SPI_Receive+0x15e>
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f6:	d102      	bne.n	800a7fe <HAL_SPI_Receive+0x164>
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d109      	bne.n	800a812 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2201      	movs	r2, #1
 800a802:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2200      	movs	r2, #0
 800a80a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a80e:	2303      	movs	r3, #3
 800a810:	e058      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a816:	b29b      	uxth	r3, r3
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d1c4      	bne.n	800a7a6 <HAL_SPI_Receive+0x10c>
 800a81c:	e038      	b.n	800a890 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	f003 0301 	and.w	r3, r3, #1
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d113      	bne.n	800a854 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68da      	ldr	r2, [r3, #12]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a836:	b292      	uxth	r2, r2
 800a838:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83e:	1c9a      	adds	r2, r3, #2
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a848:	b29b      	uxth	r3, r3
 800a84a:	3b01      	subs	r3, #1
 800a84c:	b29a      	uxth	r2, r3
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a852:	e018      	b.n	800a886 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a854:	f7f9 f874 	bl	8003940 <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	683a      	ldr	r2, [r7, #0]
 800a860:	429a      	cmp	r2, r3
 800a862:	d803      	bhi.n	800a86c <HAL_SPI_Receive+0x1d2>
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a86a:	d102      	bne.n	800a872 <HAL_SPI_Receive+0x1d8>
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d109      	bne.n	800a886 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2201      	movs	r2, #1
 800a876:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2200      	movs	r2, #0
 800a87e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a882:	2303      	movs	r3, #3
 800a884:	e01e      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1c6      	bne.n	800a81e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a890:	697a      	ldr	r2, [r7, #20]
 800a892:	6839      	ldr	r1, [r7, #0]
 800a894:	68f8      	ldr	r0, [r7, #12]
 800a896:	f000 fa4b 	bl	800ad30 <SPI_EndRxTransaction>
 800a89a:	4603      	mov	r3, r0
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d002      	beq.n	800a8a6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2220      	movs	r2, #32
 800a8a4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d001      	beq.n	800a8c2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	e000      	b.n	800a8c4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800a8c2:	2300      	movs	r3, #0
  }
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3718      	adds	r7, #24
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08a      	sub	sp, #40	@ 0x28
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a8de:	f7f9 f82f 	bl	8003940 <HAL_GetTick>
 800a8e2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a8ea:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a8f2:	887b      	ldrh	r3, [r7, #2]
 800a8f4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a8f6:	7ffb      	ldrb	r3, [r7, #31]
 800a8f8:	2b01      	cmp	r3, #1
 800a8fa:	d00c      	beq.n	800a916 <HAL_SPI_TransmitReceive+0x4a>
 800a8fc:	69bb      	ldr	r3, [r7, #24]
 800a8fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a902:	d106      	bne.n	800a912 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d102      	bne.n	800a912 <HAL_SPI_TransmitReceive+0x46>
 800a90c:	7ffb      	ldrb	r3, [r7, #31]
 800a90e:	2b04      	cmp	r3, #4
 800a910:	d001      	beq.n	800a916 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a912:	2302      	movs	r3, #2
 800a914:	e17f      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d005      	beq.n	800a928 <HAL_SPI_TransmitReceive+0x5c>
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d002      	beq.n	800a928 <HAL_SPI_TransmitReceive+0x5c>
 800a922:	887b      	ldrh	r3, [r7, #2]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d101      	bne.n	800a92c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	e174      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a932:	2b01      	cmp	r3, #1
 800a934:	d101      	bne.n	800a93a <HAL_SPI_TransmitReceive+0x6e>
 800a936:	2302      	movs	r3, #2
 800a938:	e16d      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	2201      	movs	r2, #1
 800a93e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	2b04      	cmp	r3, #4
 800a94c:	d003      	beq.n	800a956 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2205      	movs	r2, #5
 800a952:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2200      	movs	r2, #0
 800a95a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	887a      	ldrh	r2, [r7, #2]
 800a966:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	887a      	ldrh	r2, [r7, #2]
 800a96c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	887a      	ldrh	r2, [r7, #2]
 800a978:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	887a      	ldrh	r2, [r7, #2]
 800a97e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2200      	movs	r2, #0
 800a984:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2200      	movs	r2, #0
 800a98a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a996:	2b40      	cmp	r3, #64	@ 0x40
 800a998:	d007      	beq.n	800a9aa <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	681a      	ldr	r2, [r3, #0]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	68db      	ldr	r3, [r3, #12]
 800a9ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9b2:	d17e      	bne.n	800aab2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d002      	beq.n	800a9c2 <HAL_SPI_TransmitReceive+0xf6>
 800a9bc:	8afb      	ldrh	r3, [r7, #22]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d16c      	bne.n	800aa9c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9c6:	881a      	ldrh	r2, [r3, #0]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9d2:	1c9a      	adds	r2, r3, #2
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9dc:	b29b      	uxth	r3, r3
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	b29a      	uxth	r2, r3
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9e6:	e059      	b.n	800aa9c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	f003 0302 	and.w	r3, r3, #2
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d11b      	bne.n	800aa2e <HAL_SPI_TransmitReceive+0x162>
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9fa:	b29b      	uxth	r3, r3
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d016      	beq.n	800aa2e <HAL_SPI_TransmitReceive+0x162>
 800aa00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa02:	2b01      	cmp	r3, #1
 800aa04:	d113      	bne.n	800aa2e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0a:	881a      	ldrh	r2, [r3, #0]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa16:	1c9a      	adds	r2, r3, #2
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	3b01      	subs	r3, #1
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	f003 0301 	and.w	r3, r3, #1
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d119      	bne.n	800aa70 <HAL_SPI_TransmitReceive+0x1a4>
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d014      	beq.n	800aa70 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68da      	ldr	r2, [r3, #12]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa50:	b292      	uxth	r2, r2
 800aa52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa58:	1c9a      	adds	r2, r3, #2
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	3b01      	subs	r3, #1
 800aa66:	b29a      	uxth	r2, r3
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800aa70:	f7f8 ff66 	bl	8003940 <HAL_GetTick>
 800aa74:	4602      	mov	r2, r0
 800aa76:	6a3b      	ldr	r3, [r7, #32]
 800aa78:	1ad3      	subs	r3, r2, r3
 800aa7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d80d      	bhi.n	800aa9c <HAL_SPI_TransmitReceive+0x1d0>
 800aa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa86:	d009      	beq.n	800aa9c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e0bc      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1a0      	bne.n	800a9e8 <HAL_SPI_TransmitReceive+0x11c>
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d19b      	bne.n	800a9e8 <HAL_SPI_TransmitReceive+0x11c>
 800aab0:	e082      	b.n	800abb8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	685b      	ldr	r3, [r3, #4]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d002      	beq.n	800aac0 <HAL_SPI_TransmitReceive+0x1f4>
 800aaba:	8afb      	ldrh	r3, [r7, #22]
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d171      	bne.n	800aba4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	330c      	adds	r3, #12
 800aaca:	7812      	ldrb	r2, [r2, #0]
 800aacc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aad2:	1c5a      	adds	r2, r3, #1
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aadc:	b29b      	uxth	r3, r3
 800aade:	3b01      	subs	r3, #1
 800aae0:	b29a      	uxth	r2, r3
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aae6:	e05d      	b.n	800aba4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f003 0302 	and.w	r3, r3, #2
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d11c      	bne.n	800ab30 <HAL_SPI_TransmitReceive+0x264>
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aafa:	b29b      	uxth	r3, r3
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d017      	beq.n	800ab30 <HAL_SPI_TransmitReceive+0x264>
 800ab00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab02:	2b01      	cmp	r3, #1
 800ab04:	d114      	bne.n	800ab30 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	330c      	adds	r3, #12
 800ab10:	7812      	ldrb	r2, [r2, #0]
 800ab12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab18:	1c5a      	adds	r2, r3, #1
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab22:	b29b      	uxth	r3, r3
 800ab24:	3b01      	subs	r3, #1
 800ab26:	b29a      	uxth	r2, r3
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	f003 0301 	and.w	r3, r3, #1
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d119      	bne.n	800ab72 <HAL_SPI_TransmitReceive+0x2a6>
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d014      	beq.n	800ab72 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	68da      	ldr	r2, [r3, #12]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab52:	b2d2      	uxtb	r2, r2
 800ab54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5a:	1c5a      	adds	r2, r3, #1
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	3b01      	subs	r3, #1
 800ab68:	b29a      	uxth	r2, r3
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ab72:	f7f8 fee5 	bl	8003940 <HAL_GetTick>
 800ab76:	4602      	mov	r2, r0
 800ab78:	6a3b      	ldr	r3, [r7, #32]
 800ab7a:	1ad3      	subs	r3, r2, r3
 800ab7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d803      	bhi.n	800ab8a <HAL_SPI_TransmitReceive+0x2be>
 800ab82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab88:	d102      	bne.n	800ab90 <HAL_SPI_TransmitReceive+0x2c4>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d109      	bne.n	800aba4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800aba0:	2303      	movs	r3, #3
 800aba2:	e038      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d19c      	bne.n	800aae8 <HAL_SPI_TransmitReceive+0x21c>
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d197      	bne.n	800aae8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800abb8:	6a3a      	ldr	r2, [r7, #32]
 800abba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800abbc:	68f8      	ldr	r0, [r7, #12]
 800abbe:	f000 f91d 	bl	800adfc <SPI_EndRxTxTransaction>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d008      	beq.n	800abda <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2220      	movs	r2, #32
 800abcc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2200      	movs	r2, #0
 800abd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	e01d      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d10a      	bne.n	800abf8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800abe2:	2300      	movs	r3, #0
 800abe4:	613b      	str	r3, [r7, #16]
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	68db      	ldr	r3, [r3, #12]
 800abec:	613b      	str	r3, [r7, #16]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	613b      	str	r3, [r7, #16]
 800abf6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2201      	movs	r2, #1
 800abfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2200      	movs	r2, #0
 800ac04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	e000      	b.n	800ac16 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800ac14:	2300      	movs	r3, #0
  }
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3728      	adds	r7, #40	@ 0x28
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
	...

0800ac20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b088      	sub	sp, #32
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	603b      	str	r3, [r7, #0]
 800ac2c:	4613      	mov	r3, r2
 800ac2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac30:	f7f8 fe86 	bl	8003940 <HAL_GetTick>
 800ac34:	4602      	mov	r2, r0
 800ac36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac38:	1a9b      	subs	r3, r3, r2
 800ac3a:	683a      	ldr	r2, [r7, #0]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac40:	f7f8 fe7e 	bl	8003940 <HAL_GetTick>
 800ac44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac46:	4b39      	ldr	r3, [pc, #228]	@ (800ad2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	015b      	lsls	r3, r3, #5
 800ac4c:	0d1b      	lsrs	r3, r3, #20
 800ac4e:	69fa      	ldr	r2, [r7, #28]
 800ac50:	fb02 f303 	mul.w	r3, r2, r3
 800ac54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac56:	e055      	b.n	800ad04 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac5e:	d051      	beq.n	800ad04 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac60:	f7f8 fe6e 	bl	8003940 <HAL_GetTick>
 800ac64:	4602      	mov	r2, r0
 800ac66:	69bb      	ldr	r3, [r7, #24]
 800ac68:	1ad3      	subs	r3, r2, r3
 800ac6a:	69fa      	ldr	r2, [r7, #28]
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d902      	bls.n	800ac76 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d13d      	bne.n	800acf2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	685a      	ldr	r2, [r3, #4]
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ac84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac8e:	d111      	bne.n	800acb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	689b      	ldr	r3, [r3, #8]
 800ac94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac98:	d004      	beq.n	800aca4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	689b      	ldr	r3, [r3, #8]
 800ac9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aca2:	d107      	bne.n	800acb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acbc:	d10f      	bne.n	800acde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800accc:	601a      	str	r2, [r3, #0]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800acdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2201      	movs	r2, #1
 800ace2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800acee:	2303      	movs	r3, #3
 800acf0:	e018      	b.n	800ad24 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d102      	bne.n	800acfe <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800acf8:	2300      	movs	r3, #0
 800acfa:	61fb      	str	r3, [r7, #28]
 800acfc:	e002      	b.n	800ad04 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689a      	ldr	r2, [r3, #8]
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	68ba      	ldr	r2, [r7, #8]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	bf0c      	ite	eq
 800ad14:	2301      	moveq	r3, #1
 800ad16:	2300      	movne	r3, #0
 800ad18:	b2db      	uxtb	r3, r3
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	79fb      	ldrb	r3, [r7, #7]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d19a      	bne.n	800ac58 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ad22:	2300      	movs	r3, #0
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	3720      	adds	r7, #32
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	20000004 	.word	0x20000004

0800ad30 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b086      	sub	sp, #24
 800ad34:	af02      	add	r7, sp, #8
 800ad36:	60f8      	str	r0, [r7, #12]
 800ad38:	60b9      	str	r1, [r7, #8]
 800ad3a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad44:	d111      	bne.n	800ad6a <SPI_EndRxTransaction+0x3a>
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad4e:	d004      	beq.n	800ad5a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	689b      	ldr	r3, [r3, #8]
 800ad54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad58:	d107      	bne.n	800ad6a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	681a      	ldr	r2, [r3, #0]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad68:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad72:	d12a      	bne.n	800adca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad7c:	d012      	beq.n	800ada4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	9300      	str	r3, [sp, #0]
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	2200      	movs	r2, #0
 800ad86:	2180      	movs	r1, #128	@ 0x80
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f7ff ff49 	bl	800ac20 <SPI_WaitFlagStateUntilTimeout>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d02d      	beq.n	800adf0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad98:	f043 0220 	orr.w	r2, r3, #32
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800ada0:	2303      	movs	r3, #3
 800ada2:	e026      	b.n	800adf2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	9300      	str	r3, [sp, #0]
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	2200      	movs	r2, #0
 800adac:	2101      	movs	r1, #1
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f7ff ff36 	bl	800ac20 <SPI_WaitFlagStateUntilTimeout>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d01a      	beq.n	800adf0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adbe:	f043 0220 	orr.w	r2, r3, #32
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800adc6:	2303      	movs	r3, #3
 800adc8:	e013      	b.n	800adf2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	9300      	str	r3, [sp, #0]
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	2200      	movs	r2, #0
 800add2:	2101      	movs	r1, #1
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f7ff ff23 	bl	800ac20 <SPI_WaitFlagStateUntilTimeout>
 800adda:	4603      	mov	r3, r0
 800addc:	2b00      	cmp	r3, #0
 800adde:	d007      	beq.n	800adf0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ade4:	f043 0220 	orr.w	r2, r3, #32
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800adec:	2303      	movs	r3, #3
 800adee:	e000      	b.n	800adf2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800adf0:	2300      	movs	r3, #0
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
	...

0800adfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b088      	sub	sp, #32
 800ae00:	af02      	add	r7, sp, #8
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	60b9      	str	r1, [r7, #8]
 800ae06:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	9300      	str	r3, [sp, #0]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	2102      	movs	r1, #2
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f7ff ff04 	bl	800ac20 <SPI_WaitFlagStateUntilTimeout>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d007      	beq.n	800ae2e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae22:	f043 0220 	orr.w	r2, r3, #32
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ae2a:	2303      	movs	r3, #3
 800ae2c:	e032      	b.n	800ae94 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ae2e:	4b1b      	ldr	r3, [pc, #108]	@ (800ae9c <SPI_EndRxTxTransaction+0xa0>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4a1b      	ldr	r2, [pc, #108]	@ (800aea0 <SPI_EndRxTxTransaction+0xa4>)
 800ae34:	fba2 2303 	umull	r2, r3, r2, r3
 800ae38:	0d5b      	lsrs	r3, r3, #21
 800ae3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ae3e:	fb02 f303 	mul.w	r3, r2, r3
 800ae42:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae4c:	d112      	bne.n	800ae74 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	2200      	movs	r2, #0
 800ae56:	2180      	movs	r1, #128	@ 0x80
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f7ff fee1 	bl	800ac20 <SPI_WaitFlagStateUntilTimeout>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d016      	beq.n	800ae92 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae68:	f043 0220 	orr.w	r2, r3, #32
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ae70:	2303      	movs	r3, #3
 800ae72:	e00f      	b.n	800ae94 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00a      	beq.n	800ae90 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae8a:	2b80      	cmp	r3, #128	@ 0x80
 800ae8c:	d0f2      	beq.n	800ae74 <SPI_EndRxTxTransaction+0x78>
 800ae8e:	e000      	b.n	800ae92 <SPI_EndRxTxTransaction+0x96>
        break;
 800ae90:	bf00      	nop
  }

  return HAL_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	20000004 	.word	0x20000004
 800aea0:	165e9f81 	.word	0x165e9f81

0800aea4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800aea4:	b084      	sub	sp, #16
 800aea6:	b480      	push	{r7}
 800aea8:	b085      	sub	sp, #20
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
 800aeae:	f107 001c 	add.w	r0, r7, #28
 800aeb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800aeba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800aebc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800aebe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800aec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800aec2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800aec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800aec6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800aec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800aeca:	431a      	orrs	r2, r3
             Init.ClockDiv
 800aecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800aece:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800aed0:	68fa      	ldr	r2, [r7, #12]
 800aed2:	4313      	orrs	r3, r2
 800aed4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800aede:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800aee2:	68fa      	ldr	r2, [r7, #12]
 800aee4:	431a      	orrs	r2, r3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3714      	adds	r7, #20
 800aef0:	46bd      	mov	sp, r7
 800aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef6:	b004      	add	sp, #16
 800aef8:	4770      	bx	lr

0800aefa <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800aefa:	b480      	push	{r7}
 800aefc:	b083      	sub	sp, #12
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800af08:	4618      	mov	r0, r3
 800af0a:	370c      	adds	r7, #12
 800af0c:	46bd      	mov	sp, r7
 800af0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af12:	4770      	bx	lr

0800af14 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	370c      	adds	r7, #12
 800af2e:	46bd      	mov	sp, r7
 800af30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af34:	4770      	bx	lr

0800af36 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800af36:	b480      	push	{r7}
 800af38:	b083      	sub	sp, #12
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2203      	movs	r2, #3
 800af42:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr

0800af52 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800af52:	b480      	push	{r7}
 800af54:	b083      	sub	sp, #12
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f003 0303 	and.w	r3, r3, #3
}
 800af62:	4618      	mov	r0, r3
 800af64:	370c      	adds	r7, #12
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr

0800af6e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800af6e:	b480      	push	{r7}
 800af70:	b085      	sub	sp, #20
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800af78:	2300      	movs	r3, #0
 800af7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	681a      	ldr	r2, [r3, #0]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af8c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800af92:	431a      	orrs	r2, r3
                       Command->CPSM);
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800af98:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	4313      	orrs	r3, r2
 800af9e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800afa8:	f023 030f 	bic.w	r3, r3, #15
 800afac:	68fa      	ldr	r2, [r7, #12]
 800afae:	431a      	orrs	r2, r3
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800afb4:	2300      	movs	r3, #0
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3714      	adds	r7, #20
 800afba:	46bd      	mov	sp, r7
 800afbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc0:	4770      	bx	lr

0800afc2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800afc2:	b480      	push	{r7}
 800afc4:	b083      	sub	sp, #12
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	691b      	ldr	r3, [r3, #16]
 800afce:	b2db      	uxtb	r3, r3
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800afdc:	b480      	push	{r7}
 800afde:	b085      	sub	sp, #20
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	3314      	adds	r3, #20
 800afea:	461a      	mov	r2, r3
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	4413      	add	r3, r2
 800aff0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
}  
 800aff6:	4618      	mov	r0, r3
 800aff8:	3714      	adds	r7, #20
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr

0800b002 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800b002:	b480      	push	{r7}
 800b004:	b085      	sub	sp, #20
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b00c:	2300      	movs	r3, #0
 800b00e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	681a      	ldr	r2, [r3, #0]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	685a      	ldr	r2, [r3, #4]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b028:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b02e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b034:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	4313      	orrs	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b040:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	431a      	orrs	r2, r3
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800b04c:	2300      	movs	r3, #0

}
 800b04e:	4618      	mov	r0, r3
 800b050:	3714      	adds	r7, #20
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr

0800b05a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b088      	sub	sp, #32
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
 800b062:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b068:	2310      	movs	r3, #16
 800b06a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b06c:	2340      	movs	r3, #64	@ 0x40
 800b06e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b070:	2300      	movs	r3, #0
 800b072:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b078:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b07a:	f107 0308 	add.w	r3, r7, #8
 800b07e:	4619      	mov	r1, r3
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f7ff ff74 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800b086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b08a:	2110      	movs	r1, #16
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 f9d7 	bl	800b440 <SDMMC_GetCmdResp1>
 800b092:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b094:	69fb      	ldr	r3, [r7, #28]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3720      	adds	r7, #32
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b088      	sub	sp, #32
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
 800b0a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b0ac:	2311      	movs	r3, #17
 800b0ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0b0:	2340      	movs	r3, #64	@ 0x40
 800b0b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b0bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0be:	f107 0308 	add.w	r3, r7, #8
 800b0c2:	4619      	mov	r1, r3
 800b0c4:	6878      	ldr	r0, [r7, #4]
 800b0c6:	f7ff ff52 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b0ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0ce:	2111      	movs	r1, #17
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f000 f9b5 	bl	800b440 <SDMMC_GetCmdResp1>
 800b0d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0d8:	69fb      	ldr	r3, [r7, #28]
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3720      	adds	r7, #32
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}

0800b0e2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800b0e2:	b580      	push	{r7, lr}
 800b0e4:	b088      	sub	sp, #32
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b0f0:	2312      	movs	r3, #18
 800b0f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0f4:	2340      	movs	r3, #64	@ 0x40
 800b0f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b100:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b102:	f107 0308 	add.w	r3, r7, #8
 800b106:	4619      	mov	r1, r3
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f7ff ff30 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b10e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b112:	2112      	movs	r1, #18
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 f993 	bl	800b440 <SDMMC_GetCmdResp1>
 800b11a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b11c:	69fb      	ldr	r3, [r7, #28]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3720      	adds	r7, #32
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}

0800b126 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b126:	b580      	push	{r7, lr}
 800b128:	b088      	sub	sp, #32
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
 800b12e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b134:	2318      	movs	r3, #24
 800b136:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b138:	2340      	movs	r3, #64	@ 0x40
 800b13a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b13c:	2300      	movs	r3, #0
 800b13e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b144:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b146:	f107 0308 	add.w	r3, r7, #8
 800b14a:	4619      	mov	r1, r3
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f7ff ff0e 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b152:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b156:	2118      	movs	r1, #24
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 f971 	bl	800b440 <SDMMC_GetCmdResp1>
 800b15e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b160:	69fb      	ldr	r3, [r7, #28]
}
 800b162:	4618      	mov	r0, r3
 800b164:	3720      	adds	r7, #32
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}

0800b16a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b16a:	b580      	push	{r7, lr}
 800b16c:	b088      	sub	sp, #32
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]
 800b172:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b178:	2319      	movs	r3, #25
 800b17a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b17c:	2340      	movs	r3, #64	@ 0x40
 800b17e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b180:	2300      	movs	r3, #0
 800b182:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b184:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b188:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b18a:	f107 0308 	add.w	r3, r7, #8
 800b18e:	4619      	mov	r1, r3
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f7ff feec 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b19a:	2119      	movs	r1, #25
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f000 f94f 	bl	800b440 <SDMMC_GetCmdResp1>
 800b1a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1a4:	69fb      	ldr	r3, [r7, #28]
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3720      	adds	r7, #32
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
	...

0800b1b0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b088      	sub	sp, #32
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b1bc:	230c      	movs	r3, #12
 800b1be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1c0:	2340      	movs	r3, #64	@ 0x40
 800b1c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1ce:	f107 0308 	add.w	r3, r7, #8
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f7ff feca 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b1da:	4a05      	ldr	r2, [pc, #20]	@ (800b1f0 <SDMMC_CmdStopTransfer+0x40>)
 800b1dc:	210c      	movs	r1, #12
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 f92e 	bl	800b440 <SDMMC_GetCmdResp1>
 800b1e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1e6:	69fb      	ldr	r3, [r7, #28]
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3720      	adds	r7, #32
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}
 800b1f0:	05f5e100 	.word	0x05f5e100

0800b1f4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b08a      	sub	sp, #40	@ 0x28
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b204:	2307      	movs	r3, #7
 800b206:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b208:	2340      	movs	r3, #64	@ 0x40
 800b20a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b20c:	2300      	movs	r3, #0
 800b20e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b214:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b216:	f107 0310 	add.w	r3, r7, #16
 800b21a:	4619      	mov	r1, r3
 800b21c:	68f8      	ldr	r0, [r7, #12]
 800b21e:	f7ff fea6 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b222:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b226:	2107      	movs	r1, #7
 800b228:	68f8      	ldr	r0, [r7, #12]
 800b22a:	f000 f909 	bl	800b440 <SDMMC_GetCmdResp1>
 800b22e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b232:	4618      	mov	r0, r3
 800b234:	3728      	adds	r7, #40	@ 0x28
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}

0800b23a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b23a:	b580      	push	{r7, lr}
 800b23c:	b088      	sub	sp, #32
 800b23e:	af00      	add	r7, sp, #0
 800b240:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b242:	2300      	movs	r3, #0
 800b244:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b246:	2300      	movs	r3, #0
 800b248:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b24a:	2300      	movs	r3, #0
 800b24c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b24e:	2300      	movs	r3, #0
 800b250:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b256:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b258:	f107 0308 	add.w	r3, r7, #8
 800b25c:	4619      	mov	r1, r3
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f7ff fe85 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 fb23 	bl	800b8b0 <SDMMC_GetCmdError>
 800b26a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b26c:	69fb      	ldr	r3, [r7, #28]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3720      	adds	r7, #32
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}

0800b276 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b276:	b580      	push	{r7, lr}
 800b278:	b088      	sub	sp, #32
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b27e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800b282:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b284:	2308      	movs	r3, #8
 800b286:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b288:	2340      	movs	r3, #64	@ 0x40
 800b28a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b28c:	2300      	movs	r3, #0
 800b28e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b290:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b294:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b296:	f107 0308 	add.w	r3, r7, #8
 800b29a:	4619      	mov	r1, r3
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f7ff fe66 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 fab6 	bl	800b814 <SDMMC_GetCmdResp7>
 800b2a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2aa:	69fb      	ldr	r3, [r7, #28]
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3720      	adds	r7, #32
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b088      	sub	sp, #32
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b2c2:	2337      	movs	r3, #55	@ 0x37
 800b2c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2c6:	2340      	movs	r3, #64	@ 0x40
 800b2c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2d4:	f107 0308 	add.w	r3, r7, #8
 800b2d8:	4619      	mov	r1, r3
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f7ff fe47 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b2e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2e4:	2137      	movs	r1, #55	@ 0x37
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 f8aa 	bl	800b440 <SDMMC_GetCmdResp1>
 800b2ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2ee:	69fb      	ldr	r3, [r7, #28]
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3720      	adds	r7, #32
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b088      	sub	sp, #32
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b308:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b30c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b30e:	2329      	movs	r3, #41	@ 0x29
 800b310:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b312:	2340      	movs	r3, #64	@ 0x40
 800b314:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b316:	2300      	movs	r3, #0
 800b318:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b31a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b31e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b320:	f107 0308 	add.w	r3, r7, #8
 800b324:	4619      	mov	r1, r3
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	f7ff fe21 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 f9bd 	bl	800b6ac <SDMMC_GetCmdResp3>
 800b332:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b334:	69fb      	ldr	r3, [r7, #28]
}
 800b336:	4618      	mov	r0, r3
 800b338:	3720      	adds	r7, #32
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b088      	sub	sp, #32
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b346:	2300      	movs	r3, #0
 800b348:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b34a:	2302      	movs	r3, #2
 800b34c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b34e:	23c0      	movs	r3, #192	@ 0xc0
 800b350:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b352:	2300      	movs	r3, #0
 800b354:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b356:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b35a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b35c:	f107 0308 	add.w	r3, r7, #8
 800b360:	4619      	mov	r1, r3
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7ff fe03 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 f957 	bl	800b61c <SDMMC_GetCmdResp2>
 800b36e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b370:	69fb      	ldr	r3, [r7, #28]
}
 800b372:	4618      	mov	r0, r3
 800b374:	3720      	adds	r7, #32
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b088      	sub	sp, #32
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
 800b382:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b388:	2309      	movs	r3, #9
 800b38a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b38c:	23c0      	movs	r3, #192	@ 0xc0
 800b38e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b390:	2300      	movs	r3, #0
 800b392:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b394:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b398:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b39a:	f107 0308 	add.w	r3, r7, #8
 800b39e:	4619      	mov	r1, r3
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f7ff fde4 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 f938 	bl	800b61c <SDMMC_GetCmdResp2>
 800b3ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3ae:	69fb      	ldr	r3, [r7, #28]
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3720      	adds	r7, #32
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b3c6:	2303      	movs	r3, #3
 800b3c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b3ca:	2340      	movs	r3, #64	@ 0x40
 800b3cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b3d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b3d8:	f107 0308 	add.w	r3, r7, #8
 800b3dc:	4619      	mov	r1, r3
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff fdc5 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b3e4:	683a      	ldr	r2, [r7, #0]
 800b3e6:	2103      	movs	r1, #3
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 f99d 	bl	800b728 <SDMMC_GetCmdResp6>
 800b3ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b3f0:	69fb      	ldr	r3, [r7, #28]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3720      	adds	r7, #32
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b088      	sub	sp, #32
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
 800b402:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b408:	230d      	movs	r3, #13
 800b40a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b40c:	2340      	movs	r3, #64	@ 0x40
 800b40e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b410:	2300      	movs	r3, #0
 800b412:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b414:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b418:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b41a:	f107 0308 	add.w	r3, r7, #8
 800b41e:	4619      	mov	r1, r3
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f7ff fda4 	bl	800af6e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b42a:	210d      	movs	r1, #13
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 f807 	bl	800b440 <SDMMC_GetCmdResp1>
 800b432:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b434:	69fb      	ldr	r3, [r7, #28]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3720      	adds	r7, #32
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b088      	sub	sp, #32
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	460b      	mov	r3, r1
 800b44a:	607a      	str	r2, [r7, #4]
 800b44c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b44e:	4b70      	ldr	r3, [pc, #448]	@ (800b610 <SDMMC_GetCmdResp1+0x1d0>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4a70      	ldr	r2, [pc, #448]	@ (800b614 <SDMMC_GetCmdResp1+0x1d4>)
 800b454:	fba2 2303 	umull	r2, r3, r2, r3
 800b458:	0a5a      	lsrs	r2, r3, #9
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	fb02 f303 	mul.w	r3, r2, r3
 800b460:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b462:	69fb      	ldr	r3, [r7, #28]
 800b464:	1e5a      	subs	r2, r3, #1
 800b466:	61fa      	str	r2, [r7, #28]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d102      	bne.n	800b472 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b46c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b470:	e0c9      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b476:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d0ef      	beq.n	800b462 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1ea      	bne.n	800b462 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b490:	f003 0304 	and.w	r3, r3, #4
 800b494:	2b00      	cmp	r3, #0
 800b496:	d004      	beq.n	800b4a2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2204      	movs	r2, #4
 800b49c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b49e:	2304      	movs	r3, #4
 800b4a0:	e0b1      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4a6:	f003 0301 	and.w	r3, r3, #1
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d004      	beq.n	800b4b8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2201      	movs	r2, #1
 800b4b2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e0a6      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	22c5      	movs	r2, #197	@ 0xc5
 800b4bc:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f7ff fd7f 	bl	800afc2 <SDIO_GetCommandResponse>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	7afb      	ldrb	r3, [r7, #11]
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d001      	beq.n	800b4d2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e099      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b4d2:	2100      	movs	r1, #0
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f7ff fd81 	bl	800afdc <SDIO_GetResponse>
 800b4da:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b4dc:	697a      	ldr	r2, [r7, #20]
 800b4de:	4b4e      	ldr	r3, [pc, #312]	@ (800b618 <SDMMC_GetCmdResp1+0x1d8>)
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d101      	bne.n	800b4ea <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	e08d      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	da02      	bge.n	800b4f6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b4f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b4f4:	e087      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d001      	beq.n	800b504 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b500:	2340      	movs	r3, #64	@ 0x40
 800b502:	e080      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d001      	beq.n	800b512 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b50e:	2380      	movs	r3, #128	@ 0x80
 800b510:	e079      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d002      	beq.n	800b522 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b51c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b520:	e071      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b522:	697b      	ldr	r3, [r7, #20]
 800b524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d002      	beq.n	800b532 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b52c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b530:	e069      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d002      	beq.n	800b542 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b53c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b540:	e061      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b542:	697b      	ldr	r3, [r7, #20]
 800b544:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d002      	beq.n	800b552 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b54c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b550:	e059      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d002      	beq.n	800b562 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b55c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b560:	e051      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d002      	beq.n	800b572 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b56c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b570:	e049      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d002      	beq.n	800b582 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b57c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b580:	e041      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d002      	beq.n	800b592 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800b58c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b590:	e039      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d002      	beq.n	800b5a2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b59c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b5a0:	e031      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d002      	beq.n	800b5b2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b5ac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800b5b0:	e029      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d002      	beq.n	800b5c2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b5bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b5c0:	e021      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b5cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b5d0:	e019      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d002      	beq.n	800b5e2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b5dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b5e0:	e011      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d002      	beq.n	800b5f2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b5ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b5f0:	e009      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	f003 0308 	and.w	r3, r3, #8
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d002      	beq.n	800b602 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b5fc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800b600:	e001      	b.n	800b606 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b602:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b606:	4618      	mov	r0, r3
 800b608:	3720      	adds	r7, #32
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	20000004 	.word	0x20000004
 800b614:	10624dd3 	.word	0x10624dd3
 800b618:	fdffe008 	.word	0xfdffe008

0800b61c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b085      	sub	sp, #20
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b624:	4b1f      	ldr	r3, [pc, #124]	@ (800b6a4 <SDMMC_GetCmdResp2+0x88>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a1f      	ldr	r2, [pc, #124]	@ (800b6a8 <SDMMC_GetCmdResp2+0x8c>)
 800b62a:	fba2 2303 	umull	r2, r3, r2, r3
 800b62e:	0a5b      	lsrs	r3, r3, #9
 800b630:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b634:	fb02 f303 	mul.w	r3, r2, r3
 800b638:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	1e5a      	subs	r2, r3, #1
 800b63e:	60fa      	str	r2, [r7, #12]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d102      	bne.n	800b64a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b644:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b648:	e026      	b.n	800b698 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b64e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b656:	2b00      	cmp	r3, #0
 800b658:	d0ef      	beq.n	800b63a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b65a:	68bb      	ldr	r3, [r7, #8]
 800b65c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1ea      	bne.n	800b63a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b668:	f003 0304 	and.w	r3, r3, #4
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d004      	beq.n	800b67a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2204      	movs	r2, #4
 800b674:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b676:	2304      	movs	r3, #4
 800b678:	e00e      	b.n	800b698 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b67e:	f003 0301 	and.w	r3, r3, #1
 800b682:	2b00      	cmp	r3, #0
 800b684:	d004      	beq.n	800b690 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2201      	movs	r2, #1
 800b68a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b68c:	2301      	movs	r3, #1
 800b68e:	e003      	b.n	800b698 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	22c5      	movs	r2, #197	@ 0xc5
 800b694:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800b696:	2300      	movs	r3, #0
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3714      	adds	r7, #20
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr
 800b6a4:	20000004 	.word	0x20000004
 800b6a8:	10624dd3 	.word	0x10624dd3

0800b6ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	b085      	sub	sp, #20
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b6b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b720 <SDMMC_GetCmdResp3+0x74>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	4a1a      	ldr	r2, [pc, #104]	@ (800b724 <SDMMC_GetCmdResp3+0x78>)
 800b6ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b6be:	0a5b      	lsrs	r3, r3, #9
 800b6c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6c4:	fb02 f303 	mul.w	r3, r2, r3
 800b6c8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	1e5a      	subs	r2, r3, #1
 800b6ce:	60fa      	str	r2, [r7, #12]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d102      	bne.n	800b6da <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b6d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b6d8:	e01b      	b.n	800b712 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6de:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0ef      	beq.n	800b6ca <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d1ea      	bne.n	800b6ca <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6f8:	f003 0304 	and.w	r3, r3, #4
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d004      	beq.n	800b70a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2204      	movs	r2, #4
 800b704:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b706:	2304      	movs	r3, #4
 800b708:	e003      	b.n	800b712 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	22c5      	movs	r2, #197	@ 0xc5
 800b70e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3714      	adds	r7, #20
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr
 800b71e:	bf00      	nop
 800b720:	20000004 	.word	0x20000004
 800b724:	10624dd3 	.word	0x10624dd3

0800b728 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b088      	sub	sp, #32
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	60f8      	str	r0, [r7, #12]
 800b730:	460b      	mov	r3, r1
 800b732:	607a      	str	r2, [r7, #4]
 800b734:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b736:	4b35      	ldr	r3, [pc, #212]	@ (800b80c <SDMMC_GetCmdResp6+0xe4>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a35      	ldr	r2, [pc, #212]	@ (800b810 <SDMMC_GetCmdResp6+0xe8>)
 800b73c:	fba2 2303 	umull	r2, r3, r2, r3
 800b740:	0a5b      	lsrs	r3, r3, #9
 800b742:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b746:	fb02 f303 	mul.w	r3, r2, r3
 800b74a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800b74c:	69fb      	ldr	r3, [r7, #28]
 800b74e:	1e5a      	subs	r2, r3, #1
 800b750:	61fa      	str	r2, [r7, #28]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d102      	bne.n	800b75c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b756:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b75a:	e052      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b760:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b762:	69bb      	ldr	r3, [r7, #24]
 800b764:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d0ef      	beq.n	800b74c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b76c:	69bb      	ldr	r3, [r7, #24]
 800b76e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1ea      	bne.n	800b74c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b77a:	f003 0304 	and.w	r3, r3, #4
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d004      	beq.n	800b78c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2204      	movs	r2, #4
 800b786:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b788:	2304      	movs	r3, #4
 800b78a:	e03a      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b790:	f003 0301 	and.w	r3, r3, #1
 800b794:	2b00      	cmp	r3, #0
 800b796:	d004      	beq.n	800b7a2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2201      	movs	r2, #1
 800b79c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	e02f      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b7a2:	68f8      	ldr	r0, [r7, #12]
 800b7a4:	f7ff fc0d 	bl	800afc2 <SDIO_GetCommandResponse>
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	7afb      	ldrb	r3, [r7, #11]
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d001      	beq.n	800b7b6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e025      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	22c5      	movs	r2, #197	@ 0xc5
 800b7ba:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b7bc:	2100      	movs	r1, #0
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f7ff fc0c 	bl	800afdc <SDIO_GetResponse>
 800b7c4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d106      	bne.n	800b7de <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	0c1b      	lsrs	r3, r3, #16
 800b7d4:	b29a      	uxth	r2, r3
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	e011      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d002      	beq.n	800b7ee <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b7e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b7ec:	e009      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d002      	beq.n	800b7fe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b7f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7fc:	e001      	b.n	800b802 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b7fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800b802:	4618      	mov	r0, r3
 800b804:	3720      	adds	r7, #32
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
 800b80a:	bf00      	nop
 800b80c:	20000004 	.word	0x20000004
 800b810:	10624dd3 	.word	0x10624dd3

0800b814 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b81c:	4b22      	ldr	r3, [pc, #136]	@ (800b8a8 <SDMMC_GetCmdResp7+0x94>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4a22      	ldr	r2, [pc, #136]	@ (800b8ac <SDMMC_GetCmdResp7+0x98>)
 800b822:	fba2 2303 	umull	r2, r3, r2, r3
 800b826:	0a5b      	lsrs	r3, r3, #9
 800b828:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b82c:	fb02 f303 	mul.w	r3, r2, r3
 800b830:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	1e5a      	subs	r2, r3, #1
 800b836:	60fa      	str	r2, [r7, #12]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d102      	bne.n	800b842 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b83c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b840:	e02c      	b.n	800b89c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b846:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d0ef      	beq.n	800b832 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1ea      	bne.n	800b832 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b860:	f003 0304 	and.w	r3, r3, #4
 800b864:	2b00      	cmp	r3, #0
 800b866:	d004      	beq.n	800b872 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2204      	movs	r2, #4
 800b86c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b86e:	2304      	movs	r3, #4
 800b870:	e014      	b.n	800b89c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b876:	f003 0301 	and.w	r3, r3, #1
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d004      	beq.n	800b888 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2201      	movs	r2, #1
 800b882:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b884:	2301      	movs	r3, #1
 800b886:	e009      	b.n	800b89c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b88c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b890:	2b00      	cmp	r3, #0
 800b892:	d002      	beq.n	800b89a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2240      	movs	r2, #64	@ 0x40
 800b898:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b89a:	2300      	movs	r3, #0
  
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3714      	adds	r7, #20
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr
 800b8a8:	20000004 	.word	0x20000004
 800b8ac:	10624dd3 	.word	0x10624dd3

0800b8b0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b085      	sub	sp, #20
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b8b8:	4b11      	ldr	r3, [pc, #68]	@ (800b900 <SDMMC_GetCmdError+0x50>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4a11      	ldr	r2, [pc, #68]	@ (800b904 <SDMMC_GetCmdError+0x54>)
 800b8be:	fba2 2303 	umull	r2, r3, r2, r3
 800b8c2:	0a5b      	lsrs	r3, r3, #9
 800b8c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b8c8:	fb02 f303 	mul.w	r3, r2, r3
 800b8cc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	1e5a      	subs	r2, r3, #1
 800b8d2:	60fa      	str	r2, [r7, #12]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d102      	bne.n	800b8de <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b8d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b8dc:	e009      	b.n	800b8f2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d0f1      	beq.n	800b8ce <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	22c5      	movs	r2, #197	@ 0xc5
 800b8ee:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3714      	adds	r7, #20
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	20000004 	.word	0x20000004
 800b904:	10624dd3 	.word	0x10624dd3

0800b908 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b90c:	4904      	ldr	r1, [pc, #16]	@ (800b920 <MX_FATFS_Init+0x18>)
 800b90e:	4805      	ldr	r0, [pc, #20]	@ (800b924 <MX_FATFS_Init+0x1c>)
 800b910:	f002 fb38 	bl	800df84 <FATFS_LinkDriver>
 800b914:	4603      	mov	r3, r0
 800b916:	461a      	mov	r2, r3
 800b918:	4b03      	ldr	r3, [pc, #12]	@ (800b928 <MX_FATFS_Init+0x20>)
 800b91a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b91c:	bf00      	nop
 800b91e:	bd80      	pop	{r7, pc}
 800b920:	20000788 	.word	0x20000788
 800b924:	0800f48c 	.word	0x0800f48c
 800b928:	20000784 	.word	0x20000784

0800b92c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b92c:	b480      	push	{r7}
 800b92e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b930:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b932:	4618      	mov	r0, r3
 800b934:	46bd      	mov	sp, r7
 800b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b93a:	4770      	bx	lr

0800b93c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b942:	2300      	movs	r3, #0
 800b944:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b946:	f000 f89e 	bl	800ba86 <BSP_SD_IsDetected>
 800b94a:	4603      	mov	r3, r0
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d001      	beq.n	800b954 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	e005      	b.n	800b960 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b954:	4804      	ldr	r0, [pc, #16]	@ (800b968 <BSP_SD_Init+0x2c>)
 800b956:	f7fd fa9f 	bl	8008e98 <HAL_SD_Init>
 800b95a:	4603      	mov	r3, r0
 800b95c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b95e:	79fb      	ldrb	r3, [r7, #7]
}
 800b960:	4618      	mov	r0, r3
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	20000634 	.word	0x20000634

0800b96c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b088      	sub	sp, #32
 800b970:	af02      	add	r7, sp, #8
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
 800b978:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b97a:	2300      	movs	r3, #0
 800b97c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	9300      	str	r3, [sp, #0]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	68ba      	ldr	r2, [r7, #8]
 800b986:	68f9      	ldr	r1, [r7, #12]
 800b988:	4806      	ldr	r0, [pc, #24]	@ (800b9a4 <BSP_SD_ReadBlocks+0x38>)
 800b98a:	f7fd fb2d 	bl	8008fe8 <HAL_SD_ReadBlocks>
 800b98e:	4603      	mov	r3, r0
 800b990:	2b00      	cmp	r3, #0
 800b992:	d001      	beq.n	800b998 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b994:	2301      	movs	r3, #1
 800b996:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b998:	7dfb      	ldrb	r3, [r7, #23]
}
 800b99a:	4618      	mov	r0, r3
 800b99c:	3718      	adds	r7, #24
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	bd80      	pop	{r7, pc}
 800b9a2:	bf00      	nop
 800b9a4:	20000634 	.word	0x20000634

0800b9a8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b088      	sub	sp, #32
 800b9ac:	af02      	add	r7, sp, #8
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	607a      	str	r2, [r7, #4]
 800b9b4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	9300      	str	r3, [sp, #0]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	68ba      	ldr	r2, [r7, #8]
 800b9c2:	68f9      	ldr	r1, [r7, #12]
 800b9c4:	4806      	ldr	r0, [pc, #24]	@ (800b9e0 <BSP_SD_WriteBlocks+0x38>)
 800b9c6:	f7fd fcf5 	bl	80093b4 <HAL_SD_WriteBlocks>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d001      	beq.n	800b9d4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b9d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	3718      	adds	r7, #24
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	20000634 	.word	0x20000634

0800b9e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b9e8:	4805      	ldr	r0, [pc, #20]	@ (800ba00 <BSP_SD_GetCardState+0x1c>)
 800b9ea:	f7fe f9d1 	bl	8009d90 <HAL_SD_GetCardState>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b04      	cmp	r3, #4
 800b9f2:	bf14      	ite	ne
 800b9f4:	2301      	movne	r3, #1
 800b9f6:	2300      	moveq	r3, #0
 800b9f8:	b2db      	uxtb	r3, r3
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	20000634 	.word	0x20000634

0800ba04 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ba0c:	6879      	ldr	r1, [r7, #4]
 800ba0e:	4803      	ldr	r0, [pc, #12]	@ (800ba1c <BSP_SD_GetCardInfo+0x18>)
 800ba10:	f7fe f992 	bl	8009d38 <HAL_SD_GetCardInfo>
}
 800ba14:	bf00      	nop
 800ba16:	3708      	adds	r7, #8
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}
 800ba1c:	20000634 	.word	0x20000634

0800ba20 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ba28:	f000 f818 	bl	800ba5c <BSP_SD_AbortCallback>
}
 800ba2c:	bf00      	nop
 800ba2e:	3708      	adds	r7, #8
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b082      	sub	sp, #8
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ba3c:	f000 f815 	bl	800ba6a <BSP_SD_WriteCpltCallback>
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ba50:	f000 f812 	bl	800ba78 <BSP_SD_ReadCpltCallback>
}
 800ba54:	bf00      	nop
 800ba56:	3708      	adds	r7, #8
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ba5c:	b480      	push	{r7}
 800ba5e:	af00      	add	r7, sp, #0

}
 800ba60:	bf00      	nop
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr

0800ba6a <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800ba6a:	b480      	push	{r7}
 800ba6c:	af00      	add	r7, sp, #0

}
 800ba6e:	bf00      	nop
 800ba70:	46bd      	mov	sp, r7
 800ba72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba76:	4770      	bx	lr

0800ba78 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	af00      	add	r7, sp, #0

}
 800ba7c:	bf00      	nop
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr

0800ba86 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b082      	sub	sp, #8
 800ba8a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ba90:	f000 f80c 	bl	800baac <BSP_PlatformIsDetected>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d101      	bne.n	800ba9e <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ba9e:	79fb      	ldrb	r3, [r7, #7]
 800baa0:	b2db      	uxtb	r3, r3
}
 800baa2:	4618      	mov	r0, r3
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
	...

0800baac <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800bab2:	2301      	movs	r3, #1
 800bab4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800bab6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800baba:	4806      	ldr	r0, [pc, #24]	@ (800bad4 <BSP_PlatformIsDetected+0x28>)
 800babc:	f7f9 fce6 	bl	800548c <HAL_GPIO_ReadPin>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800bac6:	2300      	movs	r3, #0
 800bac8:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800baca:	79fb      	ldrb	r3, [r7, #7]
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	40020800 	.word	0x40020800

0800bad8 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b082      	sub	sp, #8
 800badc:	af00      	add	r7, sp, #0
 800bade:	4603      	mov	r3, r0
 800bae0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bae2:	4b0b      	ldr	r3, [pc, #44]	@ (800bb10 <SD_CheckStatus+0x38>)
 800bae4:	2201      	movs	r2, #1
 800bae6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bae8:	f7ff ff7c 	bl	800b9e4 <BSP_SD_GetCardState>
 800baec:	4603      	mov	r3, r0
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d107      	bne.n	800bb02 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800baf2:	4b07      	ldr	r3, [pc, #28]	@ (800bb10 <SD_CheckStatus+0x38>)
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	b2db      	uxtb	r3, r3
 800baf8:	f023 0301 	bic.w	r3, r3, #1
 800bafc:	b2da      	uxtb	r2, r3
 800bafe:	4b04      	ldr	r3, [pc, #16]	@ (800bb10 <SD_CheckStatus+0x38>)
 800bb00:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bb02:	4b03      	ldr	r3, [pc, #12]	@ (800bb10 <SD_CheckStatus+0x38>)
 800bb04:	781b      	ldrb	r3, [r3, #0]
 800bb06:	b2db      	uxtb	r3, r3
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3708      	adds	r7, #8
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	2000000d 	.word	0x2000000d

0800bb14 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800bb1e:	4b0b      	ldr	r3, [pc, #44]	@ (800bb4c <SD_initialize+0x38>)
 800bb20:	2201      	movs	r2, #1
 800bb22:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bb24:	f7ff ff0a 	bl	800b93c <BSP_SD_Init>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d107      	bne.n	800bb3e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800bb2e:	79fb      	ldrb	r3, [r7, #7]
 800bb30:	4618      	mov	r0, r3
 800bb32:	f7ff ffd1 	bl	800bad8 <SD_CheckStatus>
 800bb36:	4603      	mov	r3, r0
 800bb38:	461a      	mov	r2, r3
 800bb3a:	4b04      	ldr	r3, [pc, #16]	@ (800bb4c <SD_initialize+0x38>)
 800bb3c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800bb3e:	4b03      	ldr	r3, [pc, #12]	@ (800bb4c <SD_initialize+0x38>)
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	b2db      	uxtb	r3, r3
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}
 800bb4c:	2000000d 	.word	0x2000000d

0800bb50 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b082      	sub	sp, #8
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	4603      	mov	r3, r0
 800bb58:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bb5a:	79fb      	ldrb	r3, [r7, #7]
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	f7ff ffbb 	bl	800bad8 <SD_CheckStatus>
 800bb62:	4603      	mov	r3, r0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b086      	sub	sp, #24
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	60b9      	str	r1, [r7, #8]
 800bb74:	607a      	str	r2, [r7, #4]
 800bb76:	603b      	str	r3, [r7, #0]
 800bb78:	4603      	mov	r3, r0
 800bb7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800bb80:	f04f 33ff 	mov.w	r3, #4294967295
 800bb84:	683a      	ldr	r2, [r7, #0]
 800bb86:	6879      	ldr	r1, [r7, #4]
 800bb88:	68b8      	ldr	r0, [r7, #8]
 800bb8a:	f7ff feef 	bl	800b96c <BSP_SD_ReadBlocks>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d107      	bne.n	800bba4 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800bb94:	bf00      	nop
 800bb96:	f7ff ff25 	bl	800b9e4 <BSP_SD_GetCardState>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d1fa      	bne.n	800bb96 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800bba0:	2300      	movs	r3, #0
 800bba2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800bba4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3718      	adds	r7, #24
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}

0800bbae <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800bbae:	b580      	push	{r7, lr}
 800bbb0:	b086      	sub	sp, #24
 800bbb2:	af00      	add	r7, sp, #0
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	607a      	str	r2, [r7, #4]
 800bbb8:	603b      	str	r3, [r7, #0]
 800bbba:	4603      	mov	r3, r0
 800bbbc:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800bbc2:	f04f 33ff 	mov.w	r3, #4294967295
 800bbc6:	683a      	ldr	r2, [r7, #0]
 800bbc8:	6879      	ldr	r1, [r7, #4]
 800bbca:	68b8      	ldr	r0, [r7, #8]
 800bbcc:	f7ff feec 	bl	800b9a8 <BSP_SD_WriteBlocks>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d107      	bne.n	800bbe6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800bbd6:	bf00      	nop
 800bbd8:	f7ff ff04 	bl	800b9e4 <BSP_SD_GetCardState>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d1fa      	bne.n	800bbd8 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800bbe6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3718      	adds	r7, #24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b08c      	sub	sp, #48	@ 0x30
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	603a      	str	r2, [r7, #0]
 800bbfa:	71fb      	strb	r3, [r7, #7]
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800bc00:	2301      	movs	r3, #1
 800bc02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bc06:	4b25      	ldr	r3, [pc, #148]	@ (800bc9c <SD_ioctl+0xac>)
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	f003 0301 	and.w	r3, r3, #1
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d001      	beq.n	800bc18 <SD_ioctl+0x28>
 800bc14:	2303      	movs	r3, #3
 800bc16:	e03c      	b.n	800bc92 <SD_ioctl+0xa2>

  switch (cmd)
 800bc18:	79bb      	ldrb	r3, [r7, #6]
 800bc1a:	2b03      	cmp	r3, #3
 800bc1c:	d834      	bhi.n	800bc88 <SD_ioctl+0x98>
 800bc1e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc24 <SD_ioctl+0x34>)
 800bc20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc24:	0800bc35 	.word	0x0800bc35
 800bc28:	0800bc3d 	.word	0x0800bc3d
 800bc2c:	0800bc55 	.word	0x0800bc55
 800bc30:	0800bc6f 	.word	0x0800bc6f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bc34:	2300      	movs	r3, #0
 800bc36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bc3a:	e028      	b.n	800bc8e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc3c:	f107 030c 	add.w	r3, r7, #12
 800bc40:	4618      	mov	r0, r3
 800bc42:	f7ff fedf 	bl	800ba04 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bc46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc48:	683b      	ldr	r3, [r7, #0]
 800bc4a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bc52:	e01c      	b.n	800bc8e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc54:	f107 030c 	add.w	r3, r7, #12
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7ff fed3 	bl	800ba04 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc60:	b29a      	uxth	r2, r3
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bc66:	2300      	movs	r3, #0
 800bc68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bc6c:	e00f      	b.n	800bc8e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bc6e:	f107 030c 	add.w	r3, r7, #12
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7ff fec6 	bl	800ba04 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bc78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc7a:	0a5a      	lsrs	r2, r3, #9
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bc80:	2300      	movs	r3, #0
 800bc82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800bc86:	e002      	b.n	800bc8e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bc88:	2304      	movs	r3, #4
 800bc8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800bc8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3730      	adds	r7, #48	@ 0x30
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
 800bc9a:	bf00      	nop
 800bc9c:	2000000d 	.word	0x2000000d

0800bca0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	4603      	mov	r3, r0
 800bca8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bcaa:	79fb      	ldrb	r3, [r7, #7]
 800bcac:	4a08      	ldr	r2, [pc, #32]	@ (800bcd0 <disk_status+0x30>)
 800bcae:	009b      	lsls	r3, r3, #2
 800bcb0:	4413      	add	r3, r2
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	79fa      	ldrb	r2, [r7, #7]
 800bcb8:	4905      	ldr	r1, [pc, #20]	@ (800bcd0 <disk_status+0x30>)
 800bcba:	440a      	add	r2, r1
 800bcbc:	7a12      	ldrb	r2, [r2, #8]
 800bcbe:	4610      	mov	r0, r2
 800bcc0:	4798      	blx	r3
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bcc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3710      	adds	r7, #16
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}
 800bcd0:	20000334 	.word	0x20000334

0800bcd4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b084      	sub	sp, #16
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	4603      	mov	r3, r0
 800bcdc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bcde:	2300      	movs	r3, #0
 800bce0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bce2:	79fb      	ldrb	r3, [r7, #7]
 800bce4:	4a0e      	ldr	r2, [pc, #56]	@ (800bd20 <disk_initialize+0x4c>)
 800bce6:	5cd3      	ldrb	r3, [r2, r3]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d114      	bne.n	800bd16 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bcec:	79fb      	ldrb	r3, [r7, #7]
 800bcee:	4a0c      	ldr	r2, [pc, #48]	@ (800bd20 <disk_initialize+0x4c>)
 800bcf0:	009b      	lsls	r3, r3, #2
 800bcf2:	4413      	add	r3, r2
 800bcf4:	685b      	ldr	r3, [r3, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	79fa      	ldrb	r2, [r7, #7]
 800bcfa:	4909      	ldr	r1, [pc, #36]	@ (800bd20 <disk_initialize+0x4c>)
 800bcfc:	440a      	add	r2, r1
 800bcfe:	7a12      	ldrb	r2, [r2, #8]
 800bd00:	4610      	mov	r0, r2
 800bd02:	4798      	blx	r3
 800bd04:	4603      	mov	r3, r0
 800bd06:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d103      	bne.n	800bd16 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800bd0e:	79fb      	ldrb	r3, [r7, #7]
 800bd10:	4a03      	ldr	r2, [pc, #12]	@ (800bd20 <disk_initialize+0x4c>)
 800bd12:	2101      	movs	r1, #1
 800bd14:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3710      	adds	r7, #16
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}
 800bd20:	20000334 	.word	0x20000334

0800bd24 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bd24:	b590      	push	{r4, r7, lr}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60b9      	str	r1, [r7, #8]
 800bd2c:	607a      	str	r2, [r7, #4]
 800bd2e:	603b      	str	r3, [r7, #0]
 800bd30:	4603      	mov	r3, r0
 800bd32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bd34:	7bfb      	ldrb	r3, [r7, #15]
 800bd36:	4a0a      	ldr	r2, [pc, #40]	@ (800bd60 <disk_read+0x3c>)
 800bd38:	009b      	lsls	r3, r3, #2
 800bd3a:	4413      	add	r3, r2
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	689c      	ldr	r4, [r3, #8]
 800bd40:	7bfb      	ldrb	r3, [r7, #15]
 800bd42:	4a07      	ldr	r2, [pc, #28]	@ (800bd60 <disk_read+0x3c>)
 800bd44:	4413      	add	r3, r2
 800bd46:	7a18      	ldrb	r0, [r3, #8]
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	68b9      	ldr	r1, [r7, #8]
 800bd4e:	47a0      	blx	r4
 800bd50:	4603      	mov	r3, r0
 800bd52:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd54:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	371c      	adds	r7, #28
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd90      	pop	{r4, r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	20000334 	.word	0x20000334

0800bd64 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bd64:	b590      	push	{r4, r7, lr}
 800bd66:	b087      	sub	sp, #28
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60b9      	str	r1, [r7, #8]
 800bd6c:	607a      	str	r2, [r7, #4]
 800bd6e:	603b      	str	r3, [r7, #0]
 800bd70:	4603      	mov	r3, r0
 800bd72:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bd74:	7bfb      	ldrb	r3, [r7, #15]
 800bd76:	4a0a      	ldr	r2, [pc, #40]	@ (800bda0 <disk_write+0x3c>)
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4413      	add	r3, r2
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	68dc      	ldr	r4, [r3, #12]
 800bd80:	7bfb      	ldrb	r3, [r7, #15]
 800bd82:	4a07      	ldr	r2, [pc, #28]	@ (800bda0 <disk_write+0x3c>)
 800bd84:	4413      	add	r3, r2
 800bd86:	7a18      	ldrb	r0, [r3, #8]
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	68b9      	ldr	r1, [r7, #8]
 800bd8e:	47a0      	blx	r4
 800bd90:	4603      	mov	r3, r0
 800bd92:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd94:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	371c      	adds	r7, #28
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd90      	pop	{r4, r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	20000334 	.word	0x20000334

0800bda4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b084      	sub	sp, #16
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	4603      	mov	r3, r0
 800bdac:	603a      	str	r2, [r7, #0]
 800bdae:	71fb      	strb	r3, [r7, #7]
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bdb4:	79fb      	ldrb	r3, [r7, #7]
 800bdb6:	4a09      	ldr	r2, [pc, #36]	@ (800bddc <disk_ioctl+0x38>)
 800bdb8:	009b      	lsls	r3, r3, #2
 800bdba:	4413      	add	r3, r2
 800bdbc:	685b      	ldr	r3, [r3, #4]
 800bdbe:	691b      	ldr	r3, [r3, #16]
 800bdc0:	79fa      	ldrb	r2, [r7, #7]
 800bdc2:	4906      	ldr	r1, [pc, #24]	@ (800bddc <disk_ioctl+0x38>)
 800bdc4:	440a      	add	r2, r1
 800bdc6:	7a10      	ldrb	r0, [r2, #8]
 800bdc8:	79b9      	ldrb	r1, [r7, #6]
 800bdca:	683a      	ldr	r2, [r7, #0]
 800bdcc:	4798      	blx	r3
 800bdce:	4603      	mov	r3, r0
 800bdd0:	73fb      	strb	r3, [r7, #15]
  return res;
 800bdd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3710      	adds	r7, #16
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	20000334 	.word	0x20000334

0800bde0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	3301      	adds	r3, #1
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bdf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bdf4:	021b      	lsls	r3, r3, #8
 800bdf6:	b21a      	sxth	r2, r3
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	781b      	ldrb	r3, [r3, #0]
 800bdfc:	b21b      	sxth	r3, r3
 800bdfe:	4313      	orrs	r3, r2
 800be00:	b21b      	sxth	r3, r3
 800be02:	81fb      	strh	r3, [r7, #14]
	return rv;
 800be04:	89fb      	ldrh	r3, [r7, #14]
}
 800be06:	4618      	mov	r0, r3
 800be08:	3714      	adds	r7, #20
 800be0a:	46bd      	mov	sp, r7
 800be0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be10:	4770      	bx	lr

0800be12 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800be12:	b480      	push	{r7}
 800be14:	b085      	sub	sp, #20
 800be16:	af00      	add	r7, sp, #0
 800be18:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	3303      	adds	r3, #3
 800be1e:	781b      	ldrb	r3, [r3, #0]
 800be20:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	021b      	lsls	r3, r3, #8
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	3202      	adds	r2, #2
 800be2a:	7812      	ldrb	r2, [r2, #0]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	021b      	lsls	r3, r3, #8
 800be34:	687a      	ldr	r2, [r7, #4]
 800be36:	3201      	adds	r2, #1
 800be38:	7812      	ldrb	r2, [r2, #0]
 800be3a:	4313      	orrs	r3, r2
 800be3c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	021b      	lsls	r3, r3, #8
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	7812      	ldrb	r2, [r2, #0]
 800be46:	4313      	orrs	r3, r2
 800be48:	60fb      	str	r3, [r7, #12]
	return rv;
 800be4a:	68fb      	ldr	r3, [r7, #12]
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3714      	adds	r7, #20
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800be58:	b480      	push	{r7}
 800be5a:	b083      	sub	sp, #12
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
 800be60:	460b      	mov	r3, r1
 800be62:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	1c5a      	adds	r2, r3, #1
 800be68:	607a      	str	r2, [r7, #4]
 800be6a:	887a      	ldrh	r2, [r7, #2]
 800be6c:	b2d2      	uxtb	r2, r2
 800be6e:	701a      	strb	r2, [r3, #0]
 800be70:	887b      	ldrh	r3, [r7, #2]
 800be72:	0a1b      	lsrs	r3, r3, #8
 800be74:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	1c5a      	adds	r2, r3, #1
 800be7a:	607a      	str	r2, [r7, #4]
 800be7c:	887a      	ldrh	r2, [r7, #2]
 800be7e:	b2d2      	uxtb	r2, r2
 800be80:	701a      	strb	r2, [r3, #0]
}
 800be82:	bf00      	nop
 800be84:	370c      	adds	r7, #12
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr

0800be8e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800be8e:	b480      	push	{r7}
 800be90:	b083      	sub	sp, #12
 800be92:	af00      	add	r7, sp, #0
 800be94:	6078      	str	r0, [r7, #4]
 800be96:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	1c5a      	adds	r2, r3, #1
 800be9c:	607a      	str	r2, [r7, #4]
 800be9e:	683a      	ldr	r2, [r7, #0]
 800bea0:	b2d2      	uxtb	r2, r2
 800bea2:	701a      	strb	r2, [r3, #0]
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	0a1b      	lsrs	r3, r3, #8
 800bea8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	1c5a      	adds	r2, r3, #1
 800beae:	607a      	str	r2, [r7, #4]
 800beb0:	683a      	ldr	r2, [r7, #0]
 800beb2:	b2d2      	uxtb	r2, r2
 800beb4:	701a      	strb	r2, [r3, #0]
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	0a1b      	lsrs	r3, r3, #8
 800beba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	1c5a      	adds	r2, r3, #1
 800bec0:	607a      	str	r2, [r7, #4]
 800bec2:	683a      	ldr	r2, [r7, #0]
 800bec4:	b2d2      	uxtb	r2, r2
 800bec6:	701a      	strb	r2, [r3, #0]
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	0a1b      	lsrs	r3, r3, #8
 800becc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	1c5a      	adds	r2, r3, #1
 800bed2:	607a      	str	r2, [r7, #4]
 800bed4:	683a      	ldr	r2, [r7, #0]
 800bed6:	b2d2      	uxtb	r2, r2
 800bed8:	701a      	strb	r2, [r3, #0]
}
 800beda:	bf00      	nop
 800bedc:	370c      	adds	r7, #12
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bee6:	b480      	push	{r7}
 800bee8:	b087      	sub	sp, #28
 800beea:	af00      	add	r7, sp, #0
 800beec:	60f8      	str	r0, [r7, #12]
 800beee:	60b9      	str	r1, [r7, #8]
 800bef0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00d      	beq.n	800bf1c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bf00:	693a      	ldr	r2, [r7, #16]
 800bf02:	1c53      	adds	r3, r2, #1
 800bf04:	613b      	str	r3, [r7, #16]
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	1c59      	adds	r1, r3, #1
 800bf0a:	6179      	str	r1, [r7, #20]
 800bf0c:	7812      	ldrb	r2, [r2, #0]
 800bf0e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3b01      	subs	r3, #1
 800bf14:	607b      	str	r3, [r7, #4]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1f1      	bne.n	800bf00 <mem_cpy+0x1a>
	}
}
 800bf1c:	bf00      	nop
 800bf1e:	371c      	adds	r7, #28
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bf28:	b480      	push	{r7}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bf38:	697b      	ldr	r3, [r7, #20]
 800bf3a:	1c5a      	adds	r2, r3, #1
 800bf3c:	617a      	str	r2, [r7, #20]
 800bf3e:	68ba      	ldr	r2, [r7, #8]
 800bf40:	b2d2      	uxtb	r2, r2
 800bf42:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	3b01      	subs	r3, #1
 800bf48:	607b      	str	r3, [r7, #4]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d1f3      	bne.n	800bf38 <mem_set+0x10>
}
 800bf50:	bf00      	nop
 800bf52:	bf00      	nop
 800bf54:	371c      	adds	r7, #28
 800bf56:	46bd      	mov	sp, r7
 800bf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5c:	4770      	bx	lr

0800bf5e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bf5e:	b480      	push	{r7}
 800bf60:	b089      	sub	sp, #36	@ 0x24
 800bf62:	af00      	add	r7, sp, #0
 800bf64:	60f8      	str	r0, [r7, #12]
 800bf66:	60b9      	str	r1, [r7, #8]
 800bf68:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	61fb      	str	r3, [r7, #28]
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bf72:	2300      	movs	r3, #0
 800bf74:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	1c5a      	adds	r2, r3, #1
 800bf7a:	61fa      	str	r2, [r7, #28]
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	4619      	mov	r1, r3
 800bf80:	69bb      	ldr	r3, [r7, #24]
 800bf82:	1c5a      	adds	r2, r3, #1
 800bf84:	61ba      	str	r2, [r7, #24]
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	1acb      	subs	r3, r1, r3
 800bf8a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	3b01      	subs	r3, #1
 800bf90:	607b      	str	r3, [r7, #4]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d002      	beq.n	800bf9e <mem_cmp+0x40>
 800bf98:	697b      	ldr	r3, [r7, #20]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d0eb      	beq.n	800bf76 <mem_cmp+0x18>

	return r;
 800bf9e:	697b      	ldr	r3, [r7, #20]
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3724      	adds	r7, #36	@ 0x24
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfaa:	4770      	bx	lr

0800bfac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
 800bfb4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bfb6:	e002      	b.n	800bfbe <chk_chr+0x12>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	607b      	str	r3, [r7, #4]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d005      	beq.n	800bfd2 <chk_chr+0x26>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	d1f2      	bne.n	800bfb8 <chk_chr+0xc>
	return *str;
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	781b      	ldrb	r3, [r3, #0]
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	370c      	adds	r7, #12
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe0:	4770      	bx	lr
	...

0800bfe4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b085      	sub	sp, #20
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
 800bfec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bfee:	2300      	movs	r3, #0
 800bff0:	60bb      	str	r3, [r7, #8]
 800bff2:	68bb      	ldr	r3, [r7, #8]
 800bff4:	60fb      	str	r3, [r7, #12]
 800bff6:	e029      	b.n	800c04c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bff8:	4a27      	ldr	r2, [pc, #156]	@ (800c098 <chk_lock+0xb4>)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	4413      	add	r3, r2
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d01d      	beq.n	800c042 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c006:	4a24      	ldr	r2, [pc, #144]	@ (800c098 <chk_lock+0xb4>)
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	011b      	lsls	r3, r3, #4
 800c00c:	4413      	add	r3, r2
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	429a      	cmp	r2, r3
 800c016:	d116      	bne.n	800c046 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c018:	4a1f      	ldr	r2, [pc, #124]	@ (800c098 <chk_lock+0xb4>)
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	011b      	lsls	r3, r3, #4
 800c01e:	4413      	add	r3, r2
 800c020:	3304      	adds	r3, #4
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c028:	429a      	cmp	r2, r3
 800c02a:	d10c      	bne.n	800c046 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c02c:	4a1a      	ldr	r2, [pc, #104]	@ (800c098 <chk_lock+0xb4>)
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	011b      	lsls	r3, r3, #4
 800c032:	4413      	add	r3, r2
 800c034:	3308      	adds	r3, #8
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d102      	bne.n	800c046 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c040:	e007      	b.n	800c052 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c042:	2301      	movs	r3, #1
 800c044:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	3301      	adds	r3, #1
 800c04a:	60fb      	str	r3, [r7, #12]
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d9d2      	bls.n	800bff8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2b02      	cmp	r3, #2
 800c056:	d109      	bne.n	800c06c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d102      	bne.n	800c064 <chk_lock+0x80>
 800c05e:	683b      	ldr	r3, [r7, #0]
 800c060:	2b02      	cmp	r3, #2
 800c062:	d101      	bne.n	800c068 <chk_lock+0x84>
 800c064:	2300      	movs	r3, #0
 800c066:	e010      	b.n	800c08a <chk_lock+0xa6>
 800c068:	2312      	movs	r3, #18
 800c06a:	e00e      	b.n	800c08a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d108      	bne.n	800c084 <chk_lock+0xa0>
 800c072:	4a09      	ldr	r2, [pc, #36]	@ (800c098 <chk_lock+0xb4>)
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	011b      	lsls	r3, r3, #4
 800c078:	4413      	add	r3, r2
 800c07a:	330c      	adds	r3, #12
 800c07c:	881b      	ldrh	r3, [r3, #0]
 800c07e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c082:	d101      	bne.n	800c088 <chk_lock+0xa4>
 800c084:	2310      	movs	r3, #16
 800c086:	e000      	b.n	800c08a <chk_lock+0xa6>
 800c088:	2300      	movs	r3, #0
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	3714      	adds	r7, #20
 800c08e:	46bd      	mov	sp, r7
 800c090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c094:	4770      	bx	lr
 800c096:	bf00      	nop
 800c098:	20000314 	.word	0x20000314

0800c09c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c09c:	b480      	push	{r7}
 800c09e:	b083      	sub	sp, #12
 800c0a0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	607b      	str	r3, [r7, #4]
 800c0a6:	e002      	b.n	800c0ae <enq_lock+0x12>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	607b      	str	r3, [r7, #4]
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d806      	bhi.n	800c0c2 <enq_lock+0x26>
 800c0b4:	4a09      	ldr	r2, [pc, #36]	@ (800c0dc <enq_lock+0x40>)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	011b      	lsls	r3, r3, #4
 800c0ba:	4413      	add	r3, r2
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d1f2      	bne.n	800c0a8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	bf14      	ite	ne
 800c0c8:	2301      	movne	r3, #1
 800c0ca:	2300      	moveq	r3, #0
 800c0cc:	b2db      	uxtb	r3, r3
}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	370c      	adds	r7, #12
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d8:	4770      	bx	lr
 800c0da:	bf00      	nop
 800c0dc:	20000314 	.word	0x20000314

0800c0e0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b085      	sub	sp, #20
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	60fb      	str	r3, [r7, #12]
 800c0ee:	e01f      	b.n	800c130 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c0f0:	4a41      	ldr	r2, [pc, #260]	@ (800c1f8 <inc_lock+0x118>)
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	011b      	lsls	r3, r3, #4
 800c0f6:	4413      	add	r3, r2
 800c0f8:	681a      	ldr	r2, [r3, #0]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d113      	bne.n	800c12a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c102:	4a3d      	ldr	r2, [pc, #244]	@ (800c1f8 <inc_lock+0x118>)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	011b      	lsls	r3, r3, #4
 800c108:	4413      	add	r3, r2
 800c10a:	3304      	adds	r3, #4
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c112:	429a      	cmp	r2, r3
 800c114:	d109      	bne.n	800c12a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c116:	4a38      	ldr	r2, [pc, #224]	@ (800c1f8 <inc_lock+0x118>)
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	011b      	lsls	r3, r3, #4
 800c11c:	4413      	add	r3, r2
 800c11e:	3308      	adds	r3, #8
 800c120:	681a      	ldr	r2, [r3, #0]
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c126:	429a      	cmp	r2, r3
 800c128:	d006      	beq.n	800c138 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3301      	adds	r3, #1
 800c12e:	60fb      	str	r3, [r7, #12]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2b01      	cmp	r3, #1
 800c134:	d9dc      	bls.n	800c0f0 <inc_lock+0x10>
 800c136:	e000      	b.n	800c13a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c138:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2b02      	cmp	r3, #2
 800c13e:	d132      	bne.n	800c1a6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c140:	2300      	movs	r3, #0
 800c142:	60fb      	str	r3, [r7, #12]
 800c144:	e002      	b.n	800c14c <inc_lock+0x6c>
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3301      	adds	r3, #1
 800c14a:	60fb      	str	r3, [r7, #12]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2b01      	cmp	r3, #1
 800c150:	d806      	bhi.n	800c160 <inc_lock+0x80>
 800c152:	4a29      	ldr	r2, [pc, #164]	@ (800c1f8 <inc_lock+0x118>)
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	011b      	lsls	r3, r3, #4
 800c158:	4413      	add	r3, r2
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d1f2      	bne.n	800c146 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2b02      	cmp	r3, #2
 800c164:	d101      	bne.n	800c16a <inc_lock+0x8a>
 800c166:	2300      	movs	r3, #0
 800c168:	e040      	b.n	800c1ec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	4922      	ldr	r1, [pc, #136]	@ (800c1f8 <inc_lock+0x118>)
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	011b      	lsls	r3, r3, #4
 800c174:	440b      	add	r3, r1
 800c176:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	689a      	ldr	r2, [r3, #8]
 800c17c:	491e      	ldr	r1, [pc, #120]	@ (800c1f8 <inc_lock+0x118>)
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	011b      	lsls	r3, r3, #4
 800c182:	440b      	add	r3, r1
 800c184:	3304      	adds	r3, #4
 800c186:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	695a      	ldr	r2, [r3, #20]
 800c18c:	491a      	ldr	r1, [pc, #104]	@ (800c1f8 <inc_lock+0x118>)
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	011b      	lsls	r3, r3, #4
 800c192:	440b      	add	r3, r1
 800c194:	3308      	adds	r3, #8
 800c196:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c198:	4a17      	ldr	r2, [pc, #92]	@ (800c1f8 <inc_lock+0x118>)
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	011b      	lsls	r3, r3, #4
 800c19e:	4413      	add	r3, r2
 800c1a0:	330c      	adds	r3, #12
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d009      	beq.n	800c1c0 <inc_lock+0xe0>
 800c1ac:	4a12      	ldr	r2, [pc, #72]	@ (800c1f8 <inc_lock+0x118>)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	011b      	lsls	r3, r3, #4
 800c1b2:	4413      	add	r3, r2
 800c1b4:	330c      	adds	r3, #12
 800c1b6:	881b      	ldrh	r3, [r3, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d001      	beq.n	800c1c0 <inc_lock+0xe0>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	e015      	b.n	800c1ec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d108      	bne.n	800c1d8 <inc_lock+0xf8>
 800c1c6:	4a0c      	ldr	r2, [pc, #48]	@ (800c1f8 <inc_lock+0x118>)
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	011b      	lsls	r3, r3, #4
 800c1cc:	4413      	add	r3, r2
 800c1ce:	330c      	adds	r3, #12
 800c1d0:	881b      	ldrh	r3, [r3, #0]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	b29a      	uxth	r2, r3
 800c1d6:	e001      	b.n	800c1dc <inc_lock+0xfc>
 800c1d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c1dc:	4906      	ldr	r1, [pc, #24]	@ (800c1f8 <inc_lock+0x118>)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	011b      	lsls	r3, r3, #4
 800c1e2:	440b      	add	r3, r1
 800c1e4:	330c      	adds	r3, #12
 800c1e6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	3301      	adds	r3, #1
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3714      	adds	r7, #20
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr
 800c1f8:	20000314 	.word	0x20000314

0800c1fc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c1fc:	b480      	push	{r7}
 800c1fe:	b085      	sub	sp, #20
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	3b01      	subs	r3, #1
 800c208:	607b      	str	r3, [r7, #4]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d825      	bhi.n	800c25c <dec_lock+0x60>
		n = Files[i].ctr;
 800c210:	4a17      	ldr	r2, [pc, #92]	@ (800c270 <dec_lock+0x74>)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	011b      	lsls	r3, r3, #4
 800c216:	4413      	add	r3, r2
 800c218:	330c      	adds	r3, #12
 800c21a:	881b      	ldrh	r3, [r3, #0]
 800c21c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c21e:	89fb      	ldrh	r3, [r7, #14]
 800c220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c224:	d101      	bne.n	800c22a <dec_lock+0x2e>
 800c226:	2300      	movs	r3, #0
 800c228:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c22a:	89fb      	ldrh	r3, [r7, #14]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d002      	beq.n	800c236 <dec_lock+0x3a>
 800c230:	89fb      	ldrh	r3, [r7, #14]
 800c232:	3b01      	subs	r3, #1
 800c234:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c236:	4a0e      	ldr	r2, [pc, #56]	@ (800c270 <dec_lock+0x74>)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	011b      	lsls	r3, r3, #4
 800c23c:	4413      	add	r3, r2
 800c23e:	330c      	adds	r3, #12
 800c240:	89fa      	ldrh	r2, [r7, #14]
 800c242:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c244:	89fb      	ldrh	r3, [r7, #14]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d105      	bne.n	800c256 <dec_lock+0x5a>
 800c24a:	4a09      	ldr	r2, [pc, #36]	@ (800c270 <dec_lock+0x74>)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	011b      	lsls	r3, r3, #4
 800c250:	4413      	add	r3, r2
 800c252:	2200      	movs	r2, #0
 800c254:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c256:	2300      	movs	r3, #0
 800c258:	737b      	strb	r3, [r7, #13]
 800c25a:	e001      	b.n	800c260 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c25c:	2302      	movs	r3, #2
 800c25e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c260:	7b7b      	ldrb	r3, [r7, #13]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3714      	adds	r7, #20
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	20000314 	.word	0x20000314

0800c274 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c274:	b480      	push	{r7}
 800c276:	b085      	sub	sp, #20
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c27c:	2300      	movs	r3, #0
 800c27e:	60fb      	str	r3, [r7, #12]
 800c280:	e010      	b.n	800c2a4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c282:	4a0d      	ldr	r2, [pc, #52]	@ (800c2b8 <clear_lock+0x44>)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	011b      	lsls	r3, r3, #4
 800c288:	4413      	add	r3, r2
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	429a      	cmp	r2, r3
 800c290:	d105      	bne.n	800c29e <clear_lock+0x2a>
 800c292:	4a09      	ldr	r2, [pc, #36]	@ (800c2b8 <clear_lock+0x44>)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	011b      	lsls	r3, r3, #4
 800c298:	4413      	add	r3, r2
 800c29a:	2200      	movs	r2, #0
 800c29c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	60fb      	str	r3, [r7, #12]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d9eb      	bls.n	800c282 <clear_lock+0xe>
	}
}
 800c2aa:	bf00      	nop
 800c2ac:	bf00      	nop
 800c2ae:	3714      	adds	r7, #20
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b6:	4770      	bx	lr
 800c2b8:	20000314 	.word	0x20000314

0800c2bc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b086      	sub	sp, #24
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	78db      	ldrb	r3, [r3, #3]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d034      	beq.n	800c33a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2d4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	7858      	ldrb	r0, [r3, #1]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c2e0:	2301      	movs	r3, #1
 800c2e2:	697a      	ldr	r2, [r7, #20]
 800c2e4:	f7ff fd3e 	bl	800bd64 <disk_write>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d002      	beq.n	800c2f4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	73fb      	strb	r3, [r7, #15]
 800c2f2:	e022      	b.n	800c33a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6a1b      	ldr	r3, [r3, #32]
 800c2fe:	697a      	ldr	r2, [r7, #20]
 800c300:	1ad2      	subs	r2, r2, r3
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	699b      	ldr	r3, [r3, #24]
 800c306:	429a      	cmp	r2, r3
 800c308:	d217      	bcs.n	800c33a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	789b      	ldrb	r3, [r3, #2]
 800c30e:	613b      	str	r3, [r7, #16]
 800c310:	e010      	b.n	800c334 <sync_window+0x78>
					wsect += fs->fsize;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	699b      	ldr	r3, [r3, #24]
 800c316:	697a      	ldr	r2, [r7, #20]
 800c318:	4413      	add	r3, r2
 800c31a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	7858      	ldrb	r0, [r3, #1]
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c326:	2301      	movs	r3, #1
 800c328:	697a      	ldr	r2, [r7, #20]
 800c32a:	f7ff fd1b 	bl	800bd64 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	3b01      	subs	r3, #1
 800c332:	613b      	str	r3, [r7, #16]
 800c334:	693b      	ldr	r3, [r7, #16]
 800c336:	2b01      	cmp	r3, #1
 800c338:	d8eb      	bhi.n	800c312 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c33a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3718      	adds	r7, #24
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c34e:	2300      	movs	r3, #0
 800c350:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c356:	683a      	ldr	r2, [r7, #0]
 800c358:	429a      	cmp	r2, r3
 800c35a:	d01b      	beq.n	800c394 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f7ff ffad 	bl	800c2bc <sync_window>
 800c362:	4603      	mov	r3, r0
 800c364:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c366:	7bfb      	ldrb	r3, [r7, #15]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d113      	bne.n	800c394 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	7858      	ldrb	r0, [r3, #1]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c376:	2301      	movs	r3, #1
 800c378:	683a      	ldr	r2, [r7, #0]
 800c37a:	f7ff fcd3 	bl	800bd24 <disk_read>
 800c37e:	4603      	mov	r3, r0
 800c380:	2b00      	cmp	r3, #0
 800c382:	d004      	beq.n	800c38e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c384:	f04f 33ff 	mov.w	r3, #4294967295
 800c388:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c38a:	2301      	movs	r3, #1
 800c38c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	683a      	ldr	r2, [r7, #0]
 800c392:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800c394:	7bfb      	ldrb	r3, [r7, #15]
}
 800c396:	4618      	mov	r0, r3
 800c398:	3710      	adds	r7, #16
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}
	...

0800c3a0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f7ff ff87 	bl	800c2bc <sync_window>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c3b2:	7bfb      	ldrb	r3, [r7, #15]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d158      	bne.n	800c46a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	d148      	bne.n	800c452 <sync_fs+0xb2>
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	791b      	ldrb	r3, [r3, #4]
 800c3c4:	2b01      	cmp	r3, #1
 800c3c6:	d144      	bne.n	800c452 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	3330      	adds	r3, #48	@ 0x30
 800c3cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7ff fda8 	bl	800bf28 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	3330      	adds	r3, #48	@ 0x30
 800c3dc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c3e0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff fd37 	bl	800be58 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	3330      	adds	r3, #48	@ 0x30
 800c3ee:	4921      	ldr	r1, [pc, #132]	@ (800c474 <sync_fs+0xd4>)
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	f7ff fd4c 	bl	800be8e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	3330      	adds	r3, #48	@ 0x30
 800c3fa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c3fe:	491e      	ldr	r1, [pc, #120]	@ (800c478 <sync_fs+0xd8>)
 800c400:	4618      	mov	r0, r3
 800c402:	f7ff fd44 	bl	800be8e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	3330      	adds	r3, #48	@ 0x30
 800c40a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	691b      	ldr	r3, [r3, #16]
 800c412:	4619      	mov	r1, r3
 800c414:	4610      	mov	r0, r2
 800c416:	f7ff fd3a 	bl	800be8e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3330      	adds	r3, #48	@ 0x30
 800c41e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	68db      	ldr	r3, [r3, #12]
 800c426:	4619      	mov	r1, r3
 800c428:	4610      	mov	r0, r2
 800c42a:	f7ff fd30 	bl	800be8e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	69db      	ldr	r3, [r3, #28]
 800c432:	1c5a      	adds	r2, r3, #1
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	7858      	ldrb	r0, [r3, #1]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c446:	2301      	movs	r3, #1
 800c448:	f7ff fc8c 	bl	800bd64 <disk_write>
			fs->fsi_flag = 0;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	785b      	ldrb	r3, [r3, #1]
 800c456:	2200      	movs	r2, #0
 800c458:	2100      	movs	r1, #0
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7ff fca2 	bl	800bda4 <disk_ioctl>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <sync_fs+0xca>
 800c466:	2301      	movs	r3, #1
 800c468:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c46a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}
 800c474:	41615252 	.word	0x41615252
 800c478:	61417272 	.word	0x61417272

0800c47c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c47c:	b480      	push	{r7}
 800c47e:	b083      	sub	sp, #12
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	3b02      	subs	r3, #2
 800c48a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	695b      	ldr	r3, [r3, #20]
 800c490:	3b02      	subs	r3, #2
 800c492:	683a      	ldr	r2, [r7, #0]
 800c494:	429a      	cmp	r2, r3
 800c496:	d301      	bcc.n	800c49c <clust2sect+0x20>
 800c498:	2300      	movs	r3, #0
 800c49a:	e008      	b.n	800c4ae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	895b      	ldrh	r3, [r3, #10]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	fb03 f202 	mul.w	r2, r3, r2
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ac:	4413      	add	r3, r2
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	370c      	adds	r7, #12
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b8:	4770      	bx	lr

0800c4ba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c4ba:	b580      	push	{r7, lr}
 800c4bc:	b086      	sub	sp, #24
 800c4be:	af00      	add	r7, sp, #0
 800c4c0:	6078      	str	r0, [r7, #4]
 800c4c2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d904      	bls.n	800c4da <get_fat+0x20>
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	695b      	ldr	r3, [r3, #20]
 800c4d4:	683a      	ldr	r2, [r7, #0]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	d302      	bcc.n	800c4e0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c4da:	2301      	movs	r3, #1
 800c4dc:	617b      	str	r3, [r7, #20]
 800c4de:	e08e      	b.n	800c5fe <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c4e4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	2b03      	cmp	r3, #3
 800c4ec:	d061      	beq.n	800c5b2 <get_fat+0xf8>
 800c4ee:	2b03      	cmp	r3, #3
 800c4f0:	dc7b      	bgt.n	800c5ea <get_fat+0x130>
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d002      	beq.n	800c4fc <get_fat+0x42>
 800c4f6:	2b02      	cmp	r3, #2
 800c4f8:	d041      	beq.n	800c57e <get_fat+0xc4>
 800c4fa:	e076      	b.n	800c5ea <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	60fb      	str	r3, [r7, #12]
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	085b      	lsrs	r3, r3, #1
 800c504:	68fa      	ldr	r2, [r7, #12]
 800c506:	4413      	add	r3, r2
 800c508:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c50a:	693b      	ldr	r3, [r7, #16]
 800c50c:	6a1a      	ldr	r2, [r3, #32]
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	0a5b      	lsrs	r3, r3, #9
 800c512:	4413      	add	r3, r2
 800c514:	4619      	mov	r1, r3
 800c516:	6938      	ldr	r0, [r7, #16]
 800c518:	f7ff ff14 	bl	800c344 <move_window>
 800c51c:	4603      	mov	r3, r0
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d166      	bne.n	800c5f0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	1c5a      	adds	r2, r3, #1
 800c526:	60fa      	str	r2, [r7, #12]
 800c528:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c52c:	693a      	ldr	r2, [r7, #16]
 800c52e:	4413      	add	r3, r2
 800c530:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c534:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	6a1a      	ldr	r2, [r3, #32]
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	0a5b      	lsrs	r3, r3, #9
 800c53e:	4413      	add	r3, r2
 800c540:	4619      	mov	r1, r3
 800c542:	6938      	ldr	r0, [r7, #16]
 800c544:	f7ff fefe 	bl	800c344 <move_window>
 800c548:	4603      	mov	r3, r0
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d152      	bne.n	800c5f4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c554:	693a      	ldr	r2, [r7, #16]
 800c556:	4413      	add	r3, r2
 800c558:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c55c:	021b      	lsls	r3, r3, #8
 800c55e:	68ba      	ldr	r2, [r7, #8]
 800c560:	4313      	orrs	r3, r2
 800c562:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	f003 0301 	and.w	r3, r3, #1
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d002      	beq.n	800c574 <get_fat+0xba>
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	091b      	lsrs	r3, r3, #4
 800c572:	e002      	b.n	800c57a <get_fat+0xc0>
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c57a:	617b      	str	r3, [r7, #20]
			break;
 800c57c:	e03f      	b.n	800c5fe <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	6a1a      	ldr	r2, [r3, #32]
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	0a1b      	lsrs	r3, r3, #8
 800c586:	4413      	add	r3, r2
 800c588:	4619      	mov	r1, r3
 800c58a:	6938      	ldr	r0, [r7, #16]
 800c58c:	f7ff feda 	bl	800c344 <move_window>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	d130      	bne.n	800c5f8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	005b      	lsls	r3, r3, #1
 800c5a0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c5a4:	4413      	add	r3, r2
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f7ff fc1a 	bl	800bde0 <ld_word>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	617b      	str	r3, [r7, #20]
			break;
 800c5b0:	e025      	b.n	800c5fe <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	6a1a      	ldr	r2, [r3, #32]
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	09db      	lsrs	r3, r3, #7
 800c5ba:	4413      	add	r3, r2
 800c5bc:	4619      	mov	r1, r3
 800c5be:	6938      	ldr	r0, [r7, #16]
 800c5c0:	f7ff fec0 	bl	800c344 <move_window>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d118      	bne.n	800c5fc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c5d0:	683b      	ldr	r3, [r7, #0]
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c5d8:	4413      	add	r3, r2
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f7ff fc19 	bl	800be12 <ld_dword>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c5e6:	617b      	str	r3, [r7, #20]
			break;
 800c5e8:	e009      	b.n	800c5fe <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	617b      	str	r3, [r7, #20]
 800c5ee:	e006      	b.n	800c5fe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5f0:	bf00      	nop
 800c5f2:	e004      	b.n	800c5fe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5f4:	bf00      	nop
 800c5f6:	e002      	b.n	800c5fe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c5f8:	bf00      	nop
 800c5fa:	e000      	b.n	800c5fe <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5fc:	bf00      	nop
		}
	}

	return val;
 800c5fe:	697b      	ldr	r3, [r7, #20]
}
 800c600:	4618      	mov	r0, r3
 800c602:	3718      	adds	r7, #24
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c608:	b590      	push	{r4, r7, lr}
 800c60a:	b089      	sub	sp, #36	@ 0x24
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	60f8      	str	r0, [r7, #12]
 800c610:	60b9      	str	r1, [r7, #8]
 800c612:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c614:	2302      	movs	r3, #2
 800c616:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	f240 80d9 	bls.w	800c7d2 <put_fat+0x1ca>
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	695b      	ldr	r3, [r3, #20]
 800c624:	68ba      	ldr	r2, [r7, #8]
 800c626:	429a      	cmp	r2, r3
 800c628:	f080 80d3 	bcs.w	800c7d2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	781b      	ldrb	r3, [r3, #0]
 800c630:	2b03      	cmp	r3, #3
 800c632:	f000 8096 	beq.w	800c762 <put_fat+0x15a>
 800c636:	2b03      	cmp	r3, #3
 800c638:	f300 80cb 	bgt.w	800c7d2 <put_fat+0x1ca>
 800c63c:	2b01      	cmp	r3, #1
 800c63e:	d002      	beq.n	800c646 <put_fat+0x3e>
 800c640:	2b02      	cmp	r3, #2
 800c642:	d06e      	beq.n	800c722 <put_fat+0x11a>
 800c644:	e0c5      	b.n	800c7d2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	61bb      	str	r3, [r7, #24]
 800c64a:	69bb      	ldr	r3, [r7, #24]
 800c64c:	085b      	lsrs	r3, r3, #1
 800c64e:	69ba      	ldr	r2, [r7, #24]
 800c650:	4413      	add	r3, r2
 800c652:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	6a1a      	ldr	r2, [r3, #32]
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	0a5b      	lsrs	r3, r3, #9
 800c65c:	4413      	add	r3, r2
 800c65e:	4619      	mov	r1, r3
 800c660:	68f8      	ldr	r0, [r7, #12]
 800c662:	f7ff fe6f 	bl	800c344 <move_window>
 800c666:	4603      	mov	r3, r0
 800c668:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c66a:	7ffb      	ldrb	r3, [r7, #31]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f040 80a9 	bne.w	800c7c4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c678:	69bb      	ldr	r3, [r7, #24]
 800c67a:	1c59      	adds	r1, r3, #1
 800c67c:	61b9      	str	r1, [r7, #24]
 800c67e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c682:	4413      	add	r3, r2
 800c684:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	f003 0301 	and.w	r3, r3, #1
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d00d      	beq.n	800c6ac <put_fat+0xa4>
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	b25b      	sxtb	r3, r3
 800c696:	f003 030f 	and.w	r3, r3, #15
 800c69a:	b25a      	sxtb	r2, r3
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	b25b      	sxtb	r3, r3
 800c6a0:	011b      	lsls	r3, r3, #4
 800c6a2:	b25b      	sxtb	r3, r3
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	b25b      	sxtb	r3, r3
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	e001      	b.n	800c6b0 <put_fat+0xa8>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	b2db      	uxtb	r3, r3
 800c6b0:	697a      	ldr	r2, [r7, #20]
 800c6b2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6a1a      	ldr	r2, [r3, #32]
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	0a5b      	lsrs	r3, r3, #9
 800c6c2:	4413      	add	r3, r2
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	68f8      	ldr	r0, [r7, #12]
 800c6c8:	f7ff fe3c 	bl	800c344 <move_window>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6d0:	7ffb      	ldrb	r3, [r7, #31]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d178      	bne.n	800c7c8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6dc:	69bb      	ldr	r3, [r7, #24]
 800c6de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6e2:	4413      	add	r3, r2
 800c6e4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c6e6:	68bb      	ldr	r3, [r7, #8]
 800c6e8:	f003 0301 	and.w	r3, r3, #1
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d003      	beq.n	800c6f8 <put_fat+0xf0>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	091b      	lsrs	r3, r3, #4
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	e00e      	b.n	800c716 <put_fat+0x10e>
 800c6f8:	697b      	ldr	r3, [r7, #20]
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	b25b      	sxtb	r3, r3
 800c6fe:	f023 030f 	bic.w	r3, r3, #15
 800c702:	b25a      	sxtb	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	0a1b      	lsrs	r3, r3, #8
 800c708:	b25b      	sxtb	r3, r3
 800c70a:	f003 030f 	and.w	r3, r3, #15
 800c70e:	b25b      	sxtb	r3, r3
 800c710:	4313      	orrs	r3, r2
 800c712:	b25b      	sxtb	r3, r3
 800c714:	b2db      	uxtb	r3, r3
 800c716:	697a      	ldr	r2, [r7, #20]
 800c718:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	2201      	movs	r2, #1
 800c71e:	70da      	strb	r2, [r3, #3]
			break;
 800c720:	e057      	b.n	800c7d2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	6a1a      	ldr	r2, [r3, #32]
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	0a1b      	lsrs	r3, r3, #8
 800c72a:	4413      	add	r3, r2
 800c72c:	4619      	mov	r1, r3
 800c72e:	68f8      	ldr	r0, [r7, #12]
 800c730:	f7ff fe08 	bl	800c344 <move_window>
 800c734:	4603      	mov	r3, r0
 800c736:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c738:	7ffb      	ldrb	r3, [r7, #31]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d146      	bne.n	800c7cc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	005b      	lsls	r3, r3, #1
 800c748:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c74c:	4413      	add	r3, r2
 800c74e:	687a      	ldr	r2, [r7, #4]
 800c750:	b292      	uxth	r2, r2
 800c752:	4611      	mov	r1, r2
 800c754:	4618      	mov	r0, r3
 800c756:	f7ff fb7f 	bl	800be58 <st_word>
			fs->wflag = 1;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2201      	movs	r2, #1
 800c75e:	70da      	strb	r2, [r3, #3]
			break;
 800c760:	e037      	b.n	800c7d2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	6a1a      	ldr	r2, [r3, #32]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	09db      	lsrs	r3, r3, #7
 800c76a:	4413      	add	r3, r2
 800c76c:	4619      	mov	r1, r3
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f7ff fde8 	bl	800c344 <move_window>
 800c774:	4603      	mov	r3, r0
 800c776:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c778:	7ffb      	ldrb	r3, [r7, #31]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d128      	bne.n	800c7d0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c792:	4413      	add	r3, r2
 800c794:	4618      	mov	r0, r3
 800c796:	f7ff fb3c 	bl	800be12 <ld_dword>
 800c79a:	4603      	mov	r3, r0
 800c79c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c7a0:	4323      	orrs	r3, r4
 800c7a2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c7b2:	4413      	add	r3, r2
 800c7b4:	6879      	ldr	r1, [r7, #4]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7ff fb69 	bl	800be8e <st_dword>
			fs->wflag = 1;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	2201      	movs	r2, #1
 800c7c0:	70da      	strb	r2, [r3, #3]
			break;
 800c7c2:	e006      	b.n	800c7d2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7c4:	bf00      	nop
 800c7c6:	e004      	b.n	800c7d2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7c8:	bf00      	nop
 800c7ca:	e002      	b.n	800c7d2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7cc:	bf00      	nop
 800c7ce:	e000      	b.n	800c7d2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c7d0:	bf00      	nop
		}
	}
	return res;
 800c7d2:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	3724      	adds	r7, #36	@ 0x24
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd90      	pop	{r4, r7, pc}

0800c7dc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b088      	sub	sp, #32
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	2b01      	cmp	r3, #1
 800c7f6:	d904      	bls.n	800c802 <remove_chain+0x26>
 800c7f8:	69bb      	ldr	r3, [r7, #24]
 800c7fa:	695b      	ldr	r3, [r3, #20]
 800c7fc:	68ba      	ldr	r2, [r7, #8]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d301      	bcc.n	800c806 <remove_chain+0x2a>
 800c802:	2302      	movs	r3, #2
 800c804:	e04b      	b.n	800c89e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d00c      	beq.n	800c826 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c80c:	f04f 32ff 	mov.w	r2, #4294967295
 800c810:	6879      	ldr	r1, [r7, #4]
 800c812:	69b8      	ldr	r0, [r7, #24]
 800c814:	f7ff fef8 	bl	800c608 <put_fat>
 800c818:	4603      	mov	r3, r0
 800c81a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c81c:	7ffb      	ldrb	r3, [r7, #31]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d001      	beq.n	800c826 <remove_chain+0x4a>
 800c822:	7ffb      	ldrb	r3, [r7, #31]
 800c824:	e03b      	b.n	800c89e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c826:	68b9      	ldr	r1, [r7, #8]
 800c828:	68f8      	ldr	r0, [r7, #12]
 800c82a:	f7ff fe46 	bl	800c4ba <get_fat>
 800c82e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d031      	beq.n	800c89a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d101      	bne.n	800c840 <remove_chain+0x64>
 800c83c:	2302      	movs	r3, #2
 800c83e:	e02e      	b.n	800c89e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c846:	d101      	bne.n	800c84c <remove_chain+0x70>
 800c848:	2301      	movs	r3, #1
 800c84a:	e028      	b.n	800c89e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c84c:	2200      	movs	r2, #0
 800c84e:	68b9      	ldr	r1, [r7, #8]
 800c850:	69b8      	ldr	r0, [r7, #24]
 800c852:	f7ff fed9 	bl	800c608 <put_fat>
 800c856:	4603      	mov	r3, r0
 800c858:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c85a:	7ffb      	ldrb	r3, [r7, #31]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d001      	beq.n	800c864 <remove_chain+0x88>
 800c860:	7ffb      	ldrb	r3, [r7, #31]
 800c862:	e01c      	b.n	800c89e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	691a      	ldr	r2, [r3, #16]
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	695b      	ldr	r3, [r3, #20]
 800c86c:	3b02      	subs	r3, #2
 800c86e:	429a      	cmp	r2, r3
 800c870:	d20b      	bcs.n	800c88a <remove_chain+0xae>
			fs->free_clst++;
 800c872:	69bb      	ldr	r3, [r7, #24]
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	1c5a      	adds	r2, r3, #1
 800c878:	69bb      	ldr	r3, [r7, #24]
 800c87a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c87c:	69bb      	ldr	r3, [r7, #24]
 800c87e:	791b      	ldrb	r3, [r3, #4]
 800c880:	f043 0301 	orr.w	r3, r3, #1
 800c884:	b2da      	uxtb	r2, r3
 800c886:	69bb      	ldr	r3, [r7, #24]
 800c888:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	695b      	ldr	r3, [r3, #20]
 800c892:	68ba      	ldr	r2, [r7, #8]
 800c894:	429a      	cmp	r2, r3
 800c896:	d3c6      	bcc.n	800c826 <remove_chain+0x4a>
 800c898:	e000      	b.n	800c89c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c89a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c89c:	2300      	movs	r3, #0
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3720      	adds	r7, #32
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}

0800c8a6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c8a6:	b580      	push	{r7, lr}
 800c8a8:	b088      	sub	sp, #32
 800c8aa:	af00      	add	r7, sp, #0
 800c8ac:	6078      	str	r0, [r7, #4]
 800c8ae:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d10d      	bne.n	800c8d8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	68db      	ldr	r3, [r3, #12]
 800c8c0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c8c2:	69bb      	ldr	r3, [r7, #24]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d004      	beq.n	800c8d2 <create_chain+0x2c>
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	695b      	ldr	r3, [r3, #20]
 800c8cc:	69ba      	ldr	r2, [r7, #24]
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d31b      	bcc.n	800c90a <create_chain+0x64>
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	61bb      	str	r3, [r7, #24]
 800c8d6:	e018      	b.n	800c90a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c8d8:	6839      	ldr	r1, [r7, #0]
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f7ff fded 	bl	800c4ba <get_fat>
 800c8e0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	2b01      	cmp	r3, #1
 800c8e6:	d801      	bhi.n	800c8ec <create_chain+0x46>
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	e070      	b.n	800c9ce <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8f2:	d101      	bne.n	800c8f8 <create_chain+0x52>
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	e06a      	b.n	800c9ce <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	695b      	ldr	r3, [r3, #20]
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d201      	bcs.n	800c906 <create_chain+0x60>
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	e063      	b.n	800c9ce <create_chain+0x128>
		scl = clst;
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c90a:	69bb      	ldr	r3, [r7, #24]
 800c90c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	3301      	adds	r3, #1
 800c912:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	695b      	ldr	r3, [r3, #20]
 800c918:	69fa      	ldr	r2, [r7, #28]
 800c91a:	429a      	cmp	r2, r3
 800c91c:	d307      	bcc.n	800c92e <create_chain+0x88>
				ncl = 2;
 800c91e:	2302      	movs	r3, #2
 800c920:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c922:	69fa      	ldr	r2, [r7, #28]
 800c924:	69bb      	ldr	r3, [r7, #24]
 800c926:	429a      	cmp	r2, r3
 800c928:	d901      	bls.n	800c92e <create_chain+0x88>
 800c92a:	2300      	movs	r3, #0
 800c92c:	e04f      	b.n	800c9ce <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c92e:	69f9      	ldr	r1, [r7, #28]
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f7ff fdc2 	bl	800c4ba <get_fat>
 800c936:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d00e      	beq.n	800c95c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	2b01      	cmp	r3, #1
 800c942:	d003      	beq.n	800c94c <create_chain+0xa6>
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c94a:	d101      	bne.n	800c950 <create_chain+0xaa>
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	e03e      	b.n	800c9ce <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c950:	69fa      	ldr	r2, [r7, #28]
 800c952:	69bb      	ldr	r3, [r7, #24]
 800c954:	429a      	cmp	r2, r3
 800c956:	d1da      	bne.n	800c90e <create_chain+0x68>
 800c958:	2300      	movs	r3, #0
 800c95a:	e038      	b.n	800c9ce <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c95c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c95e:	f04f 32ff 	mov.w	r2, #4294967295
 800c962:	69f9      	ldr	r1, [r7, #28]
 800c964:	6938      	ldr	r0, [r7, #16]
 800c966:	f7ff fe4f 	bl	800c608 <put_fat>
 800c96a:	4603      	mov	r3, r0
 800c96c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c96e:	7dfb      	ldrb	r3, [r7, #23]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d109      	bne.n	800c988 <create_chain+0xe2>
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d006      	beq.n	800c988 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c97a:	69fa      	ldr	r2, [r7, #28]
 800c97c:	6839      	ldr	r1, [r7, #0]
 800c97e:	6938      	ldr	r0, [r7, #16]
 800c980:	f7ff fe42 	bl	800c608 <put_fat>
 800c984:	4603      	mov	r3, r0
 800c986:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c988:	7dfb      	ldrb	r3, [r7, #23]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d116      	bne.n	800c9bc <create_chain+0x116>
		fs->last_clst = ncl;
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	69fa      	ldr	r2, [r7, #28]
 800c992:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	691a      	ldr	r2, [r3, #16]
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	695b      	ldr	r3, [r3, #20]
 800c99c:	3b02      	subs	r3, #2
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	d804      	bhi.n	800c9ac <create_chain+0x106>
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	691b      	ldr	r3, [r3, #16]
 800c9a6:	1e5a      	subs	r2, r3, #1
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	791b      	ldrb	r3, [r3, #4]
 800c9b0:	f043 0301 	orr.w	r3, r3, #1
 800c9b4:	b2da      	uxtb	r2, r3
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	711a      	strb	r2, [r3, #4]
 800c9ba:	e007      	b.n	800c9cc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c9bc:	7dfb      	ldrb	r3, [r7, #23]
 800c9be:	2b01      	cmp	r3, #1
 800c9c0:	d102      	bne.n	800c9c8 <create_chain+0x122>
 800c9c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c9c6:	e000      	b.n	800c9ca <create_chain+0x124>
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c9cc:	69fb      	ldr	r3, [r7, #28]
}
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	3720      	adds	r7, #32
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}

0800c9d6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c9d6:	b480      	push	{r7}
 800c9d8:	b087      	sub	sp, #28
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
 800c9de:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ea:	3304      	adds	r3, #4
 800c9ec:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	0a5b      	lsrs	r3, r3, #9
 800c9f2:	68fa      	ldr	r2, [r7, #12]
 800c9f4:	8952      	ldrh	r2, [r2, #10]
 800c9f6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9fa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	1d1a      	adds	r2, r3, #4
 800ca00:	613a      	str	r2, [r7, #16]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d101      	bne.n	800ca10 <clmt_clust+0x3a>
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	e010      	b.n	800ca32 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ca10:	697a      	ldr	r2, [r7, #20]
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d307      	bcc.n	800ca28 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ca18:	697a      	ldr	r2, [r7, #20]
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	1ad3      	subs	r3, r2, r3
 800ca1e:	617b      	str	r3, [r7, #20]
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	3304      	adds	r3, #4
 800ca24:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ca26:	e7e9      	b.n	800c9fc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ca28:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	681a      	ldr	r2, [r3, #0]
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	4413      	add	r3, r2
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	371c      	adds	r7, #28
 800ca36:	46bd      	mov	sp, r7
 800ca38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3c:	4770      	bx	lr

0800ca3e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ca3e:	b580      	push	{r7, lr}
 800ca40:	b086      	sub	sp, #24
 800ca42:	af00      	add	r7, sp, #0
 800ca44:	6078      	str	r0, [r7, #4]
 800ca46:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ca54:	d204      	bcs.n	800ca60 <dir_sdi+0x22>
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	f003 031f 	and.w	r3, r3, #31
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d001      	beq.n	800ca64 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ca60:	2302      	movs	r3, #2
 800ca62:	e063      	b.n	800cb2c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	683a      	ldr	r2, [r7, #0]
 800ca68:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	689b      	ldr	r3, [r3, #8]
 800ca6e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d106      	bne.n	800ca84 <dir_sdi+0x46>
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	2b02      	cmp	r3, #2
 800ca7c:	d902      	bls.n	800ca84 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ca7e:	693b      	ldr	r3, [r7, #16]
 800ca80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca82:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d10c      	bne.n	800caa4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	095b      	lsrs	r3, r3, #5
 800ca8e:	693a      	ldr	r2, [r7, #16]
 800ca90:	8912      	ldrh	r2, [r2, #8]
 800ca92:	4293      	cmp	r3, r2
 800ca94:	d301      	bcc.n	800ca9a <dir_sdi+0x5c>
 800ca96:	2302      	movs	r3, #2
 800ca98:	e048      	b.n	800cb2c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	61da      	str	r2, [r3, #28]
 800caa2:	e029      	b.n	800caf8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800caa4:	693b      	ldr	r3, [r7, #16]
 800caa6:	895b      	ldrh	r3, [r3, #10]
 800caa8:	025b      	lsls	r3, r3, #9
 800caaa:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800caac:	e019      	b.n	800cae2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6979      	ldr	r1, [r7, #20]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f7ff fd01 	bl	800c4ba <get_fat>
 800cab8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cac0:	d101      	bne.n	800cac6 <dir_sdi+0x88>
 800cac2:	2301      	movs	r3, #1
 800cac4:	e032      	b.n	800cb2c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	2b01      	cmp	r3, #1
 800caca:	d904      	bls.n	800cad6 <dir_sdi+0x98>
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	695b      	ldr	r3, [r3, #20]
 800cad0:	697a      	ldr	r2, [r7, #20]
 800cad2:	429a      	cmp	r2, r3
 800cad4:	d301      	bcc.n	800cada <dir_sdi+0x9c>
 800cad6:	2302      	movs	r3, #2
 800cad8:	e028      	b.n	800cb2c <dir_sdi+0xee>
			ofs -= csz;
 800cada:	683a      	ldr	r2, [r7, #0]
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cae2:	683a      	ldr	r2, [r7, #0]
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	d2e1      	bcs.n	800caae <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800caea:	6979      	ldr	r1, [r7, #20]
 800caec:	6938      	ldr	r0, [r7, #16]
 800caee:	f7ff fcc5 	bl	800c47c <clust2sect>
 800caf2:	4602      	mov	r2, r0
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	697a      	ldr	r2, [r7, #20]
 800cafc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	69db      	ldr	r3, [r3, #28]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d101      	bne.n	800cb0a <dir_sdi+0xcc>
 800cb06:	2302      	movs	r3, #2
 800cb08:	e010      	b.n	800cb2c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	69da      	ldr	r2, [r3, #28]
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	0a5b      	lsrs	r3, r3, #9
 800cb12:	441a      	add	r2, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb24:	441a      	add	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cb2a:	2300      	movs	r3, #0
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3718      	adds	r7, #24
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}

0800cb34 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b086      	sub	sp, #24
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	695b      	ldr	r3, [r3, #20]
 800cb48:	3320      	adds	r3, #32
 800cb4a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	69db      	ldr	r3, [r3, #28]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d003      	beq.n	800cb5c <dir_next+0x28>
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cb5a:	d301      	bcc.n	800cb60 <dir_next+0x2c>
 800cb5c:	2304      	movs	r3, #4
 800cb5e:	e0aa      	b.n	800ccb6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	f040 8098 	bne.w	800cc9c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	69db      	ldr	r3, [r3, #28]
 800cb70:	1c5a      	adds	r2, r3, #1
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	699b      	ldr	r3, [r3, #24]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d10b      	bne.n	800cb96 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	095b      	lsrs	r3, r3, #5
 800cb82:	68fa      	ldr	r2, [r7, #12]
 800cb84:	8912      	ldrh	r2, [r2, #8]
 800cb86:	4293      	cmp	r3, r2
 800cb88:	f0c0 8088 	bcc.w	800cc9c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2200      	movs	r2, #0
 800cb90:	61da      	str	r2, [r3, #28]
 800cb92:	2304      	movs	r3, #4
 800cb94:	e08f      	b.n	800ccb6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	0a5b      	lsrs	r3, r3, #9
 800cb9a:	68fa      	ldr	r2, [r7, #12]
 800cb9c:	8952      	ldrh	r2, [r2, #10]
 800cb9e:	3a01      	subs	r2, #1
 800cba0:	4013      	ands	r3, r2
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d17a      	bne.n	800cc9c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	699b      	ldr	r3, [r3, #24]
 800cbac:	4619      	mov	r1, r3
 800cbae:	4610      	mov	r0, r2
 800cbb0:	f7ff fc83 	bl	800c4ba <get_fat>
 800cbb4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d801      	bhi.n	800cbc0 <dir_next+0x8c>
 800cbbc:	2302      	movs	r3, #2
 800cbbe:	e07a      	b.n	800ccb6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbc6:	d101      	bne.n	800cbcc <dir_next+0x98>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e074      	b.n	800ccb6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	695b      	ldr	r3, [r3, #20]
 800cbd0:	697a      	ldr	r2, [r7, #20]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d358      	bcc.n	800cc88 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d104      	bne.n	800cbe6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	61da      	str	r2, [r3, #28]
 800cbe2:	2304      	movs	r3, #4
 800cbe4:	e067      	b.n	800ccb6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cbe6:	687a      	ldr	r2, [r7, #4]
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	699b      	ldr	r3, [r3, #24]
 800cbec:	4619      	mov	r1, r3
 800cbee:	4610      	mov	r0, r2
 800cbf0:	f7ff fe59 	bl	800c8a6 <create_chain>
 800cbf4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d101      	bne.n	800cc00 <dir_next+0xcc>
 800cbfc:	2307      	movs	r3, #7
 800cbfe:	e05a      	b.n	800ccb6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	d101      	bne.n	800cc0a <dir_next+0xd6>
 800cc06:	2302      	movs	r3, #2
 800cc08:	e055      	b.n	800ccb6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc10:	d101      	bne.n	800cc16 <dir_next+0xe2>
 800cc12:	2301      	movs	r3, #1
 800cc14:	e04f      	b.n	800ccb6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cc16:	68f8      	ldr	r0, [r7, #12]
 800cc18:	f7ff fb50 	bl	800c2bc <sync_window>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d001      	beq.n	800cc26 <dir_next+0xf2>
 800cc22:	2301      	movs	r3, #1
 800cc24:	e047      	b.n	800ccb6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	3330      	adds	r3, #48	@ 0x30
 800cc2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc2e:	2100      	movs	r1, #0
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7ff f979 	bl	800bf28 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc36:	2300      	movs	r3, #0
 800cc38:	613b      	str	r3, [r7, #16]
 800cc3a:	6979      	ldr	r1, [r7, #20]
 800cc3c:	68f8      	ldr	r0, [r7, #12]
 800cc3e:	f7ff fc1d 	bl	800c47c <clust2sect>
 800cc42:	4602      	mov	r2, r0
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cc48:	e012      	b.n	800cc70 <dir_next+0x13c>
						fs->wflag = 1;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cc50:	68f8      	ldr	r0, [r7, #12]
 800cc52:	f7ff fb33 	bl	800c2bc <sync_window>
 800cc56:	4603      	mov	r3, r0
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d001      	beq.n	800cc60 <dir_next+0x12c>
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	e02a      	b.n	800ccb6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc60:	693b      	ldr	r3, [r7, #16]
 800cc62:	3301      	adds	r3, #1
 800cc64:	613b      	str	r3, [r7, #16]
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc6a:	1c5a      	adds	r2, r3, #1
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	895b      	ldrh	r3, [r3, #10]
 800cc74:	461a      	mov	r2, r3
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d3e6      	bcc.n	800cc4a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	1ad2      	subs	r2, r2, r3
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cc8e:	6979      	ldr	r1, [r7, #20]
 800cc90:	68f8      	ldr	r0, [r7, #12]
 800cc92:	f7ff fbf3 	bl	800c47c <clust2sect>
 800cc96:	4602      	mov	r2, r0
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	68ba      	ldr	r2, [r7, #8]
 800cca0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccae:	441a      	add	r2, r3
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ccb4:	2300      	movs	r3, #0
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3718      	adds	r7, #24
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}

0800ccbe <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ccbe:	b580      	push	{r7, lr}
 800ccc0:	b086      	sub	sp, #24
 800ccc2:	af00      	add	r7, sp, #0
 800ccc4:	6078      	str	r0, [r7, #4]
 800ccc6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ccce:	2100      	movs	r1, #0
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f7ff feb4 	bl	800ca3e <dir_sdi>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ccda:	7dfb      	ldrb	r3, [r7, #23]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d12b      	bne.n	800cd38 <dir_alloc+0x7a>
		n = 0;
 800cce0:	2300      	movs	r3, #0
 800cce2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	69db      	ldr	r3, [r3, #28]
 800cce8:	4619      	mov	r1, r3
 800ccea:	68f8      	ldr	r0, [r7, #12]
 800ccec:	f7ff fb2a 	bl	800c344 <move_window>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ccf4:	7dfb      	ldrb	r3, [r7, #23]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d11d      	bne.n	800cd36 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6a1b      	ldr	r3, [r3, #32]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	2be5      	cmp	r3, #229	@ 0xe5
 800cd02:	d004      	beq.n	800cd0e <dir_alloc+0x50>
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	6a1b      	ldr	r3, [r3, #32]
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d107      	bne.n	800cd1e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	3301      	adds	r3, #1
 800cd12:	613b      	str	r3, [r7, #16]
 800cd14:	693a      	ldr	r2, [r7, #16]
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	d102      	bne.n	800cd22 <dir_alloc+0x64>
 800cd1c:	e00c      	b.n	800cd38 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cd1e:	2300      	movs	r3, #0
 800cd20:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cd22:	2101      	movs	r1, #1
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f7ff ff05 	bl	800cb34 <dir_next>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cd2e:	7dfb      	ldrb	r3, [r7, #23]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d0d7      	beq.n	800cce4 <dir_alloc+0x26>
 800cd34:	e000      	b.n	800cd38 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cd36:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cd38:	7dfb      	ldrb	r3, [r7, #23]
 800cd3a:	2b04      	cmp	r3, #4
 800cd3c:	d101      	bne.n	800cd42 <dir_alloc+0x84>
 800cd3e:	2307      	movs	r3, #7
 800cd40:	75fb      	strb	r3, [r7, #23]
	return res;
 800cd42:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd44:	4618      	mov	r0, r3
 800cd46:	3718      	adds	r7, #24
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	bd80      	pop	{r7, pc}

0800cd4c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b084      	sub	sp, #16
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
 800cd54:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	331a      	adds	r3, #26
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7ff f840 	bl	800bde0 <ld_word>
 800cd60:	4603      	mov	r3, r0
 800cd62:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	2b03      	cmp	r3, #3
 800cd6a:	d109      	bne.n	800cd80 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	3314      	adds	r3, #20
 800cd70:	4618      	mov	r0, r3
 800cd72:	f7ff f835 	bl	800bde0 <ld_word>
 800cd76:	4603      	mov	r3, r0
 800cd78:	041b      	lsls	r3, r3, #16
 800cd7a:	68fa      	ldr	r2, [r7, #12]
 800cd7c:	4313      	orrs	r3, r2
 800cd7e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cd80:	68fb      	ldr	r3, [r7, #12]
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}

0800cd8a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cd8a:	b580      	push	{r7, lr}
 800cd8c:	b084      	sub	sp, #16
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	60f8      	str	r0, [r7, #12]
 800cd92:	60b9      	str	r1, [r7, #8]
 800cd94:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	331a      	adds	r3, #26
 800cd9a:	687a      	ldr	r2, [r7, #4]
 800cd9c:	b292      	uxth	r2, r2
 800cd9e:	4611      	mov	r1, r2
 800cda0:	4618      	mov	r0, r3
 800cda2:	f7ff f859 	bl	800be58 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	2b03      	cmp	r3, #3
 800cdac:	d109      	bne.n	800cdc2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	f103 0214 	add.w	r2, r3, #20
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	0c1b      	lsrs	r3, r3, #16
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	4619      	mov	r1, r3
 800cdbc:	4610      	mov	r0, r2
 800cdbe:	f7ff f84b 	bl	800be58 <st_word>
	}
}
 800cdc2:	bf00      	nop
 800cdc4:	3710      	adds	r7, #16
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}

0800cdca <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cdca:	b580      	push	{r7, lr}
 800cdcc:	b086      	sub	sp, #24
 800cdce:	af00      	add	r7, sp, #0
 800cdd0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cdd8:	2100      	movs	r1, #0
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7ff fe2f 	bl	800ca3e <dir_sdi>
 800cde0:	4603      	mov	r3, r0
 800cde2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cde4:	7dfb      	ldrb	r3, [r7, #23]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d001      	beq.n	800cdee <dir_find+0x24>
 800cdea:	7dfb      	ldrb	r3, [r7, #23]
 800cdec:	e03e      	b.n	800ce6c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	69db      	ldr	r3, [r3, #28]
 800cdf2:	4619      	mov	r1, r3
 800cdf4:	6938      	ldr	r0, [r7, #16]
 800cdf6:	f7ff faa5 	bl	800c344 <move_window>
 800cdfa:	4603      	mov	r3, r0
 800cdfc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cdfe:	7dfb      	ldrb	r3, [r7, #23]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d12f      	bne.n	800ce64 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	6a1b      	ldr	r3, [r3, #32]
 800ce08:	781b      	ldrb	r3, [r3, #0]
 800ce0a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ce0c:	7bfb      	ldrb	r3, [r7, #15]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d102      	bne.n	800ce18 <dir_find+0x4e>
 800ce12:	2304      	movs	r3, #4
 800ce14:	75fb      	strb	r3, [r7, #23]
 800ce16:	e028      	b.n	800ce6a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	6a1b      	ldr	r3, [r3, #32]
 800ce1c:	330b      	adds	r3, #11
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce24:	b2da      	uxtb	r2, r3
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	6a1b      	ldr	r3, [r3, #32]
 800ce2e:	330b      	adds	r3, #11
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	f003 0308 	and.w	r3, r3, #8
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d10a      	bne.n	800ce50 <dir_find+0x86>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6a18      	ldr	r0, [r3, #32]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	3324      	adds	r3, #36	@ 0x24
 800ce42:	220b      	movs	r2, #11
 800ce44:	4619      	mov	r1, r3
 800ce46:	f7ff f88a 	bl	800bf5e <mem_cmp>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00b      	beq.n	800ce68 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ce50:	2100      	movs	r1, #0
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f7ff fe6e 	bl	800cb34 <dir_next>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ce5c:	7dfb      	ldrb	r3, [r7, #23]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d0c5      	beq.n	800cdee <dir_find+0x24>
 800ce62:	e002      	b.n	800ce6a <dir_find+0xa0>
		if (res != FR_OK) break;
 800ce64:	bf00      	nop
 800ce66:	e000      	b.n	800ce6a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ce68:	bf00      	nop

	return res;
 800ce6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3718      	adds	r7, #24
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}

0800ce74 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b084      	sub	sp, #16
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ce82:	2101      	movs	r1, #1
 800ce84:	6878      	ldr	r0, [r7, #4]
 800ce86:	f7ff ff1a 	bl	800ccbe <dir_alloc>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ce8e:	7bfb      	ldrb	r3, [r7, #15]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d11c      	bne.n	800cece <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	69db      	ldr	r3, [r3, #28]
 800ce98:	4619      	mov	r1, r3
 800ce9a:	68b8      	ldr	r0, [r7, #8]
 800ce9c:	f7ff fa52 	bl	800c344 <move_window>
 800cea0:	4603      	mov	r3, r0
 800cea2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cea4:	7bfb      	ldrb	r3, [r7, #15]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d111      	bne.n	800cece <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	6a1b      	ldr	r3, [r3, #32]
 800ceae:	2220      	movs	r2, #32
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7ff f838 	bl	800bf28 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6a18      	ldr	r0, [r3, #32]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	3324      	adds	r3, #36	@ 0x24
 800cec0:	220b      	movs	r2, #11
 800cec2:	4619      	mov	r1, r3
 800cec4:	f7ff f80f 	bl	800bee6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	2201      	movs	r2, #1
 800cecc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cece:	7bfb      	ldrb	r3, [r7, #15]
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	3710      	adds	r7, #16
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}

0800ced8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b088      	sub	sp, #32
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	60fb      	str	r3, [r7, #12]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	3324      	adds	r3, #36	@ 0x24
 800ceec:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ceee:	220b      	movs	r2, #11
 800cef0:	2120      	movs	r1, #32
 800cef2:	68b8      	ldr	r0, [r7, #8]
 800cef4:	f7ff f818 	bl	800bf28 <mem_set>
	si = i = 0; ni = 8;
 800cef8:	2300      	movs	r3, #0
 800cefa:	613b      	str	r3, [r7, #16]
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	61fb      	str	r3, [r7, #28]
 800cf00:	2308      	movs	r3, #8
 800cf02:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	1c5a      	adds	r2, r3, #1
 800cf08:	61fa      	str	r2, [r7, #28]
 800cf0a:	68fa      	ldr	r2, [r7, #12]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cf12:	7efb      	ldrb	r3, [r7, #27]
 800cf14:	2b20      	cmp	r3, #32
 800cf16:	d94e      	bls.n	800cfb6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cf18:	7efb      	ldrb	r3, [r7, #27]
 800cf1a:	2b2f      	cmp	r3, #47	@ 0x2f
 800cf1c:	d006      	beq.n	800cf2c <create_name+0x54>
 800cf1e:	7efb      	ldrb	r3, [r7, #27]
 800cf20:	2b5c      	cmp	r3, #92	@ 0x5c
 800cf22:	d110      	bne.n	800cf46 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cf24:	e002      	b.n	800cf2c <create_name+0x54>
 800cf26:	69fb      	ldr	r3, [r7, #28]
 800cf28:	3301      	adds	r3, #1
 800cf2a:	61fb      	str	r3, [r7, #28]
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	69fb      	ldr	r3, [r7, #28]
 800cf30:	4413      	add	r3, r2
 800cf32:	781b      	ldrb	r3, [r3, #0]
 800cf34:	2b2f      	cmp	r3, #47	@ 0x2f
 800cf36:	d0f6      	beq.n	800cf26 <create_name+0x4e>
 800cf38:	68fa      	ldr	r2, [r7, #12]
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	2b5c      	cmp	r3, #92	@ 0x5c
 800cf42:	d0f0      	beq.n	800cf26 <create_name+0x4e>
			break;
 800cf44:	e038      	b.n	800cfb8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cf46:	7efb      	ldrb	r3, [r7, #27]
 800cf48:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf4a:	d003      	beq.n	800cf54 <create_name+0x7c>
 800cf4c:	693a      	ldr	r2, [r7, #16]
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	429a      	cmp	r2, r3
 800cf52:	d30c      	bcc.n	800cf6e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	2b0b      	cmp	r3, #11
 800cf58:	d002      	beq.n	800cf60 <create_name+0x88>
 800cf5a:	7efb      	ldrb	r3, [r7, #27]
 800cf5c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf5e:	d001      	beq.n	800cf64 <create_name+0x8c>
 800cf60:	2306      	movs	r3, #6
 800cf62:	e044      	b.n	800cfee <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cf64:	2308      	movs	r3, #8
 800cf66:	613b      	str	r3, [r7, #16]
 800cf68:	230b      	movs	r3, #11
 800cf6a:	617b      	str	r3, [r7, #20]
			continue;
 800cf6c:	e022      	b.n	800cfb4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cf6e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	da04      	bge.n	800cf80 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cf76:	7efb      	ldrb	r3, [r7, #27]
 800cf78:	3b80      	subs	r3, #128	@ 0x80
 800cf7a:	4a1f      	ldr	r2, [pc, #124]	@ (800cff8 <create_name+0x120>)
 800cf7c:	5cd3      	ldrb	r3, [r2, r3]
 800cf7e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cf80:	7efb      	ldrb	r3, [r7, #27]
 800cf82:	4619      	mov	r1, r3
 800cf84:	481d      	ldr	r0, [pc, #116]	@ (800cffc <create_name+0x124>)
 800cf86:	f7ff f811 	bl	800bfac <chk_chr>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d001      	beq.n	800cf94 <create_name+0xbc>
 800cf90:	2306      	movs	r3, #6
 800cf92:	e02c      	b.n	800cfee <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cf94:	7efb      	ldrb	r3, [r7, #27]
 800cf96:	2b60      	cmp	r3, #96	@ 0x60
 800cf98:	d905      	bls.n	800cfa6 <create_name+0xce>
 800cf9a:	7efb      	ldrb	r3, [r7, #27]
 800cf9c:	2b7a      	cmp	r3, #122	@ 0x7a
 800cf9e:	d802      	bhi.n	800cfa6 <create_name+0xce>
 800cfa0:	7efb      	ldrb	r3, [r7, #27]
 800cfa2:	3b20      	subs	r3, #32
 800cfa4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	1c5a      	adds	r2, r3, #1
 800cfaa:	613a      	str	r2, [r7, #16]
 800cfac:	68ba      	ldr	r2, [r7, #8]
 800cfae:	4413      	add	r3, r2
 800cfb0:	7efa      	ldrb	r2, [r7, #27]
 800cfb2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cfb4:	e7a6      	b.n	800cf04 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cfb6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cfb8:	68fa      	ldr	r2, [r7, #12]
 800cfba:	69fb      	ldr	r3, [r7, #28]
 800cfbc:	441a      	add	r2, r3
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d101      	bne.n	800cfcc <create_name+0xf4>
 800cfc8:	2306      	movs	r3, #6
 800cfca:	e010      	b.n	800cfee <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	2be5      	cmp	r3, #229	@ 0xe5
 800cfd2:	d102      	bne.n	800cfda <create_name+0x102>
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	2205      	movs	r2, #5
 800cfd8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cfda:	7efb      	ldrb	r3, [r7, #27]
 800cfdc:	2b20      	cmp	r3, #32
 800cfde:	d801      	bhi.n	800cfe4 <create_name+0x10c>
 800cfe0:	2204      	movs	r2, #4
 800cfe2:	e000      	b.n	800cfe6 <create_name+0x10e>
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	330b      	adds	r3, #11
 800cfea:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cfec:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3720      	adds	r7, #32
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
 800cff6:	bf00      	nop
 800cff8:	0800f4a0 	.word	0x0800f4a0
 800cffc:	0800f254 	.word	0x0800f254

0800d000 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b086      	sub	sp, #24
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d014:	e002      	b.n	800d01c <follow_path+0x1c>
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	3301      	adds	r3, #1
 800d01a:	603b      	str	r3, [r7, #0]
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	2b2f      	cmp	r3, #47	@ 0x2f
 800d022:	d0f8      	beq.n	800d016 <follow_path+0x16>
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	2b5c      	cmp	r3, #92	@ 0x5c
 800d02a:	d0f4      	beq.n	800d016 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	2200      	movs	r2, #0
 800d030:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	2b1f      	cmp	r3, #31
 800d038:	d80a      	bhi.n	800d050 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2280      	movs	r2, #128	@ 0x80
 800d03e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d042:	2100      	movs	r1, #0
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f7ff fcfa 	bl	800ca3e <dir_sdi>
 800d04a:	4603      	mov	r3, r0
 800d04c:	75fb      	strb	r3, [r7, #23]
 800d04e:	e043      	b.n	800d0d8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d050:	463b      	mov	r3, r7
 800d052:	4619      	mov	r1, r3
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f7ff ff3f 	bl	800ced8 <create_name>
 800d05a:	4603      	mov	r3, r0
 800d05c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d05e:	7dfb      	ldrb	r3, [r7, #23]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d134      	bne.n	800d0ce <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f7ff feb0 	bl	800cdca <dir_find>
 800d06a:	4603      	mov	r3, r0
 800d06c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d074:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d076:	7dfb      	ldrb	r3, [r7, #23]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d00a      	beq.n	800d092 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d07c:	7dfb      	ldrb	r3, [r7, #23]
 800d07e:	2b04      	cmp	r3, #4
 800d080:	d127      	bne.n	800d0d2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d082:	7afb      	ldrb	r3, [r7, #11]
 800d084:	f003 0304 	and.w	r3, r3, #4
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d122      	bne.n	800d0d2 <follow_path+0xd2>
 800d08c:	2305      	movs	r3, #5
 800d08e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d090:	e01f      	b.n	800d0d2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d092:	7afb      	ldrb	r3, [r7, #11]
 800d094:	f003 0304 	and.w	r3, r3, #4
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d11c      	bne.n	800d0d6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	799b      	ldrb	r3, [r3, #6]
 800d0a0:	f003 0310 	and.w	r3, r3, #16
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d102      	bne.n	800d0ae <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d0a8:	2305      	movs	r3, #5
 800d0aa:	75fb      	strb	r3, [r7, #23]
 800d0ac:	e014      	b.n	800d0d8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	695b      	ldr	r3, [r3, #20]
 800d0b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0bc:	4413      	add	r3, r2
 800d0be:	4619      	mov	r1, r3
 800d0c0:	68f8      	ldr	r0, [r7, #12]
 800d0c2:	f7ff fe43 	bl	800cd4c <ld_clust>
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d0cc:	e7c0      	b.n	800d050 <follow_path+0x50>
			if (res != FR_OK) break;
 800d0ce:	bf00      	nop
 800d0d0:	e002      	b.n	800d0d8 <follow_path+0xd8>
				break;
 800d0d2:	bf00      	nop
 800d0d4:	e000      	b.n	800d0d8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d0d6:	bf00      	nop
			}
		}
	}

	return res;
 800d0d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3718      	adds	r7, #24
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}

0800d0e2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d0e2:	b480      	push	{r7}
 800d0e4:	b087      	sub	sp, #28
 800d0e6:	af00      	add	r7, sp, #0
 800d0e8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d0ea:	f04f 33ff 	mov.w	r3, #4294967295
 800d0ee:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d031      	beq.n	800d15c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	617b      	str	r3, [r7, #20]
 800d0fe:	e002      	b.n	800d106 <get_ldnumber+0x24>
 800d100:	697b      	ldr	r3, [r7, #20]
 800d102:	3301      	adds	r3, #1
 800d104:	617b      	str	r3, [r7, #20]
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	781b      	ldrb	r3, [r3, #0]
 800d10a:	2b20      	cmp	r3, #32
 800d10c:	d903      	bls.n	800d116 <get_ldnumber+0x34>
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	2b3a      	cmp	r3, #58	@ 0x3a
 800d114:	d1f4      	bne.n	800d100 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	781b      	ldrb	r3, [r3, #0]
 800d11a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d11c:	d11c      	bne.n	800d158 <get_ldnumber+0x76>
			tp = *path;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	1c5a      	adds	r2, r3, #1
 800d128:	60fa      	str	r2, [r7, #12]
 800d12a:	781b      	ldrb	r3, [r3, #0]
 800d12c:	3b30      	subs	r3, #48	@ 0x30
 800d12e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	2b09      	cmp	r3, #9
 800d134:	d80e      	bhi.n	800d154 <get_ldnumber+0x72>
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d10a      	bne.n	800d154 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	2b00      	cmp	r3, #0
 800d142:	d107      	bne.n	800d154 <get_ldnumber+0x72>
					vol = (int)i;
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	3301      	adds	r3, #1
 800d14c:	617b      	str	r3, [r7, #20]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	697a      	ldr	r2, [r7, #20]
 800d152:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d154:	693b      	ldr	r3, [r7, #16]
 800d156:	e002      	b.n	800d15e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d158:	2300      	movs	r3, #0
 800d15a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d15c:	693b      	ldr	r3, [r7, #16]
}
 800d15e:	4618      	mov	r0, r3
 800d160:	371c      	adds	r7, #28
 800d162:	46bd      	mov	sp, r7
 800d164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d168:	4770      	bx	lr
	...

0800d16c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2200      	movs	r2, #0
 800d17a:	70da      	strb	r2, [r3, #3]
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f04f 32ff 	mov.w	r2, #4294967295
 800d182:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d184:	6839      	ldr	r1, [r7, #0]
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f7ff f8dc 	bl	800c344 <move_window>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d001      	beq.n	800d196 <check_fs+0x2a>
 800d192:	2304      	movs	r3, #4
 800d194:	e038      	b.n	800d208 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	3330      	adds	r3, #48	@ 0x30
 800d19a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7fe fe1e 	bl	800bde0 <ld_word>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d1ac:	429a      	cmp	r2, r3
 800d1ae:	d001      	beq.n	800d1b4 <check_fs+0x48>
 800d1b0:	2303      	movs	r3, #3
 800d1b2:	e029      	b.n	800d208 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d1ba:	2be9      	cmp	r3, #233	@ 0xe9
 800d1bc:	d009      	beq.n	800d1d2 <check_fs+0x66>
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d1c4:	2beb      	cmp	r3, #235	@ 0xeb
 800d1c6:	d11e      	bne.n	800d206 <check_fs+0x9a>
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800d1ce:	2b90      	cmp	r3, #144	@ 0x90
 800d1d0:	d119      	bne.n	800d206 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	3330      	adds	r3, #48	@ 0x30
 800d1d6:	3336      	adds	r3, #54	@ 0x36
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f7fe fe1a 	bl	800be12 <ld_dword>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d1e4:	4a0a      	ldr	r2, [pc, #40]	@ (800d210 <check_fs+0xa4>)
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d101      	bne.n	800d1ee <check_fs+0x82>
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	e00c      	b.n	800d208 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	3330      	adds	r3, #48	@ 0x30
 800d1f2:	3352      	adds	r3, #82	@ 0x52
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7fe fe0c 	bl	800be12 <ld_dword>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	4a05      	ldr	r2, [pc, #20]	@ (800d214 <check_fs+0xa8>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d101      	bne.n	800d206 <check_fs+0x9a>
 800d202:	2300      	movs	r3, #0
 800d204:	e000      	b.n	800d208 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d206:	2302      	movs	r3, #2
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3708      	adds	r7, #8
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	00544146 	.word	0x00544146
 800d214:	33544146 	.word	0x33544146

0800d218 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b096      	sub	sp, #88	@ 0x58
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	60f8      	str	r0, [r7, #12]
 800d220:	60b9      	str	r1, [r7, #8]
 800d222:	4613      	mov	r3, r2
 800d224:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	2200      	movs	r2, #0
 800d22a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d22c:	68f8      	ldr	r0, [r7, #12]
 800d22e:	f7ff ff58 	bl	800d0e2 <get_ldnumber>
 800d232:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d236:	2b00      	cmp	r3, #0
 800d238:	da01      	bge.n	800d23e <find_volume+0x26>
 800d23a:	230b      	movs	r3, #11
 800d23c:	e22d      	b.n	800d69a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d23e:	4aa1      	ldr	r2, [pc, #644]	@ (800d4c4 <find_volume+0x2ac>)
 800d240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d246:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d101      	bne.n	800d252 <find_volume+0x3a>
 800d24e:	230c      	movs	r3, #12
 800d250:	e223      	b.n	800d69a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d256:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d258:	79fb      	ldrb	r3, [r7, #7]
 800d25a:	f023 0301 	bic.w	r3, r3, #1
 800d25e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d262:	781b      	ldrb	r3, [r3, #0]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d01a      	beq.n	800d29e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d26a:	785b      	ldrb	r3, [r3, #1]
 800d26c:	4618      	mov	r0, r3
 800d26e:	f7fe fd17 	bl	800bca0 <disk_status>
 800d272:	4603      	mov	r3, r0
 800d274:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d278:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d27c:	f003 0301 	and.w	r3, r3, #1
 800d280:	2b00      	cmp	r3, #0
 800d282:	d10c      	bne.n	800d29e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d284:	79fb      	ldrb	r3, [r7, #7]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d007      	beq.n	800d29a <find_volume+0x82>
 800d28a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d28e:	f003 0304 	and.w	r3, r3, #4
 800d292:	2b00      	cmp	r3, #0
 800d294:	d001      	beq.n	800d29a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d296:	230a      	movs	r3, #10
 800d298:	e1ff      	b.n	800d69a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800d29a:	2300      	movs	r3, #0
 800d29c:	e1fd      	b.n	800d69a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d29e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d2a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2a6:	b2da      	uxtb	r2, r3
 800d2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2aa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2ae:	785b      	ldrb	r3, [r3, #1]
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7fe fd0f 	bl	800bcd4 <disk_initialize>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d2bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d2c0:	f003 0301 	and.w	r3, r3, #1
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d001      	beq.n	800d2cc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d2c8:	2303      	movs	r3, #3
 800d2ca:	e1e6      	b.n	800d69a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d2cc:	79fb      	ldrb	r3, [r7, #7]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d007      	beq.n	800d2e2 <find_volume+0xca>
 800d2d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d2d6:	f003 0304 	and.w	r3, r3, #4
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d001      	beq.n	800d2e2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d2de:	230a      	movs	r3, #10
 800d2e0:	e1db      	b.n	800d69a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d2e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d2e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d2ea:	f7ff ff3f 	bl	800d16c <check_fs>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d2f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d2f8:	2b02      	cmp	r3, #2
 800d2fa:	d149      	bne.n	800d390 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800d300:	e01e      	b.n	800d340 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d304:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d30a:	011b      	lsls	r3, r3, #4
 800d30c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d310:	4413      	add	r3, r2
 800d312:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d316:	3304      	adds	r3, #4
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d006      	beq.n	800d32c <find_volume+0x114>
 800d31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d320:	3308      	adds	r3, #8
 800d322:	4618      	mov	r0, r3
 800d324:	f7fe fd75 	bl	800be12 <ld_dword>
 800d328:	4602      	mov	r2, r0
 800d32a:	e000      	b.n	800d32e <find_volume+0x116>
 800d32c:	2200      	movs	r2, #0
 800d32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d330:	009b      	lsls	r3, r3, #2
 800d332:	3358      	adds	r3, #88	@ 0x58
 800d334:	443b      	add	r3, r7
 800d336:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d33a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d33c:	3301      	adds	r3, #1
 800d33e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d342:	2b03      	cmp	r3, #3
 800d344:	d9dd      	bls.n	800d302 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d346:	2300      	movs	r3, #0
 800d348:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800d34a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d002      	beq.n	800d356 <find_volume+0x13e>
 800d350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d352:	3b01      	subs	r3, #1
 800d354:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d358:	009b      	lsls	r3, r3, #2
 800d35a:	3358      	adds	r3, #88	@ 0x58
 800d35c:	443b      	add	r3, r7
 800d35e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d362:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d364:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d366:	2b00      	cmp	r3, #0
 800d368:	d005      	beq.n	800d376 <find_volume+0x15e>
 800d36a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d36c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d36e:	f7ff fefd 	bl	800d16c <check_fs>
 800d372:	4603      	mov	r3, r0
 800d374:	e000      	b.n	800d378 <find_volume+0x160>
 800d376:	2303      	movs	r3, #3
 800d378:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d37c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d380:	2b01      	cmp	r3, #1
 800d382:	d905      	bls.n	800d390 <find_volume+0x178>
 800d384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d386:	3301      	adds	r3, #1
 800d388:	643b      	str	r3, [r7, #64]	@ 0x40
 800d38a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d38c:	2b03      	cmp	r3, #3
 800d38e:	d9e2      	bls.n	800d356 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d390:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d394:	2b04      	cmp	r3, #4
 800d396:	d101      	bne.n	800d39c <find_volume+0x184>
 800d398:	2301      	movs	r3, #1
 800d39a:	e17e      	b.n	800d69a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d39c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d3a0:	2b01      	cmp	r3, #1
 800d3a2:	d901      	bls.n	800d3a8 <find_volume+0x190>
 800d3a4:	230d      	movs	r3, #13
 800d3a6:	e178      	b.n	800d69a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3aa:	3330      	adds	r3, #48	@ 0x30
 800d3ac:	330b      	adds	r3, #11
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7fe fd16 	bl	800bde0 <ld_word>
 800d3b4:	4603      	mov	r3, r0
 800d3b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3ba:	d001      	beq.n	800d3c0 <find_volume+0x1a8>
 800d3bc:	230d      	movs	r3, #13
 800d3be:	e16c      	b.n	800d69a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3c2:	3330      	adds	r3, #48	@ 0x30
 800d3c4:	3316      	adds	r3, #22
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f7fe fd0a 	bl	800bde0 <ld_word>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d3d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d106      	bne.n	800d3e4 <find_volume+0x1cc>
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d8:	3330      	adds	r3, #48	@ 0x30
 800d3da:	3324      	adds	r3, #36	@ 0x24
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7fe fd18 	bl	800be12 <ld_dword>
 800d3e2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d3e8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ec:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800d3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3f2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3f6:	789b      	ldrb	r3, [r3, #2]
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d005      	beq.n	800d408 <find_volume+0x1f0>
 800d3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3fe:	789b      	ldrb	r3, [r3, #2]
 800d400:	2b02      	cmp	r3, #2
 800d402:	d001      	beq.n	800d408 <find_volume+0x1f0>
 800d404:	230d      	movs	r3, #13
 800d406:	e148      	b.n	800d69a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d40a:	789b      	ldrb	r3, [r3, #2]
 800d40c:	461a      	mov	r2, r3
 800d40e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d410:	fb02 f303 	mul.w	r3, r2, r3
 800d414:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d41c:	461a      	mov	r2, r3
 800d41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d420:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d424:	895b      	ldrh	r3, [r3, #10]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d008      	beq.n	800d43c <find_volume+0x224>
 800d42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42c:	895b      	ldrh	r3, [r3, #10]
 800d42e:	461a      	mov	r2, r3
 800d430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d432:	895b      	ldrh	r3, [r3, #10]
 800d434:	3b01      	subs	r3, #1
 800d436:	4013      	ands	r3, r2
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d001      	beq.n	800d440 <find_volume+0x228>
 800d43c:	230d      	movs	r3, #13
 800d43e:	e12c      	b.n	800d69a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d442:	3330      	adds	r3, #48	@ 0x30
 800d444:	3311      	adds	r3, #17
 800d446:	4618      	mov	r0, r3
 800d448:	f7fe fcca 	bl	800bde0 <ld_word>
 800d44c:	4603      	mov	r3, r0
 800d44e:	461a      	mov	r2, r3
 800d450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d452:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d456:	891b      	ldrh	r3, [r3, #8]
 800d458:	f003 030f 	and.w	r3, r3, #15
 800d45c:	b29b      	uxth	r3, r3
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d001      	beq.n	800d466 <find_volume+0x24e>
 800d462:	230d      	movs	r3, #13
 800d464:	e119      	b.n	800d69a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d468:	3330      	adds	r3, #48	@ 0x30
 800d46a:	3313      	adds	r3, #19
 800d46c:	4618      	mov	r0, r3
 800d46e:	f7fe fcb7 	bl	800bde0 <ld_word>
 800d472:	4603      	mov	r3, r0
 800d474:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d106      	bne.n	800d48a <find_volume+0x272>
 800d47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d47e:	3330      	adds	r3, #48	@ 0x30
 800d480:	3320      	adds	r3, #32
 800d482:	4618      	mov	r0, r3
 800d484:	f7fe fcc5 	bl	800be12 <ld_dword>
 800d488:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d48a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48c:	3330      	adds	r3, #48	@ 0x30
 800d48e:	330e      	adds	r3, #14
 800d490:	4618      	mov	r0, r3
 800d492:	f7fe fca5 	bl	800bde0 <ld_word>
 800d496:	4603      	mov	r3, r0
 800d498:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d49a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d101      	bne.n	800d4a4 <find_volume+0x28c>
 800d4a0:	230d      	movs	r3, #13
 800d4a2:	e0fa      	b.n	800d69a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d4a4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d4a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4a8:	4413      	add	r3, r2
 800d4aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d4ac:	8912      	ldrh	r2, [r2, #8]
 800d4ae:	0912      	lsrs	r2, r2, #4
 800d4b0:	b292      	uxth	r2, r2
 800d4b2:	4413      	add	r3, r2
 800d4b4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d4b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ba:	429a      	cmp	r2, r3
 800d4bc:	d204      	bcs.n	800d4c8 <find_volume+0x2b0>
 800d4be:	230d      	movs	r3, #13
 800d4c0:	e0eb      	b.n	800d69a <find_volume+0x482>
 800d4c2:	bf00      	nop
 800d4c4:	2000030c 	.word	0x2000030c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d4c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4cc:	1ad3      	subs	r3, r2, r3
 800d4ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d4d0:	8952      	ldrh	r2, [r2, #10]
 800d4d2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d4d6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d101      	bne.n	800d4e2 <find_volume+0x2ca>
 800d4de:	230d      	movs	r3, #13
 800d4e0:	e0db      	b.n	800d69a <find_volume+0x482>
		fmt = FS_FAT32;
 800d4e2:	2303      	movs	r3, #3
 800d4e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ea:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d802      	bhi.n	800d4f8 <find_volume+0x2e0>
 800d4f2:	2302      	movs	r3, #2
 800d4f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fa:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d802      	bhi.n	800d508 <find_volume+0x2f0>
 800d502:	2301      	movs	r3, #1
 800d504:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d50a:	1c9a      	adds	r2, r3, #2
 800d50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d50e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d512:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d514:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d516:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d51a:	441a      	add	r2, r3
 800d51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d51e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d520:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d524:	441a      	add	r2, r3
 800d526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d528:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800d52a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d52e:	2b03      	cmp	r3, #3
 800d530:	d11e      	bne.n	800d570 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d534:	3330      	adds	r3, #48	@ 0x30
 800d536:	332a      	adds	r3, #42	@ 0x2a
 800d538:	4618      	mov	r0, r3
 800d53a:	f7fe fc51 	bl	800bde0 <ld_word>
 800d53e:	4603      	mov	r3, r0
 800d540:	2b00      	cmp	r3, #0
 800d542:	d001      	beq.n	800d548 <find_volume+0x330>
 800d544:	230d      	movs	r3, #13
 800d546:	e0a8      	b.n	800d69a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d54a:	891b      	ldrh	r3, [r3, #8]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d001      	beq.n	800d554 <find_volume+0x33c>
 800d550:	230d      	movs	r3, #13
 800d552:	e0a2      	b.n	800d69a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d556:	3330      	adds	r3, #48	@ 0x30
 800d558:	332c      	adds	r3, #44	@ 0x2c
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7fe fc59 	bl	800be12 <ld_dword>
 800d560:	4602      	mov	r2, r0
 800d562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d564:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d568:	695b      	ldr	r3, [r3, #20]
 800d56a:	009b      	lsls	r3, r3, #2
 800d56c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d56e:	e01f      	b.n	800d5b0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d572:	891b      	ldrh	r3, [r3, #8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d101      	bne.n	800d57c <find_volume+0x364>
 800d578:	230d      	movs	r3, #13
 800d57a:	e08e      	b.n	800d69a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d57e:	6a1a      	ldr	r2, [r3, #32]
 800d580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d582:	441a      	add	r2, r3
 800d584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d586:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d588:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d58c:	2b02      	cmp	r3, #2
 800d58e:	d103      	bne.n	800d598 <find_volume+0x380>
 800d590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d592:	695b      	ldr	r3, [r3, #20]
 800d594:	005b      	lsls	r3, r3, #1
 800d596:	e00a      	b.n	800d5ae <find_volume+0x396>
 800d598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59a:	695a      	ldr	r2, [r3, #20]
 800d59c:	4613      	mov	r3, r2
 800d59e:	005b      	lsls	r3, r3, #1
 800d5a0:	4413      	add	r3, r2
 800d5a2:	085a      	lsrs	r2, r3, #1
 800d5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5a6:	695b      	ldr	r3, [r3, #20]
 800d5a8:	f003 0301 	and.w	r3, r3, #1
 800d5ac:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d5ae:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b2:	699a      	ldr	r2, [r3, #24]
 800d5b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d5b6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d5ba:	0a5b      	lsrs	r3, r3, #9
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d201      	bcs.n	800d5c4 <find_volume+0x3ac>
 800d5c0:	230d      	movs	r3, #13
 800d5c2:	e06a      	b.n	800d69a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c6:	f04f 32ff 	mov.w	r2, #4294967295
 800d5ca:	611a      	str	r2, [r3, #16]
 800d5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ce:	691a      	ldr	r2, [r3, #16]
 800d5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d6:	2280      	movs	r2, #128	@ 0x80
 800d5d8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d5da:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5de:	2b03      	cmp	r3, #3
 800d5e0:	d149      	bne.n	800d676 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e4:	3330      	adds	r3, #48	@ 0x30
 800d5e6:	3330      	adds	r3, #48	@ 0x30
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f7fe fbf9 	bl	800bde0 <ld_word>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b01      	cmp	r3, #1
 800d5f2:	d140      	bne.n	800d676 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d5f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d5fc:	f7fe fea2 	bl	800c344 <move_window>
 800d600:	4603      	mov	r3, r0
 800d602:	2b00      	cmp	r3, #0
 800d604:	d137      	bne.n	800d676 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d608:	2200      	movs	r2, #0
 800d60a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d60e:	3330      	adds	r3, #48	@ 0x30
 800d610:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d614:	4618      	mov	r0, r3
 800d616:	f7fe fbe3 	bl	800bde0 <ld_word>
 800d61a:	4603      	mov	r3, r0
 800d61c:	461a      	mov	r2, r3
 800d61e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d622:	429a      	cmp	r2, r3
 800d624:	d127      	bne.n	800d676 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d628:	3330      	adds	r3, #48	@ 0x30
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7fe fbf1 	bl	800be12 <ld_dword>
 800d630:	4603      	mov	r3, r0
 800d632:	4a1c      	ldr	r2, [pc, #112]	@ (800d6a4 <find_volume+0x48c>)
 800d634:	4293      	cmp	r3, r2
 800d636:	d11e      	bne.n	800d676 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d63a:	3330      	adds	r3, #48	@ 0x30
 800d63c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d640:	4618      	mov	r0, r3
 800d642:	f7fe fbe6 	bl	800be12 <ld_dword>
 800d646:	4603      	mov	r3, r0
 800d648:	4a17      	ldr	r2, [pc, #92]	@ (800d6a8 <find_volume+0x490>)
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d113      	bne.n	800d676 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d650:	3330      	adds	r3, #48	@ 0x30
 800d652:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d656:	4618      	mov	r0, r3
 800d658:	f7fe fbdb 	bl	800be12 <ld_dword>
 800d65c:	4602      	mov	r2, r0
 800d65e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d660:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d664:	3330      	adds	r3, #48	@ 0x30
 800d666:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fe fbd1 	bl	800be12 <ld_dword>
 800d670:	4602      	mov	r2, r0
 800d672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d674:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d678:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d67c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d67e:	4b0b      	ldr	r3, [pc, #44]	@ (800d6ac <find_volume+0x494>)
 800d680:	881b      	ldrh	r3, [r3, #0]
 800d682:	3301      	adds	r3, #1
 800d684:	b29a      	uxth	r2, r3
 800d686:	4b09      	ldr	r3, [pc, #36]	@ (800d6ac <find_volume+0x494>)
 800d688:	801a      	strh	r2, [r3, #0]
 800d68a:	4b08      	ldr	r3, [pc, #32]	@ (800d6ac <find_volume+0x494>)
 800d68c:	881a      	ldrh	r2, [r3, #0]
 800d68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d690:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d692:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d694:	f7fe fdee 	bl	800c274 <clear_lock>
#endif
	return FR_OK;
 800d698:	2300      	movs	r3, #0
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3758      	adds	r7, #88	@ 0x58
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	41615252 	.word	0x41615252
 800d6a8:	61417272 	.word	0x61417272
 800d6ac:	20000310 	.word	0x20000310

0800d6b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d6ba:	2309      	movs	r3, #9
 800d6bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d01c      	beq.n	800d6fe <validate+0x4e>
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d018      	beq.n	800d6fe <validate+0x4e>
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	781b      	ldrb	r3, [r3, #0]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d013      	beq.n	800d6fe <validate+0x4e>
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	889a      	ldrh	r2, [r3, #4]
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	88db      	ldrh	r3, [r3, #6]
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	d10c      	bne.n	800d6fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	785b      	ldrb	r3, [r3, #1]
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7fe fad8 	bl	800bca0 <disk_status>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	f003 0301 	and.w	r3, r3, #1
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d101      	bne.n	800d6fe <validate+0x4e>
			res = FR_OK;
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d6fe:	7bfb      	ldrb	r3, [r7, #15]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d102      	bne.n	800d70a <validate+0x5a>
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	e000      	b.n	800d70c <validate+0x5c>
 800d70a:	2300      	movs	r3, #0
 800d70c:	683a      	ldr	r2, [r7, #0]
 800d70e:	6013      	str	r3, [r2, #0]
	return res;
 800d710:	7bfb      	ldrb	r3, [r7, #15]
}
 800d712:	4618      	mov	r0, r3
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
	...

0800d71c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b088      	sub	sp, #32
 800d720:	af00      	add	r7, sp, #0
 800d722:	60f8      	str	r0, [r7, #12]
 800d724:	60b9      	str	r1, [r7, #8]
 800d726:	4613      	mov	r3, r2
 800d728:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d72e:	f107 0310 	add.w	r3, r7, #16
 800d732:	4618      	mov	r0, r3
 800d734:	f7ff fcd5 	bl	800d0e2 <get_ldnumber>
 800d738:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d73a:	69fb      	ldr	r3, [r7, #28]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	da01      	bge.n	800d744 <f_mount+0x28>
 800d740:	230b      	movs	r3, #11
 800d742:	e02b      	b.n	800d79c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d744:	4a17      	ldr	r2, [pc, #92]	@ (800d7a4 <f_mount+0x88>)
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d74c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d74e:	69bb      	ldr	r3, [r7, #24]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d005      	beq.n	800d760 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d754:	69b8      	ldr	r0, [r7, #24]
 800d756:	f7fe fd8d 	bl	800c274 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d75a:	69bb      	ldr	r3, [r7, #24]
 800d75c:	2200      	movs	r2, #0
 800d75e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d002      	beq.n	800d76c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	2200      	movs	r2, #0
 800d76a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d76c:	68fa      	ldr	r2, [r7, #12]
 800d76e:	490d      	ldr	r1, [pc, #52]	@ (800d7a4 <f_mount+0x88>)
 800d770:	69fb      	ldr	r3, [r7, #28]
 800d772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d002      	beq.n	800d782 <f_mount+0x66>
 800d77c:	79fb      	ldrb	r3, [r7, #7]
 800d77e:	2b01      	cmp	r3, #1
 800d780:	d001      	beq.n	800d786 <f_mount+0x6a>
 800d782:	2300      	movs	r3, #0
 800d784:	e00a      	b.n	800d79c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d786:	f107 010c 	add.w	r1, r7, #12
 800d78a:	f107 0308 	add.w	r3, r7, #8
 800d78e:	2200      	movs	r2, #0
 800d790:	4618      	mov	r0, r3
 800d792:	f7ff fd41 	bl	800d218 <find_volume>
 800d796:	4603      	mov	r3, r0
 800d798:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d79a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3720      	adds	r7, #32
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}
 800d7a4:	2000030c 	.word	0x2000030c

0800d7a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b098      	sub	sp, #96	@ 0x60
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	60f8      	str	r0, [r7, #12]
 800d7b0:	60b9      	str	r1, [r7, #8]
 800d7b2:	4613      	mov	r3, r2
 800d7b4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d101      	bne.n	800d7c0 <f_open+0x18>
 800d7bc:	2309      	movs	r3, #9
 800d7be:	e1a9      	b.n	800db14 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d7c0:	79fb      	ldrb	r3, [r7, #7]
 800d7c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d7c6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d7c8:	79fa      	ldrb	r2, [r7, #7]
 800d7ca:	f107 0110 	add.w	r1, r7, #16
 800d7ce:	f107 0308 	add.w	r3, r7, #8
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	f7ff fd20 	bl	800d218 <find_volume>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d7de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	f040 818d 	bne.w	800db02 <f_open+0x35a>
		dj.obj.fs = fs;
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d7ec:	68ba      	ldr	r2, [r7, #8]
 800d7ee:	f107 0314 	add.w	r3, r7, #20
 800d7f2:	4611      	mov	r1, r2
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7ff fc03 	bl	800d000 <follow_path>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d800:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d804:	2b00      	cmp	r3, #0
 800d806:	d118      	bne.n	800d83a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d808:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d80c:	b25b      	sxtb	r3, r3
 800d80e:	2b00      	cmp	r3, #0
 800d810:	da03      	bge.n	800d81a <f_open+0x72>
				res = FR_INVALID_NAME;
 800d812:	2306      	movs	r3, #6
 800d814:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d818:	e00f      	b.n	800d83a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d81a:	79fb      	ldrb	r3, [r7, #7]
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	bf8c      	ite	hi
 800d820:	2301      	movhi	r3, #1
 800d822:	2300      	movls	r3, #0
 800d824:	b2db      	uxtb	r3, r3
 800d826:	461a      	mov	r2, r3
 800d828:	f107 0314 	add.w	r3, r7, #20
 800d82c:	4611      	mov	r1, r2
 800d82e:	4618      	mov	r0, r3
 800d830:	f7fe fbd8 	bl	800bfe4 <chk_lock>
 800d834:	4603      	mov	r3, r0
 800d836:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d83a:	79fb      	ldrb	r3, [r7, #7]
 800d83c:	f003 031c 	and.w	r3, r3, #28
 800d840:	2b00      	cmp	r3, #0
 800d842:	d07f      	beq.n	800d944 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d844:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d017      	beq.n	800d87c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d84c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d850:	2b04      	cmp	r3, #4
 800d852:	d10e      	bne.n	800d872 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d854:	f7fe fc22 	bl	800c09c <enq_lock>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d006      	beq.n	800d86c <f_open+0xc4>
 800d85e:	f107 0314 	add.w	r3, r7, #20
 800d862:	4618      	mov	r0, r3
 800d864:	f7ff fb06 	bl	800ce74 <dir_register>
 800d868:	4603      	mov	r3, r0
 800d86a:	e000      	b.n	800d86e <f_open+0xc6>
 800d86c:	2312      	movs	r3, #18
 800d86e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d872:	79fb      	ldrb	r3, [r7, #7]
 800d874:	f043 0308 	orr.w	r3, r3, #8
 800d878:	71fb      	strb	r3, [r7, #7]
 800d87a:	e010      	b.n	800d89e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d87c:	7ebb      	ldrb	r3, [r7, #26]
 800d87e:	f003 0311 	and.w	r3, r3, #17
 800d882:	2b00      	cmp	r3, #0
 800d884:	d003      	beq.n	800d88e <f_open+0xe6>
					res = FR_DENIED;
 800d886:	2307      	movs	r3, #7
 800d888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d88c:	e007      	b.n	800d89e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d88e:	79fb      	ldrb	r3, [r7, #7]
 800d890:	f003 0304 	and.w	r3, r3, #4
 800d894:	2b00      	cmp	r3, #0
 800d896:	d002      	beq.n	800d89e <f_open+0xf6>
 800d898:	2308      	movs	r3, #8
 800d89a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d89e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d168      	bne.n	800d978 <f_open+0x1d0>
 800d8a6:	79fb      	ldrb	r3, [r7, #7]
 800d8a8:	f003 0308 	and.w	r3, r3, #8
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d063      	beq.n	800d978 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d8b0:	f7fe f83c 	bl	800b92c <get_fattime>
 800d8b4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d8b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8b8:	330e      	adds	r3, #14
 800d8ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d8bc:	4618      	mov	r0, r3
 800d8be:	f7fe fae6 	bl	800be8e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d8c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8c4:	3316      	adds	r3, #22
 800d8c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	f7fe fae0 	bl	800be8e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d8ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8d0:	330b      	adds	r3, #11
 800d8d2:	2220      	movs	r2, #32
 800d8d4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d8d6:	693b      	ldr	r3, [r7, #16]
 800d8d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d8da:	4611      	mov	r1, r2
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7ff fa35 	bl	800cd4c <ld_clust>
 800d8e2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f7ff fa4d 	bl	800cd8a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8f2:	331c      	adds	r3, #28
 800d8f4:	2100      	movs	r1, #0
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7fe fac9 	bl	800be8e <st_dword>
					fs->wflag = 1;
 800d8fc:	693b      	ldr	r3, [r7, #16]
 800d8fe:	2201      	movs	r2, #1
 800d900:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d904:	2b00      	cmp	r3, #0
 800d906:	d037      	beq.n	800d978 <f_open+0x1d0>
						dw = fs->winsect;
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d90c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d90e:	f107 0314 	add.w	r3, r7, #20
 800d912:	2200      	movs	r2, #0
 800d914:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d916:	4618      	mov	r0, r3
 800d918:	f7fe ff60 	bl	800c7dc <remove_chain>
 800d91c:	4603      	mov	r3, r0
 800d91e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d922:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d926:	2b00      	cmp	r3, #0
 800d928:	d126      	bne.n	800d978 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d92e:	4618      	mov	r0, r3
 800d930:	f7fe fd08 	bl	800c344 <move_window>
 800d934:	4603      	mov	r3, r0
 800d936:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d93e:	3a01      	subs	r2, #1
 800d940:	60da      	str	r2, [r3, #12]
 800d942:	e019      	b.n	800d978 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d944:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d115      	bne.n	800d978 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d94c:	7ebb      	ldrb	r3, [r7, #26]
 800d94e:	f003 0310 	and.w	r3, r3, #16
 800d952:	2b00      	cmp	r3, #0
 800d954:	d003      	beq.n	800d95e <f_open+0x1b6>
					res = FR_NO_FILE;
 800d956:	2304      	movs	r3, #4
 800d958:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d95c:	e00c      	b.n	800d978 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d95e:	79fb      	ldrb	r3, [r7, #7]
 800d960:	f003 0302 	and.w	r3, r3, #2
 800d964:	2b00      	cmp	r3, #0
 800d966:	d007      	beq.n	800d978 <f_open+0x1d0>
 800d968:	7ebb      	ldrb	r3, [r7, #26]
 800d96a:	f003 0301 	and.w	r3, r3, #1
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d002      	beq.n	800d978 <f_open+0x1d0>
						res = FR_DENIED;
 800d972:	2307      	movs	r3, #7
 800d974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d978:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d126      	bne.n	800d9ce <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d980:	79fb      	ldrb	r3, [r7, #7]
 800d982:	f003 0308 	and.w	r3, r3, #8
 800d986:	2b00      	cmp	r3, #0
 800d988:	d003      	beq.n	800d992 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d98a:	79fb      	ldrb	r3, [r7, #7]
 800d98c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d990:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d99a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d9a0:	79fb      	ldrb	r3, [r7, #7]
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	bf8c      	ite	hi
 800d9a6:	2301      	movhi	r3, #1
 800d9a8:	2300      	movls	r3, #0
 800d9aa:	b2db      	uxtb	r3, r3
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	f107 0314 	add.w	r3, r7, #20
 800d9b2:	4611      	mov	r1, r2
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f7fe fb93 	bl	800c0e0 <inc_lock>
 800d9ba:	4602      	mov	r2, r0
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	691b      	ldr	r3, [r3, #16]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d102      	bne.n	800d9ce <f_open+0x226>
 800d9c8:	2302      	movs	r3, #2
 800d9ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d9ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	f040 8095 	bne.w	800db02 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d9dc:	4611      	mov	r1, r2
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7ff f9b4 	bl	800cd4c <ld_clust>
 800d9e4:	4602      	mov	r2, r0
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d9ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9ec:	331c      	adds	r3, #28
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f7fe fa0f 	bl	800be12 <ld_dword>
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800da00:	693a      	ldr	r2, [r7, #16]
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800da06:	693b      	ldr	r3, [r7, #16]
 800da08:	88da      	ldrh	r2, [r3, #6]
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	79fa      	ldrb	r2, [r7, #7]
 800da12:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2200      	movs	r2, #0
 800da18:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2200      	movs	r2, #0
 800da1e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	2200      	movs	r2, #0
 800da24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	3330      	adds	r3, #48	@ 0x30
 800da2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da2e:	2100      	movs	r1, #0
 800da30:	4618      	mov	r0, r3
 800da32:	f7fe fa79 	bl	800bf28 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800da36:	79fb      	ldrb	r3, [r7, #7]
 800da38:	f003 0320 	and.w	r3, r3, #32
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d060      	beq.n	800db02 <f_open+0x35a>
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	68db      	ldr	r3, [r3, #12]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d05c      	beq.n	800db02 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	68da      	ldr	r2, [r3, #12]
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	895b      	ldrh	r3, [r3, #10]
 800da54:	025b      	lsls	r3, r3, #9
 800da56:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	689b      	ldr	r3, [r3, #8]
 800da5c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	68db      	ldr	r3, [r3, #12]
 800da62:	657b      	str	r3, [r7, #84]	@ 0x54
 800da64:	e016      	b.n	800da94 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7fe fd25 	bl	800c4ba <get_fat>
 800da70:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800da72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da74:	2b01      	cmp	r3, #1
 800da76:	d802      	bhi.n	800da7e <f_open+0x2d6>
 800da78:	2302      	movs	r3, #2
 800da7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800da7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da84:	d102      	bne.n	800da8c <f_open+0x2e4>
 800da86:	2301      	movs	r3, #1
 800da88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800da8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800da8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da90:	1ad3      	subs	r3, r2, r3
 800da92:	657b      	str	r3, [r7, #84]	@ 0x54
 800da94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d103      	bne.n	800daa4 <f_open+0x2fc>
 800da9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800da9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d8e0      	bhi.n	800da66 <f_open+0x2be>
				}
				fp->clust = clst;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800daa8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800daaa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d127      	bne.n	800db02 <f_open+0x35a>
 800dab2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d022      	beq.n	800db02 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dabc:	693b      	ldr	r3, [r7, #16]
 800dabe:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800dac0:	4618      	mov	r0, r3
 800dac2:	f7fe fcdb 	bl	800c47c <clust2sect>
 800dac6:	6478      	str	r0, [r7, #68]	@ 0x44
 800dac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d103      	bne.n	800dad6 <f_open+0x32e>
						res = FR_INT_ERR;
 800dace:	2302      	movs	r3, #2
 800dad0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800dad4:	e015      	b.n	800db02 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dad8:	0a5a      	lsrs	r2, r3, #9
 800dada:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dadc:	441a      	add	r2, r3
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dae2:	693b      	ldr	r3, [r7, #16]
 800dae4:	7858      	ldrb	r0, [r3, #1]
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	6a1a      	ldr	r2, [r3, #32]
 800daf0:	2301      	movs	r3, #1
 800daf2:	f7fe f917 	bl	800bd24 <disk_read>
 800daf6:	4603      	mov	r3, r0
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d002      	beq.n	800db02 <f_open+0x35a>
 800dafc:	2301      	movs	r3, #1
 800dafe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800db02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800db06:	2b00      	cmp	r3, #0
 800db08:	d002      	beq.n	800db10 <f_open+0x368>
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2200      	movs	r2, #0
 800db0e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800db10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800db14:	4618      	mov	r0, r3
 800db16:	3760      	adds	r7, #96	@ 0x60
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}

0800db1c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b08e      	sub	sp, #56	@ 0x38
 800db20:	af00      	add	r7, sp, #0
 800db22:	60f8      	str	r0, [r7, #12]
 800db24:	60b9      	str	r1, [r7, #8]
 800db26:	607a      	str	r2, [r7, #4]
 800db28:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	2200      	movs	r2, #0
 800db32:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	f107 0214 	add.w	r2, r7, #20
 800db3a:	4611      	mov	r1, r2
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7ff fdb7 	bl	800d6b0 <validate>
 800db42:	4603      	mov	r3, r0
 800db44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800db48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d107      	bne.n	800db60 <f_read+0x44>
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	7d5b      	ldrb	r3, [r3, #21]
 800db54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800db58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d002      	beq.n	800db66 <f_read+0x4a>
 800db60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800db64:	e115      	b.n	800dd92 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	7d1b      	ldrb	r3, [r3, #20]
 800db6a:	f003 0301 	and.w	r3, r3, #1
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d101      	bne.n	800db76 <f_read+0x5a>
 800db72:	2307      	movs	r3, #7
 800db74:	e10d      	b.n	800dd92 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	68da      	ldr	r2, [r3, #12]
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	699b      	ldr	r3, [r3, #24]
 800db7e:	1ad3      	subs	r3, r2, r3
 800db80:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	6a3b      	ldr	r3, [r7, #32]
 800db86:	429a      	cmp	r2, r3
 800db88:	f240 80fe 	bls.w	800dd88 <f_read+0x26c>
 800db8c:	6a3b      	ldr	r3, [r7, #32]
 800db8e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800db90:	e0fa      	b.n	800dd88 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	699b      	ldr	r3, [r3, #24]
 800db96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	f040 80c6 	bne.w	800dd2c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	699b      	ldr	r3, [r3, #24]
 800dba4:	0a5b      	lsrs	r3, r3, #9
 800dba6:	697a      	ldr	r2, [r7, #20]
 800dba8:	8952      	ldrh	r2, [r2, #10]
 800dbaa:	3a01      	subs	r2, #1
 800dbac:	4013      	ands	r3, r2
 800dbae:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800dbb0:	69fb      	ldr	r3, [r7, #28]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d12f      	bne.n	800dc16 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	699b      	ldr	r3, [r3, #24]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d103      	bne.n	800dbc6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	689b      	ldr	r3, [r3, #8]
 800dbc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbc4:	e013      	b.n	800dbee <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d007      	beq.n	800dbde <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	699b      	ldr	r3, [r3, #24]
 800dbd2:	4619      	mov	r1, r3
 800dbd4:	68f8      	ldr	r0, [r7, #12]
 800dbd6:	f7fe fefe 	bl	800c9d6 <clmt_clust>
 800dbda:	6338      	str	r0, [r7, #48]	@ 0x30
 800dbdc:	e007      	b.n	800dbee <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800dbde:	68fa      	ldr	r2, [r7, #12]
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	69db      	ldr	r3, [r3, #28]
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	4610      	mov	r0, r2
 800dbe8:	f7fe fc67 	bl	800c4ba <get_fat>
 800dbec:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800dbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbf0:	2b01      	cmp	r3, #1
 800dbf2:	d804      	bhi.n	800dbfe <f_read+0xe2>
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	2202      	movs	r2, #2
 800dbf8:	755a      	strb	r2, [r3, #21]
 800dbfa:	2302      	movs	r3, #2
 800dbfc:	e0c9      	b.n	800dd92 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc04:	d104      	bne.n	800dc10 <f_read+0xf4>
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	2201      	movs	r2, #1
 800dc0a:	755a      	strb	r2, [r3, #21]
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e0c0      	b.n	800dd92 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc14:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dc16:	697a      	ldr	r2, [r7, #20]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	69db      	ldr	r3, [r3, #28]
 800dc1c:	4619      	mov	r1, r3
 800dc1e:	4610      	mov	r0, r2
 800dc20:	f7fe fc2c 	bl	800c47c <clust2sect>
 800dc24:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d104      	bne.n	800dc36 <f_read+0x11a>
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2202      	movs	r2, #2
 800dc30:	755a      	strb	r2, [r3, #21]
 800dc32:	2302      	movs	r3, #2
 800dc34:	e0ad      	b.n	800dd92 <f_read+0x276>
			sect += csect;
 800dc36:	69ba      	ldr	r2, [r7, #24]
 800dc38:	69fb      	ldr	r3, [r7, #28]
 800dc3a:	4413      	add	r3, r2
 800dc3c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	0a5b      	lsrs	r3, r3, #9
 800dc42:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800dc44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d039      	beq.n	800dcbe <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800dc4a:	69fa      	ldr	r2, [r7, #28]
 800dc4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc4e:	4413      	add	r3, r2
 800dc50:	697a      	ldr	r2, [r7, #20]
 800dc52:	8952      	ldrh	r2, [r2, #10]
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d905      	bls.n	800dc64 <f_read+0x148>
					cc = fs->csize - csect;
 800dc58:	697b      	ldr	r3, [r7, #20]
 800dc5a:	895b      	ldrh	r3, [r3, #10]
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	69fb      	ldr	r3, [r7, #28]
 800dc60:	1ad3      	subs	r3, r2, r3
 800dc62:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	7858      	ldrb	r0, [r3, #1]
 800dc68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc6a:	69ba      	ldr	r2, [r7, #24]
 800dc6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dc6e:	f7fe f859 	bl	800bd24 <disk_read>
 800dc72:	4603      	mov	r3, r0
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d004      	beq.n	800dc82 <f_read+0x166>
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	755a      	strb	r2, [r3, #21]
 800dc7e:	2301      	movs	r3, #1
 800dc80:	e087      	b.n	800dd92 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	7d1b      	ldrb	r3, [r3, #20]
 800dc86:	b25b      	sxtb	r3, r3
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	da14      	bge.n	800dcb6 <f_read+0x19a>
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	6a1a      	ldr	r2, [r3, #32]
 800dc90:	69bb      	ldr	r3, [r7, #24]
 800dc92:	1ad3      	subs	r3, r2, r3
 800dc94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d90d      	bls.n	800dcb6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	6a1a      	ldr	r2, [r3, #32]
 800dc9e:	69bb      	ldr	r3, [r7, #24]
 800dca0:	1ad3      	subs	r3, r2, r3
 800dca2:	025b      	lsls	r3, r3, #9
 800dca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dca6:	18d0      	adds	r0, r2, r3
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	3330      	adds	r3, #48	@ 0x30
 800dcac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	f7fe f918 	bl	800bee6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800dcb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcb8:	025b      	lsls	r3, r3, #9
 800dcba:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800dcbc:	e050      	b.n	800dd60 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	6a1b      	ldr	r3, [r3, #32]
 800dcc2:	69ba      	ldr	r2, [r7, #24]
 800dcc4:	429a      	cmp	r2, r3
 800dcc6:	d02e      	beq.n	800dd26 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	7d1b      	ldrb	r3, [r3, #20]
 800dccc:	b25b      	sxtb	r3, r3
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	da18      	bge.n	800dd04 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	7858      	ldrb	r0, [r3, #1]
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	6a1a      	ldr	r2, [r3, #32]
 800dce0:	2301      	movs	r3, #1
 800dce2:	f7fe f83f 	bl	800bd64 <disk_write>
 800dce6:	4603      	mov	r3, r0
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d004      	beq.n	800dcf6 <f_read+0x1da>
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	2201      	movs	r2, #1
 800dcf0:	755a      	strb	r2, [r3, #21]
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	e04d      	b.n	800dd92 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	7d1b      	ldrb	r3, [r3, #20]
 800dcfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dcfe:	b2da      	uxtb	r2, r3
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800dd04:	697b      	ldr	r3, [r7, #20]
 800dd06:	7858      	ldrb	r0, [r3, #1]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800dd0e:	2301      	movs	r3, #1
 800dd10:	69ba      	ldr	r2, [r7, #24]
 800dd12:	f7fe f807 	bl	800bd24 <disk_read>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d004      	beq.n	800dd26 <f_read+0x20a>
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	755a      	strb	r2, [r3, #21]
 800dd22:	2301      	movs	r3, #1
 800dd24:	e035      	b.n	800dd92 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	69ba      	ldr	r2, [r7, #24]
 800dd2a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	699b      	ldr	r3, [r3, #24]
 800dd30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd34:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800dd38:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800dd3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	429a      	cmp	r2, r3
 800dd40:	d901      	bls.n	800dd46 <f_read+0x22a>
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	699b      	ldr	r3, [r3, #24]
 800dd50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd54:	4413      	add	r3, r2
 800dd56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd58:	4619      	mov	r1, r3
 800dd5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800dd5c:	f7fe f8c3 	bl	800bee6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800dd60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd64:	4413      	add	r3, r2
 800dd66:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	699a      	ldr	r2, [r3, #24]
 800dd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd6e:	441a      	add	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	619a      	str	r2, [r3, #24]
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	681a      	ldr	r2, [r3, #0]
 800dd78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd7a:	441a      	add	r2, r3
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	601a      	str	r2, [r3, #0]
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd84:	1ad3      	subs	r3, r2, r3
 800dd86:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	f47f af01 	bne.w	800db92 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800dd90:	2300      	movs	r3, #0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3738      	adds	r7, #56	@ 0x38
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}

0800dd9a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800dd9a:	b580      	push	{r7, lr}
 800dd9c:	b086      	sub	sp, #24
 800dd9e:	af00      	add	r7, sp, #0
 800dda0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f107 0208 	add.w	r2, r7, #8
 800dda8:	4611      	mov	r1, r2
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7ff fc80 	bl	800d6b0 <validate>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ddb4:	7dfb      	ldrb	r3, [r7, #23]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d168      	bne.n	800de8c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	7d1b      	ldrb	r3, [r3, #20]
 800ddbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d062      	beq.n	800de8c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	7d1b      	ldrb	r3, [r3, #20]
 800ddca:	b25b      	sxtb	r3, r3
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	da15      	bge.n	800ddfc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	7858      	ldrb	r0, [r3, #1]
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	6a1a      	ldr	r2, [r3, #32]
 800ddde:	2301      	movs	r3, #1
 800dde0:	f7fd ffc0 	bl	800bd64 <disk_write>
 800dde4:	4603      	mov	r3, r0
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d001      	beq.n	800ddee <f_sync+0x54>
 800ddea:	2301      	movs	r3, #1
 800ddec:	e04f      	b.n	800de8e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	7d1b      	ldrb	r3, [r3, #20]
 800ddf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddf6:	b2da      	uxtb	r2, r3
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ddfc:	f7fd fd96 	bl	800b92c <get_fattime>
 800de00:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800de02:	68ba      	ldr	r2, [r7, #8]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de08:	4619      	mov	r1, r3
 800de0a:	4610      	mov	r0, r2
 800de0c:	f7fe fa9a 	bl	800c344 <move_window>
 800de10:	4603      	mov	r3, r0
 800de12:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800de14:	7dfb      	ldrb	r3, [r7, #23]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d138      	bne.n	800de8c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de1e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	330b      	adds	r3, #11
 800de24:	781a      	ldrb	r2, [r3, #0]
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	330b      	adds	r3, #11
 800de2a:	f042 0220 	orr.w	r2, r2, #32
 800de2e:	b2d2      	uxtb	r2, r2
 800de30:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6818      	ldr	r0, [r3, #0]
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	689b      	ldr	r3, [r3, #8]
 800de3a:	461a      	mov	r2, r3
 800de3c:	68f9      	ldr	r1, [r7, #12]
 800de3e:	f7fe ffa4 	bl	800cd8a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f103 021c 	add.w	r2, r3, #28
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	4619      	mov	r1, r3
 800de4e:	4610      	mov	r0, r2
 800de50:	f7fe f81d 	bl	800be8e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	3316      	adds	r3, #22
 800de58:	6939      	ldr	r1, [r7, #16]
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7fe f817 	bl	800be8e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	3312      	adds	r3, #18
 800de64:	2100      	movs	r1, #0
 800de66:	4618      	mov	r0, r3
 800de68:	f7fd fff6 	bl	800be58 <st_word>
					fs->wflag = 1;
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	2201      	movs	r2, #1
 800de70:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	4618      	mov	r0, r3
 800de76:	f7fe fa93 	bl	800c3a0 <sync_fs>
 800de7a:	4603      	mov	r3, r0
 800de7c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	7d1b      	ldrb	r3, [r3, #20]
 800de82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de86:	b2da      	uxtb	r2, r3
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800de8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3718      	adds	r7, #24
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}

0800de96 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800de96:	b580      	push	{r7, lr}
 800de98:	b084      	sub	sp, #16
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f7ff ff7b 	bl	800dd9a <f_sync>
 800dea4:	4603      	mov	r3, r0
 800dea6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dea8:	7bfb      	ldrb	r3, [r7, #15]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d118      	bne.n	800dee0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f107 0208 	add.w	r2, r7, #8
 800deb4:	4611      	mov	r1, r2
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7ff fbfa 	bl	800d6b0 <validate>
 800debc:	4603      	mov	r3, r0
 800debe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dec0:	7bfb      	ldrb	r3, [r7, #15]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d10c      	bne.n	800dee0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	691b      	ldr	r3, [r3, #16]
 800deca:	4618      	mov	r0, r3
 800decc:	f7fe f996 	bl	800c1fc <dec_lock>
 800ded0:	4603      	mov	r3, r0
 800ded2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ded4:	7bfb      	ldrb	r3, [r7, #15]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d102      	bne.n	800dee0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	2200      	movs	r2, #0
 800dede:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800dee0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3710      	adds	r7, #16
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd80      	pop	{r7, pc}
	...

0800deec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800deec:	b480      	push	{r7}
 800deee:	b087      	sub	sp, #28
 800def0:	af00      	add	r7, sp, #0
 800def2:	60f8      	str	r0, [r7, #12]
 800def4:	60b9      	str	r1, [r7, #8]
 800def6:	4613      	mov	r3, r2
 800def8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800defa:	2301      	movs	r3, #1
 800defc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800defe:	2300      	movs	r3, #0
 800df00:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800df02:	4b1f      	ldr	r3, [pc, #124]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df04:	7a5b      	ldrb	r3, [r3, #9]
 800df06:	b2db      	uxtb	r3, r3
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d131      	bne.n	800df70 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800df0c:	4b1c      	ldr	r3, [pc, #112]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df0e:	7a5b      	ldrb	r3, [r3, #9]
 800df10:	b2db      	uxtb	r3, r3
 800df12:	461a      	mov	r2, r3
 800df14:	4b1a      	ldr	r3, [pc, #104]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df16:	2100      	movs	r1, #0
 800df18:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800df1a:	4b19      	ldr	r3, [pc, #100]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df1c:	7a5b      	ldrb	r3, [r3, #9]
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	4a17      	ldr	r2, [pc, #92]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df22:	009b      	lsls	r3, r3, #2
 800df24:	4413      	add	r3, r2
 800df26:	68fa      	ldr	r2, [r7, #12]
 800df28:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800df2a:	4b15      	ldr	r3, [pc, #84]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df2c:	7a5b      	ldrb	r3, [r3, #9]
 800df2e:	b2db      	uxtb	r3, r3
 800df30:	461a      	mov	r2, r3
 800df32:	4b13      	ldr	r3, [pc, #76]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df34:	4413      	add	r3, r2
 800df36:	79fa      	ldrb	r2, [r7, #7]
 800df38:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800df3a:	4b11      	ldr	r3, [pc, #68]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df3c:	7a5b      	ldrb	r3, [r3, #9]
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	1c5a      	adds	r2, r3, #1
 800df42:	b2d1      	uxtb	r1, r2
 800df44:	4a0e      	ldr	r2, [pc, #56]	@ (800df80 <FATFS_LinkDriverEx+0x94>)
 800df46:	7251      	strb	r1, [r2, #9]
 800df48:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800df4a:	7dbb      	ldrb	r3, [r7, #22]
 800df4c:	3330      	adds	r3, #48	@ 0x30
 800df4e:	b2da      	uxtb	r2, r3
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	3301      	adds	r3, #1
 800df58:	223a      	movs	r2, #58	@ 0x3a
 800df5a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	3302      	adds	r3, #2
 800df60:	222f      	movs	r2, #47	@ 0x2f
 800df62:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	3303      	adds	r3, #3
 800df68:	2200      	movs	r2, #0
 800df6a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800df6c:	2300      	movs	r3, #0
 800df6e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800df70:	7dfb      	ldrb	r3, [r7, #23]
}
 800df72:	4618      	mov	r0, r3
 800df74:	371c      	adds	r7, #28
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	20000334 	.word	0x20000334

0800df84 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b082      	sub	sp, #8
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800df8e:	2200      	movs	r2, #0
 800df90:	6839      	ldr	r1, [r7, #0]
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f7ff ffaa 	bl	800deec <FATFS_LinkDriverEx>
 800df98:	4603      	mov	r3, r0
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3708      	adds	r7, #8
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
	...

0800dfa4 <std>:
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	b510      	push	{r4, lr}
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	e9c0 3300 	strd	r3, r3, [r0]
 800dfae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dfb2:	6083      	str	r3, [r0, #8]
 800dfb4:	8181      	strh	r1, [r0, #12]
 800dfb6:	6643      	str	r3, [r0, #100]	@ 0x64
 800dfb8:	81c2      	strh	r2, [r0, #14]
 800dfba:	6183      	str	r3, [r0, #24]
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	2208      	movs	r2, #8
 800dfc0:	305c      	adds	r0, #92	@ 0x5c
 800dfc2:	f000 fa09 	bl	800e3d8 <memset>
 800dfc6:	4b0d      	ldr	r3, [pc, #52]	@ (800dffc <std+0x58>)
 800dfc8:	6263      	str	r3, [r4, #36]	@ 0x24
 800dfca:	4b0d      	ldr	r3, [pc, #52]	@ (800e000 <std+0x5c>)
 800dfcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dfce:	4b0d      	ldr	r3, [pc, #52]	@ (800e004 <std+0x60>)
 800dfd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dfd2:	4b0d      	ldr	r3, [pc, #52]	@ (800e008 <std+0x64>)
 800dfd4:	6323      	str	r3, [r4, #48]	@ 0x30
 800dfd6:	4b0d      	ldr	r3, [pc, #52]	@ (800e00c <std+0x68>)
 800dfd8:	6224      	str	r4, [r4, #32]
 800dfda:	429c      	cmp	r4, r3
 800dfdc:	d006      	beq.n	800dfec <std+0x48>
 800dfde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dfe2:	4294      	cmp	r4, r2
 800dfe4:	d002      	beq.n	800dfec <std+0x48>
 800dfe6:	33d0      	adds	r3, #208	@ 0xd0
 800dfe8:	429c      	cmp	r4, r3
 800dfea:	d105      	bne.n	800dff8 <std+0x54>
 800dfec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dff4:	f000 ba68 	b.w	800e4c8 <__retarget_lock_init_recursive>
 800dff8:	bd10      	pop	{r4, pc}
 800dffa:	bf00      	nop
 800dffc:	0800e229 	.word	0x0800e229
 800e000:	0800e24b 	.word	0x0800e24b
 800e004:	0800e283 	.word	0x0800e283
 800e008:	0800e2a7 	.word	0x0800e2a7
 800e00c:	20000340 	.word	0x20000340

0800e010 <stdio_exit_handler>:
 800e010:	4a02      	ldr	r2, [pc, #8]	@ (800e01c <stdio_exit_handler+0xc>)
 800e012:	4903      	ldr	r1, [pc, #12]	@ (800e020 <stdio_exit_handler+0x10>)
 800e014:	4803      	ldr	r0, [pc, #12]	@ (800e024 <stdio_exit_handler+0x14>)
 800e016:	f000 b869 	b.w	800e0ec <_fwalk_sglue>
 800e01a:	bf00      	nop
 800e01c:	20000010 	.word	0x20000010
 800e020:	0800eda1 	.word	0x0800eda1
 800e024:	20000020 	.word	0x20000020

0800e028 <cleanup_stdio>:
 800e028:	6841      	ldr	r1, [r0, #4]
 800e02a:	4b0c      	ldr	r3, [pc, #48]	@ (800e05c <cleanup_stdio+0x34>)
 800e02c:	4299      	cmp	r1, r3
 800e02e:	b510      	push	{r4, lr}
 800e030:	4604      	mov	r4, r0
 800e032:	d001      	beq.n	800e038 <cleanup_stdio+0x10>
 800e034:	f000 feb4 	bl	800eda0 <_fflush_r>
 800e038:	68a1      	ldr	r1, [r4, #8]
 800e03a:	4b09      	ldr	r3, [pc, #36]	@ (800e060 <cleanup_stdio+0x38>)
 800e03c:	4299      	cmp	r1, r3
 800e03e:	d002      	beq.n	800e046 <cleanup_stdio+0x1e>
 800e040:	4620      	mov	r0, r4
 800e042:	f000 fead 	bl	800eda0 <_fflush_r>
 800e046:	68e1      	ldr	r1, [r4, #12]
 800e048:	4b06      	ldr	r3, [pc, #24]	@ (800e064 <cleanup_stdio+0x3c>)
 800e04a:	4299      	cmp	r1, r3
 800e04c:	d004      	beq.n	800e058 <cleanup_stdio+0x30>
 800e04e:	4620      	mov	r0, r4
 800e050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e054:	f000 bea4 	b.w	800eda0 <_fflush_r>
 800e058:	bd10      	pop	{r4, pc}
 800e05a:	bf00      	nop
 800e05c:	20000340 	.word	0x20000340
 800e060:	200003a8 	.word	0x200003a8
 800e064:	20000410 	.word	0x20000410

0800e068 <global_stdio_init.part.0>:
 800e068:	b510      	push	{r4, lr}
 800e06a:	4b0b      	ldr	r3, [pc, #44]	@ (800e098 <global_stdio_init.part.0+0x30>)
 800e06c:	4c0b      	ldr	r4, [pc, #44]	@ (800e09c <global_stdio_init.part.0+0x34>)
 800e06e:	4a0c      	ldr	r2, [pc, #48]	@ (800e0a0 <global_stdio_init.part.0+0x38>)
 800e070:	601a      	str	r2, [r3, #0]
 800e072:	4620      	mov	r0, r4
 800e074:	2200      	movs	r2, #0
 800e076:	2104      	movs	r1, #4
 800e078:	f7ff ff94 	bl	800dfa4 <std>
 800e07c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e080:	2201      	movs	r2, #1
 800e082:	2109      	movs	r1, #9
 800e084:	f7ff ff8e 	bl	800dfa4 <std>
 800e088:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e08c:	2202      	movs	r2, #2
 800e08e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e092:	2112      	movs	r1, #18
 800e094:	f7ff bf86 	b.w	800dfa4 <std>
 800e098:	20000478 	.word	0x20000478
 800e09c:	20000340 	.word	0x20000340
 800e0a0:	0800e011 	.word	0x0800e011

0800e0a4 <__sfp_lock_acquire>:
 800e0a4:	4801      	ldr	r0, [pc, #4]	@ (800e0ac <__sfp_lock_acquire+0x8>)
 800e0a6:	f000 ba10 	b.w	800e4ca <__retarget_lock_acquire_recursive>
 800e0aa:	bf00      	nop
 800e0ac:	20000481 	.word	0x20000481

0800e0b0 <__sfp_lock_release>:
 800e0b0:	4801      	ldr	r0, [pc, #4]	@ (800e0b8 <__sfp_lock_release+0x8>)
 800e0b2:	f000 ba0b 	b.w	800e4cc <__retarget_lock_release_recursive>
 800e0b6:	bf00      	nop
 800e0b8:	20000481 	.word	0x20000481

0800e0bc <__sinit>:
 800e0bc:	b510      	push	{r4, lr}
 800e0be:	4604      	mov	r4, r0
 800e0c0:	f7ff fff0 	bl	800e0a4 <__sfp_lock_acquire>
 800e0c4:	6a23      	ldr	r3, [r4, #32]
 800e0c6:	b11b      	cbz	r3, 800e0d0 <__sinit+0x14>
 800e0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0cc:	f7ff bff0 	b.w	800e0b0 <__sfp_lock_release>
 800e0d0:	4b04      	ldr	r3, [pc, #16]	@ (800e0e4 <__sinit+0x28>)
 800e0d2:	6223      	str	r3, [r4, #32]
 800e0d4:	4b04      	ldr	r3, [pc, #16]	@ (800e0e8 <__sinit+0x2c>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d1f5      	bne.n	800e0c8 <__sinit+0xc>
 800e0dc:	f7ff ffc4 	bl	800e068 <global_stdio_init.part.0>
 800e0e0:	e7f2      	b.n	800e0c8 <__sinit+0xc>
 800e0e2:	bf00      	nop
 800e0e4:	0800e029 	.word	0x0800e029
 800e0e8:	20000478 	.word	0x20000478

0800e0ec <_fwalk_sglue>:
 800e0ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0f0:	4607      	mov	r7, r0
 800e0f2:	4688      	mov	r8, r1
 800e0f4:	4614      	mov	r4, r2
 800e0f6:	2600      	movs	r6, #0
 800e0f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e0fc:	f1b9 0901 	subs.w	r9, r9, #1
 800e100:	d505      	bpl.n	800e10e <_fwalk_sglue+0x22>
 800e102:	6824      	ldr	r4, [r4, #0]
 800e104:	2c00      	cmp	r4, #0
 800e106:	d1f7      	bne.n	800e0f8 <_fwalk_sglue+0xc>
 800e108:	4630      	mov	r0, r6
 800e10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e10e:	89ab      	ldrh	r3, [r5, #12]
 800e110:	2b01      	cmp	r3, #1
 800e112:	d907      	bls.n	800e124 <_fwalk_sglue+0x38>
 800e114:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e118:	3301      	adds	r3, #1
 800e11a:	d003      	beq.n	800e124 <_fwalk_sglue+0x38>
 800e11c:	4629      	mov	r1, r5
 800e11e:	4638      	mov	r0, r7
 800e120:	47c0      	blx	r8
 800e122:	4306      	orrs	r6, r0
 800e124:	3568      	adds	r5, #104	@ 0x68
 800e126:	e7e9      	b.n	800e0fc <_fwalk_sglue+0x10>

0800e128 <_puts_r>:
 800e128:	6a03      	ldr	r3, [r0, #32]
 800e12a:	b570      	push	{r4, r5, r6, lr}
 800e12c:	6884      	ldr	r4, [r0, #8]
 800e12e:	4605      	mov	r5, r0
 800e130:	460e      	mov	r6, r1
 800e132:	b90b      	cbnz	r3, 800e138 <_puts_r+0x10>
 800e134:	f7ff ffc2 	bl	800e0bc <__sinit>
 800e138:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e13a:	07db      	lsls	r3, r3, #31
 800e13c:	d405      	bmi.n	800e14a <_puts_r+0x22>
 800e13e:	89a3      	ldrh	r3, [r4, #12]
 800e140:	0598      	lsls	r0, r3, #22
 800e142:	d402      	bmi.n	800e14a <_puts_r+0x22>
 800e144:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e146:	f000 f9c0 	bl	800e4ca <__retarget_lock_acquire_recursive>
 800e14a:	89a3      	ldrh	r3, [r4, #12]
 800e14c:	0719      	lsls	r1, r3, #28
 800e14e:	d502      	bpl.n	800e156 <_puts_r+0x2e>
 800e150:	6923      	ldr	r3, [r4, #16]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d135      	bne.n	800e1c2 <_puts_r+0x9a>
 800e156:	4621      	mov	r1, r4
 800e158:	4628      	mov	r0, r5
 800e15a:	f000 f8e7 	bl	800e32c <__swsetup_r>
 800e15e:	b380      	cbz	r0, 800e1c2 <_puts_r+0x9a>
 800e160:	f04f 35ff 	mov.w	r5, #4294967295
 800e164:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e166:	07da      	lsls	r2, r3, #31
 800e168:	d405      	bmi.n	800e176 <_puts_r+0x4e>
 800e16a:	89a3      	ldrh	r3, [r4, #12]
 800e16c:	059b      	lsls	r3, r3, #22
 800e16e:	d402      	bmi.n	800e176 <_puts_r+0x4e>
 800e170:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e172:	f000 f9ab 	bl	800e4cc <__retarget_lock_release_recursive>
 800e176:	4628      	mov	r0, r5
 800e178:	bd70      	pop	{r4, r5, r6, pc}
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	da04      	bge.n	800e188 <_puts_r+0x60>
 800e17e:	69a2      	ldr	r2, [r4, #24]
 800e180:	429a      	cmp	r2, r3
 800e182:	dc17      	bgt.n	800e1b4 <_puts_r+0x8c>
 800e184:	290a      	cmp	r1, #10
 800e186:	d015      	beq.n	800e1b4 <_puts_r+0x8c>
 800e188:	6823      	ldr	r3, [r4, #0]
 800e18a:	1c5a      	adds	r2, r3, #1
 800e18c:	6022      	str	r2, [r4, #0]
 800e18e:	7019      	strb	r1, [r3, #0]
 800e190:	68a3      	ldr	r3, [r4, #8]
 800e192:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e196:	3b01      	subs	r3, #1
 800e198:	60a3      	str	r3, [r4, #8]
 800e19a:	2900      	cmp	r1, #0
 800e19c:	d1ed      	bne.n	800e17a <_puts_r+0x52>
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	da11      	bge.n	800e1c6 <_puts_r+0x9e>
 800e1a2:	4622      	mov	r2, r4
 800e1a4:	210a      	movs	r1, #10
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	f000 f881 	bl	800e2ae <__swbuf_r>
 800e1ac:	3001      	adds	r0, #1
 800e1ae:	d0d7      	beq.n	800e160 <_puts_r+0x38>
 800e1b0:	250a      	movs	r5, #10
 800e1b2:	e7d7      	b.n	800e164 <_puts_r+0x3c>
 800e1b4:	4622      	mov	r2, r4
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	f000 f879 	bl	800e2ae <__swbuf_r>
 800e1bc:	3001      	adds	r0, #1
 800e1be:	d1e7      	bne.n	800e190 <_puts_r+0x68>
 800e1c0:	e7ce      	b.n	800e160 <_puts_r+0x38>
 800e1c2:	3e01      	subs	r6, #1
 800e1c4:	e7e4      	b.n	800e190 <_puts_r+0x68>
 800e1c6:	6823      	ldr	r3, [r4, #0]
 800e1c8:	1c5a      	adds	r2, r3, #1
 800e1ca:	6022      	str	r2, [r4, #0]
 800e1cc:	220a      	movs	r2, #10
 800e1ce:	701a      	strb	r2, [r3, #0]
 800e1d0:	e7ee      	b.n	800e1b0 <_puts_r+0x88>
	...

0800e1d4 <puts>:
 800e1d4:	4b02      	ldr	r3, [pc, #8]	@ (800e1e0 <puts+0xc>)
 800e1d6:	4601      	mov	r1, r0
 800e1d8:	6818      	ldr	r0, [r3, #0]
 800e1da:	f7ff bfa5 	b.w	800e128 <_puts_r>
 800e1de:	bf00      	nop
 800e1e0:	2000001c 	.word	0x2000001c

0800e1e4 <siprintf>:
 800e1e4:	b40e      	push	{r1, r2, r3}
 800e1e6:	b510      	push	{r4, lr}
 800e1e8:	b09d      	sub	sp, #116	@ 0x74
 800e1ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e1ec:	9002      	str	r0, [sp, #8]
 800e1ee:	9006      	str	r0, [sp, #24]
 800e1f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e1f4:	480a      	ldr	r0, [pc, #40]	@ (800e220 <siprintf+0x3c>)
 800e1f6:	9107      	str	r1, [sp, #28]
 800e1f8:	9104      	str	r1, [sp, #16]
 800e1fa:	490a      	ldr	r1, [pc, #40]	@ (800e224 <siprintf+0x40>)
 800e1fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e200:	9105      	str	r1, [sp, #20]
 800e202:	2400      	movs	r4, #0
 800e204:	a902      	add	r1, sp, #8
 800e206:	6800      	ldr	r0, [r0, #0]
 800e208:	9301      	str	r3, [sp, #4]
 800e20a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e20c:	f000 fabc 	bl	800e788 <_svfiprintf_r>
 800e210:	9b02      	ldr	r3, [sp, #8]
 800e212:	701c      	strb	r4, [r3, #0]
 800e214:	b01d      	add	sp, #116	@ 0x74
 800e216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e21a:	b003      	add	sp, #12
 800e21c:	4770      	bx	lr
 800e21e:	bf00      	nop
 800e220:	2000001c 	.word	0x2000001c
 800e224:	ffff0208 	.word	0xffff0208

0800e228 <__sread>:
 800e228:	b510      	push	{r4, lr}
 800e22a:	460c      	mov	r4, r1
 800e22c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e230:	f000 f8fc 	bl	800e42c <_read_r>
 800e234:	2800      	cmp	r0, #0
 800e236:	bfab      	itete	ge
 800e238:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e23a:	89a3      	ldrhlt	r3, [r4, #12]
 800e23c:	181b      	addge	r3, r3, r0
 800e23e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e242:	bfac      	ite	ge
 800e244:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e246:	81a3      	strhlt	r3, [r4, #12]
 800e248:	bd10      	pop	{r4, pc}

0800e24a <__swrite>:
 800e24a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e24e:	461f      	mov	r7, r3
 800e250:	898b      	ldrh	r3, [r1, #12]
 800e252:	05db      	lsls	r3, r3, #23
 800e254:	4605      	mov	r5, r0
 800e256:	460c      	mov	r4, r1
 800e258:	4616      	mov	r6, r2
 800e25a:	d505      	bpl.n	800e268 <__swrite+0x1e>
 800e25c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e260:	2302      	movs	r3, #2
 800e262:	2200      	movs	r2, #0
 800e264:	f000 f8d0 	bl	800e408 <_lseek_r>
 800e268:	89a3      	ldrh	r3, [r4, #12]
 800e26a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e26e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e272:	81a3      	strh	r3, [r4, #12]
 800e274:	4632      	mov	r2, r6
 800e276:	463b      	mov	r3, r7
 800e278:	4628      	mov	r0, r5
 800e27a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e27e:	f000 b8e7 	b.w	800e450 <_write_r>

0800e282 <__sseek>:
 800e282:	b510      	push	{r4, lr}
 800e284:	460c      	mov	r4, r1
 800e286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e28a:	f000 f8bd 	bl	800e408 <_lseek_r>
 800e28e:	1c43      	adds	r3, r0, #1
 800e290:	89a3      	ldrh	r3, [r4, #12]
 800e292:	bf15      	itete	ne
 800e294:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e296:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e29a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e29e:	81a3      	strheq	r3, [r4, #12]
 800e2a0:	bf18      	it	ne
 800e2a2:	81a3      	strhne	r3, [r4, #12]
 800e2a4:	bd10      	pop	{r4, pc}

0800e2a6 <__sclose>:
 800e2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2aa:	f000 b89d 	b.w	800e3e8 <_close_r>

0800e2ae <__swbuf_r>:
 800e2ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2b0:	460e      	mov	r6, r1
 800e2b2:	4614      	mov	r4, r2
 800e2b4:	4605      	mov	r5, r0
 800e2b6:	b118      	cbz	r0, 800e2c0 <__swbuf_r+0x12>
 800e2b8:	6a03      	ldr	r3, [r0, #32]
 800e2ba:	b90b      	cbnz	r3, 800e2c0 <__swbuf_r+0x12>
 800e2bc:	f7ff fefe 	bl	800e0bc <__sinit>
 800e2c0:	69a3      	ldr	r3, [r4, #24]
 800e2c2:	60a3      	str	r3, [r4, #8]
 800e2c4:	89a3      	ldrh	r3, [r4, #12]
 800e2c6:	071a      	lsls	r2, r3, #28
 800e2c8:	d501      	bpl.n	800e2ce <__swbuf_r+0x20>
 800e2ca:	6923      	ldr	r3, [r4, #16]
 800e2cc:	b943      	cbnz	r3, 800e2e0 <__swbuf_r+0x32>
 800e2ce:	4621      	mov	r1, r4
 800e2d0:	4628      	mov	r0, r5
 800e2d2:	f000 f82b 	bl	800e32c <__swsetup_r>
 800e2d6:	b118      	cbz	r0, 800e2e0 <__swbuf_r+0x32>
 800e2d8:	f04f 37ff 	mov.w	r7, #4294967295
 800e2dc:	4638      	mov	r0, r7
 800e2de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2e0:	6823      	ldr	r3, [r4, #0]
 800e2e2:	6922      	ldr	r2, [r4, #16]
 800e2e4:	1a98      	subs	r0, r3, r2
 800e2e6:	6963      	ldr	r3, [r4, #20]
 800e2e8:	b2f6      	uxtb	r6, r6
 800e2ea:	4283      	cmp	r3, r0
 800e2ec:	4637      	mov	r7, r6
 800e2ee:	dc05      	bgt.n	800e2fc <__swbuf_r+0x4e>
 800e2f0:	4621      	mov	r1, r4
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	f000 fd54 	bl	800eda0 <_fflush_r>
 800e2f8:	2800      	cmp	r0, #0
 800e2fa:	d1ed      	bne.n	800e2d8 <__swbuf_r+0x2a>
 800e2fc:	68a3      	ldr	r3, [r4, #8]
 800e2fe:	3b01      	subs	r3, #1
 800e300:	60a3      	str	r3, [r4, #8]
 800e302:	6823      	ldr	r3, [r4, #0]
 800e304:	1c5a      	adds	r2, r3, #1
 800e306:	6022      	str	r2, [r4, #0]
 800e308:	701e      	strb	r6, [r3, #0]
 800e30a:	6962      	ldr	r2, [r4, #20]
 800e30c:	1c43      	adds	r3, r0, #1
 800e30e:	429a      	cmp	r2, r3
 800e310:	d004      	beq.n	800e31c <__swbuf_r+0x6e>
 800e312:	89a3      	ldrh	r3, [r4, #12]
 800e314:	07db      	lsls	r3, r3, #31
 800e316:	d5e1      	bpl.n	800e2dc <__swbuf_r+0x2e>
 800e318:	2e0a      	cmp	r6, #10
 800e31a:	d1df      	bne.n	800e2dc <__swbuf_r+0x2e>
 800e31c:	4621      	mov	r1, r4
 800e31e:	4628      	mov	r0, r5
 800e320:	f000 fd3e 	bl	800eda0 <_fflush_r>
 800e324:	2800      	cmp	r0, #0
 800e326:	d0d9      	beq.n	800e2dc <__swbuf_r+0x2e>
 800e328:	e7d6      	b.n	800e2d8 <__swbuf_r+0x2a>
	...

0800e32c <__swsetup_r>:
 800e32c:	b538      	push	{r3, r4, r5, lr}
 800e32e:	4b29      	ldr	r3, [pc, #164]	@ (800e3d4 <__swsetup_r+0xa8>)
 800e330:	4605      	mov	r5, r0
 800e332:	6818      	ldr	r0, [r3, #0]
 800e334:	460c      	mov	r4, r1
 800e336:	b118      	cbz	r0, 800e340 <__swsetup_r+0x14>
 800e338:	6a03      	ldr	r3, [r0, #32]
 800e33a:	b90b      	cbnz	r3, 800e340 <__swsetup_r+0x14>
 800e33c:	f7ff febe 	bl	800e0bc <__sinit>
 800e340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e344:	0719      	lsls	r1, r3, #28
 800e346:	d422      	bmi.n	800e38e <__swsetup_r+0x62>
 800e348:	06da      	lsls	r2, r3, #27
 800e34a:	d407      	bmi.n	800e35c <__swsetup_r+0x30>
 800e34c:	2209      	movs	r2, #9
 800e34e:	602a      	str	r2, [r5, #0]
 800e350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e354:	81a3      	strh	r3, [r4, #12]
 800e356:	f04f 30ff 	mov.w	r0, #4294967295
 800e35a:	e033      	b.n	800e3c4 <__swsetup_r+0x98>
 800e35c:	0758      	lsls	r0, r3, #29
 800e35e:	d512      	bpl.n	800e386 <__swsetup_r+0x5a>
 800e360:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e362:	b141      	cbz	r1, 800e376 <__swsetup_r+0x4a>
 800e364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e368:	4299      	cmp	r1, r3
 800e36a:	d002      	beq.n	800e372 <__swsetup_r+0x46>
 800e36c:	4628      	mov	r0, r5
 800e36e:	f000 f8b7 	bl	800e4e0 <_free_r>
 800e372:	2300      	movs	r3, #0
 800e374:	6363      	str	r3, [r4, #52]	@ 0x34
 800e376:	89a3      	ldrh	r3, [r4, #12]
 800e378:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e37c:	81a3      	strh	r3, [r4, #12]
 800e37e:	2300      	movs	r3, #0
 800e380:	6063      	str	r3, [r4, #4]
 800e382:	6923      	ldr	r3, [r4, #16]
 800e384:	6023      	str	r3, [r4, #0]
 800e386:	89a3      	ldrh	r3, [r4, #12]
 800e388:	f043 0308 	orr.w	r3, r3, #8
 800e38c:	81a3      	strh	r3, [r4, #12]
 800e38e:	6923      	ldr	r3, [r4, #16]
 800e390:	b94b      	cbnz	r3, 800e3a6 <__swsetup_r+0x7a>
 800e392:	89a3      	ldrh	r3, [r4, #12]
 800e394:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e39c:	d003      	beq.n	800e3a6 <__swsetup_r+0x7a>
 800e39e:	4621      	mov	r1, r4
 800e3a0:	4628      	mov	r0, r5
 800e3a2:	f000 fd4b 	bl	800ee3c <__smakebuf_r>
 800e3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3aa:	f013 0201 	ands.w	r2, r3, #1
 800e3ae:	d00a      	beq.n	800e3c6 <__swsetup_r+0x9a>
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	60a2      	str	r2, [r4, #8]
 800e3b4:	6962      	ldr	r2, [r4, #20]
 800e3b6:	4252      	negs	r2, r2
 800e3b8:	61a2      	str	r2, [r4, #24]
 800e3ba:	6922      	ldr	r2, [r4, #16]
 800e3bc:	b942      	cbnz	r2, 800e3d0 <__swsetup_r+0xa4>
 800e3be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e3c2:	d1c5      	bne.n	800e350 <__swsetup_r+0x24>
 800e3c4:	bd38      	pop	{r3, r4, r5, pc}
 800e3c6:	0799      	lsls	r1, r3, #30
 800e3c8:	bf58      	it	pl
 800e3ca:	6962      	ldrpl	r2, [r4, #20]
 800e3cc:	60a2      	str	r2, [r4, #8]
 800e3ce:	e7f4      	b.n	800e3ba <__swsetup_r+0x8e>
 800e3d0:	2000      	movs	r0, #0
 800e3d2:	e7f7      	b.n	800e3c4 <__swsetup_r+0x98>
 800e3d4:	2000001c 	.word	0x2000001c

0800e3d8 <memset>:
 800e3d8:	4402      	add	r2, r0
 800e3da:	4603      	mov	r3, r0
 800e3dc:	4293      	cmp	r3, r2
 800e3de:	d100      	bne.n	800e3e2 <memset+0xa>
 800e3e0:	4770      	bx	lr
 800e3e2:	f803 1b01 	strb.w	r1, [r3], #1
 800e3e6:	e7f9      	b.n	800e3dc <memset+0x4>

0800e3e8 <_close_r>:
 800e3e8:	b538      	push	{r3, r4, r5, lr}
 800e3ea:	4d06      	ldr	r5, [pc, #24]	@ (800e404 <_close_r+0x1c>)
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	4608      	mov	r0, r1
 800e3f2:	602b      	str	r3, [r5, #0]
 800e3f4:	f7f5 f8dd 	bl	80035b2 <_close>
 800e3f8:	1c43      	adds	r3, r0, #1
 800e3fa:	d102      	bne.n	800e402 <_close_r+0x1a>
 800e3fc:	682b      	ldr	r3, [r5, #0]
 800e3fe:	b103      	cbz	r3, 800e402 <_close_r+0x1a>
 800e400:	6023      	str	r3, [r4, #0]
 800e402:	bd38      	pop	{r3, r4, r5, pc}
 800e404:	2000047c 	.word	0x2000047c

0800e408 <_lseek_r>:
 800e408:	b538      	push	{r3, r4, r5, lr}
 800e40a:	4d07      	ldr	r5, [pc, #28]	@ (800e428 <_lseek_r+0x20>)
 800e40c:	4604      	mov	r4, r0
 800e40e:	4608      	mov	r0, r1
 800e410:	4611      	mov	r1, r2
 800e412:	2200      	movs	r2, #0
 800e414:	602a      	str	r2, [r5, #0]
 800e416:	461a      	mov	r2, r3
 800e418:	f7f5 f8f2 	bl	8003600 <_lseek>
 800e41c:	1c43      	adds	r3, r0, #1
 800e41e:	d102      	bne.n	800e426 <_lseek_r+0x1e>
 800e420:	682b      	ldr	r3, [r5, #0]
 800e422:	b103      	cbz	r3, 800e426 <_lseek_r+0x1e>
 800e424:	6023      	str	r3, [r4, #0]
 800e426:	bd38      	pop	{r3, r4, r5, pc}
 800e428:	2000047c 	.word	0x2000047c

0800e42c <_read_r>:
 800e42c:	b538      	push	{r3, r4, r5, lr}
 800e42e:	4d07      	ldr	r5, [pc, #28]	@ (800e44c <_read_r+0x20>)
 800e430:	4604      	mov	r4, r0
 800e432:	4608      	mov	r0, r1
 800e434:	4611      	mov	r1, r2
 800e436:	2200      	movs	r2, #0
 800e438:	602a      	str	r2, [r5, #0]
 800e43a:	461a      	mov	r2, r3
 800e43c:	f7f5 f880 	bl	8003540 <_read>
 800e440:	1c43      	adds	r3, r0, #1
 800e442:	d102      	bne.n	800e44a <_read_r+0x1e>
 800e444:	682b      	ldr	r3, [r5, #0]
 800e446:	b103      	cbz	r3, 800e44a <_read_r+0x1e>
 800e448:	6023      	str	r3, [r4, #0]
 800e44a:	bd38      	pop	{r3, r4, r5, pc}
 800e44c:	2000047c 	.word	0x2000047c

0800e450 <_write_r>:
 800e450:	b538      	push	{r3, r4, r5, lr}
 800e452:	4d07      	ldr	r5, [pc, #28]	@ (800e470 <_write_r+0x20>)
 800e454:	4604      	mov	r4, r0
 800e456:	4608      	mov	r0, r1
 800e458:	4611      	mov	r1, r2
 800e45a:	2200      	movs	r2, #0
 800e45c:	602a      	str	r2, [r5, #0]
 800e45e:	461a      	mov	r2, r3
 800e460:	f7f5 f88b 	bl	800357a <_write>
 800e464:	1c43      	adds	r3, r0, #1
 800e466:	d102      	bne.n	800e46e <_write_r+0x1e>
 800e468:	682b      	ldr	r3, [r5, #0]
 800e46a:	b103      	cbz	r3, 800e46e <_write_r+0x1e>
 800e46c:	6023      	str	r3, [r4, #0]
 800e46e:	bd38      	pop	{r3, r4, r5, pc}
 800e470:	2000047c 	.word	0x2000047c

0800e474 <__errno>:
 800e474:	4b01      	ldr	r3, [pc, #4]	@ (800e47c <__errno+0x8>)
 800e476:	6818      	ldr	r0, [r3, #0]
 800e478:	4770      	bx	lr
 800e47a:	bf00      	nop
 800e47c:	2000001c 	.word	0x2000001c

0800e480 <__libc_init_array>:
 800e480:	b570      	push	{r4, r5, r6, lr}
 800e482:	4d0d      	ldr	r5, [pc, #52]	@ (800e4b8 <__libc_init_array+0x38>)
 800e484:	4c0d      	ldr	r4, [pc, #52]	@ (800e4bc <__libc_init_array+0x3c>)
 800e486:	1b64      	subs	r4, r4, r5
 800e488:	10a4      	asrs	r4, r4, #2
 800e48a:	2600      	movs	r6, #0
 800e48c:	42a6      	cmp	r6, r4
 800e48e:	d109      	bne.n	800e4a4 <__libc_init_array+0x24>
 800e490:	4d0b      	ldr	r5, [pc, #44]	@ (800e4c0 <__libc_init_array+0x40>)
 800e492:	4c0c      	ldr	r4, [pc, #48]	@ (800e4c4 <__libc_init_array+0x44>)
 800e494:	f000 fd9e 	bl	800efd4 <_init>
 800e498:	1b64      	subs	r4, r4, r5
 800e49a:	10a4      	asrs	r4, r4, #2
 800e49c:	2600      	movs	r6, #0
 800e49e:	42a6      	cmp	r6, r4
 800e4a0:	d105      	bne.n	800e4ae <__libc_init_array+0x2e>
 800e4a2:	bd70      	pop	{r4, r5, r6, pc}
 800e4a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e4a8:	4798      	blx	r3
 800e4aa:	3601      	adds	r6, #1
 800e4ac:	e7ee      	b.n	800e48c <__libc_init_array+0xc>
 800e4ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800e4b2:	4798      	blx	r3
 800e4b4:	3601      	adds	r6, #1
 800e4b6:	e7f2      	b.n	800e49e <__libc_init_array+0x1e>
 800e4b8:	0800f55c 	.word	0x0800f55c
 800e4bc:	0800f55c 	.word	0x0800f55c
 800e4c0:	0800f55c 	.word	0x0800f55c
 800e4c4:	0800f560 	.word	0x0800f560

0800e4c8 <__retarget_lock_init_recursive>:
 800e4c8:	4770      	bx	lr

0800e4ca <__retarget_lock_acquire_recursive>:
 800e4ca:	4770      	bx	lr

0800e4cc <__retarget_lock_release_recursive>:
 800e4cc:	4770      	bx	lr

0800e4ce <strcpy>:
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e4d4:	f803 2b01 	strb.w	r2, [r3], #1
 800e4d8:	2a00      	cmp	r2, #0
 800e4da:	d1f9      	bne.n	800e4d0 <strcpy+0x2>
 800e4dc:	4770      	bx	lr
	...

0800e4e0 <_free_r>:
 800e4e0:	b538      	push	{r3, r4, r5, lr}
 800e4e2:	4605      	mov	r5, r0
 800e4e4:	2900      	cmp	r1, #0
 800e4e6:	d041      	beq.n	800e56c <_free_r+0x8c>
 800e4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4ec:	1f0c      	subs	r4, r1, #4
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	bfb8      	it	lt
 800e4f2:	18e4      	addlt	r4, r4, r3
 800e4f4:	f000 f8e0 	bl	800e6b8 <__malloc_lock>
 800e4f8:	4a1d      	ldr	r2, [pc, #116]	@ (800e570 <_free_r+0x90>)
 800e4fa:	6813      	ldr	r3, [r2, #0]
 800e4fc:	b933      	cbnz	r3, 800e50c <_free_r+0x2c>
 800e4fe:	6063      	str	r3, [r4, #4]
 800e500:	6014      	str	r4, [r2, #0]
 800e502:	4628      	mov	r0, r5
 800e504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e508:	f000 b8dc 	b.w	800e6c4 <__malloc_unlock>
 800e50c:	42a3      	cmp	r3, r4
 800e50e:	d908      	bls.n	800e522 <_free_r+0x42>
 800e510:	6820      	ldr	r0, [r4, #0]
 800e512:	1821      	adds	r1, r4, r0
 800e514:	428b      	cmp	r3, r1
 800e516:	bf01      	itttt	eq
 800e518:	6819      	ldreq	r1, [r3, #0]
 800e51a:	685b      	ldreq	r3, [r3, #4]
 800e51c:	1809      	addeq	r1, r1, r0
 800e51e:	6021      	streq	r1, [r4, #0]
 800e520:	e7ed      	b.n	800e4fe <_free_r+0x1e>
 800e522:	461a      	mov	r2, r3
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	b10b      	cbz	r3, 800e52c <_free_r+0x4c>
 800e528:	42a3      	cmp	r3, r4
 800e52a:	d9fa      	bls.n	800e522 <_free_r+0x42>
 800e52c:	6811      	ldr	r1, [r2, #0]
 800e52e:	1850      	adds	r0, r2, r1
 800e530:	42a0      	cmp	r0, r4
 800e532:	d10b      	bne.n	800e54c <_free_r+0x6c>
 800e534:	6820      	ldr	r0, [r4, #0]
 800e536:	4401      	add	r1, r0
 800e538:	1850      	adds	r0, r2, r1
 800e53a:	4283      	cmp	r3, r0
 800e53c:	6011      	str	r1, [r2, #0]
 800e53e:	d1e0      	bne.n	800e502 <_free_r+0x22>
 800e540:	6818      	ldr	r0, [r3, #0]
 800e542:	685b      	ldr	r3, [r3, #4]
 800e544:	6053      	str	r3, [r2, #4]
 800e546:	4408      	add	r0, r1
 800e548:	6010      	str	r0, [r2, #0]
 800e54a:	e7da      	b.n	800e502 <_free_r+0x22>
 800e54c:	d902      	bls.n	800e554 <_free_r+0x74>
 800e54e:	230c      	movs	r3, #12
 800e550:	602b      	str	r3, [r5, #0]
 800e552:	e7d6      	b.n	800e502 <_free_r+0x22>
 800e554:	6820      	ldr	r0, [r4, #0]
 800e556:	1821      	adds	r1, r4, r0
 800e558:	428b      	cmp	r3, r1
 800e55a:	bf04      	itt	eq
 800e55c:	6819      	ldreq	r1, [r3, #0]
 800e55e:	685b      	ldreq	r3, [r3, #4]
 800e560:	6063      	str	r3, [r4, #4]
 800e562:	bf04      	itt	eq
 800e564:	1809      	addeq	r1, r1, r0
 800e566:	6021      	streq	r1, [r4, #0]
 800e568:	6054      	str	r4, [r2, #4]
 800e56a:	e7ca      	b.n	800e502 <_free_r+0x22>
 800e56c:	bd38      	pop	{r3, r4, r5, pc}
 800e56e:	bf00      	nop
 800e570:	20000488 	.word	0x20000488

0800e574 <sbrk_aligned>:
 800e574:	b570      	push	{r4, r5, r6, lr}
 800e576:	4e0f      	ldr	r6, [pc, #60]	@ (800e5b4 <sbrk_aligned+0x40>)
 800e578:	460c      	mov	r4, r1
 800e57a:	6831      	ldr	r1, [r6, #0]
 800e57c:	4605      	mov	r5, r0
 800e57e:	b911      	cbnz	r1, 800e586 <sbrk_aligned+0x12>
 800e580:	f000 fcd4 	bl	800ef2c <_sbrk_r>
 800e584:	6030      	str	r0, [r6, #0]
 800e586:	4621      	mov	r1, r4
 800e588:	4628      	mov	r0, r5
 800e58a:	f000 fccf 	bl	800ef2c <_sbrk_r>
 800e58e:	1c43      	adds	r3, r0, #1
 800e590:	d103      	bne.n	800e59a <sbrk_aligned+0x26>
 800e592:	f04f 34ff 	mov.w	r4, #4294967295
 800e596:	4620      	mov	r0, r4
 800e598:	bd70      	pop	{r4, r5, r6, pc}
 800e59a:	1cc4      	adds	r4, r0, #3
 800e59c:	f024 0403 	bic.w	r4, r4, #3
 800e5a0:	42a0      	cmp	r0, r4
 800e5a2:	d0f8      	beq.n	800e596 <sbrk_aligned+0x22>
 800e5a4:	1a21      	subs	r1, r4, r0
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	f000 fcc0 	bl	800ef2c <_sbrk_r>
 800e5ac:	3001      	adds	r0, #1
 800e5ae:	d1f2      	bne.n	800e596 <sbrk_aligned+0x22>
 800e5b0:	e7ef      	b.n	800e592 <sbrk_aligned+0x1e>
 800e5b2:	bf00      	nop
 800e5b4:	20000484 	.word	0x20000484

0800e5b8 <_malloc_r>:
 800e5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5bc:	1ccd      	adds	r5, r1, #3
 800e5be:	f025 0503 	bic.w	r5, r5, #3
 800e5c2:	3508      	adds	r5, #8
 800e5c4:	2d0c      	cmp	r5, #12
 800e5c6:	bf38      	it	cc
 800e5c8:	250c      	movcc	r5, #12
 800e5ca:	2d00      	cmp	r5, #0
 800e5cc:	4606      	mov	r6, r0
 800e5ce:	db01      	blt.n	800e5d4 <_malloc_r+0x1c>
 800e5d0:	42a9      	cmp	r1, r5
 800e5d2:	d904      	bls.n	800e5de <_malloc_r+0x26>
 800e5d4:	230c      	movs	r3, #12
 800e5d6:	6033      	str	r3, [r6, #0]
 800e5d8:	2000      	movs	r0, #0
 800e5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e6b4 <_malloc_r+0xfc>
 800e5e2:	f000 f869 	bl	800e6b8 <__malloc_lock>
 800e5e6:	f8d8 3000 	ldr.w	r3, [r8]
 800e5ea:	461c      	mov	r4, r3
 800e5ec:	bb44      	cbnz	r4, 800e640 <_malloc_r+0x88>
 800e5ee:	4629      	mov	r1, r5
 800e5f0:	4630      	mov	r0, r6
 800e5f2:	f7ff ffbf 	bl	800e574 <sbrk_aligned>
 800e5f6:	1c43      	adds	r3, r0, #1
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	d158      	bne.n	800e6ae <_malloc_r+0xf6>
 800e5fc:	f8d8 4000 	ldr.w	r4, [r8]
 800e600:	4627      	mov	r7, r4
 800e602:	2f00      	cmp	r7, #0
 800e604:	d143      	bne.n	800e68e <_malloc_r+0xd6>
 800e606:	2c00      	cmp	r4, #0
 800e608:	d04b      	beq.n	800e6a2 <_malloc_r+0xea>
 800e60a:	6823      	ldr	r3, [r4, #0]
 800e60c:	4639      	mov	r1, r7
 800e60e:	4630      	mov	r0, r6
 800e610:	eb04 0903 	add.w	r9, r4, r3
 800e614:	f000 fc8a 	bl	800ef2c <_sbrk_r>
 800e618:	4581      	cmp	r9, r0
 800e61a:	d142      	bne.n	800e6a2 <_malloc_r+0xea>
 800e61c:	6821      	ldr	r1, [r4, #0]
 800e61e:	1a6d      	subs	r5, r5, r1
 800e620:	4629      	mov	r1, r5
 800e622:	4630      	mov	r0, r6
 800e624:	f7ff ffa6 	bl	800e574 <sbrk_aligned>
 800e628:	3001      	adds	r0, #1
 800e62a:	d03a      	beq.n	800e6a2 <_malloc_r+0xea>
 800e62c:	6823      	ldr	r3, [r4, #0]
 800e62e:	442b      	add	r3, r5
 800e630:	6023      	str	r3, [r4, #0]
 800e632:	f8d8 3000 	ldr.w	r3, [r8]
 800e636:	685a      	ldr	r2, [r3, #4]
 800e638:	bb62      	cbnz	r2, 800e694 <_malloc_r+0xdc>
 800e63a:	f8c8 7000 	str.w	r7, [r8]
 800e63e:	e00f      	b.n	800e660 <_malloc_r+0xa8>
 800e640:	6822      	ldr	r2, [r4, #0]
 800e642:	1b52      	subs	r2, r2, r5
 800e644:	d420      	bmi.n	800e688 <_malloc_r+0xd0>
 800e646:	2a0b      	cmp	r2, #11
 800e648:	d917      	bls.n	800e67a <_malloc_r+0xc2>
 800e64a:	1961      	adds	r1, r4, r5
 800e64c:	42a3      	cmp	r3, r4
 800e64e:	6025      	str	r5, [r4, #0]
 800e650:	bf18      	it	ne
 800e652:	6059      	strne	r1, [r3, #4]
 800e654:	6863      	ldr	r3, [r4, #4]
 800e656:	bf08      	it	eq
 800e658:	f8c8 1000 	streq.w	r1, [r8]
 800e65c:	5162      	str	r2, [r4, r5]
 800e65e:	604b      	str	r3, [r1, #4]
 800e660:	4630      	mov	r0, r6
 800e662:	f000 f82f 	bl	800e6c4 <__malloc_unlock>
 800e666:	f104 000b 	add.w	r0, r4, #11
 800e66a:	1d23      	adds	r3, r4, #4
 800e66c:	f020 0007 	bic.w	r0, r0, #7
 800e670:	1ac2      	subs	r2, r0, r3
 800e672:	bf1c      	itt	ne
 800e674:	1a1b      	subne	r3, r3, r0
 800e676:	50a3      	strne	r3, [r4, r2]
 800e678:	e7af      	b.n	800e5da <_malloc_r+0x22>
 800e67a:	6862      	ldr	r2, [r4, #4]
 800e67c:	42a3      	cmp	r3, r4
 800e67e:	bf0c      	ite	eq
 800e680:	f8c8 2000 	streq.w	r2, [r8]
 800e684:	605a      	strne	r2, [r3, #4]
 800e686:	e7eb      	b.n	800e660 <_malloc_r+0xa8>
 800e688:	4623      	mov	r3, r4
 800e68a:	6864      	ldr	r4, [r4, #4]
 800e68c:	e7ae      	b.n	800e5ec <_malloc_r+0x34>
 800e68e:	463c      	mov	r4, r7
 800e690:	687f      	ldr	r7, [r7, #4]
 800e692:	e7b6      	b.n	800e602 <_malloc_r+0x4a>
 800e694:	461a      	mov	r2, r3
 800e696:	685b      	ldr	r3, [r3, #4]
 800e698:	42a3      	cmp	r3, r4
 800e69a:	d1fb      	bne.n	800e694 <_malloc_r+0xdc>
 800e69c:	2300      	movs	r3, #0
 800e69e:	6053      	str	r3, [r2, #4]
 800e6a0:	e7de      	b.n	800e660 <_malloc_r+0xa8>
 800e6a2:	230c      	movs	r3, #12
 800e6a4:	6033      	str	r3, [r6, #0]
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	f000 f80c 	bl	800e6c4 <__malloc_unlock>
 800e6ac:	e794      	b.n	800e5d8 <_malloc_r+0x20>
 800e6ae:	6005      	str	r5, [r0, #0]
 800e6b0:	e7d6      	b.n	800e660 <_malloc_r+0xa8>
 800e6b2:	bf00      	nop
 800e6b4:	20000488 	.word	0x20000488

0800e6b8 <__malloc_lock>:
 800e6b8:	4801      	ldr	r0, [pc, #4]	@ (800e6c0 <__malloc_lock+0x8>)
 800e6ba:	f7ff bf06 	b.w	800e4ca <__retarget_lock_acquire_recursive>
 800e6be:	bf00      	nop
 800e6c0:	20000480 	.word	0x20000480

0800e6c4 <__malloc_unlock>:
 800e6c4:	4801      	ldr	r0, [pc, #4]	@ (800e6cc <__malloc_unlock+0x8>)
 800e6c6:	f7ff bf01 	b.w	800e4cc <__retarget_lock_release_recursive>
 800e6ca:	bf00      	nop
 800e6cc:	20000480 	.word	0x20000480

0800e6d0 <__ssputs_r>:
 800e6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6d4:	688e      	ldr	r6, [r1, #8]
 800e6d6:	461f      	mov	r7, r3
 800e6d8:	42be      	cmp	r6, r7
 800e6da:	680b      	ldr	r3, [r1, #0]
 800e6dc:	4682      	mov	sl, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	4690      	mov	r8, r2
 800e6e2:	d82d      	bhi.n	800e740 <__ssputs_r+0x70>
 800e6e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e6e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e6ec:	d026      	beq.n	800e73c <__ssputs_r+0x6c>
 800e6ee:	6965      	ldr	r5, [r4, #20]
 800e6f0:	6909      	ldr	r1, [r1, #16]
 800e6f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e6f6:	eba3 0901 	sub.w	r9, r3, r1
 800e6fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e6fe:	1c7b      	adds	r3, r7, #1
 800e700:	444b      	add	r3, r9
 800e702:	106d      	asrs	r5, r5, #1
 800e704:	429d      	cmp	r5, r3
 800e706:	bf38      	it	cc
 800e708:	461d      	movcc	r5, r3
 800e70a:	0553      	lsls	r3, r2, #21
 800e70c:	d527      	bpl.n	800e75e <__ssputs_r+0x8e>
 800e70e:	4629      	mov	r1, r5
 800e710:	f7ff ff52 	bl	800e5b8 <_malloc_r>
 800e714:	4606      	mov	r6, r0
 800e716:	b360      	cbz	r0, 800e772 <__ssputs_r+0xa2>
 800e718:	6921      	ldr	r1, [r4, #16]
 800e71a:	464a      	mov	r2, r9
 800e71c:	f000 fc16 	bl	800ef4c <memcpy>
 800e720:	89a3      	ldrh	r3, [r4, #12]
 800e722:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e72a:	81a3      	strh	r3, [r4, #12]
 800e72c:	6126      	str	r6, [r4, #16]
 800e72e:	6165      	str	r5, [r4, #20]
 800e730:	444e      	add	r6, r9
 800e732:	eba5 0509 	sub.w	r5, r5, r9
 800e736:	6026      	str	r6, [r4, #0]
 800e738:	60a5      	str	r5, [r4, #8]
 800e73a:	463e      	mov	r6, r7
 800e73c:	42be      	cmp	r6, r7
 800e73e:	d900      	bls.n	800e742 <__ssputs_r+0x72>
 800e740:	463e      	mov	r6, r7
 800e742:	6820      	ldr	r0, [r4, #0]
 800e744:	4632      	mov	r2, r6
 800e746:	4641      	mov	r1, r8
 800e748:	f000 fbb4 	bl	800eeb4 <memmove>
 800e74c:	68a3      	ldr	r3, [r4, #8]
 800e74e:	1b9b      	subs	r3, r3, r6
 800e750:	60a3      	str	r3, [r4, #8]
 800e752:	6823      	ldr	r3, [r4, #0]
 800e754:	4433      	add	r3, r6
 800e756:	6023      	str	r3, [r4, #0]
 800e758:	2000      	movs	r0, #0
 800e75a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e75e:	462a      	mov	r2, r5
 800e760:	f000 fc02 	bl	800ef68 <_realloc_r>
 800e764:	4606      	mov	r6, r0
 800e766:	2800      	cmp	r0, #0
 800e768:	d1e0      	bne.n	800e72c <__ssputs_r+0x5c>
 800e76a:	6921      	ldr	r1, [r4, #16]
 800e76c:	4650      	mov	r0, sl
 800e76e:	f7ff feb7 	bl	800e4e0 <_free_r>
 800e772:	230c      	movs	r3, #12
 800e774:	f8ca 3000 	str.w	r3, [sl]
 800e778:	89a3      	ldrh	r3, [r4, #12]
 800e77a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e77e:	81a3      	strh	r3, [r4, #12]
 800e780:	f04f 30ff 	mov.w	r0, #4294967295
 800e784:	e7e9      	b.n	800e75a <__ssputs_r+0x8a>
	...

0800e788 <_svfiprintf_r>:
 800e788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e78c:	4698      	mov	r8, r3
 800e78e:	898b      	ldrh	r3, [r1, #12]
 800e790:	061b      	lsls	r3, r3, #24
 800e792:	b09d      	sub	sp, #116	@ 0x74
 800e794:	4607      	mov	r7, r0
 800e796:	460d      	mov	r5, r1
 800e798:	4614      	mov	r4, r2
 800e79a:	d510      	bpl.n	800e7be <_svfiprintf_r+0x36>
 800e79c:	690b      	ldr	r3, [r1, #16]
 800e79e:	b973      	cbnz	r3, 800e7be <_svfiprintf_r+0x36>
 800e7a0:	2140      	movs	r1, #64	@ 0x40
 800e7a2:	f7ff ff09 	bl	800e5b8 <_malloc_r>
 800e7a6:	6028      	str	r0, [r5, #0]
 800e7a8:	6128      	str	r0, [r5, #16]
 800e7aa:	b930      	cbnz	r0, 800e7ba <_svfiprintf_r+0x32>
 800e7ac:	230c      	movs	r3, #12
 800e7ae:	603b      	str	r3, [r7, #0]
 800e7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e7b4:	b01d      	add	sp, #116	@ 0x74
 800e7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ba:	2340      	movs	r3, #64	@ 0x40
 800e7bc:	616b      	str	r3, [r5, #20]
 800e7be:	2300      	movs	r3, #0
 800e7c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7c2:	2320      	movs	r3, #32
 800e7c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7cc:	2330      	movs	r3, #48	@ 0x30
 800e7ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e96c <_svfiprintf_r+0x1e4>
 800e7d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7d6:	f04f 0901 	mov.w	r9, #1
 800e7da:	4623      	mov	r3, r4
 800e7dc:	469a      	mov	sl, r3
 800e7de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7e2:	b10a      	cbz	r2, 800e7e8 <_svfiprintf_r+0x60>
 800e7e4:	2a25      	cmp	r2, #37	@ 0x25
 800e7e6:	d1f9      	bne.n	800e7dc <_svfiprintf_r+0x54>
 800e7e8:	ebba 0b04 	subs.w	fp, sl, r4
 800e7ec:	d00b      	beq.n	800e806 <_svfiprintf_r+0x7e>
 800e7ee:	465b      	mov	r3, fp
 800e7f0:	4622      	mov	r2, r4
 800e7f2:	4629      	mov	r1, r5
 800e7f4:	4638      	mov	r0, r7
 800e7f6:	f7ff ff6b 	bl	800e6d0 <__ssputs_r>
 800e7fa:	3001      	adds	r0, #1
 800e7fc:	f000 80a7 	beq.w	800e94e <_svfiprintf_r+0x1c6>
 800e800:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e802:	445a      	add	r2, fp
 800e804:	9209      	str	r2, [sp, #36]	@ 0x24
 800e806:	f89a 3000 	ldrb.w	r3, [sl]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	f000 809f 	beq.w	800e94e <_svfiprintf_r+0x1c6>
 800e810:	2300      	movs	r3, #0
 800e812:	f04f 32ff 	mov.w	r2, #4294967295
 800e816:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e81a:	f10a 0a01 	add.w	sl, sl, #1
 800e81e:	9304      	str	r3, [sp, #16]
 800e820:	9307      	str	r3, [sp, #28]
 800e822:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e826:	931a      	str	r3, [sp, #104]	@ 0x68
 800e828:	4654      	mov	r4, sl
 800e82a:	2205      	movs	r2, #5
 800e82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e830:	484e      	ldr	r0, [pc, #312]	@ (800e96c <_svfiprintf_r+0x1e4>)
 800e832:	f7f1 fce5 	bl	8000200 <memchr>
 800e836:	9a04      	ldr	r2, [sp, #16]
 800e838:	b9d8      	cbnz	r0, 800e872 <_svfiprintf_r+0xea>
 800e83a:	06d0      	lsls	r0, r2, #27
 800e83c:	bf44      	itt	mi
 800e83e:	2320      	movmi	r3, #32
 800e840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e844:	0711      	lsls	r1, r2, #28
 800e846:	bf44      	itt	mi
 800e848:	232b      	movmi	r3, #43	@ 0x2b
 800e84a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e84e:	f89a 3000 	ldrb.w	r3, [sl]
 800e852:	2b2a      	cmp	r3, #42	@ 0x2a
 800e854:	d015      	beq.n	800e882 <_svfiprintf_r+0xfa>
 800e856:	9a07      	ldr	r2, [sp, #28]
 800e858:	4654      	mov	r4, sl
 800e85a:	2000      	movs	r0, #0
 800e85c:	f04f 0c0a 	mov.w	ip, #10
 800e860:	4621      	mov	r1, r4
 800e862:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e866:	3b30      	subs	r3, #48	@ 0x30
 800e868:	2b09      	cmp	r3, #9
 800e86a:	d94b      	bls.n	800e904 <_svfiprintf_r+0x17c>
 800e86c:	b1b0      	cbz	r0, 800e89c <_svfiprintf_r+0x114>
 800e86e:	9207      	str	r2, [sp, #28]
 800e870:	e014      	b.n	800e89c <_svfiprintf_r+0x114>
 800e872:	eba0 0308 	sub.w	r3, r0, r8
 800e876:	fa09 f303 	lsl.w	r3, r9, r3
 800e87a:	4313      	orrs	r3, r2
 800e87c:	9304      	str	r3, [sp, #16]
 800e87e:	46a2      	mov	sl, r4
 800e880:	e7d2      	b.n	800e828 <_svfiprintf_r+0xa0>
 800e882:	9b03      	ldr	r3, [sp, #12]
 800e884:	1d19      	adds	r1, r3, #4
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	9103      	str	r1, [sp, #12]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	bfbb      	ittet	lt
 800e88e:	425b      	neglt	r3, r3
 800e890:	f042 0202 	orrlt.w	r2, r2, #2
 800e894:	9307      	strge	r3, [sp, #28]
 800e896:	9307      	strlt	r3, [sp, #28]
 800e898:	bfb8      	it	lt
 800e89a:	9204      	strlt	r2, [sp, #16]
 800e89c:	7823      	ldrb	r3, [r4, #0]
 800e89e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8a0:	d10a      	bne.n	800e8b8 <_svfiprintf_r+0x130>
 800e8a2:	7863      	ldrb	r3, [r4, #1]
 800e8a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8a6:	d132      	bne.n	800e90e <_svfiprintf_r+0x186>
 800e8a8:	9b03      	ldr	r3, [sp, #12]
 800e8aa:	1d1a      	adds	r2, r3, #4
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	9203      	str	r2, [sp, #12]
 800e8b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e8b4:	3402      	adds	r4, #2
 800e8b6:	9305      	str	r3, [sp, #20]
 800e8b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e97c <_svfiprintf_r+0x1f4>
 800e8bc:	7821      	ldrb	r1, [r4, #0]
 800e8be:	2203      	movs	r2, #3
 800e8c0:	4650      	mov	r0, sl
 800e8c2:	f7f1 fc9d 	bl	8000200 <memchr>
 800e8c6:	b138      	cbz	r0, 800e8d8 <_svfiprintf_r+0x150>
 800e8c8:	9b04      	ldr	r3, [sp, #16]
 800e8ca:	eba0 000a 	sub.w	r0, r0, sl
 800e8ce:	2240      	movs	r2, #64	@ 0x40
 800e8d0:	4082      	lsls	r2, r0
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	3401      	adds	r4, #1
 800e8d6:	9304      	str	r3, [sp, #16]
 800e8d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8dc:	4824      	ldr	r0, [pc, #144]	@ (800e970 <_svfiprintf_r+0x1e8>)
 800e8de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8e2:	2206      	movs	r2, #6
 800e8e4:	f7f1 fc8c 	bl	8000200 <memchr>
 800e8e8:	2800      	cmp	r0, #0
 800e8ea:	d036      	beq.n	800e95a <_svfiprintf_r+0x1d2>
 800e8ec:	4b21      	ldr	r3, [pc, #132]	@ (800e974 <_svfiprintf_r+0x1ec>)
 800e8ee:	bb1b      	cbnz	r3, 800e938 <_svfiprintf_r+0x1b0>
 800e8f0:	9b03      	ldr	r3, [sp, #12]
 800e8f2:	3307      	adds	r3, #7
 800e8f4:	f023 0307 	bic.w	r3, r3, #7
 800e8f8:	3308      	adds	r3, #8
 800e8fa:	9303      	str	r3, [sp, #12]
 800e8fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8fe:	4433      	add	r3, r6
 800e900:	9309      	str	r3, [sp, #36]	@ 0x24
 800e902:	e76a      	b.n	800e7da <_svfiprintf_r+0x52>
 800e904:	fb0c 3202 	mla	r2, ip, r2, r3
 800e908:	460c      	mov	r4, r1
 800e90a:	2001      	movs	r0, #1
 800e90c:	e7a8      	b.n	800e860 <_svfiprintf_r+0xd8>
 800e90e:	2300      	movs	r3, #0
 800e910:	3401      	adds	r4, #1
 800e912:	9305      	str	r3, [sp, #20]
 800e914:	4619      	mov	r1, r3
 800e916:	f04f 0c0a 	mov.w	ip, #10
 800e91a:	4620      	mov	r0, r4
 800e91c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e920:	3a30      	subs	r2, #48	@ 0x30
 800e922:	2a09      	cmp	r2, #9
 800e924:	d903      	bls.n	800e92e <_svfiprintf_r+0x1a6>
 800e926:	2b00      	cmp	r3, #0
 800e928:	d0c6      	beq.n	800e8b8 <_svfiprintf_r+0x130>
 800e92a:	9105      	str	r1, [sp, #20]
 800e92c:	e7c4      	b.n	800e8b8 <_svfiprintf_r+0x130>
 800e92e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e932:	4604      	mov	r4, r0
 800e934:	2301      	movs	r3, #1
 800e936:	e7f0      	b.n	800e91a <_svfiprintf_r+0x192>
 800e938:	ab03      	add	r3, sp, #12
 800e93a:	9300      	str	r3, [sp, #0]
 800e93c:	462a      	mov	r2, r5
 800e93e:	4b0e      	ldr	r3, [pc, #56]	@ (800e978 <_svfiprintf_r+0x1f0>)
 800e940:	a904      	add	r1, sp, #16
 800e942:	4638      	mov	r0, r7
 800e944:	f3af 8000 	nop.w
 800e948:	1c42      	adds	r2, r0, #1
 800e94a:	4606      	mov	r6, r0
 800e94c:	d1d6      	bne.n	800e8fc <_svfiprintf_r+0x174>
 800e94e:	89ab      	ldrh	r3, [r5, #12]
 800e950:	065b      	lsls	r3, r3, #25
 800e952:	f53f af2d 	bmi.w	800e7b0 <_svfiprintf_r+0x28>
 800e956:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e958:	e72c      	b.n	800e7b4 <_svfiprintf_r+0x2c>
 800e95a:	ab03      	add	r3, sp, #12
 800e95c:	9300      	str	r3, [sp, #0]
 800e95e:	462a      	mov	r2, r5
 800e960:	4b05      	ldr	r3, [pc, #20]	@ (800e978 <_svfiprintf_r+0x1f0>)
 800e962:	a904      	add	r1, sp, #16
 800e964:	4638      	mov	r0, r7
 800e966:	f000 f879 	bl	800ea5c <_printf_i>
 800e96a:	e7ed      	b.n	800e948 <_svfiprintf_r+0x1c0>
 800e96c:	0800f520 	.word	0x0800f520
 800e970:	0800f52a 	.word	0x0800f52a
 800e974:	00000000 	.word	0x00000000
 800e978:	0800e6d1 	.word	0x0800e6d1
 800e97c:	0800f526 	.word	0x0800f526

0800e980 <_printf_common>:
 800e980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e984:	4616      	mov	r6, r2
 800e986:	4698      	mov	r8, r3
 800e988:	688a      	ldr	r2, [r1, #8]
 800e98a:	690b      	ldr	r3, [r1, #16]
 800e98c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e990:	4293      	cmp	r3, r2
 800e992:	bfb8      	it	lt
 800e994:	4613      	movlt	r3, r2
 800e996:	6033      	str	r3, [r6, #0]
 800e998:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e99c:	4607      	mov	r7, r0
 800e99e:	460c      	mov	r4, r1
 800e9a0:	b10a      	cbz	r2, 800e9a6 <_printf_common+0x26>
 800e9a2:	3301      	adds	r3, #1
 800e9a4:	6033      	str	r3, [r6, #0]
 800e9a6:	6823      	ldr	r3, [r4, #0]
 800e9a8:	0699      	lsls	r1, r3, #26
 800e9aa:	bf42      	ittt	mi
 800e9ac:	6833      	ldrmi	r3, [r6, #0]
 800e9ae:	3302      	addmi	r3, #2
 800e9b0:	6033      	strmi	r3, [r6, #0]
 800e9b2:	6825      	ldr	r5, [r4, #0]
 800e9b4:	f015 0506 	ands.w	r5, r5, #6
 800e9b8:	d106      	bne.n	800e9c8 <_printf_common+0x48>
 800e9ba:	f104 0a19 	add.w	sl, r4, #25
 800e9be:	68e3      	ldr	r3, [r4, #12]
 800e9c0:	6832      	ldr	r2, [r6, #0]
 800e9c2:	1a9b      	subs	r3, r3, r2
 800e9c4:	42ab      	cmp	r3, r5
 800e9c6:	dc26      	bgt.n	800ea16 <_printf_common+0x96>
 800e9c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e9cc:	6822      	ldr	r2, [r4, #0]
 800e9ce:	3b00      	subs	r3, #0
 800e9d0:	bf18      	it	ne
 800e9d2:	2301      	movne	r3, #1
 800e9d4:	0692      	lsls	r2, r2, #26
 800e9d6:	d42b      	bmi.n	800ea30 <_printf_common+0xb0>
 800e9d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e9dc:	4641      	mov	r1, r8
 800e9de:	4638      	mov	r0, r7
 800e9e0:	47c8      	blx	r9
 800e9e2:	3001      	adds	r0, #1
 800e9e4:	d01e      	beq.n	800ea24 <_printf_common+0xa4>
 800e9e6:	6823      	ldr	r3, [r4, #0]
 800e9e8:	6922      	ldr	r2, [r4, #16]
 800e9ea:	f003 0306 	and.w	r3, r3, #6
 800e9ee:	2b04      	cmp	r3, #4
 800e9f0:	bf02      	ittt	eq
 800e9f2:	68e5      	ldreq	r5, [r4, #12]
 800e9f4:	6833      	ldreq	r3, [r6, #0]
 800e9f6:	1aed      	subeq	r5, r5, r3
 800e9f8:	68a3      	ldr	r3, [r4, #8]
 800e9fa:	bf0c      	ite	eq
 800e9fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ea00:	2500      	movne	r5, #0
 800ea02:	4293      	cmp	r3, r2
 800ea04:	bfc4      	itt	gt
 800ea06:	1a9b      	subgt	r3, r3, r2
 800ea08:	18ed      	addgt	r5, r5, r3
 800ea0a:	2600      	movs	r6, #0
 800ea0c:	341a      	adds	r4, #26
 800ea0e:	42b5      	cmp	r5, r6
 800ea10:	d11a      	bne.n	800ea48 <_printf_common+0xc8>
 800ea12:	2000      	movs	r0, #0
 800ea14:	e008      	b.n	800ea28 <_printf_common+0xa8>
 800ea16:	2301      	movs	r3, #1
 800ea18:	4652      	mov	r2, sl
 800ea1a:	4641      	mov	r1, r8
 800ea1c:	4638      	mov	r0, r7
 800ea1e:	47c8      	blx	r9
 800ea20:	3001      	adds	r0, #1
 800ea22:	d103      	bne.n	800ea2c <_printf_common+0xac>
 800ea24:	f04f 30ff 	mov.w	r0, #4294967295
 800ea28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea2c:	3501      	adds	r5, #1
 800ea2e:	e7c6      	b.n	800e9be <_printf_common+0x3e>
 800ea30:	18e1      	adds	r1, r4, r3
 800ea32:	1c5a      	adds	r2, r3, #1
 800ea34:	2030      	movs	r0, #48	@ 0x30
 800ea36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ea3a:	4422      	add	r2, r4
 800ea3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ea40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ea44:	3302      	adds	r3, #2
 800ea46:	e7c7      	b.n	800e9d8 <_printf_common+0x58>
 800ea48:	2301      	movs	r3, #1
 800ea4a:	4622      	mov	r2, r4
 800ea4c:	4641      	mov	r1, r8
 800ea4e:	4638      	mov	r0, r7
 800ea50:	47c8      	blx	r9
 800ea52:	3001      	adds	r0, #1
 800ea54:	d0e6      	beq.n	800ea24 <_printf_common+0xa4>
 800ea56:	3601      	adds	r6, #1
 800ea58:	e7d9      	b.n	800ea0e <_printf_common+0x8e>
	...

0800ea5c <_printf_i>:
 800ea5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea60:	7e0f      	ldrb	r7, [r1, #24]
 800ea62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ea64:	2f78      	cmp	r7, #120	@ 0x78
 800ea66:	4691      	mov	r9, r2
 800ea68:	4680      	mov	r8, r0
 800ea6a:	460c      	mov	r4, r1
 800ea6c:	469a      	mov	sl, r3
 800ea6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ea72:	d807      	bhi.n	800ea84 <_printf_i+0x28>
 800ea74:	2f62      	cmp	r7, #98	@ 0x62
 800ea76:	d80a      	bhi.n	800ea8e <_printf_i+0x32>
 800ea78:	2f00      	cmp	r7, #0
 800ea7a:	f000 80d1 	beq.w	800ec20 <_printf_i+0x1c4>
 800ea7e:	2f58      	cmp	r7, #88	@ 0x58
 800ea80:	f000 80b8 	beq.w	800ebf4 <_printf_i+0x198>
 800ea84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ea8c:	e03a      	b.n	800eb04 <_printf_i+0xa8>
 800ea8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ea92:	2b15      	cmp	r3, #21
 800ea94:	d8f6      	bhi.n	800ea84 <_printf_i+0x28>
 800ea96:	a101      	add	r1, pc, #4	@ (adr r1, 800ea9c <_printf_i+0x40>)
 800ea98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea9c:	0800eaf5 	.word	0x0800eaf5
 800eaa0:	0800eb09 	.word	0x0800eb09
 800eaa4:	0800ea85 	.word	0x0800ea85
 800eaa8:	0800ea85 	.word	0x0800ea85
 800eaac:	0800ea85 	.word	0x0800ea85
 800eab0:	0800ea85 	.word	0x0800ea85
 800eab4:	0800eb09 	.word	0x0800eb09
 800eab8:	0800ea85 	.word	0x0800ea85
 800eabc:	0800ea85 	.word	0x0800ea85
 800eac0:	0800ea85 	.word	0x0800ea85
 800eac4:	0800ea85 	.word	0x0800ea85
 800eac8:	0800ec07 	.word	0x0800ec07
 800eacc:	0800eb33 	.word	0x0800eb33
 800ead0:	0800ebc1 	.word	0x0800ebc1
 800ead4:	0800ea85 	.word	0x0800ea85
 800ead8:	0800ea85 	.word	0x0800ea85
 800eadc:	0800ec29 	.word	0x0800ec29
 800eae0:	0800ea85 	.word	0x0800ea85
 800eae4:	0800eb33 	.word	0x0800eb33
 800eae8:	0800ea85 	.word	0x0800ea85
 800eaec:	0800ea85 	.word	0x0800ea85
 800eaf0:	0800ebc9 	.word	0x0800ebc9
 800eaf4:	6833      	ldr	r3, [r6, #0]
 800eaf6:	1d1a      	adds	r2, r3, #4
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	6032      	str	r2, [r6, #0]
 800eafc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eb00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800eb04:	2301      	movs	r3, #1
 800eb06:	e09c      	b.n	800ec42 <_printf_i+0x1e6>
 800eb08:	6833      	ldr	r3, [r6, #0]
 800eb0a:	6820      	ldr	r0, [r4, #0]
 800eb0c:	1d19      	adds	r1, r3, #4
 800eb0e:	6031      	str	r1, [r6, #0]
 800eb10:	0606      	lsls	r6, r0, #24
 800eb12:	d501      	bpl.n	800eb18 <_printf_i+0xbc>
 800eb14:	681d      	ldr	r5, [r3, #0]
 800eb16:	e003      	b.n	800eb20 <_printf_i+0xc4>
 800eb18:	0645      	lsls	r5, r0, #25
 800eb1a:	d5fb      	bpl.n	800eb14 <_printf_i+0xb8>
 800eb1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800eb20:	2d00      	cmp	r5, #0
 800eb22:	da03      	bge.n	800eb2c <_printf_i+0xd0>
 800eb24:	232d      	movs	r3, #45	@ 0x2d
 800eb26:	426d      	negs	r5, r5
 800eb28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eb2c:	4858      	ldr	r0, [pc, #352]	@ (800ec90 <_printf_i+0x234>)
 800eb2e:	230a      	movs	r3, #10
 800eb30:	e011      	b.n	800eb56 <_printf_i+0xfa>
 800eb32:	6821      	ldr	r1, [r4, #0]
 800eb34:	6833      	ldr	r3, [r6, #0]
 800eb36:	0608      	lsls	r0, r1, #24
 800eb38:	f853 5b04 	ldr.w	r5, [r3], #4
 800eb3c:	d402      	bmi.n	800eb44 <_printf_i+0xe8>
 800eb3e:	0649      	lsls	r1, r1, #25
 800eb40:	bf48      	it	mi
 800eb42:	b2ad      	uxthmi	r5, r5
 800eb44:	2f6f      	cmp	r7, #111	@ 0x6f
 800eb46:	4852      	ldr	r0, [pc, #328]	@ (800ec90 <_printf_i+0x234>)
 800eb48:	6033      	str	r3, [r6, #0]
 800eb4a:	bf14      	ite	ne
 800eb4c:	230a      	movne	r3, #10
 800eb4e:	2308      	moveq	r3, #8
 800eb50:	2100      	movs	r1, #0
 800eb52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eb56:	6866      	ldr	r6, [r4, #4]
 800eb58:	60a6      	str	r6, [r4, #8]
 800eb5a:	2e00      	cmp	r6, #0
 800eb5c:	db05      	blt.n	800eb6a <_printf_i+0x10e>
 800eb5e:	6821      	ldr	r1, [r4, #0]
 800eb60:	432e      	orrs	r6, r5
 800eb62:	f021 0104 	bic.w	r1, r1, #4
 800eb66:	6021      	str	r1, [r4, #0]
 800eb68:	d04b      	beq.n	800ec02 <_printf_i+0x1a6>
 800eb6a:	4616      	mov	r6, r2
 800eb6c:	fbb5 f1f3 	udiv	r1, r5, r3
 800eb70:	fb03 5711 	mls	r7, r3, r1, r5
 800eb74:	5dc7      	ldrb	r7, [r0, r7]
 800eb76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eb7a:	462f      	mov	r7, r5
 800eb7c:	42bb      	cmp	r3, r7
 800eb7e:	460d      	mov	r5, r1
 800eb80:	d9f4      	bls.n	800eb6c <_printf_i+0x110>
 800eb82:	2b08      	cmp	r3, #8
 800eb84:	d10b      	bne.n	800eb9e <_printf_i+0x142>
 800eb86:	6823      	ldr	r3, [r4, #0]
 800eb88:	07df      	lsls	r7, r3, #31
 800eb8a:	d508      	bpl.n	800eb9e <_printf_i+0x142>
 800eb8c:	6923      	ldr	r3, [r4, #16]
 800eb8e:	6861      	ldr	r1, [r4, #4]
 800eb90:	4299      	cmp	r1, r3
 800eb92:	bfde      	ittt	le
 800eb94:	2330      	movle	r3, #48	@ 0x30
 800eb96:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eb9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eb9e:	1b92      	subs	r2, r2, r6
 800eba0:	6122      	str	r2, [r4, #16]
 800eba2:	f8cd a000 	str.w	sl, [sp]
 800eba6:	464b      	mov	r3, r9
 800eba8:	aa03      	add	r2, sp, #12
 800ebaa:	4621      	mov	r1, r4
 800ebac:	4640      	mov	r0, r8
 800ebae:	f7ff fee7 	bl	800e980 <_printf_common>
 800ebb2:	3001      	adds	r0, #1
 800ebb4:	d14a      	bne.n	800ec4c <_printf_i+0x1f0>
 800ebb6:	f04f 30ff 	mov.w	r0, #4294967295
 800ebba:	b004      	add	sp, #16
 800ebbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc0:	6823      	ldr	r3, [r4, #0]
 800ebc2:	f043 0320 	orr.w	r3, r3, #32
 800ebc6:	6023      	str	r3, [r4, #0]
 800ebc8:	4832      	ldr	r0, [pc, #200]	@ (800ec94 <_printf_i+0x238>)
 800ebca:	2778      	movs	r7, #120	@ 0x78
 800ebcc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ebd0:	6823      	ldr	r3, [r4, #0]
 800ebd2:	6831      	ldr	r1, [r6, #0]
 800ebd4:	061f      	lsls	r7, r3, #24
 800ebd6:	f851 5b04 	ldr.w	r5, [r1], #4
 800ebda:	d402      	bmi.n	800ebe2 <_printf_i+0x186>
 800ebdc:	065f      	lsls	r7, r3, #25
 800ebde:	bf48      	it	mi
 800ebe0:	b2ad      	uxthmi	r5, r5
 800ebe2:	6031      	str	r1, [r6, #0]
 800ebe4:	07d9      	lsls	r1, r3, #31
 800ebe6:	bf44      	itt	mi
 800ebe8:	f043 0320 	orrmi.w	r3, r3, #32
 800ebec:	6023      	strmi	r3, [r4, #0]
 800ebee:	b11d      	cbz	r5, 800ebf8 <_printf_i+0x19c>
 800ebf0:	2310      	movs	r3, #16
 800ebf2:	e7ad      	b.n	800eb50 <_printf_i+0xf4>
 800ebf4:	4826      	ldr	r0, [pc, #152]	@ (800ec90 <_printf_i+0x234>)
 800ebf6:	e7e9      	b.n	800ebcc <_printf_i+0x170>
 800ebf8:	6823      	ldr	r3, [r4, #0]
 800ebfa:	f023 0320 	bic.w	r3, r3, #32
 800ebfe:	6023      	str	r3, [r4, #0]
 800ec00:	e7f6      	b.n	800ebf0 <_printf_i+0x194>
 800ec02:	4616      	mov	r6, r2
 800ec04:	e7bd      	b.n	800eb82 <_printf_i+0x126>
 800ec06:	6833      	ldr	r3, [r6, #0]
 800ec08:	6825      	ldr	r5, [r4, #0]
 800ec0a:	6961      	ldr	r1, [r4, #20]
 800ec0c:	1d18      	adds	r0, r3, #4
 800ec0e:	6030      	str	r0, [r6, #0]
 800ec10:	062e      	lsls	r6, r5, #24
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	d501      	bpl.n	800ec1a <_printf_i+0x1be>
 800ec16:	6019      	str	r1, [r3, #0]
 800ec18:	e002      	b.n	800ec20 <_printf_i+0x1c4>
 800ec1a:	0668      	lsls	r0, r5, #25
 800ec1c:	d5fb      	bpl.n	800ec16 <_printf_i+0x1ba>
 800ec1e:	8019      	strh	r1, [r3, #0]
 800ec20:	2300      	movs	r3, #0
 800ec22:	6123      	str	r3, [r4, #16]
 800ec24:	4616      	mov	r6, r2
 800ec26:	e7bc      	b.n	800eba2 <_printf_i+0x146>
 800ec28:	6833      	ldr	r3, [r6, #0]
 800ec2a:	1d1a      	adds	r2, r3, #4
 800ec2c:	6032      	str	r2, [r6, #0]
 800ec2e:	681e      	ldr	r6, [r3, #0]
 800ec30:	6862      	ldr	r2, [r4, #4]
 800ec32:	2100      	movs	r1, #0
 800ec34:	4630      	mov	r0, r6
 800ec36:	f7f1 fae3 	bl	8000200 <memchr>
 800ec3a:	b108      	cbz	r0, 800ec40 <_printf_i+0x1e4>
 800ec3c:	1b80      	subs	r0, r0, r6
 800ec3e:	6060      	str	r0, [r4, #4]
 800ec40:	6863      	ldr	r3, [r4, #4]
 800ec42:	6123      	str	r3, [r4, #16]
 800ec44:	2300      	movs	r3, #0
 800ec46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec4a:	e7aa      	b.n	800eba2 <_printf_i+0x146>
 800ec4c:	6923      	ldr	r3, [r4, #16]
 800ec4e:	4632      	mov	r2, r6
 800ec50:	4649      	mov	r1, r9
 800ec52:	4640      	mov	r0, r8
 800ec54:	47d0      	blx	sl
 800ec56:	3001      	adds	r0, #1
 800ec58:	d0ad      	beq.n	800ebb6 <_printf_i+0x15a>
 800ec5a:	6823      	ldr	r3, [r4, #0]
 800ec5c:	079b      	lsls	r3, r3, #30
 800ec5e:	d413      	bmi.n	800ec88 <_printf_i+0x22c>
 800ec60:	68e0      	ldr	r0, [r4, #12]
 800ec62:	9b03      	ldr	r3, [sp, #12]
 800ec64:	4298      	cmp	r0, r3
 800ec66:	bfb8      	it	lt
 800ec68:	4618      	movlt	r0, r3
 800ec6a:	e7a6      	b.n	800ebba <_printf_i+0x15e>
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	4632      	mov	r2, r6
 800ec70:	4649      	mov	r1, r9
 800ec72:	4640      	mov	r0, r8
 800ec74:	47d0      	blx	sl
 800ec76:	3001      	adds	r0, #1
 800ec78:	d09d      	beq.n	800ebb6 <_printf_i+0x15a>
 800ec7a:	3501      	adds	r5, #1
 800ec7c:	68e3      	ldr	r3, [r4, #12]
 800ec7e:	9903      	ldr	r1, [sp, #12]
 800ec80:	1a5b      	subs	r3, r3, r1
 800ec82:	42ab      	cmp	r3, r5
 800ec84:	dcf2      	bgt.n	800ec6c <_printf_i+0x210>
 800ec86:	e7eb      	b.n	800ec60 <_printf_i+0x204>
 800ec88:	2500      	movs	r5, #0
 800ec8a:	f104 0619 	add.w	r6, r4, #25
 800ec8e:	e7f5      	b.n	800ec7c <_printf_i+0x220>
 800ec90:	0800f531 	.word	0x0800f531
 800ec94:	0800f542 	.word	0x0800f542

0800ec98 <__sflush_r>:
 800ec98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eca0:	0716      	lsls	r6, r2, #28
 800eca2:	4605      	mov	r5, r0
 800eca4:	460c      	mov	r4, r1
 800eca6:	d454      	bmi.n	800ed52 <__sflush_r+0xba>
 800eca8:	684b      	ldr	r3, [r1, #4]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	dc02      	bgt.n	800ecb4 <__sflush_r+0x1c>
 800ecae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	dd48      	ble.n	800ed46 <__sflush_r+0xae>
 800ecb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ecb6:	2e00      	cmp	r6, #0
 800ecb8:	d045      	beq.n	800ed46 <__sflush_r+0xae>
 800ecba:	2300      	movs	r3, #0
 800ecbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ecc0:	682f      	ldr	r7, [r5, #0]
 800ecc2:	6a21      	ldr	r1, [r4, #32]
 800ecc4:	602b      	str	r3, [r5, #0]
 800ecc6:	d030      	beq.n	800ed2a <__sflush_r+0x92>
 800ecc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ecca:	89a3      	ldrh	r3, [r4, #12]
 800eccc:	0759      	lsls	r1, r3, #29
 800ecce:	d505      	bpl.n	800ecdc <__sflush_r+0x44>
 800ecd0:	6863      	ldr	r3, [r4, #4]
 800ecd2:	1ad2      	subs	r2, r2, r3
 800ecd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ecd6:	b10b      	cbz	r3, 800ecdc <__sflush_r+0x44>
 800ecd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ecda:	1ad2      	subs	r2, r2, r3
 800ecdc:	2300      	movs	r3, #0
 800ecde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ece0:	6a21      	ldr	r1, [r4, #32]
 800ece2:	4628      	mov	r0, r5
 800ece4:	47b0      	blx	r6
 800ece6:	1c43      	adds	r3, r0, #1
 800ece8:	89a3      	ldrh	r3, [r4, #12]
 800ecea:	d106      	bne.n	800ecfa <__sflush_r+0x62>
 800ecec:	6829      	ldr	r1, [r5, #0]
 800ecee:	291d      	cmp	r1, #29
 800ecf0:	d82b      	bhi.n	800ed4a <__sflush_r+0xb2>
 800ecf2:	4a2a      	ldr	r2, [pc, #168]	@ (800ed9c <__sflush_r+0x104>)
 800ecf4:	40ca      	lsrs	r2, r1
 800ecf6:	07d6      	lsls	r6, r2, #31
 800ecf8:	d527      	bpl.n	800ed4a <__sflush_r+0xb2>
 800ecfa:	2200      	movs	r2, #0
 800ecfc:	6062      	str	r2, [r4, #4]
 800ecfe:	04d9      	lsls	r1, r3, #19
 800ed00:	6922      	ldr	r2, [r4, #16]
 800ed02:	6022      	str	r2, [r4, #0]
 800ed04:	d504      	bpl.n	800ed10 <__sflush_r+0x78>
 800ed06:	1c42      	adds	r2, r0, #1
 800ed08:	d101      	bne.n	800ed0e <__sflush_r+0x76>
 800ed0a:	682b      	ldr	r3, [r5, #0]
 800ed0c:	b903      	cbnz	r3, 800ed10 <__sflush_r+0x78>
 800ed0e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ed10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed12:	602f      	str	r7, [r5, #0]
 800ed14:	b1b9      	cbz	r1, 800ed46 <__sflush_r+0xae>
 800ed16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed1a:	4299      	cmp	r1, r3
 800ed1c:	d002      	beq.n	800ed24 <__sflush_r+0x8c>
 800ed1e:	4628      	mov	r0, r5
 800ed20:	f7ff fbde 	bl	800e4e0 <_free_r>
 800ed24:	2300      	movs	r3, #0
 800ed26:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed28:	e00d      	b.n	800ed46 <__sflush_r+0xae>
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	4628      	mov	r0, r5
 800ed2e:	47b0      	blx	r6
 800ed30:	4602      	mov	r2, r0
 800ed32:	1c50      	adds	r0, r2, #1
 800ed34:	d1c9      	bne.n	800ecca <__sflush_r+0x32>
 800ed36:	682b      	ldr	r3, [r5, #0]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d0c6      	beq.n	800ecca <__sflush_r+0x32>
 800ed3c:	2b1d      	cmp	r3, #29
 800ed3e:	d001      	beq.n	800ed44 <__sflush_r+0xac>
 800ed40:	2b16      	cmp	r3, #22
 800ed42:	d11e      	bne.n	800ed82 <__sflush_r+0xea>
 800ed44:	602f      	str	r7, [r5, #0]
 800ed46:	2000      	movs	r0, #0
 800ed48:	e022      	b.n	800ed90 <__sflush_r+0xf8>
 800ed4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed4e:	b21b      	sxth	r3, r3
 800ed50:	e01b      	b.n	800ed8a <__sflush_r+0xf2>
 800ed52:	690f      	ldr	r7, [r1, #16]
 800ed54:	2f00      	cmp	r7, #0
 800ed56:	d0f6      	beq.n	800ed46 <__sflush_r+0xae>
 800ed58:	0793      	lsls	r3, r2, #30
 800ed5a:	680e      	ldr	r6, [r1, #0]
 800ed5c:	bf08      	it	eq
 800ed5e:	694b      	ldreq	r3, [r1, #20]
 800ed60:	600f      	str	r7, [r1, #0]
 800ed62:	bf18      	it	ne
 800ed64:	2300      	movne	r3, #0
 800ed66:	eba6 0807 	sub.w	r8, r6, r7
 800ed6a:	608b      	str	r3, [r1, #8]
 800ed6c:	f1b8 0f00 	cmp.w	r8, #0
 800ed70:	dde9      	ble.n	800ed46 <__sflush_r+0xae>
 800ed72:	6a21      	ldr	r1, [r4, #32]
 800ed74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ed76:	4643      	mov	r3, r8
 800ed78:	463a      	mov	r2, r7
 800ed7a:	4628      	mov	r0, r5
 800ed7c:	47b0      	blx	r6
 800ed7e:	2800      	cmp	r0, #0
 800ed80:	dc08      	bgt.n	800ed94 <__sflush_r+0xfc>
 800ed82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed8a:	81a3      	strh	r3, [r4, #12]
 800ed8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed94:	4407      	add	r7, r0
 800ed96:	eba8 0800 	sub.w	r8, r8, r0
 800ed9a:	e7e7      	b.n	800ed6c <__sflush_r+0xd4>
 800ed9c:	20400001 	.word	0x20400001

0800eda0 <_fflush_r>:
 800eda0:	b538      	push	{r3, r4, r5, lr}
 800eda2:	690b      	ldr	r3, [r1, #16]
 800eda4:	4605      	mov	r5, r0
 800eda6:	460c      	mov	r4, r1
 800eda8:	b913      	cbnz	r3, 800edb0 <_fflush_r+0x10>
 800edaa:	2500      	movs	r5, #0
 800edac:	4628      	mov	r0, r5
 800edae:	bd38      	pop	{r3, r4, r5, pc}
 800edb0:	b118      	cbz	r0, 800edba <_fflush_r+0x1a>
 800edb2:	6a03      	ldr	r3, [r0, #32]
 800edb4:	b90b      	cbnz	r3, 800edba <_fflush_r+0x1a>
 800edb6:	f7ff f981 	bl	800e0bc <__sinit>
 800edba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d0f3      	beq.n	800edaa <_fflush_r+0xa>
 800edc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800edc4:	07d0      	lsls	r0, r2, #31
 800edc6:	d404      	bmi.n	800edd2 <_fflush_r+0x32>
 800edc8:	0599      	lsls	r1, r3, #22
 800edca:	d402      	bmi.n	800edd2 <_fflush_r+0x32>
 800edcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edce:	f7ff fb7c 	bl	800e4ca <__retarget_lock_acquire_recursive>
 800edd2:	4628      	mov	r0, r5
 800edd4:	4621      	mov	r1, r4
 800edd6:	f7ff ff5f 	bl	800ec98 <__sflush_r>
 800edda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eddc:	07da      	lsls	r2, r3, #31
 800edde:	4605      	mov	r5, r0
 800ede0:	d4e4      	bmi.n	800edac <_fflush_r+0xc>
 800ede2:	89a3      	ldrh	r3, [r4, #12]
 800ede4:	059b      	lsls	r3, r3, #22
 800ede6:	d4e1      	bmi.n	800edac <_fflush_r+0xc>
 800ede8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800edea:	f7ff fb6f 	bl	800e4cc <__retarget_lock_release_recursive>
 800edee:	e7dd      	b.n	800edac <_fflush_r+0xc>

0800edf0 <__swhatbuf_r>:
 800edf0:	b570      	push	{r4, r5, r6, lr}
 800edf2:	460c      	mov	r4, r1
 800edf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edf8:	2900      	cmp	r1, #0
 800edfa:	b096      	sub	sp, #88	@ 0x58
 800edfc:	4615      	mov	r5, r2
 800edfe:	461e      	mov	r6, r3
 800ee00:	da0d      	bge.n	800ee1e <__swhatbuf_r+0x2e>
 800ee02:	89a3      	ldrh	r3, [r4, #12]
 800ee04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee08:	f04f 0100 	mov.w	r1, #0
 800ee0c:	bf14      	ite	ne
 800ee0e:	2340      	movne	r3, #64	@ 0x40
 800ee10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee14:	2000      	movs	r0, #0
 800ee16:	6031      	str	r1, [r6, #0]
 800ee18:	602b      	str	r3, [r5, #0]
 800ee1a:	b016      	add	sp, #88	@ 0x58
 800ee1c:	bd70      	pop	{r4, r5, r6, pc}
 800ee1e:	466a      	mov	r2, sp
 800ee20:	f000 f862 	bl	800eee8 <_fstat_r>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	dbec      	blt.n	800ee02 <__swhatbuf_r+0x12>
 800ee28:	9901      	ldr	r1, [sp, #4]
 800ee2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee32:	4259      	negs	r1, r3
 800ee34:	4159      	adcs	r1, r3
 800ee36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee3a:	e7eb      	b.n	800ee14 <__swhatbuf_r+0x24>

0800ee3c <__smakebuf_r>:
 800ee3c:	898b      	ldrh	r3, [r1, #12]
 800ee3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee40:	079d      	lsls	r5, r3, #30
 800ee42:	4606      	mov	r6, r0
 800ee44:	460c      	mov	r4, r1
 800ee46:	d507      	bpl.n	800ee58 <__smakebuf_r+0x1c>
 800ee48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee4c:	6023      	str	r3, [r4, #0]
 800ee4e:	6123      	str	r3, [r4, #16]
 800ee50:	2301      	movs	r3, #1
 800ee52:	6163      	str	r3, [r4, #20]
 800ee54:	b003      	add	sp, #12
 800ee56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee58:	ab01      	add	r3, sp, #4
 800ee5a:	466a      	mov	r2, sp
 800ee5c:	f7ff ffc8 	bl	800edf0 <__swhatbuf_r>
 800ee60:	9f00      	ldr	r7, [sp, #0]
 800ee62:	4605      	mov	r5, r0
 800ee64:	4639      	mov	r1, r7
 800ee66:	4630      	mov	r0, r6
 800ee68:	f7ff fba6 	bl	800e5b8 <_malloc_r>
 800ee6c:	b948      	cbnz	r0, 800ee82 <__smakebuf_r+0x46>
 800ee6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee72:	059a      	lsls	r2, r3, #22
 800ee74:	d4ee      	bmi.n	800ee54 <__smakebuf_r+0x18>
 800ee76:	f023 0303 	bic.w	r3, r3, #3
 800ee7a:	f043 0302 	orr.w	r3, r3, #2
 800ee7e:	81a3      	strh	r3, [r4, #12]
 800ee80:	e7e2      	b.n	800ee48 <__smakebuf_r+0xc>
 800ee82:	89a3      	ldrh	r3, [r4, #12]
 800ee84:	6020      	str	r0, [r4, #0]
 800ee86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee8a:	81a3      	strh	r3, [r4, #12]
 800ee8c:	9b01      	ldr	r3, [sp, #4]
 800ee8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ee92:	b15b      	cbz	r3, 800eeac <__smakebuf_r+0x70>
 800ee94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee98:	4630      	mov	r0, r6
 800ee9a:	f000 f837 	bl	800ef0c <_isatty_r>
 800ee9e:	b128      	cbz	r0, 800eeac <__smakebuf_r+0x70>
 800eea0:	89a3      	ldrh	r3, [r4, #12]
 800eea2:	f023 0303 	bic.w	r3, r3, #3
 800eea6:	f043 0301 	orr.w	r3, r3, #1
 800eeaa:	81a3      	strh	r3, [r4, #12]
 800eeac:	89a3      	ldrh	r3, [r4, #12]
 800eeae:	431d      	orrs	r5, r3
 800eeb0:	81a5      	strh	r5, [r4, #12]
 800eeb2:	e7cf      	b.n	800ee54 <__smakebuf_r+0x18>

0800eeb4 <memmove>:
 800eeb4:	4288      	cmp	r0, r1
 800eeb6:	b510      	push	{r4, lr}
 800eeb8:	eb01 0402 	add.w	r4, r1, r2
 800eebc:	d902      	bls.n	800eec4 <memmove+0x10>
 800eebe:	4284      	cmp	r4, r0
 800eec0:	4623      	mov	r3, r4
 800eec2:	d807      	bhi.n	800eed4 <memmove+0x20>
 800eec4:	1e43      	subs	r3, r0, #1
 800eec6:	42a1      	cmp	r1, r4
 800eec8:	d008      	beq.n	800eedc <memmove+0x28>
 800eeca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eece:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eed2:	e7f8      	b.n	800eec6 <memmove+0x12>
 800eed4:	4402      	add	r2, r0
 800eed6:	4601      	mov	r1, r0
 800eed8:	428a      	cmp	r2, r1
 800eeda:	d100      	bne.n	800eede <memmove+0x2a>
 800eedc:	bd10      	pop	{r4, pc}
 800eede:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eee2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eee6:	e7f7      	b.n	800eed8 <memmove+0x24>

0800eee8 <_fstat_r>:
 800eee8:	b538      	push	{r3, r4, r5, lr}
 800eeea:	4d07      	ldr	r5, [pc, #28]	@ (800ef08 <_fstat_r+0x20>)
 800eeec:	2300      	movs	r3, #0
 800eeee:	4604      	mov	r4, r0
 800eef0:	4608      	mov	r0, r1
 800eef2:	4611      	mov	r1, r2
 800eef4:	602b      	str	r3, [r5, #0]
 800eef6:	f7f4 fb68 	bl	80035ca <_fstat>
 800eefa:	1c43      	adds	r3, r0, #1
 800eefc:	d102      	bne.n	800ef04 <_fstat_r+0x1c>
 800eefe:	682b      	ldr	r3, [r5, #0]
 800ef00:	b103      	cbz	r3, 800ef04 <_fstat_r+0x1c>
 800ef02:	6023      	str	r3, [r4, #0]
 800ef04:	bd38      	pop	{r3, r4, r5, pc}
 800ef06:	bf00      	nop
 800ef08:	2000047c 	.word	0x2000047c

0800ef0c <_isatty_r>:
 800ef0c:	b538      	push	{r3, r4, r5, lr}
 800ef0e:	4d06      	ldr	r5, [pc, #24]	@ (800ef28 <_isatty_r+0x1c>)
 800ef10:	2300      	movs	r3, #0
 800ef12:	4604      	mov	r4, r0
 800ef14:	4608      	mov	r0, r1
 800ef16:	602b      	str	r3, [r5, #0]
 800ef18:	f7f4 fb67 	bl	80035ea <_isatty>
 800ef1c:	1c43      	adds	r3, r0, #1
 800ef1e:	d102      	bne.n	800ef26 <_isatty_r+0x1a>
 800ef20:	682b      	ldr	r3, [r5, #0]
 800ef22:	b103      	cbz	r3, 800ef26 <_isatty_r+0x1a>
 800ef24:	6023      	str	r3, [r4, #0]
 800ef26:	bd38      	pop	{r3, r4, r5, pc}
 800ef28:	2000047c 	.word	0x2000047c

0800ef2c <_sbrk_r>:
 800ef2c:	b538      	push	{r3, r4, r5, lr}
 800ef2e:	4d06      	ldr	r5, [pc, #24]	@ (800ef48 <_sbrk_r+0x1c>)
 800ef30:	2300      	movs	r3, #0
 800ef32:	4604      	mov	r4, r0
 800ef34:	4608      	mov	r0, r1
 800ef36:	602b      	str	r3, [r5, #0]
 800ef38:	f7f4 fb70 	bl	800361c <_sbrk>
 800ef3c:	1c43      	adds	r3, r0, #1
 800ef3e:	d102      	bne.n	800ef46 <_sbrk_r+0x1a>
 800ef40:	682b      	ldr	r3, [r5, #0]
 800ef42:	b103      	cbz	r3, 800ef46 <_sbrk_r+0x1a>
 800ef44:	6023      	str	r3, [r4, #0]
 800ef46:	bd38      	pop	{r3, r4, r5, pc}
 800ef48:	2000047c 	.word	0x2000047c

0800ef4c <memcpy>:
 800ef4c:	440a      	add	r2, r1
 800ef4e:	4291      	cmp	r1, r2
 800ef50:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef54:	d100      	bne.n	800ef58 <memcpy+0xc>
 800ef56:	4770      	bx	lr
 800ef58:	b510      	push	{r4, lr}
 800ef5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef62:	4291      	cmp	r1, r2
 800ef64:	d1f9      	bne.n	800ef5a <memcpy+0xe>
 800ef66:	bd10      	pop	{r4, pc}

0800ef68 <_realloc_r>:
 800ef68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef6c:	4607      	mov	r7, r0
 800ef6e:	4614      	mov	r4, r2
 800ef70:	460d      	mov	r5, r1
 800ef72:	b921      	cbnz	r1, 800ef7e <_realloc_r+0x16>
 800ef74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef78:	4611      	mov	r1, r2
 800ef7a:	f7ff bb1d 	b.w	800e5b8 <_malloc_r>
 800ef7e:	b92a      	cbnz	r2, 800ef8c <_realloc_r+0x24>
 800ef80:	f7ff faae 	bl	800e4e0 <_free_r>
 800ef84:	4625      	mov	r5, r4
 800ef86:	4628      	mov	r0, r5
 800ef88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef8c:	f000 f81a 	bl	800efc4 <_malloc_usable_size_r>
 800ef90:	4284      	cmp	r4, r0
 800ef92:	4606      	mov	r6, r0
 800ef94:	d802      	bhi.n	800ef9c <_realloc_r+0x34>
 800ef96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ef9a:	d8f4      	bhi.n	800ef86 <_realloc_r+0x1e>
 800ef9c:	4621      	mov	r1, r4
 800ef9e:	4638      	mov	r0, r7
 800efa0:	f7ff fb0a 	bl	800e5b8 <_malloc_r>
 800efa4:	4680      	mov	r8, r0
 800efa6:	b908      	cbnz	r0, 800efac <_realloc_r+0x44>
 800efa8:	4645      	mov	r5, r8
 800efaa:	e7ec      	b.n	800ef86 <_realloc_r+0x1e>
 800efac:	42b4      	cmp	r4, r6
 800efae:	4622      	mov	r2, r4
 800efb0:	4629      	mov	r1, r5
 800efb2:	bf28      	it	cs
 800efb4:	4632      	movcs	r2, r6
 800efb6:	f7ff ffc9 	bl	800ef4c <memcpy>
 800efba:	4629      	mov	r1, r5
 800efbc:	4638      	mov	r0, r7
 800efbe:	f7ff fa8f 	bl	800e4e0 <_free_r>
 800efc2:	e7f1      	b.n	800efa8 <_realloc_r+0x40>

0800efc4 <_malloc_usable_size_r>:
 800efc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800efc8:	1f18      	subs	r0, r3, #4
 800efca:	2b00      	cmp	r3, #0
 800efcc:	bfbc      	itt	lt
 800efce:	580b      	ldrlt	r3, [r1, r0]
 800efd0:	18c0      	addlt	r0, r0, r3
 800efd2:	4770      	bx	lr

0800efd4 <_init>:
 800efd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efd6:	bf00      	nop
 800efd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efda:	bc08      	pop	{r3}
 800efdc:	469e      	mov	lr, r3
 800efde:	4770      	bx	lr

0800efe0 <_fini>:
 800efe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efe2:	bf00      	nop
 800efe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efe6:	bc08      	pop	{r3}
 800efe8:	469e      	mov	lr, r3
 800efea:	4770      	bx	lr
