//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
// On Tue Jul  9 16:18:43 BST 2019
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_verbosity              O     1 const
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// valid                          O     1
// addr                           O    32 reg
// word64                         O    64
// st_amo_val                     O    64
// exc                            O     1
// exc_code                       O     4 reg
// RDY_server_flush_request_put   O     1 reg
// RDY_server_flush_response_get  O     1
// RDY_tlb_flush                  O     1 const
// mem_master_awid                O     5
// mem_master_awaddr              O    64
// mem_master_awlen               O     8
// mem_master_awsize              O     3
// mem_master_awburst             O     2
// mem_master_awlock              O     1
// mem_master_awcache             O     4
// mem_master_awprot              O     3
// mem_master_awqos               O     4
// mem_master_awregion            O     4
// mem_master_awvalid             O     1
// mem_master_wdata               O    64
// mem_master_wstrb               O     8
// mem_master_wlast               O     1
// mem_master_wvalid              O     1
// mem_master_bready              O     1
// mem_master_arid                O     5
// mem_master_araddr              O    64
// mem_master_arlen               O     8
// mem_master_arsize              O     3
// mem_master_arburst             O     2
// mem_master_arlock              O     1
// mem_master_arcache             O     4
// mem_master_arprot              O     3
// mem_master_arqos               O     4
// mem_master_arregion            O     4
// mem_master_arvalid             O     1
// mem_master_rready              O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_verbosity_verbosity        I     4 reg
// req_op                         I     2
// req_f3                         I     3
// req_amo_funct7                 I     7 reg
// req_addr                       I    32
// req_st_value                   I    64
// req_priv                       I     2 unused
// req_sstatus_SUM                I     1 unused
// req_mstatus_MXR                I     1 unused
// req_satp                       I    32 unused
// mem_master_awready             I     1
// mem_master_wready              I     1
// mem_master_bid                 I     5
// mem_master_bresp               I     2
// mem_master_arready             I     1
// mem_master_rid                 I     5
// mem_master_rdata               I    64
// mem_master_rresp               I     2
// mem_master_rlast               I     1
// EN_set_verbosity               I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_req                         I     1
// EN_server_flush_request_put    I     1
// EN_server_flush_response_get   I     1
// EN_tlb_flush                   I     1 unused
// mem_master_bvalid              I     1
// mem_master_rvalid              I     1
//
// Combinational paths from inputs to outputs:
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_rvalid) -> valid
//   (mem_master_rid,
//    mem_master_rdata,
//    mem_master_rresp,
//    mem_master_rlast,
//    mem_master_rvalid) -> word64
//   EN_req -> mem_master_arid
//   EN_req -> mem_master_araddr
//   EN_req -> mem_master_arlen
//   EN_req -> mem_master_arsize
//   EN_req -> mem_master_arburst
//   EN_req -> mem_master_arlock
//   EN_req -> mem_master_arcache
//   EN_req -> mem_master_arprot
//   EN_req -> mem_master_arqos
//   EN_req -> mem_master_arregion
//   EN_req -> mem_master_aruser
//   EN_req -> mem_master_arvalid
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMMU_ICache(CLK,
		    RST_N,

		    set_verbosity_verbosity,
		    EN_set_verbosity,
		    RDY_set_verbosity,

		    EN_server_reset_request_put,
		    RDY_server_reset_request_put,

		    EN_server_reset_response_get,
		    RDY_server_reset_response_get,

		    req_op,
		    req_f3,
		    req_amo_funct7,
		    req_addr,
		    req_st_value,
		    req_priv,
		    req_sstatus_SUM,
		    req_mstatus_MXR,
		    req_satp,
		    EN_req,

		    valid,

		    addr,

		    word64,

		    st_amo_val,

		    exc,

		    exc_code,

		    EN_server_flush_request_put,
		    RDY_server_flush_request_put,

		    EN_server_flush_response_get,
		    RDY_server_flush_response_get,

		    EN_tlb_flush,
		    RDY_tlb_flush,

		    mem_master_awid,

		    mem_master_awaddr,

		    mem_master_awlen,

		    mem_master_awsize,

		    mem_master_awburst,

		    mem_master_awlock,

		    mem_master_awcache,

		    mem_master_awprot,

		    mem_master_awqos,

		    mem_master_awregion,

		    mem_master_awvalid,

		    mem_master_awready,

		    mem_master_wdata,

		    mem_master_wstrb,

		    mem_master_wlast,

		    mem_master_wvalid,

		    mem_master_wready,

		    mem_master_bid,
		    mem_master_bresp,
		    mem_master_bvalid,

		    mem_master_bready,

		    mem_master_arid,

		    mem_master_araddr,

		    mem_master_arlen,

		    mem_master_arsize,

		    mem_master_arburst,

		    mem_master_arlock,

		    mem_master_arcache,

		    mem_master_arprot,

		    mem_master_arqos,

		    mem_master_arregion,

		    mem_master_arvalid,

		    mem_master_arready,

		    mem_master_rid,
		    mem_master_rdata,
		    mem_master_rresp,
		    mem_master_rlast,
		    mem_master_rvalid,

		    mem_master_rready);
  input  CLK;
  input  RST_N;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method req
  input  [1 : 0] req_op;
  input  [2 : 0] req_f3;
  input  [6 : 0] req_amo_funct7;
  input  [31 : 0] req_addr;
  input  [63 : 0] req_st_value;
  input  [1 : 0] req_priv;
  input  req_sstatus_SUM;
  input  req_mstatus_MXR;
  input  [31 : 0] req_satp;
  input  EN_req;

  // value method valid
  output valid;

  // value method addr
  output [31 : 0] addr;

  // value method word64
  output [63 : 0] word64;

  // value method st_amo_val
  output [63 : 0] st_amo_val;

  // value method exc
  output exc;

  // value method exc_code
  output [3 : 0] exc_code;

  // action method server_flush_request_put
  input  EN_server_flush_request_put;
  output RDY_server_flush_request_put;

  // action method server_flush_response_get
  input  EN_server_flush_response_get;
  output RDY_server_flush_response_get;

  // action method tlb_flush
  input  EN_tlb_flush;
  output RDY_tlb_flush;

  // value method mem_master_aw_awid
  output [4 : 0] mem_master_awid;

  // value method mem_master_aw_awaddr
  output [63 : 0] mem_master_awaddr;

  // value method mem_master_aw_awlen
  output [7 : 0] mem_master_awlen;

  // value method mem_master_aw_awsize
  output [2 : 0] mem_master_awsize;

  // value method mem_master_aw_awburst
  output [1 : 0] mem_master_awburst;

  // value method mem_master_aw_awlock
  output mem_master_awlock;

  // value method mem_master_aw_awcache
  output [3 : 0] mem_master_awcache;

  // value method mem_master_aw_awprot
  output [2 : 0] mem_master_awprot;

  // value method mem_master_aw_awqos
  output [3 : 0] mem_master_awqos;

  // value method mem_master_aw_awregion
  output [3 : 0] mem_master_awregion;

  // value method mem_master_aw_awuser

  // value method mem_master_aw_awvalid
  output mem_master_awvalid;

  // action method mem_master_aw_awready
  input  mem_master_awready;

  // value method mem_master_w_wdata
  output [63 : 0] mem_master_wdata;

  // value method mem_master_w_wstrb
  output [7 : 0] mem_master_wstrb;

  // value method mem_master_w_wlast
  output mem_master_wlast;

  // value method mem_master_w_wuser

  // value method mem_master_w_wvalid
  output mem_master_wvalid;

  // action method mem_master_w_wready
  input  mem_master_wready;

  // action method mem_master_b_bflit
  input  [4 : 0] mem_master_bid;
  input  [1 : 0] mem_master_bresp;
  input  mem_master_bvalid;

  // value method mem_master_b_bready
  output mem_master_bready;

  // value method mem_master_ar_arid
  output [4 : 0] mem_master_arid;

  // value method mem_master_ar_araddr
  output [63 : 0] mem_master_araddr;

  // value method mem_master_ar_arlen
  output [7 : 0] mem_master_arlen;

  // value method mem_master_ar_arsize
  output [2 : 0] mem_master_arsize;

  // value method mem_master_ar_arburst
  output [1 : 0] mem_master_arburst;

  // value method mem_master_ar_arlock
  output mem_master_arlock;

  // value method mem_master_ar_arcache
  output [3 : 0] mem_master_arcache;

  // value method mem_master_ar_arprot
  output [2 : 0] mem_master_arprot;

  // value method mem_master_ar_arqos
  output [3 : 0] mem_master_arqos;

  // value method mem_master_ar_arregion
  output [3 : 0] mem_master_arregion;

  // value method mem_master_ar_aruser

  // value method mem_master_ar_arvalid
  output mem_master_arvalid;

  // action method mem_master_ar_arready
  input  mem_master_arready;

  // action method mem_master_r_rflit
  input  [4 : 0] mem_master_rid;
  input  [63 : 0] mem_master_rdata;
  input  [1 : 0] mem_master_rresp;
  input  mem_master_rlast;
  input  mem_master_rvalid;

  // value method mem_master_r_rready
  output mem_master_rready;

  // signals for module outputs
  reg [63 : 0] word64;
  wire [63 : 0] mem_master_araddr,
		mem_master_awaddr,
		mem_master_wdata,
		st_amo_val;
  wire [31 : 0] addr;
  wire [7 : 0] mem_master_arlen, mem_master_awlen, mem_master_wstrb;
  wire [4 : 0] mem_master_arid, mem_master_awid;
  wire [3 : 0] exc_code,
	       mem_master_arcache,
	       mem_master_arqos,
	       mem_master_arregion,
	       mem_master_awcache,
	       mem_master_awqos,
	       mem_master_awregion;
  wire [2 : 0] mem_master_arprot,
	       mem_master_arsize,
	       mem_master_awprot,
	       mem_master_awsize;
  wire [1 : 0] mem_master_arburst, mem_master_awburst;
  wire RDY_server_flush_request_put,
       RDY_server_flush_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_set_verbosity,
       RDY_tlb_flush,
       exc,
       mem_master_arlock,
       mem_master_arvalid,
       mem_master_awlock,
       mem_master_awvalid,
       mem_master_bready,
       mem_master_rready,
       mem_master_wlast,
       mem_master_wvalid,
       valid;

  // inlined wires
  wire [98 : 0] cache_master_xactor_shim_arff_rv$port0__write_1,
		cache_master_xactor_shim_arff_rv$port1__read,
		cache_master_xactor_shim_arff_rv$port2__read,
		cache_master_xactor_shim_arff_rv$port3__read,
		cache_master_xactor_shim_awff_rv$port0__write_1,
		cache_master_xactor_shim_awff_rv$port1__read,
		cache_master_xactor_shim_awff_rv$port2__read,
		cache_master_xactor_shim_awff_rv$port3__read;
  wire [73 : 0] cache_master_xactor_shim_wff_rv$port0__write_1,
		cache_master_xactor_shim_wff_rv$port1__read,
		cache_master_xactor_shim_wff_rv$port2__read,
		cache_master_xactor_shim_wff_rv$port3__read;
  wire [72 : 0] cache_master_xactor_shim_rff_rv$port0__write_1,
		cache_master_xactor_shim_rff_rv$port1__read,
		cache_master_xactor_shim_rff_rv$port2__read,
		cache_master_xactor_shim_rff_rv$port3__read;
  wire [71 : 0] cache_master_xactor_ug_master_u_r_putWire$wget;
  wire [10 : 0] cache_crg_sb_to_load_delay$port0__write_1,
		cache_crg_sb_to_load_delay$port2__read;
  wire [7 : 0] cache_master_xactor_shim_bff_rv$port0__write_1,
	       cache_master_xactor_shim_bff_rv$port1__read,
	       cache_master_xactor_shim_bff_rv$port2__read,
	       cache_master_xactor_shim_bff_rv$port3__read;
  wire [6 : 0] cache_master_xactor_ug_master_u_b_putWire$wget;
  wire [3 : 0] cache_ctr_wr_rsps_pending_crg$port0__write_1,
	       cache_ctr_wr_rsps_pending_crg$port1__write_1,
	       cache_ctr_wr_rsps_pending_crg$port2__read,
	       cache_ctr_wr_rsps_pending_crg$port3__read;
  wire cache_crg_sb_to_load_delay$EN_port1__write,
       cache_dw_valid$whas,
       cache_master_xactor_shim_arff_rv$EN_port0__write,
       cache_master_xactor_shim_rff_rv$EN_port1__write,
       cache_master_xactor_ug_master_u_ar_dropWire$whas,
       cache_master_xactor_ug_master_u_aw_dropWire$whas,
       cache_master_xactor_ug_master_u_b_putWire$whas,
       cache_master_xactor_ug_master_u_r_putWire$whas,
       cache_master_xactor_ug_master_u_w_dropWire$whas;

  // register cache_cfg_verbosity
  reg [3 : 0] cache_cfg_verbosity;
  wire [3 : 0] cache_cfg_verbosity$D_IN;
  wire cache_cfg_verbosity$EN;

  // register cache_crg_sb_to_load_delay
  reg [10 : 0] cache_crg_sb_to_load_delay;
  wire [10 : 0] cache_crg_sb_to_load_delay$D_IN;
  wire cache_crg_sb_to_load_delay$EN;

  // register cache_ctr_wr_rsps_pending_crg
  reg [3 : 0] cache_ctr_wr_rsps_pending_crg;
  wire [3 : 0] cache_ctr_wr_rsps_pending_crg$D_IN;
  wire cache_ctr_wr_rsps_pending_crg$EN;

  // register cache_master_xactor_clearing
  reg cache_master_xactor_clearing;
  wire cache_master_xactor_clearing$D_IN, cache_master_xactor_clearing$EN;

  // register cache_master_xactor_shim_arff_rv
  reg [98 : 0] cache_master_xactor_shim_arff_rv;
  wire [98 : 0] cache_master_xactor_shim_arff_rv$D_IN;
  wire cache_master_xactor_shim_arff_rv$EN;

  // register cache_master_xactor_shim_awff_rv
  reg [98 : 0] cache_master_xactor_shim_awff_rv;
  wire [98 : 0] cache_master_xactor_shim_awff_rv$D_IN;
  wire cache_master_xactor_shim_awff_rv$EN;

  // register cache_master_xactor_shim_bff_rv
  reg [7 : 0] cache_master_xactor_shim_bff_rv;
  wire [7 : 0] cache_master_xactor_shim_bff_rv$D_IN;
  wire cache_master_xactor_shim_bff_rv$EN;

  // register cache_master_xactor_shim_rff_rv
  reg [72 : 0] cache_master_xactor_shim_rff_rv;
  wire [72 : 0] cache_master_xactor_shim_rff_rv$D_IN;
  wire cache_master_xactor_shim_rff_rv$EN;

  // register cache_master_xactor_shim_wff_rv
  reg [73 : 0] cache_master_xactor_shim_wff_rv;
  wire [73 : 0] cache_master_xactor_shim_wff_rv$D_IN;
  wire cache_master_xactor_shim_wff_rv$EN;

  // register cache_rg_addr
  reg [31 : 0] cache_rg_addr;
  wire [31 : 0] cache_rg_addr$D_IN;
  wire cache_rg_addr$EN;

  // register cache_rg_amo_funct7
  reg [6 : 0] cache_rg_amo_funct7;
  wire [6 : 0] cache_rg_amo_funct7$D_IN;
  wire cache_rg_amo_funct7$EN;

  // register cache_rg_cset_in_cache
  reg [6 : 0] cache_rg_cset_in_cache;
  wire [6 : 0] cache_rg_cset_in_cache$D_IN;
  wire cache_rg_cset_in_cache$EN;

  // register cache_rg_error_during_refill
  reg cache_rg_error_during_refill;
  wire cache_rg_error_during_refill$D_IN, cache_rg_error_during_refill$EN;

  // register cache_rg_exc_code
  reg [3 : 0] cache_rg_exc_code;
  reg [3 : 0] cache_rg_exc_code$D_IN;
  wire cache_rg_exc_code$EN;

  // register cache_rg_f3
  reg [2 : 0] cache_rg_f3;
  wire [2 : 0] cache_rg_f3$D_IN;
  wire cache_rg_f3$EN;

  // register cache_rg_ld_val
  reg [63 : 0] cache_rg_ld_val;
  reg [63 : 0] cache_rg_ld_val$D_IN;
  wire cache_rg_ld_val$EN;

  // register cache_rg_lower_word32
  reg [31 : 0] cache_rg_lower_word32;
  wire [31 : 0] cache_rg_lower_word32$D_IN;
  wire cache_rg_lower_word32$EN;

  // register cache_rg_lower_word32_full
  reg cache_rg_lower_word32_full;
  wire cache_rg_lower_word32_full$D_IN, cache_rg_lower_word32_full$EN;

  // register cache_rg_lrsc_pa
  reg [31 : 0] cache_rg_lrsc_pa;
  wire [31 : 0] cache_rg_lrsc_pa$D_IN;
  wire cache_rg_lrsc_pa$EN;

  // register cache_rg_lrsc_valid
  reg cache_rg_lrsc_valid;
  wire cache_rg_lrsc_valid$D_IN, cache_rg_lrsc_valid$EN;

  // register cache_rg_op
  reg [1 : 0] cache_rg_op;
  wire [1 : 0] cache_rg_op$D_IN;
  wire cache_rg_op$EN;

  // register cache_rg_pa
  reg [31 : 0] cache_rg_pa;
  wire [31 : 0] cache_rg_pa$D_IN;
  wire cache_rg_pa$EN;

  // register cache_rg_pte_pa
  reg [31 : 0] cache_rg_pte_pa;
  wire [31 : 0] cache_rg_pte_pa$D_IN;
  wire cache_rg_pte_pa$EN;

  // register cache_rg_st_amo_val
  reg [63 : 0] cache_rg_st_amo_val;
  wire [63 : 0] cache_rg_st_amo_val$D_IN;
  wire cache_rg_st_amo_val$EN;

  // register cache_rg_state
  reg [3 : 0] cache_rg_state;
  reg [3 : 0] cache_rg_state$D_IN;
  wire cache_rg_state$EN;

  // register cache_rg_word64_set_in_cache
  reg [8 : 0] cache_rg_word64_set_in_cache;
  wire [8 : 0] cache_rg_word64_set_in_cache$D_IN;
  wire cache_rg_word64_set_in_cache$EN;

  // ports of submodule cache_f_fabric_write_reqs
  reg [98 : 0] cache_f_fabric_write_reqs$D_IN;
  wire [98 : 0] cache_f_fabric_write_reqs$D_OUT;
  wire cache_f_fabric_write_reqs$CLR,
       cache_f_fabric_write_reqs$DEQ,
       cache_f_fabric_write_reqs$EMPTY_N,
       cache_f_fabric_write_reqs$ENQ,
       cache_f_fabric_write_reqs$FULL_N;

  // ports of submodule cache_f_reset_reqs
  wire cache_f_reset_reqs$CLR,
       cache_f_reset_reqs$DEQ,
       cache_f_reset_reqs$D_IN,
       cache_f_reset_reqs$D_OUT,
       cache_f_reset_reqs$EMPTY_N,
       cache_f_reset_reqs$ENQ,
       cache_f_reset_reqs$FULL_N;

  // ports of submodule cache_f_reset_rsps
  wire cache_f_reset_rsps$CLR,
       cache_f_reset_rsps$DEQ,
       cache_f_reset_rsps$D_IN,
       cache_f_reset_rsps$D_OUT,
       cache_f_reset_rsps$EMPTY_N,
       cache_f_reset_rsps$ENQ,
       cache_f_reset_rsps$FULL_N;

  // ports of submodule cache_ram_state_and_ctag_cset
  wire [22 : 0] cache_ram_state_and_ctag_cset$DIA,
		cache_ram_state_and_ctag_cset$DIB,
		cache_ram_state_and_ctag_cset$DOB;
  wire [6 : 0] cache_ram_state_and_ctag_cset$ADDRA,
	       cache_ram_state_and_ctag_cset$ADDRB;
  wire cache_ram_state_and_ctag_cset$ENA,
       cache_ram_state_and_ctag_cset$ENB,
       cache_ram_state_and_ctag_cset$WEA,
       cache_ram_state_and_ctag_cset$WEB;

  // ports of submodule cache_ram_word64_set
  reg [63 : 0] cache_ram_word64_set$DIB;
  reg [8 : 0] cache_ram_word64_set$ADDRB;
  wire [63 : 0] cache_ram_word64_set$DIA, cache_ram_word64_set$DOB;
  wire [8 : 0] cache_ram_word64_set$ADDRA;
  wire cache_ram_word64_set$ENA,
       cache_ram_word64_set$ENB,
       cache_ram_word64_set$WEA,
       cache_ram_word64_set$WEB;

  // ports of submodule cache_soc_map
  wire [63 : 0] cache_soc_map$m_is_IO_addr_addr,
		cache_soc_map$m_is_mem_addr_addr,
		cache_soc_map$m_is_near_mem_IO_addr_addr;

  // rule scheduling signals
  wire CAN_FIRE_RL_cache_master_xactor_do_clear,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek,
       CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop,
       CAN_FIRE_RL_cache_rl_ST_AMO_response,
       CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop,
       CAN_FIRE_RL_cache_rl_discard_write_rsp,
       CAN_FIRE_RL_cache_rl_drive_exception_rsp,
       CAN_FIRE_RL_cache_rl_fabric_send_write_req,
       CAN_FIRE_RL_cache_rl_io_AMO_SC_req,
       CAN_FIRE_RL_cache_rl_io_AMO_op_req,
       CAN_FIRE_RL_cache_rl_io_AMO_read_rsp,
       CAN_FIRE_RL_cache_rl_io_read_req,
       CAN_FIRE_RL_cache_rl_io_read_rsp,
       CAN_FIRE_RL_cache_rl_io_write_req,
       CAN_FIRE_RL_cache_rl_maintain_io_read_rsp,
       CAN_FIRE_RL_cache_rl_probe_and_immed_rsp,
       CAN_FIRE_RL_cache_rl_rereq,
       CAN_FIRE_RL_cache_rl_reset,
       CAN_FIRE_RL_cache_rl_shift_sb_to_load_delay,
       CAN_FIRE_RL_cache_rl_start_cache_refill,
       CAN_FIRE_RL_cache_rl_start_reset,
       CAN_FIRE_mem_master_ar_arready,
       CAN_FIRE_mem_master_aw_awready,
       CAN_FIRE_mem_master_b_bflit,
       CAN_FIRE_mem_master_r_rflit,
       CAN_FIRE_mem_master_w_wready,
       CAN_FIRE_req,
       CAN_FIRE_server_flush_request_put,
       CAN_FIRE_server_flush_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_tlb_flush,
       WILL_FIRE_RL_cache_master_xactor_do_clear,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek,
       WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop,
       WILL_FIRE_RL_cache_rl_ST_AMO_response,
       WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop,
       WILL_FIRE_RL_cache_rl_discard_write_rsp,
       WILL_FIRE_RL_cache_rl_drive_exception_rsp,
       WILL_FIRE_RL_cache_rl_fabric_send_write_req,
       WILL_FIRE_RL_cache_rl_io_AMO_SC_req,
       WILL_FIRE_RL_cache_rl_io_AMO_op_req,
       WILL_FIRE_RL_cache_rl_io_AMO_read_rsp,
       WILL_FIRE_RL_cache_rl_io_read_req,
       WILL_FIRE_RL_cache_rl_io_read_rsp,
       WILL_FIRE_RL_cache_rl_io_write_req,
       WILL_FIRE_RL_cache_rl_maintain_io_read_rsp,
       WILL_FIRE_RL_cache_rl_probe_and_immed_rsp,
       WILL_FIRE_RL_cache_rl_rereq,
       WILL_FIRE_RL_cache_rl_reset,
       WILL_FIRE_RL_cache_rl_shift_sb_to_load_delay,
       WILL_FIRE_RL_cache_rl_start_cache_refill,
       WILL_FIRE_RL_cache_rl_start_reset,
       WILL_FIRE_mem_master_ar_arready,
       WILL_FIRE_mem_master_aw_awready,
       WILL_FIRE_mem_master_b_bflit,
       WILL_FIRE_mem_master_r_rflit,
       WILL_FIRE_mem_master_w_wready,
       WILL_FIRE_req,
       WILL_FIRE_server_flush_request_put,
       WILL_FIRE_server_flush_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_tlb_flush;

  // inputs to muxes for submodule ports
  wire [98 : 0] MUX_cache_f_fabric_write_reqs$enq_1__VAL_1,
		MUX_cache_f_fabric_write_reqs$enq_1__VAL_2,
		MUX_cache_f_fabric_write_reqs$enq_1__VAL_3,
		MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1,
		MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2;
  wire [63 : 0] MUX_cache_dw_output_ld_val$wset_1__VAL_3,
		MUX_cache_ram_word64_set$a_put_3__VAL_2,
		MUX_cache_rg_ld_val$write_1__VAL_2;
  wire [22 : 0] MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1;
  wire [8 : 0] MUX_cache_ram_word64_set$b_put_2__VAL_2,
	       MUX_cache_ram_word64_set$b_put_2__VAL_4;
  wire [6 : 0] MUX_cache_rg_cset_in_cache$write_1__VAL_1;
  wire [3 : 0] MUX_cache_rg_exc_code$write_1__VAL_1,
	       MUX_cache_rg_state$write_1__VAL_1,
	       MUX_cache_rg_state$write_1__VAL_12,
	       MUX_cache_rg_state$write_1__VAL_2,
	       MUX_cache_rg_state$write_1__VAL_4;
  wire MUX_cache_dw_output_ld_val$wset_1__SEL_1,
       MUX_cache_dw_output_ld_val$wset_1__SEL_2,
       MUX_cache_dw_output_ld_val$wset_1__SEL_3,
       MUX_cache_dw_output_ld_val$wset_1__SEL_4,
       MUX_cache_f_fabric_write_reqs$enq_1__SEL_2,
       MUX_cache_master_xactor_clearing$write_1__SEL_2,
       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1,
       MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1,
       MUX_cache_ram_word64_set$a_put_1__SEL_1,
       MUX_cache_ram_word64_set$b_put_1__SEL_2,
       MUX_cache_rg_error_during_refill$write_1__SEL_1,
       MUX_cache_rg_exc_code$write_1__SEL_1,
       MUX_cache_rg_exc_code$write_1__SEL_2,
       MUX_cache_rg_exc_code$write_1__SEL_3,
       MUX_cache_rg_ld_val$write_1__SEL_2,
       MUX_cache_rg_lrsc_valid$write_1__SEL_2,
       MUX_cache_rg_state$write_1__SEL_12,
       MUX_cache_rg_state$write_1__SEL_13,
       MUX_cache_rg_state$write_1__SEL_4;

  // declarations used by system tasks
  // synopsys translate_off
  reg [31 : 0] v__h5641;
  reg [31 : 0] v__h6477;
  reg [31 : 0] v__h6580;
  reg [31 : 0] v__h7034;
  reg [31 : 0] v__h15467;
  reg [31 : 0] v__h19180;
  reg [31 : 0] v__h22537;
  reg [31 : 0] v__h25370;
  reg [31 : 0] v__h27092;
  reg [31 : 0] v__h27175;
  reg [31 : 0] v__h27388;
  reg [31 : 0] v__h27509;
  reg [31 : 0] v__h31052;
  reg [31 : 0] v__h31013;
  reg [31 : 0] v__h6102;
  reg [31 : 0] v__h23486;
  reg [31 : 0] v__h23740;
  reg [31 : 0] v__h25756;
  reg [31 : 0] v__h26874;
  reg [31 : 0] v__h26982;
  reg [31 : 0] v__h27839;
  reg [31 : 0] v__h28034;
  reg [31 : 0] v__h30336;
  reg [31 : 0] v__h28131;
  reg [31 : 0] v__h31440;
  reg [31 : 0] v__h5635;
  reg [31 : 0] v__h6096;
  reg [31 : 0] v__h6471;
  reg [31 : 0] v__h6574;
  reg [31 : 0] v__h7028;
  reg [31 : 0] v__h15461;
  reg [31 : 0] v__h19174;
  reg [31 : 0] v__h22531;
  reg [31 : 0] v__h23480;
  reg [31 : 0] v__h23734;
  reg [31 : 0] v__h25364;
  reg [31 : 0] v__h25750;
  reg [31 : 0] v__h26868;
  reg [31 : 0] v__h26976;
  reg [31 : 0] v__h27086;
  reg [31 : 0] v__h27169;
  reg [31 : 0] v__h27382;
  reg [31 : 0] v__h27503;
  reg [31 : 0] v__h27833;
  reg [31 : 0] v__h28028;
  reg [31 : 0] v__h28125;
  reg [31 : 0] v__h30330;
  reg [31 : 0] v__h31007;
  reg [31 : 0] v__h31046;
  reg [31 : 0] v__h31434;
  // synopsys translate_on

  // remaining internal signals
  reg [63 : 0] CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18,
	       CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19,
	       CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53,
	       CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16,
	       CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37,
	       CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810,
	       IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820,
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428,
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502,
	       IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371,
	       _theResult_____2__h19690,
	       _theResult_____2__h28207,
	       ld_val__h25881,
	       mem_req_wr_data_wdata__h5366,
	       new_ld_val__h28161,
	       new_value__h18271,
	       new_value__h8173,
	       w1__h19682,
	       w1__h28195,
	       w1__h28199;
  reg [7 : 0] mem_req_wr_data_wstrb__h5367;
  reg [2 : 0] _theResult___snd_snd_val__h5250, size_val__h27675;
  wire [97 : 0] cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22,
		cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20;
  wire [72 : 0] cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q21;
  wire [63 : 0] IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324,
		IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d338,
		IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821,
		IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434,
		IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d514,
		_theResult___fst__h5232,
		b__h19806,
		b__h28323,
		b__h30158,
		cline_fabric_addr__h22590,
		fabric_addr__h27561,
		mem_req_wr_addr_awaddr__h5054,
		new_st_val__h19402,
		new_st_val__h19697,
		new_st_val__h19798,
		new_st_val__h20791,
		new_st_val__h20796,
		new_st_val__h20801,
		new_st_val__h20806,
		new_st_val__h20814,
		new_st_val__h20823,
		new_st_val__h20831,
		new_st_val__h28214,
		new_st_val__h28315,
		new_st_val__h30188,
		new_st_val__h30193,
		new_st_val__h30198,
		new_st_val__h30203,
		new_st_val__h30211,
		new_st_val__h30220,
		new_st_val__h30228,
		result__h14584,
		result__h14612,
		result__h14640,
		result__h14668,
		result__h14696,
		result__h14724,
		result__h14752,
		result__h14797,
		result__h14825,
		result__h14853,
		result__h14881,
		result__h14909,
		result__h14937,
		result__h14965,
		result__h14993,
		result__h15038,
		result__h15066,
		result__h15094,
		result__h15122,
		result__h15163,
		result__h15191,
		result__h15219,
		result__h15247,
		result__h15288,
		result__h15316,
		result__h15355,
		result__h15383,
		result__h25941,
		result__h25971,
		result__h25998,
		result__h26025,
		result__h26052,
		result__h26079,
		result__h26106,
		result__h26133,
		result__h26177,
		result__h26204,
		result__h26231,
		result__h26258,
		result__h26285,
		result__h26312,
		result__h26339,
		result__h26366,
		result__h26410,
		result__h26437,
		result__h26464,
		result__h26491,
		result__h26531,
		result__h26558,
		result__h26585,
		result__h26612,
		result__h26652,
		result__h26679,
		result__h26717,
		result__h26744,
		result__h28412,
		result__h29320,
		result__h29348,
		result__h29376,
		result__h29404,
		result__h29432,
		result__h29460,
		result__h29488,
		result__h29533,
		result__h29561,
		result__h29589,
		result__h29617,
		result__h29645,
		result__h29673,
		result__h29701,
		result__h29729,
		result__h29774,
		result__h29802,
		result__h29830,
		result__h29858,
		result__h29899,
		result__h29927,
		result__h29955,
		result__h29983,
		result__h30024,
		result__h30052,
		result__h30091,
		result__h30119,
		result__h8228,
		w1___1__h19764,
		w1___1__h28281,
		w2___1__h28282,
		w2__h28201,
		word64__h7992,
		x__h15854,
		x__h28190,
		y__h8264;
  wire [31 : 0] cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q25,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q32,
		cache_rg_st_amo_val_BITS_31_TO_0__q1,
		cline_addr__h22589,
		ld_val5881_BITS_31_TO_0__q41,
		ld_val5881_BITS_63_TO_32__q48,
		new_value173_BITS_31_TO_0__q17,
		w18195_BITS_31_TO_0__q54,
		word64992_BITS_31_TO_0__q4,
		word64992_BITS_63_TO_32__q11;
  wire [21 : 0] pa_ctag__h7888;
  wire [15 : 0] cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q24,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q28,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q31,
		cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q35,
		ld_val5881_BITS_15_TO_0__q40,
		ld_val5881_BITS_31_TO_16__q44,
		ld_val5881_BITS_47_TO_32__q47,
		ld_val5881_BITS_63_TO_48__q51,
		word64992_BITS_15_TO_0__q3,
		word64992_BITS_31_TO_16__q7,
		word64992_BITS_47_TO_32__q10,
		word64992_BITS_63_TO_48__q14;
  wire [7 : 0] cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q23,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q26,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q27,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q29,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q30,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q33,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q34,
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q36,
	       ld_val5881_BITS_15_TO_8__q42,
	       ld_val5881_BITS_23_TO_16__q43,
	       ld_val5881_BITS_31_TO_24__q45,
	       ld_val5881_BITS_39_TO_32__q46,
	       ld_val5881_BITS_47_TO_40__q49,
	       ld_val5881_BITS_55_TO_48__q50,
	       ld_val5881_BITS_63_TO_56__q52,
	       ld_val5881_BITS_7_TO_0__q39,
	       strobe64__h5230,
	       strobe64__h5237,
	       strobe64__h5241,
	       word64992_BITS_15_TO_8__q5,
	       word64992_BITS_23_TO_16__q6,
	       word64992_BITS_31_TO_24__q8,
	       word64992_BITS_39_TO_32__q9,
	       word64992_BITS_47_TO_40__q12,
	       word64992_BITS_55_TO_48__q13,
	       word64992_BITS_63_TO_56__q15,
	       word64992_BITS_7_TO_0__q2;
  wire [5 : 0] shift_bits__h5069;
  wire [3 : 0] IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d347,
	       b__h22491;
  wire IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d161,
       NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91,
       NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573,
       NOT_cache_ram_state_and_ctag_cset_b_read__51_B_ETC___d186,
       NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d344,
       NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d513,
       NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528,
       NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d534,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d197,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d375,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d508,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d540,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542,
       NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d545,
       NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d373,
       NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d506,
       NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d526,
       NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d529,
       NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d532,
       NOT_req_f3_BITS_1_TO_0_13_EQ_0b0_14_15_AND_NOT_ETC___d934,
       cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157,
       cache_ram_state_and_ctag_cset_b_read__51_BIT_2_ETC___d187,
       cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184,
       cache_rg_amo_funct7_32_BITS_6_TO_2_33_EQ_0b10__ETC___d363,
       cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d200,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d201,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d204,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d341,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d350,
       cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d360,
       cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d198,
       cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d376,
       cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d509,
       cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d511,
       cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d366,
       cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d537,
       cache_rg_state_7_EQ_12_15_AND_cache_rg_op_29_E_ETC___d617,
       cache_rg_state_7_EQ_3_63_AND_NOT_cache_rg_op_2_ETC___d172,
       lrsc_result__h15844,
       req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = cache_f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = cache_f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     !cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     !cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method req
  assign CAN_FIRE_req = 1'd1 ;
  assign WILL_FIRE_req = EN_req ;

  // value method valid
  assign valid = cache_dw_valid$whas ;

  // value method addr
  assign addr = cache_rg_addr ;

  // value method word64
  always@(MUX_cache_dw_output_ld_val$wset_1__SEL_1 or
	  ld_val__h25881 or
	  MUX_cache_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h28161 or
	  MUX_cache_dw_output_ld_val$wset_1__SEL_3 or
	  MUX_cache_dw_output_ld_val$wset_1__VAL_3 or
	  MUX_cache_dw_output_ld_val$wset_1__SEL_4 or cache_rg_ld_val)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_dw_output_ld_val$wset_1__SEL_1: word64 = ld_val__h25881;
      MUX_cache_dw_output_ld_val$wset_1__SEL_2: word64 = new_ld_val__h28161;
      MUX_cache_dw_output_ld_val$wset_1__SEL_3:
	  word64 = MUX_cache_dw_output_ld_val$wset_1__VAL_3;
      MUX_cache_dw_output_ld_val$wset_1__SEL_4: word64 = cache_rg_ld_val;
      default: word64 = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end

  // value method st_amo_val
  assign st_amo_val =
	     MUX_cache_dw_output_ld_val$wset_1__SEL_3 ?
	       64'd0 :
	       cache_rg_st_amo_val ;

  // value method exc
  assign exc = cache_rg_state == 4'd4 ;

  // value method exc_code
  assign exc_code = cache_rg_exc_code ;

  // action method server_flush_request_put
  assign RDY_server_flush_request_put = cache_f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_flush_request_put = cache_f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_flush_request_put = EN_server_flush_request_put ;

  // action method server_flush_response_get
  assign RDY_server_flush_response_get =
	     cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_flush_response_get =
	     cache_f_reset_rsps$D_OUT && cache_f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_flush_response_get = EN_server_flush_response_get ;

  // action method tlb_flush
  assign RDY_tlb_flush = 1'd1 ;
  assign CAN_FIRE_tlb_flush = 1'd1 ;
  assign WILL_FIRE_tlb_flush = EN_tlb_flush ;

  // value method mem_master_aw_awid
  assign mem_master_awid =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[97:93] ;

  // value method mem_master_aw_awaddr
  assign mem_master_awaddr =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[92:29] ;

  // value method mem_master_aw_awlen
  assign mem_master_awlen =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[28:21] ;

  // value method mem_master_aw_awsize
  assign mem_master_awsize =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[20:18] ;

  // value method mem_master_aw_awburst
  assign mem_master_awburst =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[17:16] ;

  // value method mem_master_aw_awlock
  assign mem_master_awlock =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[15] ;

  // value method mem_master_aw_awcache
  assign mem_master_awcache =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[14:11] ;

  // value method mem_master_aw_awprot
  assign mem_master_awprot =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[10:8] ;

  // value method mem_master_aw_awqos
  assign mem_master_awqos =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[7:4] ;

  // value method mem_master_aw_awregion
  assign mem_master_awregion =
	     cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20[3:0] ;

  // value method mem_master_aw_awvalid
  assign mem_master_awvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek ;

  // action method mem_master_aw_awready
  assign CAN_FIRE_mem_master_aw_awready = 1'd1 ;
  assign WILL_FIRE_mem_master_aw_awready = 1'd1 ;

  // value method mem_master_w_wdata
  assign mem_master_wdata =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q21[72:9] ;

  // value method mem_master_w_wstrb
  assign mem_master_wstrb =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q21[8:1] ;

  // value method mem_master_w_wlast
  assign mem_master_wlast =
	     cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q21[0] ;

  // value method mem_master_w_wvalid
  assign mem_master_wvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek ;

  // action method mem_master_w_wready
  assign CAN_FIRE_mem_master_w_wready = 1'd1 ;
  assign WILL_FIRE_mem_master_w_wready = 1'd1 ;

  // action method mem_master_b_bflit
  assign CAN_FIRE_mem_master_b_bflit = 1'd1 ;
  assign WILL_FIRE_mem_master_b_bflit = mem_master_bvalid ;

  // value method mem_master_b_bready
  assign mem_master_bready = !cache_master_xactor_shim_bff_rv[7] ;

  // value method mem_master_ar_arid
  assign mem_master_arid =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[97:93] ;

  // value method mem_master_ar_araddr
  assign mem_master_araddr =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[92:29] ;

  // value method mem_master_ar_arlen
  assign mem_master_arlen =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[28:21] ;

  // value method mem_master_ar_arsize
  assign mem_master_arsize =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[20:18] ;

  // value method mem_master_ar_arburst
  assign mem_master_arburst =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[17:16] ;

  // value method mem_master_ar_arlock
  assign mem_master_arlock =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[15] ;

  // value method mem_master_ar_arcache
  assign mem_master_arcache =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[14:11] ;

  // value method mem_master_ar_arprot
  assign mem_master_arprot =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[10:8] ;

  // value method mem_master_ar_arqos
  assign mem_master_arqos =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[7:4] ;

  // value method mem_master_ar_arregion
  assign mem_master_arregion =
	     cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22[3:0] ;

  // value method mem_master_ar_arvalid
  assign mem_master_arvalid =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek ;

  // action method mem_master_ar_arready
  assign CAN_FIRE_mem_master_ar_arready = 1'd1 ;
  assign WILL_FIRE_mem_master_ar_arready = 1'd1 ;

  // action method mem_master_r_rflit
  assign CAN_FIRE_mem_master_r_rflit = 1'd1 ;
  assign WILL_FIRE_mem_master_r_rflit = mem_master_rvalid ;

  // value method mem_master_r_rready
  assign mem_master_rready = !cache_master_xactor_shim_rff_rv[72] ;

  // submodule cache_f_fabric_write_reqs
  FIFO2 #(.width(32'd99),
	  .guarded(32'd1)) cache_f_fabric_write_reqs(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(cache_f_fabric_write_reqs$D_IN),
						     .ENQ(cache_f_fabric_write_reqs$ENQ),
						     .DEQ(cache_f_fabric_write_reqs$DEQ),
						     .CLR(cache_f_fabric_write_reqs$CLR),
						     .D_OUT(cache_f_fabric_write_reqs$D_OUT),
						     .FULL_N(cache_f_fabric_write_reqs$FULL_N),
						     .EMPTY_N(cache_f_fabric_write_reqs$EMPTY_N));

  // submodule cache_f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) cache_f_reset_reqs(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(cache_f_reset_reqs$D_IN),
							     .ENQ(cache_f_reset_reqs$ENQ),
							     .DEQ(cache_f_reset_reqs$DEQ),
							     .CLR(cache_f_reset_reqs$CLR),
							     .D_OUT(cache_f_reset_reqs$D_OUT),
							     .FULL_N(cache_f_reset_reqs$FULL_N),
							     .EMPTY_N(cache_f_reset_reqs$EMPTY_N));

  // submodule cache_f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) cache_f_reset_rsps(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(cache_f_reset_rsps$D_IN),
							     .ENQ(cache_f_reset_rsps$ENQ),
							     .DEQ(cache_f_reset_rsps$DEQ),
							     .CLR(cache_f_reset_rsps$CLR),
							     .D_OUT(cache_f_reset_rsps$D_OUT),
							     .FULL_N(cache_f_reset_rsps$FULL_N),
							     .EMPTY_N(cache_f_reset_rsps$EMPTY_N));

  // submodule cache_ram_state_and_ctag_cset
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd23),
	  .MEMSIZE(8'd128)) cache_ram_state_and_ctag_cset(.CLKA(CLK),
							  .CLKB(CLK),
							  .ADDRA(cache_ram_state_and_ctag_cset$ADDRA),
							  .ADDRB(cache_ram_state_and_ctag_cset$ADDRB),
							  .DIA(cache_ram_state_and_ctag_cset$DIA),
							  .DIB(cache_ram_state_and_ctag_cset$DIB),
							  .WEA(cache_ram_state_and_ctag_cset$WEA),
							  .WEB(cache_ram_state_and_ctag_cset$WEB),
							  .ENA(cache_ram_state_and_ctag_cset$ENA),
							  .ENB(cache_ram_state_and_ctag_cset$ENB),
							  .DOA(),
							  .DOB(cache_ram_state_and_ctag_cset$DOB));

  // submodule cache_ram_word64_set
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(10'd512)) cache_ram_word64_set(.CLKA(CLK),
						  .CLKB(CLK),
						  .ADDRA(cache_ram_word64_set$ADDRA),
						  .ADDRB(cache_ram_word64_set$ADDRB),
						  .DIA(cache_ram_word64_set$DIA),
						  .DIB(cache_ram_word64_set$DIB),
						  .WEA(cache_ram_word64_set$WEA),
						  .WEB(cache_ram_word64_set$WEB),
						  .ENA(cache_ram_word64_set$ENA),
						  .ENB(cache_ram_word64_set$ENB),
						  .DOA(),
						  .DOB(cache_ram_word64_set$DOB));

  // submodule cache_soc_map
  mkSoC_Map cache_soc_map(.CLK(CLK),
			  .RST_N(RST_N),
			  .m_is_IO_addr_addr(cache_soc_map$m_is_IO_addr_addr),
			  .m_is_mem_addr_addr(cache_soc_map$m_is_mem_addr_addr),
			  .m_is_near_mem_IO_addr_addr(cache_soc_map$m_is_near_mem_IO_addr_addr),
			  .m_plic_addr_range(),
			  .m_near_mem_io_addr_range(),
			  .m_flash_mem_addr_range(),
			  .m_ethernet_0_addr_range(),
			  .m_dma_0_addr_range(),
			  .m_uart16550_0_addr_range(),
			  .m_gpio_0_addr_range(),
			  .m_boot_rom_addr_range(),
			  .m_ddr4_0_uncached_addr_range(),
			  .m_ddr4_0_cached_addr_range(),
			  .m_is_mem_addr(),
			  .m_is_IO_addr(),
			  .m_is_near_mem_IO_addr(),
			  .m_pc_reset_value(),
			  .m_mtvec_reset_value(),
			  .m_nmivec_reset_value());

  // rule RL_cache_rl_fabric_send_write_req
  assign CAN_FIRE_RL_cache_rl_fabric_send_write_req =
	     !cache_master_xactor_clearing &&
	     cache_f_fabric_write_reqs$EMPTY_N &&
	     !cache_master_xactor_shim_awff_rv[98] &&
	     !cache_master_xactor_shim_wff_rv[73] ;
  assign WILL_FIRE_RL_cache_rl_fabric_send_write_req =
	     CAN_FIRE_RL_cache_rl_fabric_send_write_req ;

  // rule RL_cache_rl_reset
  assign CAN_FIRE_RL_cache_rl_reset =
	     (cache_rg_cset_in_cache != 7'd127 ||
	      cache_f_reset_reqs$EMPTY_N && cache_f_reset_rsps$FULL_N) &&
	     cache_rg_state == 4'd1 ;
  assign WILL_FIRE_RL_cache_rl_reset = CAN_FIRE_RL_cache_rl_reset ;

  // rule RL_cache_rl_shift_sb_to_load_delay
  assign CAN_FIRE_RL_cache_rl_shift_sb_to_load_delay = 1'd1 ;
  assign WILL_FIRE_RL_cache_rl_shift_sb_to_load_delay = 1'd1 ;

  // rule RL_cache_rl_probe_and_immed_rsp
  assign CAN_FIRE_RL_cache_rl_probe_and_immed_rsp =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010 ||
	      IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d161) &&
	     cache_rg_state_7_EQ_3_63_AND_NOT_cache_rg_op_2_ETC___d172 ;
  assign WILL_FIRE_RL_cache_rl_probe_and_immed_rsp =
	     CAN_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_start_cache_refill
  assign CAN_FIRE_RL_cache_rl_start_cache_refill =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     cache_rg_state == 4'd8 &&
	     b__h22491 == 4'd0 ;
  assign WILL_FIRE_RL_cache_rl_start_cache_refill =
	     CAN_FIRE_RL_cache_rl_start_cache_refill &&
	     !WILL_FIRE_RL_cache_rl_start_reset &&
	     !EN_req ;

  // rule RL_cache_rl_rereq
  assign CAN_FIRE_RL_cache_rl_rereq = cache_rg_state == 4'd10 ;
  assign WILL_FIRE_RL_cache_rl_rereq =
	     CAN_FIRE_RL_cache_rl_rereq &&
	     !WILL_FIRE_RL_cache_rl_start_reset &&
	     !EN_req ;

  // rule RL_cache_rl_ST_AMO_response
  assign CAN_FIRE_RL_cache_rl_ST_AMO_response = cache_rg_state == 4'd11 ;
  assign WILL_FIRE_RL_cache_rl_ST_AMO_response =
	     CAN_FIRE_RL_cache_rl_ST_AMO_response ;

  // rule RL_cache_rl_io_read_req
  assign CAN_FIRE_RL_cache_rl_io_read_req =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     cache_rg_state_7_EQ_12_15_AND_cache_rg_op_29_E_ETC___d617 ;
  assign WILL_FIRE_RL_cache_rl_io_read_req =
	     CAN_FIRE_RL_cache_rl_io_read_req &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_maintain_io_read_rsp
  assign CAN_FIRE_RL_cache_rl_maintain_io_read_rsp = cache_rg_state == 4'd14 ;
  assign WILL_FIRE_RL_cache_rl_maintain_io_read_rsp =
	     CAN_FIRE_RL_cache_rl_maintain_io_read_rsp ;

  // rule RL_cache_rl_io_write_req
  assign CAN_FIRE_RL_cache_rl_io_write_req =
	     cache_f_fabric_write_reqs$FULL_N && cache_rg_state == 4'd12 &&
	     cache_rg_op == 2'd1 ;
  assign WILL_FIRE_RL_cache_rl_io_write_req =
	     CAN_FIRE_RL_cache_rl_io_write_req &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_io_AMO_SC_req
  assign CAN_FIRE_RL_cache_rl_io_AMO_SC_req =
	     cache_rg_state == 4'd12 && cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00011 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_SC_req =
	     CAN_FIRE_RL_cache_rl_io_AMO_SC_req &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_io_AMO_op_req
  assign CAN_FIRE_RL_cache_rl_io_AMO_op_req =
	     !cache_master_xactor_clearing &&
	     !cache_master_xactor_shim_arff_rv[98] &&
	     cache_rg_state == 4'd12 &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] != 5'b00010 &&
	     cache_rg_amo_funct7[6:2] != 5'b00011 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_op_req =
	     CAN_FIRE_RL_cache_rl_io_AMO_op_req &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_drive_exception_rsp
  assign CAN_FIRE_RL_cache_rl_drive_exception_rsp = cache_rg_state == 4'd4 ;
  assign WILL_FIRE_RL_cache_rl_drive_exception_rsp = cache_rg_state == 4'd4 ;

  // rule RL_cache_master_xactor_ug_master_u_aw_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek =
	     cache_master_xactor_shim_awff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_aw_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop =
	     cache_master_xactor_ug_master_u_aw_dropWire$whas &&
	     !cache_master_xactor_shim_awff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_aw_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop =
	     cache_master_xactor_shim_awff_rv$port1__read[98] &&
	     cache_master_xactor_ug_master_u_aw_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop ;

  // rule RL_cache_master_xactor_ug_master_u_w_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek =
	     cache_master_xactor_shim_wff_rv$port1__read[73] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_w_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop =
	     cache_master_xactor_ug_master_u_w_dropWire$whas &&
	     !cache_master_xactor_shim_wff_rv$port1__read[73] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_w_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop =
	     cache_master_xactor_shim_wff_rv$port1__read[73] &&
	     cache_master_xactor_ug_master_u_w_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop ;

  // rule RL_cache_master_xactor_ug_master_u_b_warnDoPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut =
	     cache_master_xactor_ug_master_u_b_putWire$whas &&
	     cache_master_xactor_shim_bff_rv[7] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut ;

  // rule RL_cache_master_xactor_ug_master_u_b_doPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut =
	     !cache_master_xactor_shim_bff_rv[7] &&
	     cache_master_xactor_ug_master_u_b_putWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut ;

  // rule RL_cache_rl_discard_write_rsp
  assign CAN_FIRE_RL_cache_rl_discard_write_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_bff_rv$port1__read[7] &&
	     b__h22491 != 4'd0 ;
  assign WILL_FIRE_RL_cache_rl_discard_write_rsp =
	     CAN_FIRE_RL_cache_rl_discard_write_rsp ;

  // rule RL_cache_rl_start_reset
  assign CAN_FIRE_RL_cache_rl_start_reset =
	     cache_f_reset_reqs$EMPTY_N &&
	     (cache_f_reset_reqs$D_OUT || !cache_master_xactor_clearing) &&
	     cache_rg_state != 4'd1 ;
  assign WILL_FIRE_RL_cache_rl_start_reset =
	     CAN_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_master_xactor_ug_master_u_ar_setPeek
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek =
	     cache_master_xactor_shim_arff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_setPeek ;

  // rule RL_cache_master_xactor_ug_master_u_ar_warnDoDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop =
	     cache_master_xactor_ug_master_u_ar_dropWire$whas &&
	     !cache_master_xactor_shim_arff_rv$port1__read[98] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop ;

  // rule RL_cache_master_xactor_ug_master_u_ar_doDrop
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop =
	     cache_master_xactor_shim_arff_rv$port1__read[98] &&
	     cache_master_xactor_ug_master_u_ar_dropWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop ;

  // rule RL_cache_master_xactor_ug_master_u_r_warnDoPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut =
	     cache_master_xactor_ug_master_u_r_putWire$whas &&
	     cache_master_xactor_shim_rff_rv[72] ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut ;

  // rule RL_cache_master_xactor_ug_master_u_r_doPut
  assign CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut =
	     !cache_master_xactor_shim_rff_rv[72] &&
	     cache_master_xactor_ug_master_u_r_putWire$whas ;
  assign WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut ;

  // rule RL_cache_rl_cache_refill_rsps_loop
  assign CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[72] &&
	     cache_rg_state == 4'd9 ;
  assign WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop =
	     CAN_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     !WILL_FIRE_RL_cache_rl_start_reset &&
	     !EN_req ;

  // rule RL_cache_rl_io_read_rsp
  assign CAN_FIRE_RL_cache_rl_io_read_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[72] &&
	     cache_rg_state == 4'd13 ;
  assign WILL_FIRE_RL_cache_rl_io_read_rsp =
	     CAN_FIRE_RL_cache_rl_io_read_rsp &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_rl_io_AMO_read_rsp
  assign CAN_FIRE_RL_cache_rl_io_AMO_read_rsp =
	     !cache_master_xactor_clearing &&
	     cache_master_xactor_shim_rff_rv$port1__read[72] &&
	     (cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	      cache_f_fabric_write_reqs$FULL_N) &&
	     cache_rg_state == 4'd15 ;
  assign WILL_FIRE_RL_cache_rl_io_AMO_read_rsp =
	     CAN_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     !WILL_FIRE_RL_cache_rl_start_reset ;

  // rule RL_cache_master_xactor_do_clear
  assign CAN_FIRE_RL_cache_master_xactor_do_clear =
	     cache_master_xactor_clearing ;
  assign WILL_FIRE_RL_cache_master_xactor_do_clear =
	     cache_master_xactor_clearing ;

  // inputs to muxes for submodule ports
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_3 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d204 ;
  assign MUX_cache_dw_output_ld_val$wset_1__SEL_4 =
	     WILL_FIRE_RL_cache_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_ST_AMO_response ;
  assign MUX_cache_f_fabric_write_reqs$enq_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d513 ;
  assign MUX_cache_master_xactor_clearing$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_start_reset && !cache_f_reset_reqs$D_OUT ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ;
  assign MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 =
	     EN_req &&
	     req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943 ;
  assign MUX_cache_ram_word64_set$a_put_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ;
  assign MUX_cache_ram_word64_set$b_put_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word64_set_in_cache[1:0] != 2'd3 ;
  assign MUX_cache_rg_error_during_refill$write_1__SEL_1 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_1 =
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_13_EQ_0b0_14_15_AND_NOT_ETC___d934 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ;
  assign MUX_cache_rg_exc_code$write_1__SEL_3 =
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ;
  assign MUX_cache_rg_ld_val$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d366 ;
  assign MUX_cache_rg_lrsc_valid$write_1__SEL_2 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d200 ;
  assign MUX_cache_rg_state$write_1__SEL_4 =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word64_set_in_cache[1:0] == 2'd3 ;
  assign MUX_cache_rg_state$write_1__SEL_12 =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     (cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d341 ||
	      NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d344) ;
  assign MUX_cache_rg_state$write_1__SEL_13 =
	     WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 7'd127 ;
  assign MUX_cache_dw_output_ld_val$wset_1__VAL_3 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ?
	       new_value__h8173 :
	       new_value__h18271 ;
  assign MUX_cache_f_fabric_write_reqs$enq_1__VAL_1 =
	     { cache_rg_f3, cache_rg_pa, x__h28190 } ;
  assign MUX_cache_f_fabric_write_reqs$enq_1__VAL_2 =
	     { cache_rg_f3,
	       cache_rg_addr,
	       IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d514 } ;
  assign MUX_cache_f_fabric_write_reqs$enq_1__VAL_3 =
	     { cache_rg_f3, cache_rg_pa, cache_rg_st_amo_val } ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1 =
	     { 6'd32,
	       fabric_addr__h27561,
	       8'd0,
	       size_val__h27675,
	       18'd65536 } ;
  assign MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2 =
	     { 6'd32, cline_fabric_addr__h22590, 29'd7143424 } ;
  assign MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1 =
	     { 3'd4, cache_rg_pa[31:12] } ;
  assign MUX_cache_ram_word64_set$a_put_3__VAL_2 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 :
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 ;
  assign MUX_cache_ram_word64_set$b_put_2__VAL_2 =
	     cache_rg_word64_set_in_cache + 9'd1 ;
  assign MUX_cache_ram_word64_set$b_put_2__VAL_4 =
	     { cache_rg_addr[11:5], 2'd0 } ;
  assign MUX_cache_rg_cset_in_cache$write_1__VAL_1 =
	     cache_rg_cset_in_cache + 7'd1 ;
  assign MUX_cache_rg_exc_code$write_1__VAL_1 =
	     (req_op == 2'd0) ? 4'd4 : 4'd6 ;
  assign MUX_cache_rg_ld_val$write_1__VAL_2 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       x__h15854 :
	       IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 ;
  assign MUX_cache_rg_state$write_1__VAL_1 =
	     NOT_req_f3_BITS_1_TO_0_13_EQ_0b0_14_15_AND_NOT_ETC___d934 ?
	       4'd4 :
	       4'd3 ;
  assign MUX_cache_rg_state$write_1__VAL_2 =
	     (cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0) ?
	       4'd14 :
	       4'd4 ;
  assign MUX_cache_rg_state$write_1__VAL_4 =
	     (cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	      cache_rg_error_during_refill) ?
	       4'd4 :
	       4'd10 ;
  assign MUX_cache_rg_state$write_1__VAL_12 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) ?
	       4'd8 :
	       IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d347 ;

  // inlined wires
  assign cache_master_xactor_ug_master_u_b_putWire$wget =
	     { mem_master_bid, mem_master_bresp } ;
  assign cache_master_xactor_ug_master_u_b_putWire$whas =
	     mem_master_bvalid && !cache_master_xactor_shim_bff_rv[7] ;
  assign cache_master_xactor_ug_master_u_r_putWire$wget =
	     { mem_master_rid,
	       mem_master_rdata,
	       mem_master_rresp,
	       mem_master_rlast } ;
  assign cache_master_xactor_ug_master_u_r_putWire$whas =
	     mem_master_rvalid && !cache_master_xactor_shim_rff_rv[72] ;
  assign cache_dw_valid$whas =
	     (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	      WILL_FIRE_RL_cache_rl_io_read_rsp) &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d204 ||
	     WILL_FIRE_RL_cache_rl_drive_exception_rsp ||
	     WILL_FIRE_RL_cache_rl_maintain_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_ST_AMO_response ;
  assign cache_master_xactor_ug_master_u_aw_dropWire$whas =
	     cache_master_xactor_shim_awff_rv$port1__read[98] &&
	     mem_master_awready ;
  assign cache_master_xactor_ug_master_u_w_dropWire$whas =
	     cache_master_xactor_shim_wff_rv$port1__read[73] &&
	     mem_master_wready ;
  assign cache_master_xactor_ug_master_u_ar_dropWire$whas =
	     cache_master_xactor_shim_arff_rv$port1__read[98] &&
	     mem_master_arready ;
  assign cache_master_xactor_shim_awff_rv$port0__write_1 =
	     { 6'd32,
	       mem_req_wr_addr_awaddr__h5054,
	       8'd0,
	       _theResult___snd_snd_val__h5250,
	       18'd65536 } ;
  assign cache_master_xactor_shim_awff_rv$port1__read =
	     CAN_FIRE_RL_cache_rl_fabric_send_write_req ?
	       cache_master_xactor_shim_awff_rv$port0__write_1 :
	       cache_master_xactor_shim_awff_rv ;
  assign cache_master_xactor_shim_awff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_aw_doDrop ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_awff_rv$port1__read ;
  assign cache_master_xactor_shim_awff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_awff_rv$port2__read ;
  assign cache_master_xactor_shim_wff_rv$port0__write_1 =
	     { 1'd1,
	       mem_req_wr_data_wdata__h5366,
	       mem_req_wr_data_wstrb__h5367,
	       1'd1 } ;
  assign cache_master_xactor_shim_wff_rv$port1__read =
	     CAN_FIRE_RL_cache_rl_fabric_send_write_req ?
	       cache_master_xactor_shim_wff_rv$port0__write_1 :
	       cache_master_xactor_shim_wff_rv ;
  assign cache_master_xactor_shim_wff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_w_doDrop ?
	       74'h0AAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_wff_rv$port1__read ;
  assign cache_master_xactor_shim_wff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       74'h0AAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_wff_rv$port2__read ;
  assign cache_master_xactor_shim_bff_rv$port0__write_1 =
	     { 1'd1, cache_master_xactor_ug_master_u_b_putWire$wget } ;
  assign cache_master_xactor_shim_bff_rv$port1__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_b_doPut ?
	       cache_master_xactor_shim_bff_rv$port0__write_1 :
	       cache_master_xactor_shim_bff_rv ;
  assign cache_master_xactor_shim_bff_rv$port2__read =
	     CAN_FIRE_RL_cache_rl_discard_write_rsp ?
	       8'd42 :
	       cache_master_xactor_shim_bff_rv$port1__read ;
  assign cache_master_xactor_shim_bff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       8'd42 :
	       cache_master_xactor_shim_bff_rv$port2__read ;
  assign cache_master_xactor_shim_arff_rv$EN_port0__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;
  assign cache_master_xactor_shim_arff_rv$port0__write_1 =
	     MUX_cache_master_xactor_shim_arff_rv$port0__write_1__SEL_1 ?
	       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_1 :
	       MUX_cache_master_xactor_shim_arff_rv$port0__write_1__VAL_2 ;
  assign cache_master_xactor_shim_arff_rv$port1__read =
	     cache_master_xactor_shim_arff_rv$EN_port0__write ?
	       cache_master_xactor_shim_arff_rv$port0__write_1 :
	       cache_master_xactor_shim_arff_rv ;
  assign cache_master_xactor_shim_arff_rv$port2__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_ar_doDrop ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_arff_rv$port1__read ;
  assign cache_master_xactor_shim_arff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       99'h2AAAAAAAAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_arff_rv$port2__read ;
  assign cache_master_xactor_shim_rff_rv$port0__write_1 =
	     { 1'd1, cache_master_xactor_ug_master_u_r_putWire$wget } ;
  assign cache_master_xactor_shim_rff_rv$port1__read =
	     CAN_FIRE_RL_cache_master_xactor_ug_master_u_r_doPut ?
	       cache_master_xactor_shim_rff_rv$port0__write_1 :
	       cache_master_xactor_shim_rff_rv ;
  assign cache_master_xactor_shim_rff_rv$EN_port1__write =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop ;
  assign cache_master_xactor_shim_rff_rv$port2__read =
	     cache_master_xactor_shim_rff_rv$EN_port1__write ?
	       73'h0AAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_rff_rv$port1__read ;
  assign cache_master_xactor_shim_rff_rv$port3__read =
	     cache_master_xactor_clearing ?
	       73'h0AAAAAAAAAAAAAAAAAA :
	       cache_master_xactor_shim_rff_rv$port2__read ;
  assign cache_ctr_wr_rsps_pending_crg$port0__write_1 =
	     cache_ctr_wr_rsps_pending_crg + 4'd1 ;
  assign cache_ctr_wr_rsps_pending_crg$port1__write_1 = b__h22491 - 4'd1 ;
  assign cache_ctr_wr_rsps_pending_crg$port2__read =
	     CAN_FIRE_RL_cache_rl_discard_write_rsp ?
	       cache_ctr_wr_rsps_pending_crg$port1__write_1 :
	       b__h22491 ;
  assign cache_ctr_wr_rsps_pending_crg$port3__read =
	     MUX_cache_master_xactor_clearing$write_1__SEL_2 ?
	       4'd0 :
	       cache_ctr_wr_rsps_pending_crg$port2__read ;
  assign cache_crg_sb_to_load_delay$port0__write_1 =
	     { 1'd0, cache_crg_sb_to_load_delay[10:1] } ;
  assign cache_crg_sb_to_load_delay$EN_port1__write =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d509 ;
  assign cache_crg_sb_to_load_delay$port2__read =
	     cache_crg_sb_to_load_delay$EN_port1__write ?
	       11'd2047 :
	       cache_crg_sb_to_load_delay$port0__write_1 ;

  // register cache_cfg_verbosity
  assign cache_cfg_verbosity$D_IN = set_verbosity_verbosity ;
  assign cache_cfg_verbosity$EN = EN_set_verbosity ;

  // register cache_crg_sb_to_load_delay
  assign cache_crg_sb_to_load_delay$D_IN =
	     cache_crg_sb_to_load_delay$port2__read ;
  assign cache_crg_sb_to_load_delay$EN = 1'b1 ;

  // register cache_ctr_wr_rsps_pending_crg
  assign cache_ctr_wr_rsps_pending_crg$D_IN =
	     cache_ctr_wr_rsps_pending_crg$port3__read ;
  assign cache_ctr_wr_rsps_pending_crg$EN = 1'b1 ;

  // register cache_master_xactor_clearing
  assign cache_master_xactor_clearing$D_IN = !cache_master_xactor_clearing ;
  assign cache_master_xactor_clearing$EN =
	     WILL_FIRE_RL_cache_rl_start_reset && !cache_f_reset_reqs$D_OUT ||
	     cache_master_xactor_clearing ;

  // register cache_master_xactor_shim_arff_rv
  assign cache_master_xactor_shim_arff_rv$D_IN =
	     cache_master_xactor_shim_arff_rv$port3__read ;
  assign cache_master_xactor_shim_arff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_awff_rv
  assign cache_master_xactor_shim_awff_rv$D_IN =
	     cache_master_xactor_shim_awff_rv$port3__read ;
  assign cache_master_xactor_shim_awff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_bff_rv
  assign cache_master_xactor_shim_bff_rv$D_IN =
	     cache_master_xactor_shim_bff_rv$port3__read ;
  assign cache_master_xactor_shim_bff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_rff_rv
  assign cache_master_xactor_shim_rff_rv$D_IN =
	     cache_master_xactor_shim_rff_rv$port3__read ;
  assign cache_master_xactor_shim_rff_rv$EN = 1'b1 ;

  // register cache_master_xactor_shim_wff_rv
  assign cache_master_xactor_shim_wff_rv$D_IN =
	     cache_master_xactor_shim_wff_rv$port3__read ;
  assign cache_master_xactor_shim_wff_rv$EN = 1'b1 ;

  // register cache_rg_addr
  assign cache_rg_addr$D_IN = req_addr ;
  assign cache_rg_addr$EN = EN_req ;

  // register cache_rg_amo_funct7
  assign cache_rg_amo_funct7$D_IN = req_amo_funct7 ;
  assign cache_rg_amo_funct7$EN = EN_req ;

  // register cache_rg_cset_in_cache
  assign cache_rg_cset_in_cache$D_IN =
	     WILL_FIRE_RL_cache_rl_reset ?
	       MUX_cache_rg_cset_in_cache$write_1__VAL_1 :
	       7'd0 ;
  assign cache_rg_cset_in_cache$EN =
	     WILL_FIRE_RL_cache_rl_reset ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_error_during_refill
  assign cache_rg_error_during_refill$D_IN =
	     MUX_cache_rg_error_during_refill$write_1__SEL_1 ;
  assign cache_rg_error_during_refill$EN =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // register cache_rg_exc_code
  always@(MUX_cache_rg_exc_code$write_1__SEL_1 or
	  MUX_cache_rg_exc_code$write_1__VAL_1 or
	  MUX_cache_rg_exc_code$write_1__SEL_2 or
	  MUX_cache_rg_exc_code$write_1__SEL_3 or
	  MUX_cache_rg_error_during_refill$write_1__SEL_1)
  case (1'b1)
    MUX_cache_rg_exc_code$write_1__SEL_1:
	cache_rg_exc_code$D_IN = MUX_cache_rg_exc_code$write_1__VAL_1;
    MUX_cache_rg_exc_code$write_1__SEL_2: cache_rg_exc_code$D_IN = 4'd7;
    MUX_cache_rg_exc_code$write_1__SEL_3: cache_rg_exc_code$D_IN = 4'd5;
    MUX_cache_rg_error_during_refill$write_1__SEL_1:
	cache_rg_exc_code$D_IN = 4'd1;
    default: cache_rg_exc_code$D_IN = 4'b1010 /* unspecified value */ ;
  endcase
  assign cache_rg_exc_code$EN =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	     EN_req &&
	     NOT_req_f3_BITS_1_TO_0_13_EQ_0b0_14_15_AND_NOT_ETC___d934 ;

  // register cache_rg_f3
  assign cache_rg_f3$D_IN = req_f3 ;
  assign cache_rg_f3$EN = EN_req ;

  // register cache_rg_ld_val
  always@(MUX_cache_dw_output_ld_val$wset_1__SEL_2 or
	  new_ld_val__h28161 or
	  MUX_cache_rg_ld_val$write_1__SEL_2 or
	  MUX_cache_rg_ld_val$write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_read_rsp or
	  ld_val__h25881 or WILL_FIRE_RL_cache_rl_io_AMO_SC_req)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_dw_output_ld_val$wset_1__SEL_2:
	  cache_rg_ld_val$D_IN = new_ld_val__h28161;
      MUX_cache_rg_ld_val$write_1__SEL_2:
	  cache_rg_ld_val$D_IN = MUX_cache_rg_ld_val$write_1__VAL_2;
      WILL_FIRE_RL_cache_rl_io_read_rsp:
	  cache_rg_ld_val$D_IN = ld_val__h25881;
      WILL_FIRE_RL_cache_rl_io_AMO_SC_req: cache_rg_ld_val$D_IN = 64'd1;
      default: cache_rg_ld_val$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_rg_ld_val$EN =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d366 ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_AMO_SC_req ;

  // register cache_rg_lower_word32
  assign cache_rg_lower_word32$D_IN = 32'h0 ;
  assign cache_rg_lower_word32$EN = 1'b0 ;

  // register cache_rg_lower_word32_full
  assign cache_rg_lower_word32_full$D_IN = 1'd0 ;
  assign cache_rg_lower_word32_full$EN =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_lrsc_pa
  assign cache_rg_lrsc_pa$D_IN = cache_rg_addr ;
  assign cache_rg_lrsc_pa$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ;

  // register cache_rg_lrsc_valid
  assign cache_rg_lrsc_valid$D_IN =
	     MUX_cache_rg_lrsc_valid$write_1__SEL_2 &&
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d201 ;
  assign cache_rg_lrsc_valid$EN =
	     WILL_FIRE_RL_cache_rl_io_read_req && cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d200 ||
	     WILL_FIRE_RL_cache_rl_start_reset ;

  // register cache_rg_op
  assign cache_rg_op$D_IN = req_op ;
  assign cache_rg_op$EN = EN_req ;

  // register cache_rg_pa
  assign cache_rg_pa$D_IN = EN_req ? req_addr : cache_rg_addr ;
  assign cache_rg_pa$EN =
	     EN_req || WILL_FIRE_RL_cache_rl_probe_and_immed_rsp ;

  // register cache_rg_pte_pa
  assign cache_rg_pte_pa$D_IN = 32'h0 ;
  assign cache_rg_pte_pa$EN = 1'b0 ;

  // register cache_rg_st_amo_val
  assign cache_rg_st_amo_val$D_IN =
	     EN_req ? req_st_value : new_st_val__h19402 ;
  assign cache_rg_st_amo_val$EN =
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d375 ||
	     EN_req ;

  // register cache_rg_state
  always@(EN_req or
	  MUX_cache_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_cache_rl_io_AMO_read_rsp or
	  MUX_cache_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_read_rsp or
	  MUX_cache_rg_state$write_1__SEL_4 or
	  MUX_cache_rg_state$write_1__VAL_4 or
	  WILL_FIRE_RL_cache_rl_start_reset or
	  WILL_FIRE_RL_cache_rl_io_AMO_op_req or
	  WILL_FIRE_RL_cache_rl_io_AMO_SC_req or
	  WILL_FIRE_RL_cache_rl_io_write_req or
	  WILL_FIRE_RL_cache_rl_io_read_req or
	  WILL_FIRE_RL_cache_rl_rereq or
	  WILL_FIRE_RL_cache_rl_start_cache_refill or
	  MUX_cache_rg_state$write_1__SEL_12 or
	  MUX_cache_rg_state$write_1__VAL_12 or
	  MUX_cache_rg_state$write_1__SEL_13)
  case (1'b1)
    EN_req: cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_1;
    WILL_FIRE_RL_cache_rl_io_AMO_read_rsp:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_2;
    WILL_FIRE_RL_cache_rl_io_read_rsp:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_2;
    MUX_cache_rg_state$write_1__SEL_4:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_4;
    WILL_FIRE_RL_cache_rl_start_reset: cache_rg_state$D_IN = 4'd1;
    WILL_FIRE_RL_cache_rl_io_AMO_op_req: cache_rg_state$D_IN = 4'd15;
    WILL_FIRE_RL_cache_rl_io_AMO_SC_req || WILL_FIRE_RL_cache_rl_io_write_req:
	cache_rg_state$D_IN = 4'd11;
    WILL_FIRE_RL_cache_rl_io_read_req: cache_rg_state$D_IN = 4'd13;
    WILL_FIRE_RL_cache_rl_rereq: cache_rg_state$D_IN = 4'd3;
    WILL_FIRE_RL_cache_rl_start_cache_refill: cache_rg_state$D_IN = 4'd9;
    MUX_cache_rg_state$write_1__SEL_12:
	cache_rg_state$D_IN = MUX_cache_rg_state$write_1__VAL_12;
    MUX_cache_rg_state$write_1__SEL_13: cache_rg_state$D_IN = 4'd2;
    default: cache_rg_state$D_IN = 4'b1010 /* unspecified value */ ;
  endcase
  assign cache_rg_state$EN =
	     WILL_FIRE_RL_cache_rl_reset &&
	     cache_rg_cset_in_cache == 7'd127 ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word64_set_in_cache[1:0] == 2'd3 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     (cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d341 ||
	      NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d344) ||
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp ||
	     WILL_FIRE_RL_cache_rl_io_read_rsp ||
	     EN_req ||
	     WILL_FIRE_RL_cache_rl_start_reset ||
	     WILL_FIRE_RL_cache_rl_rereq ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_io_AMO_SC_req ||
	     WILL_FIRE_RL_cache_rl_io_write_req ||
	     WILL_FIRE_RL_cache_rl_io_read_req ||
	     WILL_FIRE_RL_cache_rl_io_AMO_op_req ;

  // register cache_rg_word64_set_in_cache
  assign cache_rg_word64_set_in_cache$D_IN =
	     MUX_cache_ram_word64_set$b_put_1__SEL_2 ?
	       MUX_cache_ram_word64_set$b_put_2__VAL_2 :
	       MUX_cache_ram_word64_set$b_put_2__VAL_4 ;
  assign cache_rg_word64_set_in_cache$EN =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word64_set_in_cache[1:0] != 2'd3 ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // submodule cache_f_fabric_write_reqs
  always@(MUX_cache_dw_output_ld_val$wset_1__SEL_2 or
	  MUX_cache_f_fabric_write_reqs$enq_1__VAL_1 or
	  MUX_cache_f_fabric_write_reqs$enq_1__SEL_2 or
	  MUX_cache_f_fabric_write_reqs$enq_1__VAL_2 or
	  WILL_FIRE_RL_cache_rl_io_write_req or
	  MUX_cache_f_fabric_write_reqs$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_dw_output_ld_val$wset_1__SEL_2:
	  cache_f_fabric_write_reqs$D_IN =
	      MUX_cache_f_fabric_write_reqs$enq_1__VAL_1;
      MUX_cache_f_fabric_write_reqs$enq_1__SEL_2:
	  cache_f_fabric_write_reqs$D_IN =
	      MUX_cache_f_fabric_write_reqs$enq_1__VAL_2;
      WILL_FIRE_RL_cache_rl_io_write_req:
	  cache_f_fabric_write_reqs$D_IN =
	      MUX_cache_f_fabric_write_reqs$enq_1__VAL_3;
      default: cache_f_fabric_write_reqs$D_IN =
		   99'h2AAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_f_fabric_write_reqs$ENQ =
	     WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d513 ||
	     WILL_FIRE_RL_cache_rl_io_write_req ;
  assign cache_f_fabric_write_reqs$DEQ =
	     CAN_FIRE_RL_cache_rl_fabric_send_write_req ;
  assign cache_f_fabric_write_reqs$CLR = 1'b0 ;

  // submodule cache_f_reset_reqs
  assign cache_f_reset_reqs$D_IN = !EN_server_reset_request_put ;
  assign cache_f_reset_reqs$ENQ =
	     EN_server_reset_request_put || EN_server_flush_request_put ;
  assign cache_f_reset_reqs$DEQ = MUX_cache_rg_state$write_1__SEL_13 ;
  assign cache_f_reset_reqs$CLR = 1'b0 ;

  // submodule cache_f_reset_rsps
  assign cache_f_reset_rsps$D_IN = cache_f_reset_reqs$D_OUT ;
  assign cache_f_reset_rsps$ENQ = MUX_cache_rg_state$write_1__SEL_13 ;
  assign cache_f_reset_rsps$DEQ =
	     EN_server_flush_response_get || EN_server_reset_response_get ;
  assign cache_f_reset_rsps$CLR = 1'b0 ;

  // submodule cache_ram_state_and_ctag_cset
  assign cache_ram_state_and_ctag_cset$ADDRA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ?
	       cache_rg_addr[11:5] :
	       cache_rg_cset_in_cache ;
  assign cache_ram_state_and_ctag_cset$ADDRB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       req_addr[11:5] :
	       cache_rg_addr[11:5] ;
  assign cache_ram_state_and_ctag_cset$DIA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ?
	       MUX_cache_ram_state_and_ctag_cset$a_put_3__VAL_1 :
	       23'd2796202 ;
  assign cache_ram_state_and_ctag_cset$DIB =
	     MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 ?
	       23'b01010101010101010101010 /* unspecified value */  :
	       23'b01010101010101010101010 /* unspecified value */  ;
  assign cache_ram_state_and_ctag_cset$WEA = 1'd1 ;
  assign cache_ram_state_and_ctag_cset$WEB = 1'd0 ;
  assign cache_ram_state_and_ctag_cset$ENA =
	     WILL_FIRE_RL_cache_rl_start_cache_refill ||
	     WILL_FIRE_RL_cache_rl_reset ;
  assign cache_ram_state_and_ctag_cset$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943 ||
	     WILL_FIRE_RL_cache_rl_rereq ;

  // submodule cache_ram_word64_set
  assign cache_ram_word64_set$ADDRA =
	     MUX_cache_ram_word64_set$a_put_1__SEL_1 ?
	       cache_rg_word64_set_in_cache :
	       cache_rg_addr[11:3] ;
  always@(MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  req_addr or
	  MUX_cache_ram_word64_set$b_put_1__SEL_2 or
	  MUX_cache_ram_word64_set$b_put_2__VAL_2 or
	  WILL_FIRE_RL_cache_rl_rereq or
	  cache_rg_addr or
	  WILL_FIRE_RL_cache_rl_start_cache_refill or
	  MUX_cache_ram_word64_set$b_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  cache_ram_word64_set$ADDRB = req_addr[11:3];
      MUX_cache_ram_word64_set$b_put_1__SEL_2:
	  cache_ram_word64_set$ADDRB =
	      MUX_cache_ram_word64_set$b_put_2__VAL_2;
      WILL_FIRE_RL_cache_rl_rereq:
	  cache_ram_word64_set$ADDRB = cache_rg_addr[11:3];
      WILL_FIRE_RL_cache_rl_start_cache_refill:
	  cache_ram_word64_set$ADDRB =
	      MUX_cache_ram_word64_set$b_put_2__VAL_4;
      default: cache_ram_word64_set$ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  assign cache_ram_word64_set$DIA =
	     MUX_cache_ram_word64_set$a_put_1__SEL_1 ?
	       cache_master_xactor_shim_rff_rv$port1__read[66:3] :
	       MUX_cache_ram_word64_set$a_put_3__VAL_2 ;
  always@(MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1 or
	  MUX_cache_ram_word64_set$b_put_1__SEL_2 or
	  WILL_FIRE_RL_cache_rl_rereq or
	  WILL_FIRE_RL_cache_rl_start_cache_refill)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cache_ram_state_and_ctag_cset$b_put_1__SEL_1:
	  cache_ram_word64_set$DIB =
	      64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      MUX_cache_ram_word64_set$b_put_1__SEL_2:
	  cache_ram_word64_set$DIB =
	      64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_cache_rl_rereq:
	  cache_ram_word64_set$DIB =
	      64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_cache_rl_start_cache_refill:
	  cache_ram_word64_set$DIB =
	      64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: cache_ram_word64_set$DIB =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cache_ram_word64_set$WEA = 1'd1 ;
  assign cache_ram_word64_set$WEB = 1'd0 ;
  assign cache_ram_word64_set$ENA =
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 ||
	     WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d376 ;
  assign cache_ram_word64_set$ENB =
	     EN_req &&
	     req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943 ||
	     WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	     cache_rg_word64_set_in_cache[1:0] != 2'd3 ||
	     WILL_FIRE_RL_cache_rl_rereq ||
	     WILL_FIRE_RL_cache_rl_start_cache_refill ;

  // submodule cache_soc_map
  assign cache_soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign cache_soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign cache_soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // remaining internal signals
  assign IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324 =
	     (cache_rg_addr[2:0] == 3'h0) ? word64__h7992 : 64'd0 ;
  assign IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d338 =
	     (cache_rg_addr[2:0] == 3'h0) ? 64'd1 : 64'd0 ;
  assign IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821 =
	     (cache_rg_addr[2:0] == 3'h0) ? ld_val__h25881 : 64'd0 ;
  assign IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 =
	     (cache_rg_f3 == 3'b010) ? b__h30158 : cache_rg_st_amo_val ;
  assign IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d161 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	       lrsc_result__h15844 ||
	       cache_f_fabric_write_reqs$FULL_N :
	       !cache_ram_state_and_ctag_cset$DOB[22] ||
	       !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ||
	       cache_f_fabric_write_reqs$FULL_N ;
  assign IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d347 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       4'd11 :
	       ((!cache_ram_state_and_ctag_cset$DOB[22] ||
		 !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) ?
		  4'd8 :
		  4'd11) ;
  assign IF_cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_ETC___d514 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) ?
	       cache_rg_st_amo_val :
	       new_st_val__h19402 ;
  assign NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 =
	     cache_cfg_verbosity > 4'd1 ;
  assign NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 =
	     cache_cfg_verbosity > 4'd2 ;
  assign NOT_cache_ram_state_and_ctag_cset_b_read__51_B_ETC___d186 =
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 ;
  assign NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d344 =
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) ;
  assign NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d513 =
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     (cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d511 ||
	      NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d375) ;
  assign NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d526 ;
  assign NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d534 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d532 ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d197 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d375 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d508 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     (cache_rg_f3 == 3'b0 || cache_rg_f3 == 3'b001) ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d540 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d545 =
	     cache_rg_op != 2'd1 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d373 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ;
  assign NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d506 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     (cache_rg_f3 == 3'b0 || cache_rg_f3 == 3'b001) ;
  assign NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d526 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d529 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d532 =
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign NOT_req_f3_BITS_1_TO_0_13_EQ_0b0_14_15_AND_NOT_ETC___d934 =
	     req_f3[1:0] != 2'b0 && (req_f3[1:0] != 2'b01 || req_addr[0]) &&
	     (req_f3[1:0] != 2'b10 || req_addr[1:0] != 2'b0) &&
	     (req_f3[1:0] != 2'b11 || req_addr[2:0] != 3'b0) ;
  assign _theResult___fst__h5232 =
	     cache_f_fabric_write_reqs$D_OUT[63:0] << shift_bits__h5069 ;
  assign b__h19806 =
	     { {32{new_value173_BITS_31_TO_0__q17[31]}},
	       new_value173_BITS_31_TO_0__q17 } ;
  assign b__h22491 =
	     CAN_FIRE_RL_cache_rl_fabric_send_write_req ?
	       cache_ctr_wr_rsps_pending_crg$port0__write_1 :
	       cache_ctr_wr_rsps_pending_crg ;
  assign b__h28323 =
	     { {32{w18195_BITS_31_TO_0__q54[31]}},
	       w18195_BITS_31_TO_0__q54 } ;
  assign b__h30158 =
	     { {32{cache_rg_st_amo_val_BITS_31_TO_0__q1[31]}},
	       cache_rg_st_amo_val_BITS_31_TO_0__q1 } ;
  assign cache_master_xactor_shim_arff_rvport1__read_B_ETC__q22 =
	     cache_master_xactor_shim_arff_rv$port1__read[97:0] ;
  assign cache_master_xactor_shim_awff_rvport1__read_B_ETC__q20 =
	     cache_master_xactor_shim_awff_rv$port1__read[97:0] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q23 =
	     cache_master_xactor_shim_rff_rv$port1__read[10:3] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q24 =
	     cache_master_xactor_shim_rff_rv$port1__read[18:3] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q25 =
	     cache_master_xactor_shim_rff_rv$port1__read[34:3] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q26 =
	     cache_master_xactor_shim_rff_rv$port1__read[18:11] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q27 =
	     cache_master_xactor_shim_rff_rv$port1__read[26:19] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q28 =
	     cache_master_xactor_shim_rff_rv$port1__read[34:19] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q29 =
	     cache_master_xactor_shim_rff_rv$port1__read[34:27] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q30 =
	     cache_master_xactor_shim_rff_rv$port1__read[42:35] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q31 =
	     cache_master_xactor_shim_rff_rv$port1__read[50:35] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q32 =
	     cache_master_xactor_shim_rff_rv$port1__read[66:35] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q33 =
	     cache_master_xactor_shim_rff_rv$port1__read[50:43] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q34 =
	     cache_master_xactor_shim_rff_rv$port1__read[58:51] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q35 =
	     cache_master_xactor_shim_rff_rv$port1__read[66:51] ;
  assign cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q36 =
	     cache_master_xactor_shim_rff_rv$port1__read[66:59] ;
  assign cache_master_xactor_shim_wff_rvport1__read_BI_ETC__q21 =
	     cache_master_xactor_shim_wff_rv$port1__read[72:0] ;
  assign cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 =
	     cache_ram_state_and_ctag_cset$DOB[21:0] == pa_ctag__h7888 ;
  assign cache_ram_state_and_ctag_cset_b_read__51_BIT_2_ETC___d187 =
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     cache_rg_op == 2'd2 &&
	     cache_rg_amo_funct7[6:2] == 5'b00010 ||
	     NOT_cache_ram_state_and_ctag_cset_b_read__51_B_ETC___d186 ;
  assign cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 =
	     cache_rg_addr == cache_rg_lrsc_pa ;
  assign cache_rg_amo_funct7_32_BITS_6_TO_2_33_EQ_0b10__ETC___d363 =
	     cache_rg_amo_funct7[6:2] == 5'b00010 &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) &&
	     cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145 =
	     cache_rg_lrsc_pa == cache_rg_addr ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d200 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset_b_read__51_BIT_2_ETC___d187 ||
	     cache_rg_op != 2'd0 &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	     cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d198 ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d201 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d204 =
	     cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d201 ||
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h15844 ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d341 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d350 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d360 =
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     (!cache_ram_state_and_ctag_cset$DOB[22] ||
	      !cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157) &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d198 =
	     cache_rg_op == 2'd1 &&
	     cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 ||
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 ||
	     NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d197 ;
  assign cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d376 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d373 ||
	     NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d375 ;
  assign cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d509 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d506 ||
	     NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d508 ;
  assign cache_rg_op_29_EQ_1_37_OR_cache_rg_op_29_EQ_2__ETC___d511 =
	     (cache_rg_op == 2'd1 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	     (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00011 ||
	      cache_rg_lrsc_valid &&
	      cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145) ;
  assign cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d366 =
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 ||
	     cache_rg_op != 2'd1 && cache_ram_state_and_ctag_cset$DOB[22] &&
	     cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 ;
  assign cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d537 =
	     cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011 &&
	     lrsc_result__h15844 &&
	     NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 ;
  assign cache_rg_st_amo_val_BITS_31_TO_0__q1 = cache_rg_st_amo_val[31:0] ;
  assign cache_rg_state_7_EQ_12_15_AND_cache_rg_op_29_E_ETC___d617 =
	     cache_rg_state == 4'd12 &&
	     (cache_rg_op == 2'd0 ||
	      cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00010) &&
	     b__h22491 == 4'd0 ;
  assign cache_rg_state_7_EQ_3_63_AND_NOT_cache_rg_op_2_ETC___d172 =
	     cache_rg_state == 4'd3 &&
	     (cache_rg_op != 2'd0 &&
	      (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) ||
	      cache_crg_sb_to_load_delay$port0__write_1 == 11'd0) ;
  assign cline_addr__h22589 = { cache_rg_pa[31:5], 5'd0 } ;
  assign cline_fabric_addr__h22590 = { 32'd0, cline_addr__h22589 } ;
  assign fabric_addr__h27561 = { 32'd0, cache_rg_pa } ;
  assign ld_val5881_BITS_15_TO_0__q40 = ld_val__h25881[15:0] ;
  assign ld_val5881_BITS_15_TO_8__q42 = ld_val__h25881[15:8] ;
  assign ld_val5881_BITS_23_TO_16__q43 = ld_val__h25881[23:16] ;
  assign ld_val5881_BITS_31_TO_0__q41 = ld_val__h25881[31:0] ;
  assign ld_val5881_BITS_31_TO_16__q44 = ld_val__h25881[31:16] ;
  assign ld_val5881_BITS_31_TO_24__q45 = ld_val__h25881[31:24] ;
  assign ld_val5881_BITS_39_TO_32__q46 = ld_val__h25881[39:32] ;
  assign ld_val5881_BITS_47_TO_32__q47 = ld_val__h25881[47:32] ;
  assign ld_val5881_BITS_47_TO_40__q49 = ld_val__h25881[47:40] ;
  assign ld_val5881_BITS_55_TO_48__q50 = ld_val__h25881[55:48] ;
  assign ld_val5881_BITS_63_TO_32__q48 = ld_val__h25881[63:32] ;
  assign ld_val5881_BITS_63_TO_48__q51 = ld_val__h25881[63:48] ;
  assign ld_val5881_BITS_63_TO_56__q52 = ld_val__h25881[63:56] ;
  assign ld_val5881_BITS_7_TO_0__q39 = ld_val__h25881[7:0] ;
  assign lrsc_result__h15844 =
	     !cache_rg_lrsc_valid ||
	     !cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145 ;
  assign mem_req_wr_addr_awaddr__h5054 =
	     { 32'd0, cache_f_fabric_write_reqs$D_OUT[95:64] } ;
  assign new_st_val__h19402 =
	     (cache_rg_f3 == 3'b010) ?
	       new_st_val__h19697 :
	       _theResult_____2__h19690 ;
  assign new_st_val__h19697 = { 32'd0, _theResult_____2__h19690[31:0] } ;
  assign new_st_val__h19798 =
	     IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 +
	     IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ;
  assign new_st_val__h20791 = w1__h19682 ^ w2__h28201 ;
  assign new_st_val__h20796 = w1__h19682 & w2__h28201 ;
  assign new_st_val__h20801 = w1__h19682 | w2__h28201 ;
  assign new_st_val__h20806 =
	     (w1__h19682 < w2__h28201) ? w1__h19682 : w2__h28201 ;
  assign new_st_val__h20814 =
	     (w1__h19682 <= w2__h28201) ? w2__h28201 : w1__h19682 ;
  assign new_st_val__h20823 =
	     ((IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 ^
	       64'h8000000000000000) <
	      (IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ^
	       64'h8000000000000000)) ?
	       w1__h19682 :
	       w2__h28201 ;
  assign new_st_val__h20831 =
	     ((IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 ^
	       64'h8000000000000000) <=
	      (IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ^
	       64'h8000000000000000)) ?
	       w2__h28201 :
	       w1__h19682 ;
  assign new_st_val__h28214 = { 32'd0, _theResult_____2__h28207[31:0] } ;
  assign new_st_val__h28315 =
	     new_ld_val__h28161 +
	     IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ;
  assign new_st_val__h30188 = w1__h28199 ^ w2__h28201 ;
  assign new_st_val__h30193 = w1__h28199 & w2__h28201 ;
  assign new_st_val__h30198 = w1__h28199 | w2__h28201 ;
  assign new_st_val__h30203 =
	     (w1__h28199 < w2__h28201) ? w1__h28199 : w2__h28201 ;
  assign new_st_val__h30211 =
	     (w1__h28199 <= w2__h28201) ? w2__h28201 : w1__h28199 ;
  assign new_st_val__h30220 =
	     ((new_ld_val__h28161 ^ 64'h8000000000000000) <
	      (IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ^
	       64'h8000000000000000)) ?
	       w1__h28199 :
	       w2__h28201 ;
  assign new_st_val__h30228 =
	     ((new_ld_val__h28161 ^ 64'h8000000000000000) <=
	      (IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_cache_r_ETC___d434 ^
	       64'h8000000000000000)) ?
	       w2__h28201 :
	       w1__h28199 ;
  assign new_value173_BITS_31_TO_0__q17 = new_value__h8173[31:0] ;
  assign pa_ctag__h7888 = { 2'd0, cache_rg_addr[31:12] } ;
  assign req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943 =
	     req_f3[1:0] == 2'b0 || req_f3[1:0] == 2'b01 && !req_addr[0] ||
	     req_f3[1:0] == 2'b10 && req_addr[1:0] == 2'b0 ||
	     req_f3[1:0] == 2'b11 && req_addr[2:0] == 3'b0 ;
  assign result__h14584 =
	     { {56{word64992_BITS_15_TO_8__q5[7]}},
	       word64992_BITS_15_TO_8__q5 } ;
  assign result__h14612 =
	     { {56{word64992_BITS_23_TO_16__q6[7]}},
	       word64992_BITS_23_TO_16__q6 } ;
  assign result__h14640 =
	     { {56{word64992_BITS_31_TO_24__q8[7]}},
	       word64992_BITS_31_TO_24__q8 } ;
  assign result__h14668 =
	     { {56{word64992_BITS_39_TO_32__q9[7]}},
	       word64992_BITS_39_TO_32__q9 } ;
  assign result__h14696 =
	     { {56{word64992_BITS_47_TO_40__q12[7]}},
	       word64992_BITS_47_TO_40__q12 } ;
  assign result__h14724 =
	     { {56{word64992_BITS_55_TO_48__q13[7]}},
	       word64992_BITS_55_TO_48__q13 } ;
  assign result__h14752 =
	     { {56{word64992_BITS_63_TO_56__q15[7]}},
	       word64992_BITS_63_TO_56__q15 } ;
  assign result__h14797 = { 56'd0, word64__h7992[7:0] } ;
  assign result__h14825 = { 56'd0, word64__h7992[15:8] } ;
  assign result__h14853 = { 56'd0, word64__h7992[23:16] } ;
  assign result__h14881 = { 56'd0, word64__h7992[31:24] } ;
  assign result__h14909 = { 56'd0, word64__h7992[39:32] } ;
  assign result__h14937 = { 56'd0, word64__h7992[47:40] } ;
  assign result__h14965 = { 56'd0, word64__h7992[55:48] } ;
  assign result__h14993 = { 56'd0, word64__h7992[63:56] } ;
  assign result__h15038 =
	     { {48{word64992_BITS_15_TO_0__q3[15]}},
	       word64992_BITS_15_TO_0__q3 } ;
  assign result__h15066 =
	     { {48{word64992_BITS_31_TO_16__q7[15]}},
	       word64992_BITS_31_TO_16__q7 } ;
  assign result__h15094 =
	     { {48{word64992_BITS_47_TO_32__q10[15]}},
	       word64992_BITS_47_TO_32__q10 } ;
  assign result__h15122 =
	     { {48{word64992_BITS_63_TO_48__q14[15]}},
	       word64992_BITS_63_TO_48__q14 } ;
  assign result__h15163 = { 48'd0, word64__h7992[15:0] } ;
  assign result__h15191 = { 48'd0, word64__h7992[31:16] } ;
  assign result__h15219 = { 48'd0, word64__h7992[47:32] } ;
  assign result__h15247 = { 48'd0, word64__h7992[63:48] } ;
  assign result__h15288 =
	     { {32{word64992_BITS_31_TO_0__q4[31]}},
	       word64992_BITS_31_TO_0__q4 } ;
  assign result__h15316 =
	     { {32{word64992_BITS_63_TO_32__q11[31]}},
	       word64992_BITS_63_TO_32__q11 } ;
  assign result__h15355 = { 32'd0, word64__h7992[31:0] } ;
  assign result__h15383 = { 32'd0, word64__h7992[63:32] } ;
  assign result__h25941 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q23[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q23 } ;
  assign result__h25971 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q26[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q26 } ;
  assign result__h25998 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q27[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q27 } ;
  assign result__h26025 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q29[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q29 } ;
  assign result__h26052 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q30[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q30 } ;
  assign result__h26079 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q33[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q33 } ;
  assign result__h26106 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q34[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q34 } ;
  assign result__h26133 =
	     { {56{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q36[7]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q36 } ;
  assign result__h26177 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[10:3] } ;
  assign result__h26204 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[18:11] } ;
  assign result__h26231 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[26:19] } ;
  assign result__h26258 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[34:27] } ;
  assign result__h26285 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[42:35] } ;
  assign result__h26312 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[50:43] } ;
  assign result__h26339 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[58:51] } ;
  assign result__h26366 =
	     { 56'd0, cache_master_xactor_shim_rff_rv$port1__read[66:59] } ;
  assign result__h26410 =
	     { {48{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q24[15]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q24 } ;
  assign result__h26437 =
	     { {48{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q28[15]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q28 } ;
  assign result__h26464 =
	     { {48{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q31[15]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q31 } ;
  assign result__h26491 =
	     { {48{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q35[15]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q35 } ;
  assign result__h26531 =
	     { 48'd0, cache_master_xactor_shim_rff_rv$port1__read[18:3] } ;
  assign result__h26558 =
	     { 48'd0, cache_master_xactor_shim_rff_rv$port1__read[34:19] } ;
  assign result__h26585 =
	     { 48'd0, cache_master_xactor_shim_rff_rv$port1__read[50:35] } ;
  assign result__h26612 =
	     { 48'd0, cache_master_xactor_shim_rff_rv$port1__read[66:51] } ;
  assign result__h26652 =
	     { {32{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q25[31]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q25 } ;
  assign result__h26679 =
	     { {32{cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q32[31]}},
	       cache_master_xactor_shim_rff_rvport1__read_BI_ETC__q32 } ;
  assign result__h26717 =
	     { 32'd0, cache_master_xactor_shim_rff_rv$port1__read[34:3] } ;
  assign result__h26744 =
	     { 32'd0, cache_master_xactor_shim_rff_rv$port1__read[66:35] } ;
  assign result__h28412 =
	     { {56{ld_val5881_BITS_7_TO_0__q39[7]}},
	       ld_val5881_BITS_7_TO_0__q39 } ;
  assign result__h29320 =
	     { {56{ld_val5881_BITS_15_TO_8__q42[7]}},
	       ld_val5881_BITS_15_TO_8__q42 } ;
  assign result__h29348 =
	     { {56{ld_val5881_BITS_23_TO_16__q43[7]}},
	       ld_val5881_BITS_23_TO_16__q43 } ;
  assign result__h29376 =
	     { {56{ld_val5881_BITS_31_TO_24__q45[7]}},
	       ld_val5881_BITS_31_TO_24__q45 } ;
  assign result__h29404 =
	     { {56{ld_val5881_BITS_39_TO_32__q46[7]}},
	       ld_val5881_BITS_39_TO_32__q46 } ;
  assign result__h29432 =
	     { {56{ld_val5881_BITS_47_TO_40__q49[7]}},
	       ld_val5881_BITS_47_TO_40__q49 } ;
  assign result__h29460 =
	     { {56{ld_val5881_BITS_55_TO_48__q50[7]}},
	       ld_val5881_BITS_55_TO_48__q50 } ;
  assign result__h29488 =
	     { {56{ld_val5881_BITS_63_TO_56__q52[7]}},
	       ld_val5881_BITS_63_TO_56__q52 } ;
  assign result__h29533 = { 56'd0, ld_val__h25881[7:0] } ;
  assign result__h29561 = { 56'd0, ld_val__h25881[15:8] } ;
  assign result__h29589 = { 56'd0, ld_val__h25881[23:16] } ;
  assign result__h29617 = { 56'd0, ld_val__h25881[31:24] } ;
  assign result__h29645 = { 56'd0, ld_val__h25881[39:32] } ;
  assign result__h29673 = { 56'd0, ld_val__h25881[47:40] } ;
  assign result__h29701 = { 56'd0, ld_val__h25881[55:48] } ;
  assign result__h29729 = { 56'd0, ld_val__h25881[63:56] } ;
  assign result__h29774 =
	     { {48{ld_val5881_BITS_15_TO_0__q40[15]}},
	       ld_val5881_BITS_15_TO_0__q40 } ;
  assign result__h29802 =
	     { {48{ld_val5881_BITS_31_TO_16__q44[15]}},
	       ld_val5881_BITS_31_TO_16__q44 } ;
  assign result__h29830 =
	     { {48{ld_val5881_BITS_47_TO_32__q47[15]}},
	       ld_val5881_BITS_47_TO_32__q47 } ;
  assign result__h29858 =
	     { {48{ld_val5881_BITS_63_TO_48__q51[15]}},
	       ld_val5881_BITS_63_TO_48__q51 } ;
  assign result__h29899 = { 48'd0, ld_val__h25881[15:0] } ;
  assign result__h29927 = { 48'd0, ld_val__h25881[31:16] } ;
  assign result__h29955 = { 48'd0, ld_val__h25881[47:32] } ;
  assign result__h29983 = { 48'd0, ld_val__h25881[63:48] } ;
  assign result__h30024 =
	     { {32{ld_val5881_BITS_31_TO_0__q41[31]}},
	       ld_val5881_BITS_31_TO_0__q41 } ;
  assign result__h30052 =
	     { {32{ld_val5881_BITS_63_TO_32__q48[31]}},
	       ld_val5881_BITS_63_TO_32__q48 } ;
  assign result__h30091 = { 32'd0, ld_val__h25881[31:0] } ;
  assign result__h30119 = { 32'd0, ld_val__h25881[63:32] } ;
  assign result__h8228 =
	     { {56{word64992_BITS_7_TO_0__q2[7]}},
	       word64992_BITS_7_TO_0__q2 } ;
  assign shift_bits__h5069 =
	     { cache_f_fabric_write_reqs$D_OUT[66:64], 3'b0 } ;
  assign strobe64__h5230 =
	     8'b00000001 << cache_f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h5237 =
	     8'b00000011 << cache_f_fabric_write_reqs$D_OUT[66:64] ;
  assign strobe64__h5241 =
	     8'b00001111 << cache_f_fabric_write_reqs$D_OUT[66:64] ;
  assign w18195_BITS_31_TO_0__q54 = w1__h28195[31:0] ;
  assign w1___1__h19764 = { 32'd0, new_value__h8173[31:0] } ;
  assign w1___1__h28281 = { 32'd0, w1__h28195[31:0] } ;
  assign w2___1__h28282 = { 32'd0, cache_rg_st_amo_val[31:0] } ;
  assign w2__h28201 =
	     (cache_rg_f3 == 3'b010) ? w2___1__h28282 : cache_rg_st_amo_val ;
  assign word64992_BITS_15_TO_0__q3 = word64__h7992[15:0] ;
  assign word64992_BITS_15_TO_8__q5 = word64__h7992[15:8] ;
  assign word64992_BITS_23_TO_16__q6 = word64__h7992[23:16] ;
  assign word64992_BITS_31_TO_0__q4 = word64__h7992[31:0] ;
  assign word64992_BITS_31_TO_16__q7 = word64__h7992[31:16] ;
  assign word64992_BITS_31_TO_24__q8 = word64__h7992[31:24] ;
  assign word64992_BITS_39_TO_32__q9 = word64__h7992[39:32] ;
  assign word64992_BITS_47_TO_32__q10 = word64__h7992[47:32] ;
  assign word64992_BITS_47_TO_40__q12 = word64__h7992[47:40] ;
  assign word64992_BITS_55_TO_48__q13 = word64__h7992[55:48] ;
  assign word64992_BITS_63_TO_32__q11 = word64__h7992[63:32] ;
  assign word64992_BITS_63_TO_48__q14 = word64__h7992[63:48] ;
  assign word64992_BITS_63_TO_56__q15 = word64__h7992[63:56] ;
  assign word64992_BITS_7_TO_0__q2 = word64__h7992[7:0] ;
  assign word64__h7992 = cache_ram_word64_set$DOB & y__h8264 ;
  assign x__h15854 = { 63'd0, lrsc_result__h15844 } ;
  assign x__h28190 =
	     (cache_rg_f3 == 3'b010) ?
	       new_st_val__h28214 :
	       _theResult_____2__h28207 ;
  assign y__h8264 =
	     {64{cache_ram_state_and_ctag_cset$DOB[22] &&
		 cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157}} ;
  always@(cache_f_fabric_write_reqs$D_OUT)
  begin
    case (cache_f_fabric_write_reqs$D_OUT[97:96])
      2'b0: _theResult___snd_snd_val__h5250 = 3'b0;
      2'b01: _theResult___snd_snd_val__h5250 = 3'b001;
      2'b10: _theResult___snd_snd_val__h5250 = 3'b010;
      2'b11: _theResult___snd_snd_val__h5250 = 3'b011;
    endcase
  end
  always@(cache_rg_f3)
  begin
    case (cache_rg_f3[1:0])
      2'b0: size_val__h27675 = 3'b0;
      2'b01: size_val__h27675 = 3'b001;
      2'b10: size_val__h27675 = 3'b010;
      2'd3: size_val__h27675 = 3'b011;
    endcase
  end
  always@(cache_f_fabric_write_reqs$D_OUT or
	  strobe64__h5230 or strobe64__h5237 or strobe64__h5241)
  begin
    case (cache_f_fabric_write_reqs$D_OUT[97:96])
      2'b0: mem_req_wr_data_wstrb__h5367 = strobe64__h5230;
      2'b01: mem_req_wr_data_wstrb__h5367 = strobe64__h5237;
      2'b10: mem_req_wr_data_wstrb__h5367 = strobe64__h5241;
      2'b11: mem_req_wr_data_wstrb__h5367 = 8'b11111111;
    endcase
  end
  always@(cache_f_fabric_write_reqs$D_OUT or _theResult___fst__h5232)
  begin
    case (cache_f_fabric_write_reqs$D_OUT[97:96])
      2'b0, 2'b01, 2'b10:
	  mem_req_wr_data_wdata__h5366 = _theResult___fst__h5232;
      2'd3:
	  mem_req_wr_data_wdata__h5366 =
	      cache_f_fabric_write_reqs$D_OUT[63:0];
    endcase
  end
  always@(cache_rg_addr or
	  result__h14797 or
	  result__h14825 or
	  result__h14853 or
	  result__h14881 or
	  result__h14909 or
	  result__h14937 or result__h14965 or result__h14993)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14797;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14825;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14853;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14881;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14909;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14937;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14965;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 =
	      result__h14993;
    endcase
  end
  always@(cache_rg_addr or
	  result__h8228 or
	  result__h14584 or
	  result__h14612 or
	  result__h14640 or
	  result__h14668 or
	  result__h14696 or result__h14724 or result__h14752)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h8228;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14584;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14612;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14640;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14668;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14696;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14724;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 =
	      result__h14752;
    endcase
  end
  always@(cache_rg_addr or
	  result__h15038 or
	  result__h15066 or result__h15094 or result__h15122)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 =
	      result__h15038;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 =
	      result__h15066;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 =
	      result__h15094;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 =
	      result__h15122;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h15163 or
	  result__h15191 or result__h15219 or result__h15247)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 =
	      result__h15163;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 =
	      result__h15191;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 =
	      result__h15219;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 =
	      result__h15247;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or result__h15355 or result__h15383)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322 =
	      result__h15355;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322 =
	      result__h15383;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or result__h15288 or result__h15316)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16 =
	      result__h15288;
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16 =
	      result__h15316;
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16 =
		   64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322)
  begin
    case (cache_rg_f3)
      3'b0:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271;
      3'b001:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301;
      3'b010:
	  new_value__h8173 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_result5288__ETC__q16;
      3'b011:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324;
      3'b100:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288;
      3'b101:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310;
      3'b110:
	  new_value__h8173 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322;
      3'd7: new_value__h8173 = 64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 or
	  w1___1__h19764 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322)
  begin
    case (cache_rg_f3)
      3'b0:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271;
      3'b001:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301;
      3'b010: w1__h19682 = w1___1__h19764;
      3'b011:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324;
      3'b100:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288;
      3'b101:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310;
      3'b110:
	  w1__h19682 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322;
      3'd7: w1__h19682 = 64'd0;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 =
	      { cache_ram_word64_set$DOB[63:16], cache_rg_st_amo_val[15:0] };
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 =
	      { cache_ram_word64_set$DOB[63:32],
		cache_rg_st_amo_val[15:0],
		cache_ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 =
	      { cache_ram_word64_set$DOB[63:48],
		cache_rg_st_amo_val[15:0],
		cache_ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 =
	      { cache_rg_st_amo_val[15:0], cache_ram_word64_set$DOB[47:0] };
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:8], cache_rg_st_amo_val[7:0] };
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:16],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:24],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:32],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:40],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:48],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_ram_word64_set$DOB[63:56],
		cache_rg_st_amo_val[7:0],
		cache_ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 =
	      { cache_rg_st_amo_val[7:0], cache_ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301 or
	  b__h19806 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322)
  begin
    case (cache_rg_f3)
      3'b0:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d271;
      3'b001:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d301;
      3'b010:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      b__h19806;
      3'b011:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d324;
      3'b100:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d288;
      3'b101:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d310;
      3'b110:
	  IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d322;
      3'd7: IF_cache_rg_f3_05_EQ_0b10_11_THEN_SEXT_IF_cach_ETC___d371 = 64'd0;
    endcase
  end
  always@(cache_rg_amo_funct7 or
	  new_st_val__h20831 or
	  new_st_val__h19798 or
	  w2__h28201 or
	  new_st_val__h20791 or
	  new_st_val__h20801 or
	  new_st_val__h20796 or
	  new_st_val__h20823 or new_st_val__h20806 or new_st_val__h20814)
  begin
    case (cache_rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h19690 = new_st_val__h19798;
      5'b00001: _theResult_____2__h19690 = w2__h28201;
      5'b00100: _theResult_____2__h19690 = new_st_val__h20791;
      5'b01000: _theResult_____2__h19690 = new_st_val__h20801;
      5'b01100: _theResult_____2__h19690 = new_st_val__h20796;
      5'b10000: _theResult_____2__h19690 = new_st_val__h20823;
      5'b11000: _theResult_____2__h19690 = new_st_val__h20806;
      5'b11100: _theResult_____2__h19690 = new_st_val__h20814;
      default: _theResult_____2__h19690 = new_st_val__h20831;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or new_st_val__h19402)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 =
	      { cache_ram_word64_set$DOB[63:16], new_st_val__h19402[15:0] };
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 =
	      { cache_ram_word64_set$DOB[63:32],
		new_st_val__h19402[15:0],
		cache_ram_word64_set$DOB[15:0] };
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 =
	      { cache_ram_word64_set$DOB[63:48],
		new_st_val__h19402[15:0],
		cache_ram_word64_set$DOB[31:0] };
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 =
	      { new_st_val__h19402[15:0], cache_ram_word64_set$DOB[47:0] };
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or new_st_val__h19402)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:8], new_st_val__h19402[7:0] };
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:16],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[7:0] };
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:24],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[15:0] };
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:32],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[23:0] };
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:40],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[31:0] };
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:48],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[39:0] };
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { cache_ram_word64_set$DOB[63:56],
		new_st_val__h19402[7:0],
		cache_ram_word64_set$DOB[47:0] };
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 =
	      { new_st_val__h19402[7:0], cache_ram_word64_set$DOB[55:0] };
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or cache_rg_st_amo_val)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18 =
	      { cache_ram_word64_set$DOB[63:32], cache_rg_st_amo_val[31:0] };
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18 =
	      { cache_rg_st_amo_val[31:0], cache_ram_word64_set$DOB[31:0] };
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_f3 or
	  cache_ram_word64_set$DOB or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18 or
	  cache_rg_st_amo_val)
  begin
    case (cache_rg_f3)
      3'b0:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d410;
      3'b001:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d419;
      3'b010:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q18;
      3'b011:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 =
	      cache_rg_st_amo_val;
      default: IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_addr or cache_ram_word64_set$DOB or new_st_val__h19402)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19 =
	      { cache_ram_word64_set$DOB[63:32], new_st_val__h19402[31:0] };
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19 =
	      { new_st_val__h19402[31:0], cache_ram_word64_set$DOB[31:0] };
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_f3 or
	  cache_ram_word64_set$DOB or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19 or
	  new_st_val__h19402)
  begin
    case (cache_rg_f3)
      3'b0:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d484;
      3'b001:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d493;
      3'b010:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_cache_ram_w_ETC__q19;
      3'b011:
	  IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 =
	      new_st_val__h19402;
      default: IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502 =
		   cache_ram_word64_set$DOB;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d338)
  begin
    case (cache_rg_f3)
      3'b0, 3'b001, 3'b010, 3'b011, 3'b100, 3'b101, 3'b110:
	  new_value__h18271 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d338;
      3'd7: new_value__h18271 = 64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h26531 or
	  result__h26558 or result__h26585 or result__h26612)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 =
	      result__h26531;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 =
	      result__h26558;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 =
	      result__h26585;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 =
	      result__h26612;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h26410 or
	  result__h26437 or result__h26464 or result__h26491)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 =
	      result__h26410;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 =
	      result__h26437;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 =
	      result__h26464;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 =
	      result__h26491;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h25941 or
	  result__h25971 or
	  result__h25998 or
	  result__h26025 or
	  result__h26052 or
	  result__h26079 or result__h26106 or result__h26133)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h25941;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h25971;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h25998;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h26025;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h26052;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h26079;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h26106;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 =
	      result__h26133;
    endcase
  end
  always@(cache_rg_addr or
	  result__h26177 or
	  result__h26204 or
	  result__h26231 or
	  result__h26258 or
	  result__h26285 or
	  result__h26312 or result__h26339 or result__h26366)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26177;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26204;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26231;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26258;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26285;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26312;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26339;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 =
	      result__h26366;
    endcase
  end
  always@(cache_rg_addr or result__h26652 or result__h26679)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37 =
	      result__h26652;
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37 =
	      result__h26679;
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or result__h26717 or result__h26744)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38 =
	      result__h26717;
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38 =
	      result__h26744;
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38 =
		   64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37 or
	  cache_rg_addr or
	  cache_master_xactor_shim_rff_rv$port1__read or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38)
  begin
    case (cache_rg_f3)
      3'b0:
	  ld_val__h25881 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d664;
      3'b001:
	  ld_val__h25881 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d692;
      3'b010:
	  ld_val__h25881 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6652__ETC__q37;
      3'b011:
	  ld_val__h25881 =
	      (cache_rg_addr[2:0] == 3'h0) ?
		cache_master_xactor_shim_rff_rv$port1__read[66:3] :
		64'd0;
      3'b100:
	  ld_val__h25881 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d680;
      3'b101:
	  ld_val__h25881 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d700;
      3'b110:
	  ld_val__h25881 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_result6717__ETC__q38;
      3'd7: ld_val__h25881 = 64'd0;
    endcase
  end
  always@(cache_rg_addr or result__h30091 or result__h30119)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820 =
	      result__h30091;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820 =
	      result__h30119;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h29899 or
	  result__h29927 or result__h29955 or result__h29983)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 =
	      result__h29899;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 =
	      result__h29927;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 =
	      result__h29955;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 =
	      result__h29983;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h29774 or
	  result__h29802 or result__h29830 or result__h29858)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 =
	      result__h29774;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 =
	      result__h29802;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 =
	      result__h29830;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 =
	      result__h29858;
      default: IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 =
		   64'd0;
    endcase
  end
  always@(cache_rg_addr or
	  result__h28412 or
	  result__h29320 or
	  result__h29348 or
	  result__h29376 or
	  result__h29404 or
	  result__h29432 or result__h29460 or result__h29488)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h28412;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29320;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29348;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29376;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29404;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29432;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29460;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 =
	      result__h29488;
    endcase
  end
  always@(cache_rg_addr or
	  result__h29533 or
	  result__h29561 or
	  result__h29589 or
	  result__h29617 or
	  result__h29645 or
	  result__h29673 or result__h29701 or result__h29729)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29533;
      3'h1:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29561;
      3'h2:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29589;
      3'h3:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29617;
      3'h4:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29645;
      3'h5:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29673;
      3'h6:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29701;
      3'h7:
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 =
	      result__h29729;
    endcase
  end
  always@(cache_rg_addr or result__h30024 or result__h30052)
  begin
    case (cache_rg_addr[2:0])
      3'h0:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53 =
	      result__h30024;
      3'h4:
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53 =
	      result__h30052;
      default: CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53 =
		   64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 or
	  CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820)
  begin
    case (cache_rg_f3)
      3'b0:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774;
      3'b001:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802;
      3'b010:
	  w1__h28195 =
	      CASE_cache_rg_addr_BITS_2_TO_0_0x0_result0024__ETC__q53;
      3'b011:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821;
      3'b100:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790;
      3'b101:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810;
      3'b110:
	  w1__h28195 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820;
      3'd7: w1__h28195 = 64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 or
	  w1___1__h28281 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820)
  begin
    case (cache_rg_f3)
      3'b0:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774;
      3'b001:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802;
      3'b010: w1__h28199 = w1___1__h28281;
      3'b011:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821;
      3'b100:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790;
      3'b101:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810;
      3'b110:
	  w1__h28199 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820;
      3'd7: w1__h28199 = 64'd0;
    endcase
  end
  always@(cache_rg_f3 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802 or
	  b__h28323 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810 or
	  IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820)
  begin
    case (cache_rg_f3)
      3'b0:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d774;
      3'b001:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d802;
      3'b010: new_ld_val__h28161 = b__h28323;
      3'b011:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d821;
      3'b100:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d790;
      3'b101:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d810;
      3'b110:
	  new_ld_val__h28161 =
	      IF_cache_rg_addr_44_BITS_2_TO_0_78_EQ_0x0_07_T_ETC___d820;
      3'd7: new_ld_val__h28161 = 64'd0;
    endcase
  end
  always@(cache_rg_amo_funct7 or
	  new_st_val__h30228 or
	  new_st_val__h28315 or
	  w2__h28201 or
	  new_st_val__h30188 or
	  new_st_val__h30198 or
	  new_st_val__h30193 or
	  new_st_val__h30220 or new_st_val__h30203 or new_st_val__h30211)
  begin
    case (cache_rg_amo_funct7[6:2])
      5'b0: _theResult_____2__h28207 = new_st_val__h28315;
      5'b00001: _theResult_____2__h28207 = w2__h28201;
      5'b00100: _theResult_____2__h28207 = new_st_val__h30188;
      5'b01000: _theResult_____2__h28207 = new_st_val__h30198;
      5'b01100: _theResult_____2__h28207 = new_st_val__h30193;
      5'b10000: _theResult_____2__h28207 = new_st_val__h30220;
      5'b11000: _theResult_____2__h28207 = new_st_val__h30203;
      5'b11100: _theResult_____2__h28207 = new_st_val__h30211;
      default: _theResult_____2__h28207 = new_st_val__h30228;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cache_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	cache_crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY 11'd0;
	cache_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY 4'd0;
	cache_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	    99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY 8'd42;
	cache_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	    73'h0AAAAAAAAAAAAAAAAAA;
	cache_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	    74'h0AAAAAAAAAAAAAAAAAA;
	cache_rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY 7'd0;
	cache_rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	cache_rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
      end
    else
      begin
        if (cache_cfg_verbosity$EN)
	  cache_cfg_verbosity <= `BSV_ASSIGNMENT_DELAY
	      cache_cfg_verbosity$D_IN;
	if (cache_crg_sb_to_load_delay$EN)
	  cache_crg_sb_to_load_delay <= `BSV_ASSIGNMENT_DELAY
	      cache_crg_sb_to_load_delay$D_IN;
	if (cache_ctr_wr_rsps_pending_crg$EN)
	  cache_ctr_wr_rsps_pending_crg <= `BSV_ASSIGNMENT_DELAY
	      cache_ctr_wr_rsps_pending_crg$D_IN;
	if (cache_master_xactor_clearing$EN)
	  cache_master_xactor_clearing <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_clearing$D_IN;
	if (cache_master_xactor_shim_arff_rv$EN)
	  cache_master_xactor_shim_arff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_arff_rv$D_IN;
	if (cache_master_xactor_shim_awff_rv$EN)
	  cache_master_xactor_shim_awff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_awff_rv$D_IN;
	if (cache_master_xactor_shim_bff_rv$EN)
	  cache_master_xactor_shim_bff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_bff_rv$D_IN;
	if (cache_master_xactor_shim_rff_rv$EN)
	  cache_master_xactor_shim_rff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_rff_rv$D_IN;
	if (cache_master_xactor_shim_wff_rv$EN)
	  cache_master_xactor_shim_wff_rv <= `BSV_ASSIGNMENT_DELAY
	      cache_master_xactor_shim_wff_rv$D_IN;
	if (cache_rg_cset_in_cache$EN)
	  cache_rg_cset_in_cache <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_cset_in_cache$D_IN;
	if (cache_rg_lower_word32_full$EN)
	  cache_rg_lower_word32_full <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_lower_word32_full$D_IN;
	if (cache_rg_lrsc_valid$EN)
	  cache_rg_lrsc_valid <= `BSV_ASSIGNMENT_DELAY
	      cache_rg_lrsc_valid$D_IN;
	if (cache_rg_state$EN)
	  cache_rg_state <= `BSV_ASSIGNMENT_DELAY cache_rg_state$D_IN;
      end
    if (cache_rg_addr$EN)
      cache_rg_addr <= `BSV_ASSIGNMENT_DELAY cache_rg_addr$D_IN;
    if (cache_rg_amo_funct7$EN)
      cache_rg_amo_funct7 <= `BSV_ASSIGNMENT_DELAY cache_rg_amo_funct7$D_IN;
    if (cache_rg_error_during_refill$EN)
      cache_rg_error_during_refill <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_error_during_refill$D_IN;
    if (cache_rg_exc_code$EN)
      cache_rg_exc_code <= `BSV_ASSIGNMENT_DELAY cache_rg_exc_code$D_IN;
    if (cache_rg_f3$EN) cache_rg_f3 <= `BSV_ASSIGNMENT_DELAY cache_rg_f3$D_IN;
    if (cache_rg_ld_val$EN)
      cache_rg_ld_val <= `BSV_ASSIGNMENT_DELAY cache_rg_ld_val$D_IN;
    if (cache_rg_lower_word32$EN)
      cache_rg_lower_word32 <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_lower_word32$D_IN;
    if (cache_rg_lrsc_pa$EN)
      cache_rg_lrsc_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_lrsc_pa$D_IN;
    if (cache_rg_op$EN) cache_rg_op <= `BSV_ASSIGNMENT_DELAY cache_rg_op$D_IN;
    if (cache_rg_pa$EN) cache_rg_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_pa$D_IN;
    if (cache_rg_pte_pa$EN)
      cache_rg_pte_pa <= `BSV_ASSIGNMENT_DELAY cache_rg_pte_pa$D_IN;
    if (cache_rg_st_amo_val$EN)
      cache_rg_st_amo_val <= `BSV_ASSIGNMENT_DELAY cache_rg_st_amo_val$D_IN;
    if (cache_rg_word64_set_in_cache$EN)
      cache_rg_word64_set_in_cache <= `BSV_ASSIGNMENT_DELAY
	  cache_rg_word64_set_in_cache$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cache_cfg_verbosity = 4'hA;
    cache_crg_sb_to_load_delay = 11'h2AA;
    cache_ctr_wr_rsps_pending_crg = 4'hA;
    cache_master_xactor_clearing = 1'h0;
    cache_master_xactor_shim_arff_rv = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_awff_rv = 99'h2AAAAAAAAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_bff_rv = 8'hAA;
    cache_master_xactor_shim_rff_rv = 73'h0AAAAAAAAAAAAAAAAAA;
    cache_master_xactor_shim_wff_rv = 74'h2AAAAAAAAAAAAAAAAAA;
    cache_rg_addr = 32'hAAAAAAAA;
    cache_rg_amo_funct7 = 7'h2A;
    cache_rg_cset_in_cache = 7'h2A;
    cache_rg_error_during_refill = 1'h0;
    cache_rg_exc_code = 4'hA;
    cache_rg_f3 = 3'h2;
    cache_rg_ld_val = 64'hAAAAAAAAAAAAAAAA;
    cache_rg_lower_word32 = 32'hAAAAAAAA;
    cache_rg_lower_word32_full = 1'h0;
    cache_rg_lrsc_pa = 32'hAAAAAAAA;
    cache_rg_lrsc_valid = 1'h0;
    cache_rg_op = 2'h2;
    cache_rg_pa = 32'hAAAAAAAA;
    cache_rg_pte_pa = 32'hAAAAAAAA;
    cache_rg_st_amo_val = 64'hAAAAAAAAAAAAAAAA;
    cache_rg_state = 4'hA;
    cache_rg_word64_set_in_cache = 9'h0AA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  cache_ctr_wr_rsps_pending_crg == 4'd15)
	begin
	  v__h5641 = $stime;
	  #0;
	end
    v__h5635 = v__h5641 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  cache_ctr_wr_rsps_pending_crg == 4'd15)
	$display("%0d: ERROR: CreditCounter: overflow", v__h5635);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  cache_ctr_wr_rsps_pending_crg == 4'd15)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_AWFlit { ", "awid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", mem_req_wr_addr_awaddr__h5054);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", _theResult___snd_snd_val__h5250, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "awuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("                       ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_WFlit { ", "wdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", mem_req_wr_data_wdata__h5366);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "wstrb: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", mem_req_wr_data_wstrb__h5367);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "wlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "wuser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_fabric_send_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 7'd127 &&
	  cache_cfg_verbosity != 4'd0 &&
	  !cache_f_reset_reqs$D_OUT)
	begin
	  v__h6477 = $stime;
	  #0;
	end
    v__h6471 = v__h6477 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 7'd127 &&
	  cache_cfg_verbosity != 4'd0 &&
	  !cache_f_reset_reqs$D_OUT)
	$display("%0d: %s.rl_reset: %0d sets x %0d ways: all tag states reset to CTAG_EMPTY",
		 v__h6471,
		 "I_MMU_Cache",
		 $signed(32'd128),
		 $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 7'd127 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_f_reset_reqs$D_OUT)
	begin
	  v__h6580 = $stime;
	  #0;
	end
    v__h6574 = v__h6580 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_reset && cache_rg_cset_in_cache == 7'd127 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_f_reset_reqs$D_OUT)
	$display("%0d: %s.rl_reset: Flushed", v__h6574, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h7034 = $stime;
	  #0;
	end
    v__h7028 = v__h7034 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s: rl_probe_and_immed_rsp; eaddr %0h",
		 v__h7028,
		 "I_MMU_Cache",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        eaddr = {CTag 0x%0h  CSet 0x%0h  Word64 0x%0h  Byte 0x%0h}",
		 pa_ctag__h7888,
		 cache_rg_addr[11:5],
		 cache_rg_addr[4:3],
		 cache_rg_addr[2:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("        CSet 0x%0x: (state, tag):", cache_rg_addr[11:5]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(" (");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_ram_state_and_ctag_cset$DOB[22])
	$write("CTAG_CLEAN");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  !cache_ram_state_and_ctag_cset$DOB[22])
	$write("CTAG_EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_ram_state_and_ctag_cset$DOB[22])
	$write(", 0x%0x", cache_ram_state_and_ctag_cset$DOB[21:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  !cache_ram_state_and_ctag_cset$DOB[22])
	$write(", --");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       cache_rg_addr[11:5],
	       cache_rg_addr[4:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(" 0x%0x", cache_ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("    TLB result: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("VM_Xlate_Result { ", "outcome: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("VM_XLATE_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "pa: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'hA, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d350)
	begin
	  v__h15467 = $stime;
	  #0;
	end
    v__h15461 = v__h15467 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d350)
	$display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		 v__h15461,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 word64__h7992,
		 64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00010 &&
	  cache_ram_state_and_ctag_cset$DOB[22] &&
	  cache_ram_state_and_ctag_cset_b_read__51_BITS__ETC___d157 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        AMO LR: reserving PA 0x%0h", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d350)
	$display("        Read-hit: addr 0x%0h word64 0x%0h",
		 cache_rg_addr,
		 word64__h7992);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_0_30_OR_cache_rg_op_29_EQ_2__ETC___d360)
	$display("        Read Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7_32_BITS_6_TO_2_33_EQ_0b10__ETC___d363)
	$display("        AMO LR: cache refill: cancelling LR/SC reservation for PA 0x%0h",
		 cache_rg_lrsc_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd1 &&
	  cache_rg_addr_44_EQ_cache_rg_lrsc_pa_43___d184 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        ST: cancelling LR/SC reservation for PA",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  cache_rg_lrsc_valid &&
	  !cache_rg_lrsc_pa_43_EQ_cache_rg_addr_44___d145 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        AMO SC: fail: reserved addr 0x%0h, this address 0x%0h",
		 cache_rg_lrsc_pa,
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  !cache_rg_lrsc_valid &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        AMO SC: fail due to invalid LR/SC reservation");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op == 2'd2 &&
	  cache_rg_amo_funct7[6:2] == 5'b00011 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("        AMO SC result = %0d", lrsc_result__h15844);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528)
	$display("        Write-Cache-Hit: pa 0x%0h word64 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528)
	$write("        New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       cache_rg_addr[11:5],
	       cache_rg_addr[4:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528)
	$write(" 0x%0x",
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d428);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d528)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  (cache_rg_op == 2'd1 ||
	   cache_rg_op == 2'd2 && cache_rg_amo_funct7[6:2] == 5'b00011) &&
	  NOT_cache_rg_op_29_EQ_2_31_65_OR_NOT_cache_rg__ETC___d529)
	$display("        Write-Cache-Miss: pa 0x%0h word64 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d534)
	$display("        Write-Cache-Hit/Miss: eaddr 0x%0h word64 0x%0h",
		 cache_rg_addr,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  NOT_cache_rg_op_29_EQ_0_30_64_AND_NOT_cache_rg_ETC___d534)
	$display("        => rl_write_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d537)
	begin
	  v__h19180 = $stime;
	  #0;
	end
    v__h19174 = v__h19180 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d537)
	$display("%0d: %s.drive_mem_rsp: addr 0x%0h ld_val 0x%0h st_amo_val 0x%0h",
		 v__h19174,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 64'd1,
		 64'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp &&
	  cache_rg_op_29_EQ_2_31_AND_cache_rg_amo_funct7_ETC___d537)
	$display("        AMO SC: Fail response for addr 0x%0h",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d540)
	$display("        AMO Miss: -> CACHE_START_REFILL.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$display("        AMO: addr 0x%0h amo_f7 0x%0h f3 %0d rs2_val 0x%0h",
		 cache_rg_addr,
		 cache_rg_amo_funct7,
		 cache_rg_f3,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$display("          PA 0x%0h ", cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$display("          Cache word64 0x%0h, load-result 0x%0h",
		 word64__h7992,
		 word64__h7992);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$display("          0x%0h  op  0x%0h -> 0x%0h",
		 word64__h7992,
		 word64__h7992,
		 new_st_val__h19402);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$write("          New Word64_Set:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       cache_rg_addr[11:5],
	       cache_rg_addr[4:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$write(" 0x%0x",
	       IF_cache_rg_f3_05_EQ_0b0_06_THEN_IF_cache_rg_a_ETC___d502);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d542)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_probe_and_immed_rsp && cache_rg_op != 2'd0 &&
	  (cache_rg_op != 2'd2 || cache_rg_amo_funct7[6:2] != 5'b00010) &&
	  NOT_cache_rg_op_29_EQ_1_37_92_AND_NOT_cache_rg_ETC___d545)
	$display("        AMO_op: cancelling LR/SC reservation for PA",
		 cache_rg_addr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h22537 = $stime;
	  #0;
	end
    v__h22531 = v__h22537 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_start_cache_refill: ", v__h22531, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("    To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cline_fabric_addr__h22590);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 8'd3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 3'b011, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_cache_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    Victim way %0d; => CACHE_REFILL", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_rereq &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 cache_rg_addr[11:5],
		 cache_rg_addr[11:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h25370 = $stime;
	  #0;
	end
    v__h25364 = v__h25370 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_read_req; f3 0x%0h vaddr %0h  paddr %0h",
		 v__h25364,
		 "I_MMU_Cache",
		 cache_rg_f3,
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", fabric_addr__h27561);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", size_val__h27675, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_maintain_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h27092 = $stime;
	  #0;
	end
    v__h27086 = v__h27092 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_maintain_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h27086,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_ld_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h27175 = $stime;
	  #0;
	end
    v__h27169 = v__h27175 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s: rl_io_write_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		 v__h27169,
		 "I_MMU_Cache",
		 cache_rg_f3,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_write_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h27388 = $stime;
	  #0;
	end
    v__h27382 = v__h27388 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s: rl_io_AMO_SC_req; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		 v__h27382,
		 "I_MMU_Cache",
		 cache_rg_f3,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    FAIL due to I/O address.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_SC_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h27509 = $stime;
	  #0;
	end
    v__h27503 = v__h27509 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_AMO_op_req; f3 0x%0h vaddr %0h  paddr %0h",
		 v__h27503,
		 "I_MMU_Cache",
		 cache_rg_f3,
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("            To fabric: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_ARFlit { ", "arid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 5'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "araddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", fabric_addr__h27561);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlen: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 8'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arsize: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_Size { ", "val: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", size_val__h27675, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arburst: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("INCR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arlock: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("NORMAL");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arcache: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arprot: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 3'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arqos: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "arregion: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 4'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "aruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'h0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_op_req &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_aw_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_w_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_b_warnDoPut)
	$display("WARNING: putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h31052 = $stime;
	  #0;
	end
    v__h31046 = v__h31052 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("%0d: %s.rl_discard_write_rsp: pending %0d ",
	       v__h31046,
	       "I_MMU_Cache",
	       $unsigned(b__h22491));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_BFlit { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_master_xactor_shim_bff_rv$port1__read[6:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	begin
	  v__h31013 = $stime;
	  #0;
	end
    v__h31007 = v__h31013 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$display("%0d: %s.rl_discard_write_rsp: fabric response error: exit",
		 v__h31007,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("AXI4_BFlit { ", "bid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("'h%h", cache_master_xactor_shim_bff_rv$port1__read[6:2]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write(", ", "bresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd1 &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write(", ", "buser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_discard_write_rsp &&
	  cache_master_xactor_shim_bff_rv$port1__read[1:0] != 2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_reset &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h6102 = $stime;
	  #0;
	end
    v__h6096 = v__h6102 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_start_reset &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_start_reset", v__h6096, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_ar_warnDoDrop)
	$display("WARNING: dropping from Source that can't be dropped from");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_master_xactor_ug_master_u_r_warnDoPut)
	$display("WARNING: putting into a Sink that can't be put into");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	begin
	  v__h23486 = $stime;
	  #0;
	end
    v__h23480 = v__h23486 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$display("%0d: %s.rl_cache_refill_rsps_loop:",
		 v__h23480,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[71:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h23740 = $stime;
	  #0;
	end
    v__h23734 = v__h23740 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_cache_refill_rsps_loop: FABRIC_RSP_ERR: raising access exception %0d",
		 v__h23734,
		 "I_MMU_Cache",
		 4'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_rg_word64_set_in_cache[1:0] == 2'd3 &&
	  (cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 ||
	   cache_rg_error_during_refill) &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    => MODULE_EXCEPTION_RSP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  cache_rg_word64_set_in_cache[1:0] == 2'd3 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  !cache_rg_error_during_refill &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    => CACHE_REREQ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$display("        Updating Cache word64_set 0x%0h, word64_in_cline %0d) old => new",
		 cache_rg_word64_set_in_cache,
		 cache_rg_word64_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       cache_rg_addr[11:5],
	       cache_rg_word64_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(" 0x%0x", cache_ram_word64_set$DOB);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("        CSet 0x%0x, Word64 0x%0x: ",
	       cache_rg_addr[11:5],
	       cache_rg_word64_set_in_cache[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write(" 0x%0x", cache_master_xactor_shim_rff_rv$port1__read[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop &&
	  NOT_cache_cfg_verbosity_read__9_ULE_2_72___d573)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h25756 = $stime;
	  #0;
	end
    v__h25750 = v__h25756 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		 v__h25750,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[71:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h26874 = $stime;
	  #0;
	end
    v__h26868 = v__h26874 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h26868,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 ld_val__h25881);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h26982 = $stime;
	  #0;
	end
    v__h26976 = v__h26982 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_read_rsp: FABRIC_RSP_ERR: raising trap LOAD_ACCESS_FAULT",
		 v__h26976,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h27839 = $stime;
	  #0;
	end
    v__h27833 = v__h27839 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_AMO_read_rsp: vaddr 0x%0h  paddr 0x%0h",
		 v__h27833,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 cache_rg_pa);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("AXI4_RFlit { ", "rid: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[71:67]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rdata: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", cache_master_xactor_shim_rff_rv$port1__read[66:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rresp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0)
	$write("OKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd1)
	$write("EXOKAY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd2)
	$write("SLVERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd1 &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd2)
	$write("DECERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "rlast: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  !cache_master_xactor_shim_rff_rv$port1__read[0])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(", ", "ruser: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("'h%h", 1'd0, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h28034 = $stime;
	  #0;
	end
    v__h28028 = v__h28034 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s: rl_io_AMO_read_rsp; f3 0x%0h  vaddr %0h  paddr %0h  word64 0x%0h",
		 v__h28028,
		 "I_MMU_Cache",
		 cache_rg_f3,
		 cache_rg_addr,
		 cache_rg_pa,
		 cache_rg_st_amo_val);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h30336 = $stime;
	  #0;
	end
    v__h30330 = v__h30336 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.drive_IO_read_rsp: addr 0x%0h ld_val 0x%0h",
		 v__h30330,
		 "I_MMU_Cache",
		 cache_rg_addr,
		 new_ld_val__h28161);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] == 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    => rl_ST_AMO_response");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h28131 = $stime;
	  #0;
	end
    v__h28125 = v__h28131 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_cache_rl_io_AMO_read_rsp &&
	  cache_master_xactor_shim_rff_rv$port1__read[2:1] != 2'd0 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("%0d: %s.rl_io_AMO_read_rsp: FABRIC_RSP_ERR: raising trap STORE_AMO_ACCESS_FAULT",
		 v__h28125,
		 "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	begin
	  v__h31440 = $stime;
	  #0;
	end
    v__h31434 = v__h31440 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write("%0d: %s.req: op:", v__h31434, "I_MMU_Cache");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_op == 2'd0)
	$write("CACHE_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_op == 2'd1)
	$write("CACHE_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_op != 2'd0 &&
	  req_op != 2'd1)
	$write("CACHE_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(" f3:%0d addr:0x%0h st_value:0x%0h priv:",
	       req_f3,
	       req_addr,
	       req_st_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_priv == 2'b0)
	$write("U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_priv == 2'b01)
	$write("S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_priv == 2'b11)
	$write("M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91 &&
	  req_priv != 2'b0 &&
	  req_priv != 2'b01 &&
	  req_priv != 2'b11)
	$write("RESERVED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$write(" sstatus_SUM:%0d mstatus_MXR:%0d satp:0x%0h",
	       req_sstatus_SUM,
	       req_mstatus_MXR,
	       req_satp,
	       "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req && NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    amo_funct7 = 0x%0h", req_amo_funct7);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_req &&
	  req_f3_BITS_1_TO_0_13_EQ_0b0_14_OR_req_f3_BITS_ETC___d943 &&
	  NOT_cache_cfg_verbosity_read__9_ULE_1_0___d91)
	$display("    fa_req_ram_B tagCSet [0x%0x] word64_set [0x%0d]",
		 req_addr[11:5],
		 req_addr[11:3]);
  end
  // synopsys translate_on
endmodule  // mkMMU_ICache

