================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.2
  Build date: Thu Jun 13 16:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2013.2/Linux_x86_64/bin/vivado_hls_bin'
            for user 'nl443' on host 'amdpool-02' (Linux_x86_64 version 2.6.18-406.el5) on Fri Dec 04 16:53:29 EST 2015
            in directory '/home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture'
@I [HLS-10] Creating and opening project '/home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/prj'.
@I [HLS-10] Adding design file 'top.cpp' to the project.
@I [HLS-10] Adding design file 'cordic.cpp' to the project.
@I [HLS-10] Adding test bench file 'test.cpp' to the project.
@I [HLS-10] Adding test bench file 'opencv_top.cpp' to the project.
@I [HLS-10] Adding test bench file 'test_1080p.bmp' to the project.
@I [HLS-10] Creating and opening solution '/home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
make[1]: Entering directory `/home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/prj/solution1/csim/build'
   Compiling /home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/opencv_top.cpp in debug mode
   Compiling /home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/test.cpp in debug mode
   Compiling /home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/top.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/student/nl443/ece5775/project/TaikoGestureMaster/xapp1167_vivado/sw/gesture/prj/solution1/csim/build'
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
sh: ’@: command not found
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
560
340
0
scissor
Output Generated!
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file 'test_1080p.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@W [HLS-40] Cannot find source file cordic.cpp; skipping it.
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_io.h:138: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:73) in function 'Rgb2ycbcr' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:255) in function 'finger_counter' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (top.cpp:136) in function 'median_filter' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (top.cpp:77) in function 'Rgb2ycbcr' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (top.cpp:97) in function 'Rgb2ycbcr' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (top.cpp:261) in function 'finger_counter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (top.cpp:285) in function 'finger_counter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (top.cpp:142) in function 'median_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (top.cpp:175) in function 'median_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2.1' (top.cpp:175) in function 'median_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' (top.cpp:201) in function 'median_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3.1' (top.cpp:202) in function 'median_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.4' (top.cpp:220) in function 'median_filter' completely.
@I [XFORM-102] Partitioning array 's.val.assign.3' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.2' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.7' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.5' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.4' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'result.data_stream.V' (top.cpp:338) .
@I [XFORM-102] Automatically partitioning streamed array 'ycbcr.data_stream.V' (top.cpp:327) .
@I [XFORM-102] Automatically partitioning streamed array 'src.data_stream.V' (top.cpp:326) .
@I [XFORM-102] Automatically partitioning streamed array 'medianImage2.data_stream.V' (top.cpp:334) .
@I [XFORM-102] Automatically partitioning streamed array 'medianImage.data_stream.V' (top.cpp:333) .
@I [XFORM-101] Partitioning array 'pixel_gd.val' (top.cpp:66) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'out_pixel.val' (top.cpp:67) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel_out.val' (top.cpp:68) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel_in.val' (top.cpp:237) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel_out.val' (top.cpp:238) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'lineBuffer.val' (top.cpp:114) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel_in.val' (top.cpp:120) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel_out.val' (top.cpp:121) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'result.data_stream.V' (top.cpp:338) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'ycbcr.data_stream.V' (top.cpp:327) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'src.data_stream.V' (top.cpp:326) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'medianImage2.data_stream.V' (top.cpp:334) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'medianImage.data_stream.V' (top.cpp:333) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.0' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.1' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.2' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.3' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.4' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.5' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.6' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.7' (top.cpp:117) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.val.8' (top.cpp:117) in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'image_filter' (top.cpp:314), detected/extracted 13 process function(s): 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 0>::init', 'hls::Mat<1080, 1920, 0>::init', 'hls::Mat<1080, 1920, 0>::init', 'hls::Mat<1080, 1920, 0>::init', 'hls::Mat<1080, 1920, 0>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::AXIvideo2Mat<32, 1080, 1920, 16>', 'Rgb2ycbcr', 'median_filter', 'median_filter', 'finger_counter' and 'hls::Mat2AXIvideo<32, 1080, 1920, 16>'.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:73) to (top.cpp:73) in function 'Rgb2ycbcr'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:175) to (top.cpp:216) in function 'median_filter'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:175) to (top.cpp:216) in function 'median_filter.1'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (top.cpp:281) in function 'finger_counter'... converting 4 basic blocks.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 0>::init.3'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 0>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 0>::init.1'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 0>::init.2'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.1'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'Rgb2ycbcr' (top.cpp:61)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'median_filter' (top.cpp:108)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'median_filter.1' (top.cpp:114)...3 expression(s) balanced.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_0' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_1' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_2' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_3' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_4' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_5' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_6' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_7' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_0' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_1' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_2' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_3' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_4' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_5' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_6' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_7' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_0' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_1' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_2' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_3' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_4' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_5' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_6' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'lineBuffer_val_7' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_0' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_1' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_2' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_3' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_4' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_5' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_6' (top.cpp:114) in region (top.cpp:114).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'lineBuffer_val_7' (top.cpp:114) in region (top.cpp:114).
@W [SYN-210] Renamed object name 'init_U0' to 'init_U0'
@W [SYN-210] Renamed object name 'init.1_U0' to 'init_1_U0'
@W [SYN-210] Renamed object name 'init.1.1_U0' to 'init_1_1_U0'
@W [SYN-210] Renamed object name 'init.2_U0' to 'init_2_U0'
@W [SYN-210] Renamed object name 'init.3_U0' to 'init_3_U0'
@W [SYN-210] Renamed object name 'init.3_U1' to 'init_3_U1_1'
@W [SYN-210] Renamed object name 'init.1.2_U0' to 'init_1_2_U0'
@W [SYN-210] Renamed object name 'AXIvideo2Mat<32,1080,1920,16>_U0' to 'AXIvideo2Mat_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'Rgb2ycbcr_U0' to 'Rgb2ycbcr_U0'
@W [SYN-210] Renamed object name 'median_filter_U0' to 'median_filter_U0'
@W [SYN-210] Renamed object name 'median_filter.1_U0' to 'median_filter_1_U0'
@W [SYN-210] Renamed object name 'finger_counter_U0' to 'finger_counter_U0'
@W [SYN-210] Renamed object name 'Mat2AXIvideo<32,1080,1920,16>_U0' to 'Mat2AXIvideo_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'AP_FIFO_src_rows_V_U0' to 'src_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_src_rows_V_channel_U0' to 'src_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_src_cols_V_U0' to 'src_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_src_cols_V_channel_U0' to 'src_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_ycbcr_rows_V_U0' to 'ycbcr_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_ycbcr_cols_V_U0' to 'ycbcr_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage_rows_V_U0' to 'medianImage_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage_cols_V_U0' to 'medianImage_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage2_rows_V_U0' to 'medianImage2_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage2_cols_V_U0' to 'medianImage2_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_result_rows_V_U0' to 'result_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_result_cols_V_U0' to 'result_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_src_data_stream_0_V_U0' to 'src_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_src_data_stream_1_V_U0' to 'src_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_src_data_stream_2_V_U0' to 'src_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_ycbcr_data_stream_0_V_U0' to 'ycbcr_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage_data_stream_0_V_U0' to 'medianImage_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_medianImage2_data_stream_0_V_U0' to 'medianImage2_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_result_data_stream_0_V_U0' to 'result_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_result_data_stream_1_V_U0' to 'result_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_result_data_stream_2_V_U0' to 'result_data_stream_2_V'
@I [HLS-111] Elapsed time: 23.37 seconds; current memory usage: 207 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_filter' ...
@W [SYN-103] Legalizing function name 'init.1' to 'init_1'.
@W [SYN-103] Legalizing function name 'init.1.1' to 'init_1_1'.
@W [SYN-103] Legalizing function name 'init.2' to 'init_2'.
@W [SYN-103] Legalizing function name 'init.3' to 'init_3'.
@W [SYN-103] Legalizing function name 'init.1.2' to 'init_1_2'.
@W [SYN-103] Legalizing function name 'AXIvideo2Mat<32,1080,1920,16>' to 'AXIvideo2Mat_32_1080_1920_16_s'.
@W [SYN-103] Legalizing function name 'median_filter.1' to 'median_filter_1'.
@W [SYN-103] Legalizing function name 'Mat2AXIvideo<32,1080,1920,16>' to 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 207 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 208 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 208 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 208 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Rgb2ycbcr' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Rgb2ycbcr' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'median_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 54.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.29 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'median_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.47 seconds; current memory usage: 217 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'median_filter_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 54.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.92 seconds; current memory usage: 223 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'median_filter_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.48 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'finger_counter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.61 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'finger_counter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 227 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 227 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.85 seconds; current memory usage: 228 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init'.
@I [HLS-111] Elapsed time: 0.49 seconds; current memory usage: 229 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 230 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1_1'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 230 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_2'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 230 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_3'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 230 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1_2'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 230 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 231 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Rgb2ycbcr' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: image_filter_mul_8ns_4ns_13_3|image_filter_mul_8ns_4ns_13_3_U23.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_5ns_14_3|image_filter_mul_8ns_5ns_14_3_U24.
@I [RTGEN-100] Module generated: image_filter_mul_8ns_5ns_14_3|image_filter_mul_8ns_5ns_14_3_U25.
@I [RTGEN-100] Finished creating RTL model for 'Rgb2ycbcr'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 232 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'median_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'median_filter'.
@I [HLS-111] Elapsed time: 0.58 seconds; current memory usage: 237 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'median_filter_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'median_filter_1'.
@I [HLS-111] Elapsed time: 1.79 seconds; current memory usage: 251 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'finger_counter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'finger_counter'.
@I [HLS-111] Elapsed time: 1.41 seconds; current memory usage: 261 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 262 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/input_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/output_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_filter/cols' to 'ap_stable'.
@I [RTGEN-100] Finished creating RTL model for 'image_filter'.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 264 MB.
@I [RTMG-282] Generating pipelined core: 'image_filter_mul_8ns_4ns_13_3_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'image_filter_mul_8ns_5ns_14_3_MulnS_1'
@I [RTMG-278] Implementing memory 'median_filter_lineBuffer_val_0_ram' using block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_src_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_src_rows_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_src_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_src_cols_V_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_ycbcr_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_ycbcr_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_medianImage_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_medianImage_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_medianImage2_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_medianImage2_cols_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_result_rows_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_image_filter_result_cols_V' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'image_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'image_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'image_filter'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.

***
*** Warning: Locale 'LANG=en_US.UTF-8' not supported by C library, falling back to classic locale 'C'.
***

****** Vivado v2013.2 (64-bit)
  **** Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-191] Locale 'LANG=en_US.UTF-8' not supported by C library, falling back to classic locale 'C'.
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/student/nl443/.Xilinx/Vivado/tclapp/manifest.tcl'
source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Fri Dec  4 16:59:28 2015...
@I [HLS-112] Total elapsed time: 392.317 seconds; peak memory usage: 264 MB.
@I [LIC-101] Checked in feature [HLS]
