// Seed: 1945374629
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3
);
endmodule
module module_1 #(
    parameter id_0  = 32'd0,
    parameter id_13 = 32'd7
) (
    input tri _id_0,
    output tri1 id_1,
    output logic id_2,
    output supply0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    output tri id_12,
    input uwire _id_13,
    input wor id_14,
    input tri0 id_15,
    output supply1 id_16
    , id_24,
    input supply1 id_17,
    input uwire id_18,
    input uwire id_19,
    output uwire id_20,
    inout tri1 id_21,
    input uwire id_22
);
  logic id_25;
  assign id_25 = id_22 && id_24;
  always @(posedge -1) begin : LABEL_0
    id_2 = id_6;
  end
  wire id_26;
  assign id_2 = id_17;
  wire [id_0 : -1] id_27;
  wire id_28;
  ;
  logic [1 : 1  ||  -1] id_29 = -1'o0;
  initial begin : LABEL_1
    $clog2(65);
    ;
  end
  assign id_21 = id_14;
  module_0 modCall_1 (
      id_1,
      id_18,
      id_16,
      id_12
  );
  wire id_30;
  wire id_31;
  wire [id_13 : -1] id_32;
endmodule
