m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vFA_structural
Z0 !s110 1621577821
!i10b 1
!s100 I4OF2A;P<Z7A4<ZOSW;oK0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IM6@_`]X;ea;9;Pz7ni_AK2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3
w1620909410
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural.v
!i122 288
L0 2 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1621577821.000000
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@f@a_structural
vFA_structural_TB
R0
!i10b 1
!s100 @2`IIF97]=Hml^J5h[bHQ3
R1
IHM6z0E3mWdkFDoG?nF4>31
R2
R3
w1620909502
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural_TB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural_TB.v
!i122 289
L0 2 17
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/FA_structural_TB.v|
!i113 1
R6
R7
n@f@a_structural_@t@b
vMyNAND
!s110 1620903479
!i10b 1
!s100 @LbzL;lX@4S:MaV8i?h280
R1
I33jJM>`P^=?WUjUJcoDoI0
R2
R3
w1620899262
8C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\MyNand.v
FC:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\MyNand.v
!i122 0
L0 2 9
R4
r1
!s85 0
31
!s108 1620903478.000000
!s107 C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\MyNand.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\MyNand.v|
!i113 1
R6
R7
n@my@n@a@n@d
voc
Z8 !s110 1620918903
!i10b 1
!s100 B2OTbia<21zk81el00:Va1
R1
I5<_j]BWV<<LO9`Y`0LK>83
R2
R3
w1620917647
8C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounter.v
FC:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounter.v
!i122 108
L0 2 16
R4
r1
!s85 0
31
Z9 !s108 1620918903.000000
!s107 C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounter.v|
!i113 1
R6
R7
vones_counter_behavioural
Z10 !s110 1621577822
!i10b 1
!s100 Z];KlKm32FF1Ca]aS7?[X0
R1
I;KO1M5UILen2^mem@]kcC2
R2
R3
w1620926387
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OnesCounter2.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OnesCounter2.v
!i122 296
Z11 L0 2 12
R4
r1
!s85 0
31
Z12 !s108 1621577822.000000
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OnesCounter2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OnesCounter2.v|
!i113 1
R6
R7
vones_counter_behavioural_synth
R10
!i10b 1
!s100 N<HM_Vi21o:L6V[E1FBIM2
R1
I7H^FMkX1I:Z8UUOEFSVSG0
R2
R3
w1620928395
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_synth.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_synth.v
!i122 298
L0 4 62696
R4
r1
!s85 0
31
R12
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_synth.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_synth.v|
!i113 1
R6
R7
vones_counter_behavioural_synth_TB
!s110 1621577824
!i10b 1
!s100 W=gbF_0D:NT@?XGX3^M>:3
R1
I;X2lf1?N_T<[c7J?>]dhT2
R2
R3
w1620928543
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/one_counter_synth_TB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/one_counter_synth_TB.v
!i122 299
Z13 L0 2 19
R4
r1
!s85 0
31
!s108 1621577824.000000
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/one_counter_synth_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/one_counter_synth_TB.v|
!i113 1
R6
R7
nones_counter_behavioural_synth_@t@b
vones_counter_behavioural_TB
R10
!i10b 1
!s100 kfIUodb>hUCm]m?1g[1^i2
R1
IGL<o9Slg0d9EIcOe`iDAg1
R2
R3
w1620923705
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_behavioural_TB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_behavioural_TB.v
!i122 297
R13
R4
r1
!s85 0
31
R12
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_behavioural_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/ones_counter_behavioural_TB.v|
!i113 1
R6
R7
nones_counter_behavioural_@t@b
vOnesCounter
R0
!i10b 1
!s100 jiahUFiQzo<7obYz?M4mG0
R1
IhzbNQJ:1ZK660@RG:UBjX3
R2
R3
w1620928880
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounter.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounter.v
!i122 294
L0 2 18
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounter.v|
!i113 1
R6
R7
n@ones@counter
vOnesCounterTB
R10
!i10b 1
!s100 4]LAjejL2Wm][JFzG>mA<2
R1
II<?bd`O`2d0RCVcYYTU8T0
R2
R3
w1620920792
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounterTB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounterTB.v
!i122 295
R13
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounterTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/OneCounterTB.v|
!i113 1
R6
R7
n@ones@counter@t@b
vRCA_behavioural
R0
!i10b 1
!s100 zfWYVH`Tl^db<j;meJ_Ub0
R1
I_oOk<Rk2T1QPOK?go>AKY1
R2
R3
w1620914892
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural.v
!i122 292
L0 2 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural.v|
!i113 1
R6
R7
n@r@c@a_behavioural
vRCA_behavioural_TB
R0
!i10b 1
!s100 lZZ9T=8T:3i1:LnmBch2N0
R1
InCYKIX]KUzRb[OIoGFO4@2
R2
R3
w1620914536
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural_TB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural_TB.v
!i122 293
L0 3 18
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_behavioural_TB.v|
!i113 1
R6
R7
n@r@c@a_behavioural_@t@b
vRCA_structural
R0
!i10b 1
!s100 Q[oK82kGTZ0>GQ0cJABdB3
R1
I2Omo7<;ZnDkWF:N3OA_;`1
R2
R3
w1620911923
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural.v
!i122 290
R11
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural.v|
!i113 1
R6
R7
n@r@c@a_structural
vRCA_structural_TB
R0
!i10b 1
!s100 LD3[cRkkekZM0EH>QFVLM0
R1
IAKcN0ZL0Obk@DZo4Vl4F60
R2
R3
w1620911774
8C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural_TB.v
FC:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural_TB.v
!i122 291
L0 3 17
R4
r1
!s85 0
31
R5
!s107 C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project3/RCA_structural_TB.v|
!i113 1
R6
R7
n@r@c@a_structural_@t@b
vtb_oc
R8
!i10b 1
!s100 J27@;i86NWfle6Q1>^WYM1
R1
IAmoeD5iWgXci=KYSX@P=O2
R2
R3
w1620918843
8C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounterTB.v
FC:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounterTB.v
!i122 109
L0 2 11
R4
r1
!s85 0
31
R9
!s107 C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounterTB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\saeed\Desktop\LogicCircuitDesign\Projects\Project3\OneCounterTB.v|
!i113 1
R6
R7
