$date
	Wed Aug 30 23:25:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jk_ff $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # Clk $end
$var reg 1 $ J $end
$var reg 1 % K $end
$var reg 1 & Rst $end
$var reg 1 ' Set $end
$scope module uut $end
$var wire 1 # Clk $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 & Rst $end
$var wire 1 ' Set $end
$var wire 7 ( t [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx111 (
x'
x&
x%
x$
0#
x"
x!
$end
#5
b11xxxx0 (
1#
#10
bx111 (
0#
1&
1'
0%
0$
#15
b11xx110 (
1#
#20
x"
bx111 (
1!
0#
0&
#25
0"
b11xx110 (
1#
#30
bx111 (
x!
1"
0#
1&
0'
#35
0!
b11xx110 (
1#
#40
bx111 (
1!
0#
0&
#45
b11xx110 (
1#
#50
bx111 (
0#
1$
#55
b1101100 (
1#
#60
b1001111 (
0#
1%
0$
#65
b1110010 (
1#
#70
0"
b110111 (
0#
1'
0%
#75
b1110110 (
1#
#80
b110111 (
1!
1"
0#
1&
0'
#85
0!
b1110110 (
1#
#90
1!
b110111 (
0#
1%
1$
#95
0!
b1110010 (
1#
#100
1!
b110111 (
0#
