software pipelining
instruction-level parallelism
register allocation
spill code
