// Mem file initialization records.
//
// SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
// Vivado v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday October 07, 2020 - 03:02:40 pm, from:
//
//     Map file     - C:\Vivado_Project\Pynq-Examples\base_copy\base_hdmi\base_hdmi.srcs\sources_1\bd\base\base.bmm
//     Data file(s) - c:/Vivado_Project/Pynq-Examples/base_copy/base_hdmi/base_hdmi.srcs/sources_1/bd/base/ip/base_mb_0/data/mb_bootloop_le.elf, c:/Vivado_Project/Pynq-Examples/base_copy/base_hdmi/base_hdmi.srcs/sources_1/bd/base/ip/base_mb_1/data/mb_bootloop_le.elf, c:/Vivado_Project/Pynq-Examples/base_copy/base_hdmi/base_hdmi.srcs/sources_1/bd/base/ip/base_mb_2/data/mb_bootloop_le.elf, c:/Vivado_Project/Pynq-Examples/base_copy/base_hdmi/base_hdmi.srcs/sources_1/bd/base/ip/base_mb_3/data/mb_bootloop_le.elf
//
// Address space 'base_i_ps7_0.base_i_iop_pmoda_lmb_lmb_bram_64K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
