INSTANCE_TOGGLE_RATE {
ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
}
