// Seed: 3021263139
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  wand id_4,
    output tri1 id_5
);
  logic [7:0] id_7;
  ;
  logic [-1 : -1  <  1] id_8 = id_7 < -1;
  initial begin : LABEL_0
    if ($realtime && {1'b0{-1}} && (1) != 1) begin : LABEL_1
      id_7[-1 :-1] = -1;
    end
  end
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    output wand id_10,
    input supply1 id_11,
    output uwire id_12,
    output wor id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input wire id_17,
    output tri0 id_18,
    output tri0 id_19
);
  always @(posedge id_14) #1;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_2,
      id_9,
      id_6,
      id_19
  );
  assign modCall_1.id_3 = 0;
endmodule
