Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: multiline_bitmap.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "multiline_bitmap.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "multiline_bitmap"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Use New Parser                     : yes
Top Module Name                    : multiline_bitmap
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/main/class/fpga/ipcore_dir/nexys3_clock.vhd" into library work
Parsing entity <nexys3_clock>.
Parsing architecture <xilinx> of entity <nexys3_clock>.
Parsing VHDL file "/home/main/class/fpga/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/home/main/class/fpga/vga_configurable.vhd" into library work
Parsing entity <vga_configurable>.
Parsing architecture <Behavioral> of entity <vga_configurable>.
Parsing VHDL file "/home/main/class/fpga/multiline_bitmap.vhd" into library work
Parsing entity <multiline_bitmap>.
Parsing architecture <Behavioral> of entity <multiline_bitmap>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <multiline_bitmap> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/main/class/fpga/multiline_bitmap.vhd" Line 80: Using initial value "000" for green_buf since it is never assigned
WARNING:HDLCompiler:871 - "/home/main/class/fpga/multiline_bitmap.vhd" Line 81: Using initial value "00" for blue_buf since it is never assigned

Elaborating entity <nexys3_clock> (architecture <xilinx>) from library <work>.

Elaborating entity <vga_configurable> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multiline_bitmap>.
    Related source file is "/home/main/class/fpga/multiline_bitmap.vhd".
        red_width = 3
        green_width = 3
        blue_width = 2
WARNING:Xst:2999 - Signal 'my_buffer_5', unconnected in block 'multiline_bitmap', is tied to its initial value.
WARNING:Xst:2999 - Signal 'my_buffer_0', unconnected in block 'multiline_bitmap', is tied to its initial value.
WARNING:Xst:2999 - Signal 'my_buffer_4', unconnected in block 'multiline_bitmap', is tied to its initial value.
WARNING:Xst:2999 - Signal 'my_buffer_3', unconnected in block 'multiline_bitmap', is tied to its initial value.
WARNING:Xst:2999 - Signal 'my_buffer_2', unconnected in block 'multiline_bitmap', is tied to its initial value.
WARNING:Xst:2999 - Signal 'my_buffer_1', unconnected in block 'multiline_bitmap', is tied to its initial value.
    Found 3-bit register for signal <char_pos>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <red_buf>.
    Found 12-bit subtractor for signal <x_pos[10]_GND_5_o_sub_3_OUT> created at line 124.
    Found 11-bit subtractor for signal <y_pos[9]_GND_5_o_sub_4_OUT> created at line 125.
    Found 3-bit adder for signal <char_pos[2]_GND_5_o_add_11_OUT> created at line 142.
    Found 128x6-bit Read Only RAM for signal <_n0284>
    Found 11-bit comparator greater for signal <x_pos[10]_GND_5_o_LessThan_1_o> created at line 123
    Found 10-bit comparator greater for signal <y_pos[9]_GND_5_o_LessThan_2_o> created at line 123
    Found 12-bit comparator greater for signal <GND_5_o_x_pos[10]_LessThan_5_o> created at line 126
    Found 11-bit comparator greater for signal <GND_5_o_y_pos[9]_LessThan_6_o> created at line 126
    Found 3-bit comparator greater for signal <x_pos[10]_PWR_5_o_LessThan_7_o> created at line 133
    Found 4-bit comparator greater for signal <y_pos[9]_PWR_5_o_LessThan_8_o> created at line 133
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <multiline_bitmap> synthesized.

Synthesizing Unit <nexys3_clock>.
    Related source file is "/home/main/class/fpga/ipcore_dir/nexys3_clock.vhd".
    Summary:
	no macro.
Unit <nexys3_clock> synthesized.

Synthesizing Unit <vga_configurable>.
    Related source file is "/home/main/class/fpga/vga_configurable.vhd".
        config = (96,16,48,640,'0',2,10,33,480,'0')
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 10-bit register for signal <v_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <color_valid>.
    Found 11-bit register for signal <x_pos>.
    Found 10-bit register for signal <y_pos>.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_12_OUT> created at line 89.
    Found 10-bit adder for signal <v_counter[9]_GND_15_o_add_17_OUT> created at line 106.
    Found 10-bit adder for signal <h_counter[9]_GND_15_o_add_19_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_15_o_GND_15_o_sub_13_OUT<9:0>> created at line 89.
    Found 11-bit subtractor for signal <GND_15_o_GND_15_o_sub_11_OUT<10:0>> created at line 88.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_15_o_LessThan_4_o> created at line 66
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_15_o_LessThan_5_o> created at line 73
    Found 10-bit comparator greater for signal <GND_15_o_h_counter[9]_LessThan_6_o> created at line 80
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_12_o_LessThan_7_o> created at line 81
    Found 10-bit comparator greater for signal <GND_15_o_v_counter[9]_LessThan_8_o> created at line 82
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_12_o_LessThan_9_o> created at line 83
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_configurable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x6-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 3
 12-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 3
 10-bit register                                       : 3
 11-bit register                                       : 1
 3-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 12
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 12-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 3
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <led_3> (without init value) has a constant value of 0 in block <multiline_bitmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_4> (without init value) has a constant value of 0 in block <multiline_bitmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_5> (without init value) has a constant value of 0 in block <multiline_bitmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_6> (without init value) has a constant value of 0 in block <multiline_bitmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_7> (without init value) has a constant value of 0 in block <multiline_bitmap>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <led<7:3>> (without init value) have a constant value of 0 in block <multiline_bitmap>.

Synthesizing (advanced) Unit <multiline_bitmap>.
The following registers are absorbed into counter <char_pos>: 1 register on signal <char_pos>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0284> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(y_pos[9]_GND_5_o_sub_4_OUT<3:0>,x_pos[10]_GND_5_o_sub_3_OUT<2:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <multiline_bitmap> synthesized (advanced).

Synthesizing (advanced) Unit <vga_configurable>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga_configurable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 128x6-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 6
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 12-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 12
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 2
 12-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <red_buf_0> in Unit <multiline_bitmap> is equivalent to the following 2 FFs/Latches, which will be removed : <red_buf_1> <red_buf_2> 
INFO:Xst:2261 - The FF/Latch <char_pos_0> in Unit <multiline_bitmap> is equivalent to the following FF/Latch, which will be removed : <led_0> 
INFO:Xst:2261 - The FF/Latch <char_pos_1> in Unit <multiline_bitmap> is equivalent to the following FF/Latch, which will be removed : <led_1> 
INFO:Xst:2261 - The FF/Latch <char_pos_2> in Unit <multiline_bitmap> is equivalent to the following FF/Latch, which will be removed : <led_2> 

Optimizing unit <multiline_bitmap> ...

Optimizing unit <vga_configurable> ...
INFO:Xst:2261 - The FF/Latch <Inst_vga_configurable/y_pos_9> in Unit <multiline_bitmap> is equivalent to the following FF/Latch, which will be removed : <Inst_vga_configurable/x_pos_10> 
INFO:Xst:3203 - The FF/Latch <Inst_vga_configurable/y_pos_9> in Unit <multiline_bitmap> is the opposite to the following FF/Latch, which will be removed : <Inst_vga_configurable/color_valid> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multiline_bitmap, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : multiline_bitmap.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 4
#      LUT2                        : 14
#      LUT3                        : 9
#      LUT4                        : 19
#      LUT5                        : 14
#      LUT6                        : 35
#      MUXCY                       : 18
#      XORCY                       : 20
# FlipFlops/Latches                : 46
#      FD                          : 21
#      FDC                         : 10
#      FDCE                        : 10
#      FDE                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 20
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 18
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  18224     0%  
 Number of Slice LUTs:                   99  out of   9112     1%  
    Number used as Logic:                99  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:      53  out of     99    53%  
   Number with an unused LUT:             0  out of     99     0%  
   Number of fully used LUT-FF pairs:    46  out of     99    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.225ns (Maximum Frequency: 816.193MHz)
   Minimum input arrival time before clock: 4.637ns
   Maximum output required time after clock: 4.588ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.225ns (frequency: 816.193MHz)
  Total number of paths / destination ports: 2175 / 59
-------------------------------------------------------------------------
Delay:               4.901ns (Levels of Logic = 4)
  Source:            Inst_vga_configurable/v_counter_8 (FF)
  Destination:       Inst_vga_configurable/y_pos_5 (FF)
  Source Clock:      clk rising 0.2X
  Destination Clock: clk rising 0.2X

  Data Path: Inst_vga_configurable/v_counter_8 to Inst_vga_configurable/y_pos_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Inst_vga_configurable/v_counter_8 (Inst_vga_configurable/v_counter_8)
     LUT5:I0->O            7   0.203   0.774  Inst_vga_configurable/PWR_12_o_v_counter[9]_equal_17_o<9>21 (Inst_vga_configurable/PWR_12_o_v_counter[9]_equal_17_o<9>2)
     LUT6:I5->O            3   0.205   0.651  Inst_vga_configurable/GND_15_o_v_counter[9]_AND_8_o6 (Inst_vga_configurable/GND_15_o_v_counter[9]_AND_8_o6)
     LUT6:I5->O           18   0.205   1.050  Inst_vga_configurable/_n00791 (Inst_vga_configurable/_n0079)
     LUT5:I4->O            1   0.205   0.000  Inst_vga_configurable/y_pos_5_rstpot (Inst_vga_configurable/y_pos_5_rstpot)
     FD:D                      0.102          Inst_vga_configurable/y_pos_5
    ----------------------------------------
    Total                      4.901ns (1.367ns logic, 3.534ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 42
-------------------------------------------------------------------------
Offset:              4.637ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_vga_configurable/y_pos_5 (FF)
  Destination Clock: clk rising 0.2X

  Data Path: rst to Inst_vga_configurable/y_pos_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.855  rst_IBUF (rst_IBUF)
     LUT6:I0->O           18   0.203   1.050  Inst_vga_configurable/_n00791 (Inst_vga_configurable/_n0079)
     LUT5:I4->O            1   0.205   0.000  Inst_vga_configurable/y_pos_5_rstpot (Inst_vga_configurable/y_pos_5_rstpot)
     FD:D                      0.102          Inst_vga_configurable/y_pos_5
    ----------------------------------------
    Total                      4.637ns (1.732ns logic, 2.905ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 8
-------------------------------------------------------------------------
Offset:              4.588ns (Levels of Logic = 2)
  Source:            Inst_vga_configurable/y_pos_9 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      clk rising 0.2X

  Data Path: Inst_vga_configurable/y_pos_9 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.715  Inst_vga_configurable/y_pos_9 (Inst_vga_configurable/y_pos_9)
     LUT2:I1->O            3   0.205   0.650  Inst_vga_configurable/red<1>1 (red_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      4.588ns (3.223ns logic, 1.365ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.901|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.00 secs
 
--> 


Total memory usage is 505480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    7 (   0 filtered)

