<profile>

<section name = "Vitis HLS Report for 'data_packet'" level="0">
<item name = "Date">Wed Nov  5 08:17:23 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_ip</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu1cg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.167 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">324003, 324003, 3.240 ms, 3.240 ms, 324003, 324003, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_159_1">324001, 324001, 7, 5, 1, 64800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 703, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 233, -</column>
<column name="Register">-, -, 402, -, -</column>
<specialColumn name="Available">216, 216, 74880, 37440, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_5_fu_206_p2">+, 0, 0, 25, 18, 3</column>
<column name="output_addr_12_fu_200_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_addr_13_fu_234_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_addr_14_fu_276_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_addr_15_fu_318_p2">+, 0, 0, 39, 32, 1</column>
<column name="output_addr_16_fu_366_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_346">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_400">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_405">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_406">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_408">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_675">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_679">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op55_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op70_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op83_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln159_fu_188_p2">icmp, 0, 0, 25, 18, 13</column>
<column name="icmp_ln169_1_fu_228_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="icmp_ln169_2_fu_270_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="icmp_ln169_3_fu_312_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="icmp_ln169_4_fu_354_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="icmp_ln169_fu_194_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="output_last_1_fu_263_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="output_last_2_fu_305_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="output_last_3_fu_347_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="output_last_4_fu_360_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="output_last_fu_222_p2">icmp, 0, 0, 39, 32, 19</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_output_addr_10_phi_fu_161_p4">14, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_2_reg_116">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_4_reg_126">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_6_reg_137">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_8_reg_148">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 18, 36</column>
<column name="ap_sig_allocacmp_output_addr_11">9, 2, 32, 64</column>
<column name="data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_TDATA_int_regslice">31, 6, 64, 384</column>
<column name="data_out_TLAST_int_regslice">31, 6, 1, 6</column>
<column name="i_fu_84">9, 2, 18, 36</column>
<column name="output_addr_fu_88">9, 2, 32, 64</column>
<column name="output_r_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_2_reg_116">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_4_reg_126">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_6_reg_137">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_output_addr_8_reg_148">32, 0, 32, 0</column>
<column name="i_fu_84">18, 0, 18, 0</column>
<column name="icmp_ln159_reg_409">1, 0, 1, 0</column>
<column name="icmp_ln159_reg_409_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln169_1_reg_432">1, 0, 1, 0</column>
<column name="icmp_ln169_2_reg_451">1, 0, 1, 0</column>
<column name="icmp_ln169_3_reg_470">1, 0, 1, 0</column>
<column name="icmp_ln169_4_reg_489">1, 0, 1, 0</column>
<column name="icmp_ln169_reg_413">1, 0, 1, 0</column>
<column name="output_addr_11_reg_403">32, 0, 32, 0</column>
<column name="output_addr_2_reg_116">32, 0, 32, 0</column>
<column name="output_addr_4_reg_126">32, 0, 32, 0</column>
<column name="output_addr_6_reg_137">32, 0, 32, 0</column>
<column name="output_addr_fu_88">32, 0, 32, 0</column>
<column name="output_last_4_reg_493">1, 0, 1, 0</column>
<column name="reg_168">80, 0, 80, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, data_packet, return value</column>
<column name="output_r_dout">in, 80, ap_fifo, output_r, pointer</column>
<column name="output_r_num_data_valid">in, 3, ap_fifo, output_r, pointer</column>
<column name="output_r_fifo_cap">in, 3, ap_fifo, output_r, pointer</column>
<column name="output_r_empty_n">in, 1, ap_fifo, output_r, pointer</column>
<column name="output_r_read">out, 1, ap_fifo, output_r, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TSTRB">out, 8, axis, data_out_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
