Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 26 22:30:16 2019
| Host         : ace-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TopBlockDesign_wrapper_timing_summary_routed.rpt -pb TopBlockDesign_wrapper_timing_summary_routed.pb -rpx TopBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopBlockDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.835        0.000                      0                 8394        0.069        0.000                      0                 8394        3.000        0.000                       0                  2958  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
TopBlockDesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_TopBlockDesign_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
  clkfbout_TopBlockDesign_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TopBlockDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_TopBlockDesign_clk_wiz_0_0         40.694        0.000                      0                  646        0.071        0.000                      0                  646       24.500        0.000                       0                   123  
  clkfbout_TopBlockDesign_clk_wiz_0_0                                                                                                                                                      8.751        0.000                       0                     2  
clk_fpga_0                                    10.780        0.000                      0                 7608        0.069        0.000                      0                 7608        7.500        0.000                       0                  2831  
clk_fpga_1                                                                                                                                                                                 7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                           clk_out1_TopBlockDesign_clk_wiz_0_0        1.835        0.000                      0                  258        0.079        0.000                      0                  258  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TopBlockDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  TopBlockDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TopBlockDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0
  To Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       40.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.694ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 1.577ns (18.114%)  route 7.129ns (81.886%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.697     5.581    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y6          RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.609 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_8/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.675    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_8_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.100 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_8/DOBDO[0]
                         net (fo=1, routed)           2.495     9.595    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[8]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.719 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_9/O
                         net (fo=1, routed)           4.569    14.288    TopBlockDesign_i/DDS_0/inst/A[8]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.373    55.446    
                         clock uncertainty           -0.103    55.343    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    54.981    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.981    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                 40.694    

Slack (MET) :             40.859ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 1.577ns (18.614%)  route 6.895ns (81.386%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.650ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.766     5.650    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y8          RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.678 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.744    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13_n_1
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.169 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_13/DOBDO[0]
                         net (fo=1, routed)           2.372     9.541    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[13]
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.124     9.665 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_4/O
                         net (fo=1, routed)           4.458    14.123    TopBlockDesign_i/DDS_0/inst/A[13]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.373    55.446    
                         clock uncertainty           -0.103    55.343    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    54.981    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.981    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                 40.859    

Slack (MET) :             40.909ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 1.577ns (18.780%)  route 6.820ns (81.220%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.675ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.791     5.675    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X1Y8          RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.703 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.769    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_7_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.194 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           2.195     9.388    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[7]
    SLICE_X28Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.512 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_10/O
                         net (fo=1, routed)           4.560    14.073    TopBlockDesign_i/DDS_0/inst/A[7]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.373    55.446    
                         clock uncertainty           -0.103    55.343    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    54.981    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.981    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                 40.909    

Slack (MET) :             41.139ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 1.577ns (19.512%)  route 6.505ns (80.488%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.890     5.774    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y20         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.802 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.868    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0_n_1
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.293 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           1.913     9.206    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[0]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.330 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_17/O
                         net (fo=1, routed)           4.527    13.857    TopBlockDesign_i/DDS_0/inst/A[0]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                 41.139    

Slack (MET) :             41.179ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 1.577ns (19.574%)  route 6.480ns (80.426%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.759ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.875     5.759    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y24         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.787 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.853    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_1_n_1
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.278 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.658     9.935    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[1]
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.124    10.059 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_16/O
                         net (fo=1, routed)           3.757    13.816    TopBlockDesign_i/DDS_0/inst/A[1]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                 41.179    

Slack (MET) :             41.360ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.577ns (20.052%)  route 6.288ns (79.948%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.886     5.770    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y22         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.798 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.864    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4_n_1
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.289 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.363     9.651    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[4]
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.775 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_13/O
                         net (fo=1, routed)           3.860    13.635    TopBlockDesign_i/DDS_0/inst/A[4]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                 41.360    

Slack (MET) :             41.442ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 1.577ns (19.933%)  route 6.335ns (80.067%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.757     5.641    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y10         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.669 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.735    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_11_n_1
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.160 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_11/DOBDO[0]
                         net (fo=1, routed)           2.062     9.221    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[11]
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.124     9.345 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_6/O
                         net (fo=1, routed)           4.208    13.553    TopBlockDesign_i/DDS_0/inst/A[11]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                 41.442    

Slack (MET) :             41.676ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 1.577ns (20.529%)  route 6.105ns (79.471%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.753     5.637    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.665 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.731    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_12_n_1
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.156 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_12/DOBDO[0]
                         net (fo=1, routed)           2.003     9.159    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[12]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.283 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_5/O
                         net (fo=1, routed)           4.037    13.319    TopBlockDesign_i/DDS_0/inst/A[12]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.387    55.460    
                         clock uncertainty           -0.103    55.357    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    54.995    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         54.995    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 41.676    

Slack (MET) :             41.726ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.791ns  (logic 1.577ns (20.241%)  route 6.214ns (79.759%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.694     5.578    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.606 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.672    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.097 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           1.862     8.959    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[5]
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124     9.083 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_12/O
                         net (fo=1, routed)           4.287    13.370    TopBlockDesign_i/DDS_0/inst/A[5]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.487    55.561    
                         clock uncertainty           -0.103    55.458    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    55.096    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         55.096    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                 41.726    

Slack (MET) :             41.915ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 1.577ns (20.723%)  route 6.033ns (79.277%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 55.074 - 50.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.686     5.570    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     6.598 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.664    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_3_n_1
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     7.089 r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.604     8.693    TopBlockDesign_i/DDS_0/inst/output_register.doutb_reg[3]
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.817 r  TopBlockDesign_i/DDS_0/inst/MultRes_reg_i_14/O
                         net (fo=1, routed)           4.363    13.181    TopBlockDesign_i/DDS_0/inst/A[3]
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.562    55.074    TopBlockDesign_i/DDS_0/inst/DAC_clk
    DSP48_X2Y32          DSP48E1                                      r  TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
                         clock pessimism              0.487    55.561    
                         clock uncertainty           -0.103    55.458    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    55.096    TopBlockDesign_i/DDS_0/inst/MultRes_reg
  -------------------------------------------------------------------
                         required time                         55.096    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 41.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.330%)  route 0.170ns (54.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.556     1.757    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y85         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.898 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[19]_rep/Q
                         net (fo=10, routed)          0.170     2.068    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[11]
    RAMB36_X2Y17         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.864     2.386    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y17         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/CLKBWRCLK
                         clock pessimism             -0.572     1.815    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.998    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_15/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.574     1.775    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X54Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.164     1.939 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__2/Q
                         net (fo=2, routed)           0.156     2.095    TopBlockDesign_i/DDS_0/inst/LUT/RdAddress[7]
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_15/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.880     2.402    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X3Y16         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_15/CLKBWRCLK
                         clock pessimism             -0.574     1.829    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.012    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_15
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.556     1.757    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y64         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[20]_rep__0/Q
                         net (fo=10, routed)          0.168     2.089    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5_0[12]
    RAMB36_X2Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.867     2.389    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.572     1.818    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.001    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.556     1.757    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y64         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.921 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__0/Q
                         net (fo=10, routed)          0.168     2.089    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5_0[14]
    RAMB36_X2Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.867     2.389    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y12         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.572     1.818    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.001    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.881%)  route 0.534ns (79.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.555     1.756    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/Q
                         net (fo=10, routed)          0.534     2.431    TopBlockDesign_i/DDS_0/inst/LUT/ADDRBWRADDR[1]
    RAMB36_X2Y20         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.956     2.478    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y20         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.325     2.153    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.336    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.637%)  route 0.456ns (76.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.542     1.743    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X51Y76         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/Q
                         net (fo=10, routed)          0.456     2.340    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[5]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.854     2.376    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/CLKBWRCLK
                         clock pessimism             -0.325     2.051    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.234    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.545%)  route 0.458ns (76.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.544     1.745    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/Q
                         net (fo=10, routed)          0.458     2.344    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[4]
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.857     2.379    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/CLKBWRCLK
                         clock pessimism             -0.325     2.054    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.237    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.505%)  route 0.459ns (76.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.544     1.745    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/Q
                         net (fo=10, routed)          0.459     2.345    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[13]
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.857     2.379    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/CLKBWRCLK
                         clock pessimism             -0.325     2.054    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.237    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.504%)  route 0.459ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.541     1.742    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.141     1.883 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep__1/Q
                         net (fo=10, routed)          0.459     2.342    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[1]
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.854     2.376    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y15         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10/CLKBWRCLK
                         clock pessimism             -0.325     2.051    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.234    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.477%)  route 0.460ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.544     1.745    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.886 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/Q
                         net (fo=10, routed)          0.460     2.346    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10_0[2]
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.857     2.379    TopBlockDesign_i/DDS_0/inst/LUT/DAC_clk
    RAMB36_X2Y14         RAMB36E1                                     r  TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10/CLKBWRCLK
                         clock pessimism             -0.325     2.054    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.237    TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TopBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         50.000      46.116     DSP48_X2Y32      TopBlockDesign_i/DDS_0/inst/MultRes_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y8      TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y22     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y10     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y13     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y17     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y7      TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X3Y14     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y12     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y21     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y83     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y70     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y84     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y83     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y70     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y84     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y85     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[16]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y83     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y70     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y71     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y84     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y83     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X32Y70     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y71     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X51Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[13]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y76     TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TopBlockDesign_clk_wiz_0_0
  To Clock:  clkfbout_TopBlockDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TopBlockDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.667ns (8.205%)  route 7.462ns (91.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.020    11.264    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X36Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.247    23.078    
                         clock uncertainty           -0.302    22.776    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.732    22.044    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.667ns (8.205%)  route 7.462ns (91.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.020    11.264    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X36Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.247    23.078    
                         clock uncertainty           -0.302    22.776    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.732    22.044    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 0.667ns (8.110%)  route 7.557ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.115    11.359    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X41Y107        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y107        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.280    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X41Y107        FDRE (Setup_fdre_C_R)       -0.637    22.172    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 0.667ns (8.110%)  route 7.557ns (91.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.115    11.359    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X41Y107        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y107        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.280    23.111    
                         clock uncertainty           -0.302    22.809    
    SLICE_X41Y107        FDRE (Setup_fdre_C_R)       -0.637    22.172    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.580ns (7.264%)  route 7.405ns (92.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.844     3.138    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.715     4.309    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.689    11.123    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.477    22.656    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][10]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524    21.959    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][10]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.580ns (7.264%)  route 7.405ns (92.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.844     3.138    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.715     4.309    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.689    11.123    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.477    22.656    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524    21.959    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][8]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 0.580ns (7.264%)  route 7.405ns (92.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.844     3.138    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.715     4.309    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.433 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.689    11.123    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.477    22.656    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X34Y88         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]/C
                         clock pessimism              0.129    22.785    
                         clock uncertainty           -0.302    22.483    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524    21.959    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][9]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.847ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 0.667ns (8.274%)  route 7.395ns (91.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         3.952    11.197    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X38Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4_reg[26]/C
                         clock pessimism              0.247    23.078    
                         clock uncertainty           -0.302    22.776    
    SLICE_X38Y108        FDRE (Setup_fdre_C_R)       -0.732    22.044    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4_reg[26]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                 10.847    

Slack (MET) :             10.875ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.667ns (8.205%)  route 7.462ns (91.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.020    11.264    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X37Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.247    23.078    
                         clock uncertainty           -0.302    22.776    
    SLICE_X37Y108        FDRE (Setup_fdre_C_R)       -0.637    22.139    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 10.875    

Slack (MET) :             10.875ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.667ns (8.205%)  route 7.462ns (91.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.841     3.135    TopBlockDesign_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y109        FDRE                                         r  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     3.653 f  TopBlockDesign_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.442     7.095    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.149     7.244 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=300, routed)         4.020    11.264    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X37Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.652    22.831    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y108        FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.247    23.078    
                         clock uncertainty           -0.302    22.776    
    SLICE_X37Y108        FDRE (Setup_fdre_C_R)       -0.637    22.139    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 10.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.656     0.992    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.885     1.251    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    TopBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.037%)  route 0.332ns (66.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.573     0.909    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y94         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.332     1.405    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    SLICE_X29Y107        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.929     1.295    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y107        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X29Y107        FDRE (Hold_fdre_C_D)         0.075     1.335    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.030%)  route 0.202ns (51.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.659     0.995    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.202     1.338    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.384 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.384    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0_n_0
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.844     1.210    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.413%)  route 0.257ns (64.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.656     0.992    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.257     1.390    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y95         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.843     1.209    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.283    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.555     0.891    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.088    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[15][10]
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.133 r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.133    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[20]
    SLICE_X38Y91         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.823     1.189    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.120     1.024    TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.076%)  route 0.200ns (54.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.659     0.995    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y101        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=4, routed)           0.200     1.359    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[10]
    SLICE_X31Y97         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.845     1.211    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.070     1.246    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.026%)  route 0.227ns (54.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.659     0.995    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.227     1.363    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[19]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.408 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.408    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0_n_0
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.844     1.210    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.658     0.994    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.251    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y105        SRL16E                                       r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.929     1.295    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y105        SRL16E                                       r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.135    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.608%)  route 0.291ns (67.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.641     0.977    TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y101        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.291     1.409    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X30Y96         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.844     1.210    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.012%)  route 0.178ns (51.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.656     0.992    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.334    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.885     1.251    TopBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    TopBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y8      TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y22     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y17     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y14     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y12     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y21     TopBlockDesign_i/DDS_0/inst/LUT/RAM_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y90     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y90     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y92     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X26Y92     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y90     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y90     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y91     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y91     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y97     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y97     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y95     TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y107    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y107    TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TopBlockDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.470ns  (logic 1.440ns (15.206%)  route 8.030ns (84.794%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 54.963 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    48.609 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.847    52.456    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X52Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.452    54.963    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1/C
                         clock pessimism              0.000    54.963    
                         clock uncertainty           -0.426    54.537    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)       -0.246    54.291    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         54.291    
                         arrival time                         -52.456    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.441ns  (logic 1.554ns (16.460%)  route 7.887ns (83.540%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 54.974 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    48.723 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[1]
                         net (fo=4, routed)           3.704    52.427    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[21]
    SLICE_X52Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.463    54.974    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__2/C
                         clock pessimism              0.000    54.974    
                         clock uncertainty           -0.426    54.548    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)       -0.222    54.326    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__2
  -------------------------------------------------------------------
                         required time                         54.326    
                         arrival time                         -52.427    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.389ns  (logic 1.348ns (14.357%)  route 8.041ns (85.643%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 54.963 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.517 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[2]
                         net (fo=4, routed)           3.858    52.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[18]
    SLICE_X52Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.452    54.963    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y75         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__1/C
                         clock pessimism              0.000    54.963    
                         clock uncertainty           -0.426    54.537    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)       -0.259    54.278    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[18]_rep__1
  -------------------------------------------------------------------
                         required time                         54.278    
                         arrival time                         -52.375    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.295ns  (logic 1.554ns (16.718%)  route 7.741ns (83.282%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 54.968 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    48.723 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[1]
                         net (fo=4, routed)           3.559    52.281    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[21]
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.457    54.968    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1/C
                         clock pessimism              0.000    54.968    
                         clock uncertainty           -0.426    54.542    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)       -0.240    54.302    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__1
  -------------------------------------------------------------------
                         required time                         54.302    
                         arrival time                         -52.281    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.292ns  (logic 1.554ns (16.724%)  route 7.738ns (83.276%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 54.982 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    48.723 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[1]
                         net (fo=4, routed)           3.555    52.278    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[21]
    SLICE_X32Y70         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.471    54.982    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y70         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__0/C
                         clock pessimism              0.000    54.982    
                         clock uncertainty           -0.426    54.556    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)       -0.207    54.349    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[21]_rep__0
  -------------------------------------------------------------------
                         required time                         54.349    
                         arrival time                         -52.278    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.304ns  (logic 1.535ns (16.499%)  route 7.769ns (83.501%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 55.036 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    48.704 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[3]
                         net (fo=4, routed)           3.586    52.290    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[23]
    SLICE_X54Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.525    55.036    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X54Y77         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep__1/C
                         clock pessimism              0.000    55.036    
                         clock uncertainty           -0.426    54.610    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)       -0.213    54.397    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep__1
  -------------------------------------------------------------------
                         required time                         54.397    
                         arrival time                         -52.290    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.232ns  (logic 1.462ns (15.837%)  route 7.770ns (84.163%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 54.975 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.631 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.587    52.218    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X50Y64         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    54.975    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X50Y64         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1/C
                         clock pessimism              0.000    54.975    
                         clock uncertainty           -0.426    54.549    
    SLICE_X50Y64         FDRE (Setup_fdre_C_D)       -0.206    54.343    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         54.343    
                         arrival time                         -52.218    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.188ns  (logic 1.462ns (15.911%)  route 7.726ns (84.089%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 54.975 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.375 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.375    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    48.631 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           3.544    52.174    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X50Y85         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.464    54.975    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X50Y85         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2/C
                         clock pessimism              0.000    54.975    
                         clock uncertainty           -0.426    54.549    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)       -0.232    54.317    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep__2
  -------------------------------------------------------------------
                         required time                         54.317    
                         arrival time                         -52.174    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.140ns  (logic 1.213ns (13.272%)  route 7.927ns (86.728%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 54.968 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    48.382 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[0]
                         net (fo=4, routed)           3.744    52.126    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[12]
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.457    54.968    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X52Y71         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1/C
                         clock pessimism              0.000    54.968    
                         clock uncertainty           -0.426    54.542    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)       -0.256    54.286    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep__1
  -------------------------------------------------------------------
                         required time                         54.286    
                         arrival time                         -52.126    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        9.154ns  (logic 1.440ns (15.731%)  route 7.714ns (84.269%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 54.976 - 50.000 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 42.986 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        1.692    42.986    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.456    43.442 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           4.183    47.625    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[10]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.124    47.749 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.749    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.147 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.147    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.261 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    48.261    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    48.609 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__3/O[1]
                         net (fo=4, routed)           3.531    52.140    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[17]
    SLICE_X32Y74         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    50.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    51.612    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    51.695 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    53.421    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.512 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         1.465    54.976    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y74         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0/C
                         clock pessimism              0.000    54.976    
                         clock uncertainty           -0.426    54.550    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.210    54.340    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[17]_rep__0
  -------------------------------------------------------------------
                         required time                         54.340    
                         arrival time                         -52.140    
  -------------------------------------------------------------------
                         slack                                  2.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.249ns (12.197%)  route 1.793ns (87.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.572     0.908    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           1.793     2.841    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[11]
    SLICE_X33Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.886 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.886    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.949 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[3]
                         net (fo=4, routed)           0.000     2.949    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[11]
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.102     2.870    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.392ns (19.114%)  route 1.659ns (80.886%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y81         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           1.659     2.701    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[4]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.746 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.746    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.898 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.898    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.952 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[0]
                         net (fo=4, routed)           0.000     2.952    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[8]
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.102     2.870    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.312ns (15.089%)  route 1.756ns (84.911%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.556     0.892    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=2, routed)           1.756     2.795    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[22]
    SLICE_X33Y86         LUT2 (Prop_lut2_I1_O)        0.098     2.893 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     2.893    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_2_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.959 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[2]
                         net (fo=4, routed)           0.000     2.959    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[22]
    SLICE_X33Y86         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.822     2.344    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y86         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep/C
                         clock pessimism              0.000     2.344    
                         clock uncertainty            0.426     2.770    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.102     2.872    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[22]_rep
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.403ns (19.546%)  route 1.659ns (80.454%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y81         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           1.659     2.701    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[4]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.746 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.746    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.898 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.898    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.963 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[2]
                         net (fo=4, routed)           0.000     2.963    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[10]
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.102     2.870    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.428ns (20.510%)  route 1.659ns (79.490%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y81         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           1.659     2.701    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[4]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.746 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.746    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.898 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.898    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.988 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/O[1]
                         net (fo=4, routed)           0.000     2.988    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[9]
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.102     2.870    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.289ns (13.878%)  route 1.794ns (86.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.572     0.908    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           1.794     2.829    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[15]
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.098     2.927 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.927    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2_i_1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.990 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[3]
                         net (fo=4, routed)           0.000     2.990    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[15]
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.821     2.343    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.426     2.769    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.102     2.871    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.345ns (16.423%)  route 1.756ns (83.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.556     0.892    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=2, routed)           1.756     2.795    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[22]
    SLICE_X33Y86         LUT2 (Prop_lut2_I1_O)        0.098     2.893 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     2.893    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4_i_2_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.992 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__4/O[3]
                         net (fo=4, routed)           0.000     2.992    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[23]
    SLICE_X33Y86         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.822     2.344    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y86         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep/C
                         clock pessimism              0.000     2.344    
                         clock uncertainty            0.426     2.770    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.102     2.872    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[23]_rep
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.431ns (20.624%)  route 1.659ns (79.376%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.566     0.902    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y81         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=2, routed)           1.659     2.701    TopBlockDesign_i/DDS_0/inst/PhaseCntrl[4]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.045     2.746 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.746    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_i_4_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.898 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.898    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.937 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.937    TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__1_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.991 r  TopBlockDesign_i/DDS_0/inst/PhaseAddress0_carry__2/O[0]
                         net (fo=4, routed)           0.000     2.991    TopBlockDesign_i/DDS_0/inst/PhaseAddress0[12]
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.821     2.343    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X33Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.426     2.769    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.102     2.871    TopBlockDesign_i/DDS_0/inst/PhaseAddress_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/Accu_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.250ns (11.710%)  route 1.885ns (88.290%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.552     0.888    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=3, routed)           1.885     2.913    TopBlockDesign_i/DDS_0/inst/FreqCntrl[11]
    SLICE_X32Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.958 r  TopBlockDesign_i/DDS_0/inst/Accu[8]_i_2/O
                         net (fo=1, routed)           0.000     2.958    TopBlockDesign_i/DDS_0/inst/Accu[8]_i_2_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.022 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.022    TopBlockDesign_i/DDS_0/inst/Accu_reg[8]_i_1_n_4
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.820     2.342    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y83         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[11]/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.426     2.768    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.134     2.902    TopBlockDesign_i/DDS_0/inst/Accu_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TopBlockDesign_i/DDS_0/inst/Accu_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TopBlockDesign_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_TopBlockDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TopBlockDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.275ns (12.946%)  route 1.849ns (87.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.426ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2831, routed)        0.572     0.908    TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y84         FDRE                                         r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1_reg[13]/Q
                         net (fo=3, routed)           1.849     2.921    TopBlockDesign_i/DDS_0/inst/FreqCntrl[13]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.966 r  TopBlockDesign_i/DDS_0/inst/Accu[12]_i_4/O
                         net (fo=1, routed)           0.000     2.966    TopBlockDesign_i/DDS_0/inst/Accu[12]_i_4_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.032 r  TopBlockDesign_i/DDS_0/inst/Accu_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.032    TopBlockDesign_i/DDS_0/inst/Accu_reg[12]_i_1_n_6
    SLICE_X32Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TopBlockDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  TopBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_TopBlockDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=122, routed)         0.821     2.343    TopBlockDesign_i/DDS_0/inst/DAC_clk
    SLICE_X32Y84         FDRE                                         r  TopBlockDesign_i/DDS_0/inst/Accu_reg[13]/C
                         clock pessimism              0.000     2.343    
                         clock uncertainty            0.426     2.769    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.134     2.903    TopBlockDesign_i/DDS_0/inst/Accu_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.128    





