$date
	Fri Jan 15 02:18:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module Test $end
$var event 1 ! _s0 $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 5 $ C [4:0] $end
$var reg 1 % O $end
$var reg 1 & clk $end
$var reg 8 ' counter [7:0] $end
$var reg 1 ( trigger $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
0&
1%
b1000 $
b1 #
b111 "
1!
$end
#100
b1 '
1&
