\hypertarget{struct_l_p_c___g_p_i_o___t}{}\section{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T Struct Reference}
\label{struct_l_p_c___g_p_i_o___t}\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}


G\+P\+IO port register block structure.  




{\ttfamily \#include $<$gpio\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_afab9d12b9b8bf02d2c9cfa4893244c7f}{B} \mbox{[}128\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a66399e55373c51ac06bc5c6f896706b6}{W} \mbox{[}32\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a3e0f544e9066a86ac598a9d7afa3713b}{D\+IR} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_ac3a6d577e23cd7061700b2555a84827c}{M\+A\+SK} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_ae8c4c17105e4a8180f4c8456c2db2219}{P\+IN} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a76b2d3f4c151c8c89030dcd5e53ec1f8}{M\+P\+IN} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a6bc4f0b21dca8c53a121db33850bab29}{S\+ET} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_a7f34f27b387316a478bac811800c07a2}{C\+LR} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___g_p_i_o___t_aa795ddb42bf007fa85439fffc02536ac}{N\+OT} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO port register block structure. 

Definition at line 47 of file gpio\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_afab9d12b9b8bf02d2c9cfa4893244c7f}\label{struct_l_p_c___g_p_i_o___t_afab9d12b9b8bf02d2c9cfa4893244c7f}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!B@{B}}
\index{B@{B}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{B}{B}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::B\mbox{[}128\mbox{]}\mbox{[}32\mbox{]}}

$<$ G\+P\+I\+O\+\_\+\+P\+O\+RT Structure Offset 0x0000\+: Byte pin registers ports 0 to n; pins P\+I\+On\+\_\+0 to P\+I\+On\+\_\+31 

Definition at line 48 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_a7f34f27b387316a478bac811800c07a2}\label{struct_l_p_c___g_p_i_o___t_a7f34f27b387316a478bac811800c07a2}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!C\+LR@{C\+LR}}
\index{C\+LR@{C\+LR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{C\+LR}{CLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+C\+LR\mbox{[}32\mbox{]}}

Offset 0x2280\+: Clear port n 

Definition at line 55 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_a3e0f544e9066a86ac598a9d7afa3713b}\label{struct_l_p_c___g_p_i_o___t_a3e0f544e9066a86ac598a9d7afa3713b}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{D\+IR}{DIR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+D\+IR\mbox{[}32\mbox{]}}

Offset 0x2000\+: Direction registers port n 

Definition at line 50 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_ac3a6d577e23cd7061700b2555a84827c}\label{struct_l_p_c___g_p_i_o___t_ac3a6d577e23cd7061700b2555a84827c}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!M\+A\+SK@{M\+A\+SK}}
\index{M\+A\+SK@{M\+A\+SK}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{M\+A\+SK}{MASK}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+M\+A\+SK\mbox{[}32\mbox{]}}

Offset 0x2080\+: Mask register port n 

Definition at line 51 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_a76b2d3f4c151c8c89030dcd5e53ec1f8}\label{struct_l_p_c___g_p_i_o___t_a76b2d3f4c151c8c89030dcd5e53ec1f8}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!M\+P\+IN@{M\+P\+IN}}
\index{M\+P\+IN@{M\+P\+IN}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{M\+P\+IN}{MPIN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+M\+P\+IN\mbox{[}32\mbox{]}}

Offset 0x2180\+: Masked port register port n 

Definition at line 53 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_aa795ddb42bf007fa85439fffc02536ac}\label{struct_l_p_c___g_p_i_o___t_aa795ddb42bf007fa85439fffc02536ac}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!N\+OT@{N\+OT}}
\index{N\+OT@{N\+OT}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{N\+OT}{NOT}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+N\+OT\mbox{[}32\mbox{]}}

Offset 0x2300\+: Toggle port n 

Definition at line 56 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_ae8c4c17105e4a8180f4c8456c2db2219}\label{struct_l_p_c___g_p_i_o___t_ae8c4c17105e4a8180f4c8456c2db2219}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{P\+IN}{PIN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+P\+IN\mbox{[}32\mbox{]}}

Offset 0x2100\+: Portpin register port n 

Definition at line 52 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_a6bc4f0b21dca8c53a121db33850bab29}\label{struct_l_p_c___g_p_i_o___t_a6bc4f0b21dca8c53a121db33850bab29}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!S\+ET@{S\+ET}}
\index{S\+ET@{S\+ET}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{S\+ET}{SET}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::\+S\+ET\mbox{[}32\mbox{]}}

Offset 0x2200\+: Write\+: Set register for port n Read\+: output bits for port n 

Definition at line 54 of file gpio\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_p_i_o___t_a66399e55373c51ac06bc5c6f896706b6}\label{struct_l_p_c___g_p_i_o___t_a66399e55373c51ac06bc5c6f896706b6}} 
\index{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}!W@{W}}
\index{W@{W}!L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T@{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}}
\subsubsection{\texorpdfstring{W}{W}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T\+::W\mbox{[}32\mbox{]}\mbox{[}32\mbox{]}}

Offset 0x1000\+: Word pin registers port 0 to n 

Definition at line 49 of file gpio\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{gpio__18xx__43xx_8h}{gpio\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
