
camera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000842c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080085ec  080085ec  000095ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008770  08008770  0000a074  2**0
                  CONTENTS
  4 .ARM          00000008  08008770  08008770  00009770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008778  08008778  0000a074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008778  08008778  00009778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800877c  0800877c  0000977c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20040000  08008780  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  20040074  080087f4  0000a074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200403b8  080087f4  0000a3b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012caf  00000000  00000000  0000a0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a12  00000000  00000000  0001cd53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0001f768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c38  00000000  00000000  00020738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b605  00000000  00000000  00021370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000162f8  00000000  00000000  0004c975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010162e  00000000  00000000  00062c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016429b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045dc  00000000  00000000  001642e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  001688bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040074 	.word	0x20040074
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080085d4 	.word	0x080085d4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040078 	.word	0x20040078
 80001fc:	080085d4 	.word	0x080085d4

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <VC0706_SendCommand>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void VC0706_SendCommand(uint8_t cmd, uint8_t *params, uint8_t params_len) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b088      	sub	sp, #32
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	71fb      	strb	r3, [r7, #7]
 800059c:	4613      	mov	r3, r2
 800059e:	71bb      	strb	r3, [r7, #6]
    uint8_t buffer[16];
    buffer[0] = VC0706_CMD_PREFIX;
 80005a0:	2356      	movs	r3, #86	@ 0x56
 80005a2:	733b      	strb	r3, [r7, #12]
    buffer[1] = VC0706_SERIAL_NUM;
 80005a4:	2300      	movs	r3, #0
 80005a6:	737b      	strb	r3, [r7, #13]
    buffer[2] = cmd;
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	73bb      	strb	r3, [r7, #14]

    for (uint8_t i = 0; i < params_len; i++) {
 80005ac:	2300      	movs	r3, #0
 80005ae:	77fb      	strb	r3, [r7, #31]
 80005b0:	e00c      	b.n	80005cc <VC0706_SendCommand+0x3c>
        buffer[3 + i] = params[i];
 80005b2:	7ffb      	ldrb	r3, [r7, #31]
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	441a      	add	r2, r3
 80005b8:	7ffb      	ldrb	r3, [r7, #31]
 80005ba:	3303      	adds	r3, #3
 80005bc:	7812      	ldrb	r2, [r2, #0]
 80005be:	3320      	adds	r3, #32
 80005c0:	443b      	add	r3, r7
 80005c2:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < params_len; i++) {
 80005c6:	7ffb      	ldrb	r3, [r7, #31]
 80005c8:	3301      	adds	r3, #1
 80005ca:	77fb      	strb	r3, [r7, #31]
 80005cc:	7ffa      	ldrb	r2, [r7, #31]
 80005ce:	79bb      	ldrb	r3, [r7, #6]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d3ee      	bcc.n	80005b2 <VC0706_SendCommand+0x22>
//    for (uint8_t i = 0; i < params_len + 3; i++) {
//    	HAL_UART_Transmit(&huart3, buffer[i], 1, 1000);
//    }


    HAL_UART_Transmit(&huart3, buffer, 3 + params_len, HAL_MAX_DELAY);
 80005d4:	79bb      	ldrb	r3, [r7, #6]
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	3303      	adds	r3, #3
 80005da:	b29a      	uxth	r2, r3
 80005dc:	f107 010c 	add.w	r1, r7, #12
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295
 80005e4:	4803      	ldr	r0, [pc, #12]	@ (80005f4 <VC0706_SendCommand+0x64>)
 80005e6:	f003 fce3 	bl	8003fb0 <HAL_UART_Transmit>
}
 80005ea:	bf00      	nop
 80005ec:	3720      	adds	r7, #32
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	2004018c 	.word	0x2004018c

080005f8 <VC0706_TakePhoto>:

uint8_t VC0706_TakePhoto(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
    uint8_t takePhotoCommand[] = {0x01, 0x00}; // Parameters for taking a photo
 80005fe:	2301      	movs	r3, #1
 8000600:	81bb      	strh	r3, [r7, #12]
    VC0706_SendCommand(VC0706_CMD_TAKE_PHOTO, takePhotoCommand, sizeof(takePhotoCommand));
 8000602:	f107 030c 	add.w	r3, r7, #12
 8000606:	2202      	movs	r2, #2
 8000608:	4619      	mov	r1, r3
 800060a:	2036      	movs	r0, #54	@ 0x36
 800060c:	f7ff ffc0 	bl	8000590 <VC0706_SendCommand>

    uint8_t response[5]={0};
 8000610:	2300      	movs	r3, #0
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	2300      	movs	r3, #0
 8000616:	723b      	strb	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, response, sizeof(response), 1000); // 1-second timeout
 8000618:	1d39      	adds	r1, r7, #4
 800061a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800061e:	2205      	movs	r2, #5
 8000620:	4810      	ldr	r0, [pc, #64]	@ (8000664 <VC0706_TakePhoto+0x6c>)
 8000622:	f003 fd53 	bl	80040cc <HAL_UART_Receive>
 8000626:	4603      	mov	r3, r0
 8000628:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK) {
 800062a:	7bfb      	ldrb	r3, [r7, #15]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <VC0706_TakePhoto+0x3c>
        // Timeout or error occurred, handle accordingly
        return 0; // Indicate failure to receive acknowledgment
 8000630:	2300      	movs	r3, #0
 8000632:	e012      	b.n	800065a <VC0706_TakePhoto+0x62>
    }

    // Check if the received response is as expected: 0x76 0x00 0x36 0x00 0x00
    return response[0] == 0x76 && response[1] == 0x00 && response[2] == 0x36 && response[3] == 0x00 && response[4] == 0x00;
 8000634:	793b      	ldrb	r3, [r7, #4]
 8000636:	2b76      	cmp	r3, #118	@ 0x76
 8000638:	d10d      	bne.n	8000656 <VC0706_TakePhoto+0x5e>
 800063a:	797b      	ldrb	r3, [r7, #5]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d10a      	bne.n	8000656 <VC0706_TakePhoto+0x5e>
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	2b36      	cmp	r3, #54	@ 0x36
 8000644:	d107      	bne.n	8000656 <VC0706_TakePhoto+0x5e>
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d104      	bne.n	8000656 <VC0706_TakePhoto+0x5e>
 800064c:	7a3b      	ldrb	r3, [r7, #8]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d101      	bne.n	8000656 <VC0706_TakePhoto+0x5e>
 8000652:	2301      	movs	r3, #1
 8000654:	e000      	b.n	8000658 <VC0706_TakePhoto+0x60>
 8000656:	2300      	movs	r3, #0
 8000658:	b2db      	uxtb	r3, r3
}
 800065a:	4618      	mov	r0, r3
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	2004018c 	.word	0x2004018c

08000668 <VC0706_ReadImageDataLength>:

uint16_t VC0706_ReadImageDataLength(void) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
	uint8_t read_image_len_cmd[] = {0x01, 0x00};
 800066e:	2301      	movs	r3, #1
 8000670:	823b      	strh	r3, [r7, #16]
	VC0706_SendCommand(VC0706_CMD_READ_DATA_LEN, read_image_len_cmd, sizeof(read_image_len_cmd));
 8000672:	f107 0310 	add.w	r3, r7, #16
 8000676:	2202      	movs	r2, #2
 8000678:	4619      	mov	r1, r3
 800067a:	2034      	movs	r0, #52	@ 0x34
 800067c:	f7ff ff88 	bl	8000590 <VC0706_SendCommand>

	uint8_t response[9];
	HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, response, sizeof(response), 1000);
 8000680:	1d39      	adds	r1, r7, #4
 8000682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000686:	2209      	movs	r2, #9
 8000688:	480b      	ldr	r0, [pc, #44]	@ (80006b8 <VC0706_ReadImageDataLength+0x50>)
 800068a:	f003 fd1f 	bl	80040cc <HAL_UART_Receive>
 800068e:	4603      	mov	r3, r0
 8000690:	75fb      	strb	r3, [r7, #23]


    if (status != HAL_OK) {
 8000692:	7dfb      	ldrb	r3, [r7, #23]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <VC0706_ReadImageDataLength+0x34>
    	return 0;
 8000698:	2300      	movs	r3, #0
 800069a:	e008      	b.n	80006ae <VC0706_ReadImageDataLength+0x46>
    }

    uint16_t image_len = (response[7] << 8) | response[8];
 800069c:	7afb      	ldrb	r3, [r7, #11]
 800069e:	021b      	lsls	r3, r3, #8
 80006a0:	b21a      	sxth	r2, r3
 80006a2:	7b3b      	ldrb	r3, [r7, #12]
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	4313      	orrs	r3, r2
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	82bb      	strh	r3, [r7, #20]

    return image_len;
 80006ac:	8abb      	ldrh	r3, [r7, #20]
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2004018c 	.word	0x2004018c

080006bc <VC0706_ReadImage>:




uint8_t VC0706_ReadImage(uint8_t *imageBuffer, uint32_t start_address) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
    uint8_t readCommand[13];

    readCommand[0] = 0x0C;
 80006c6:	230c      	movs	r3, #12
 80006c8:	723b      	strb	r3, [r7, #8]
    readCommand[1] = 0x00;
 80006ca:	2300      	movs	r3, #0
 80006cc:	727b      	strb	r3, [r7, #9]
    readCommand[2] = 0x0A; // was 0D
 80006ce:	230a      	movs	r3, #10
 80006d0:	72bb      	strb	r3, [r7, #10]
    readCommand[3] = 0x00;
 80006d2:	2300      	movs	r3, #0
 80006d4:	72fb      	strb	r3, [r7, #11]
    readCommand[4] = 0x00;
 80006d6:	2300      	movs	r3, #0
 80006d8:	733b      	strb	r3, [r7, #12]

    readCommand[5] = (start_address >> 8) & 0xFF;
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	0a1b      	lsrs	r3, r3, #8
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	737b      	strb	r3, [r7, #13]
    readCommand[6] = start_address & 0xFF;
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	73bb      	strb	r3, [r7, #14]

    readCommand[7] = 0x00;
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
    readCommand[8] = 0x00;
 80006ec:	2300      	movs	r3, #0
 80006ee:	743b      	strb	r3, [r7, #16]

    readCommand[9] = 0x00;
 80006f0:	2300      	movs	r3, #0
 80006f2:	747b      	strb	r3, [r7, #17]
    readCommand[10] = 0x20;
 80006f4:	2320      	movs	r3, #32
 80006f6:	74bb      	strb	r3, [r7, #18]

    readCommand[11] = 0x00;
 80006f8:	2300      	movs	r3, #0
 80006fa:	74fb      	strb	r3, [r7, #19]
    readCommand[12] = 0xFF;
 80006fc:	23ff      	movs	r3, #255	@ 0xff
 80006fe:	753b      	strb	r3, [r7, #20]

    VC0706_SendCommand(VC0706_CMD_READ_DATA, readCommand, sizeof(readCommand));
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	220d      	movs	r2, #13
 8000706:	4619      	mov	r1, r3
 8000708:	2032      	movs	r0, #50	@ 0x32
 800070a:	f7ff ff41 	bl	8000590 <VC0706_SendCommand>

    return 1;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <VC0706_RecvImageBlock>:

uint8_t VC0706_RecvImageBlock(uint8_t *temp_buff) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, temp_buff, CAMERA_READ_SIZE + 10, 100000);
 8000720:	4b08      	ldr	r3, [pc, #32]	@ (8000744 <VC0706_RecvImageBlock+0x2c>)
 8000722:	222a      	movs	r2, #42	@ 0x2a
 8000724:	6879      	ldr	r1, [r7, #4]
 8000726:	4808      	ldr	r0, [pc, #32]	@ (8000748 <VC0706_RecvImageBlock+0x30>)
 8000728:	f003 fcd0 	bl	80040cc <HAL_UART_Receive>
 800072c:	4603      	mov	r3, r0
 800072e:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK) {
 8000730:	7bfb      	ldrb	r3, [r7, #15]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <VC0706_RecvImageBlock+0x22>
    	return 0;
 8000736:	2300      	movs	r3, #0
 8000738:	e000      	b.n	800073c <VC0706_RecvImageBlock+0x24>
    }

    return 1;
 800073a:	2301      	movs	r3, #1
}
 800073c:	4618      	mov	r0, r3
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	000186a0 	.word	0x000186a0
 8000748:	2004018c 	.word	0x2004018c

0800074c <VC0706_ReadFullImage>:

void VC0706_ReadFullImage(uint16_t image_length) {
 800074c:	b580      	push	{r7, lr}
 800074e:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000752:	af00      	add	r7, sp, #0
 8000754:	4602      	mov	r2, r0
 8000756:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 800075a:	f2a3 2382 	subw	r3, r3, #642	@ 0x282
 800075e:	801a      	strh	r2, [r3, #0]
	 */

	uint8_t img_read_buf[CAMERA_READ_SIZE + 10]; // the plus ten is space for 10 bytes of ACK
//	memset(img_read_buf, 0xAA, siezof(img_read_buf));

	uint32_t img_start_address = 0;
 8000760:	2300      	movs	r3, #0
 8000762:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284

	UINT bytesWrote;

	char fname[20];

	sprintf(fname, "picture%d.jpg", PICTURE_INDEX);
 8000766:	4b47      	ldr	r3, [pc, #284]	@ (8000884 <VC0706_ReadFullImage+0x138>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	4945      	ldr	r1, [pc, #276]	@ (8000888 <VC0706_ReadFullImage+0x13c>)
 8000772:	4618      	mov	r0, r3
 8000774:	f007 fa8e 	bl	8007c94 <siprintf>

	fres = f_open(&fil, fname, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8000778:	f107 010c 	add.w	r1, r7, #12
 800077c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000780:	221a      	movs	r2, #26
 8000782:	4618      	mov	r0, r3
 8000784:	f006 fe52 	bl	800742c <f_open>
 8000788:	4603      	mov	r3, r0
 800078a:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f

/*	fres = f_write(&fil,test_buf, 3, &bytesWrote);*/


	while(img_start_address < image_length) {
 800078e:	e02b      	b.n	80007e8 <VC0706_ReadFullImage+0x9c>
		uint8_t status = VC0706_ReadImage(img_read_buf, img_start_address);
 8000790:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8000794:	f8d7 1284 	ldr.w	r1, [r7, #644]	@ 0x284
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff8f 	bl	80006bc <VC0706_ReadImage>
 800079e:	4603      	mov	r3, r0
 80007a0:	f887 327e 	strb.w	r3, [r7, #638]	@ 0x27e

		if (!status) {
 80007a4:	f897 327e 	ldrb.w	r3, [r7, #638]	@ 0x27e
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d064      	beq.n	8000876 <VC0706_ReadFullImage+0x12a>
			return;
		}

//		HAL_Delay(35);

		status = VC0706_RecvImageBlock(img_read_buf);
 80007ac:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff ffb1 	bl	8000718 <VC0706_RecvImageBlock>
 80007b6:	4603      	mov	r3, r0
 80007b8:	f887 327e 	strb.w	r3, [r7, #638]	@ 0x27e

		if (status == 0) {
 80007bc:	f897 327e 	ldrb.w	r3, [r7, #638]	@ 0x27e
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d05a      	beq.n	800087a <VC0706_ReadFullImage+0x12e>
			return;
		}

		// extract just the image data from the img_read_buf
//		memcpy(CAMERA_BUFFER + CAMERA_BUFFER_OFFSET, img_read_buf + 5, 32);
		fres = f_write(&fil, img_read_buf + 5, 32, &bytesWrote);
 80007c4:	f507 7115 	add.w	r1, r7, #596	@ 0x254
 80007c8:	3105      	adds	r1, #5
 80007ca:	f107 0320 	add.w	r3, r7, #32
 80007ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80007d2:	2220      	movs	r2, #32
 80007d4:	f006 ffe4 	bl	80077a0 <f_write>
 80007d8:	4603      	mov	r3, r0
 80007da:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f


		// check if the end flag
//		RECEIVED_JPEG_END_FLAG = (img_read_buf[30+5] == 0xFF && img_read_buf[31+5] == 0xD9);

		img_start_address += 0x20;
 80007de:	f8d7 3284 	ldr.w	r3, [r7, #644]	@ 0x284
 80007e2:	3320      	adds	r3, #32
 80007e4:	f8c7 3284 	str.w	r3, [r7, #644]	@ 0x284
	while(img_start_address < image_length) {
 80007e8:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 80007ec:	f2a3 2382 	subw	r3, r3, #642	@ 0x282
 80007f0:	881b      	ldrh	r3, [r3, #0]
 80007f2:	f8d7 2284 	ldr.w	r2, [r7, #644]	@ 0x284
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d3ca      	bcc.n	8000790 <VC0706_ReadFullImage+0x44>
	}

	/*
	 * Final iteration to find end flag
	 */
	VC0706_ReadImage(img_read_buf, img_start_address);
 80007fa:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80007fe:	f8d7 1284 	ldr.w	r1, [r7, #644]	@ 0x284
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff ff5a 	bl	80006bc <VC0706_ReadImage>
//	memcpy(CAMERA_BUFFER + CAMERA_BUFFER_OFFSET, img_read_buf + 5, 32);

	// find where the end sequence was in the last frame
	for (uint32_t i = 1; i < 32; i++) {
 8000808:	2301      	movs	r3, #1
 800080a:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 800080e:	e028      	b.n	8000862 <VC0706_ReadFullImage+0x116>
		if (img_read_buf[i-1 + 5] == 0xFF && img_read_buf[i + 5] == 0xD9) {
 8000810:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8000814:	3304      	adds	r3, #4
 8000816:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800081a:	443b      	add	r3, r7
 800081c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8000820:	2bff      	cmp	r3, #255	@ 0xff
 8000822:	d119      	bne.n	8000858 <VC0706_ReadFullImage+0x10c>
 8000824:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8000828:	3305      	adds	r3, #5
 800082a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800082e:	443b      	add	r3, r7
 8000830:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8000834:	2bd9      	cmp	r3, #217	@ 0xd9
 8000836:	d10f      	bne.n	8000858 <VC0706_ReadFullImage+0x10c>
			// found end sequence
//			CAMERA_BUFFER_OFFSET += i + 1;
			fres = f_write(&fil, img_read_buf + 5, i + 1, &bytesWrote);
 8000838:	f507 7115 	add.w	r1, r7, #596	@ 0x254
 800083c:	3105      	adds	r1, #5
 800083e:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8000842:	1c5a      	adds	r2, r3, #1
 8000844:	f107 0320 	add.w	r3, r7, #32
 8000848:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800084c:	f006 ffa8 	bl	80077a0 <f_write>
 8000850:	4603      	mov	r3, r0
 8000852:	f887 327f 	strb.w	r3, [r7, #639]	@ 0x27f
			break;
 8000856:	e008      	b.n	800086a <VC0706_ReadFullImage+0x11e>
	for (uint32_t i = 1; i < 32; i++) {
 8000858:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 800085c:	3301      	adds	r3, #1
 800085e:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 8000862:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 8000866:	2b1f      	cmp	r3, #31
 8000868:	d9d2      	bls.n	8000810 <VC0706_ReadFullImage+0xc4>
		}
	}

	f_close(&fil);
 800086a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800086e:	4618      	mov	r0, r3
 8000870:	f007 f989 	bl	8007b86 <f_close>
 8000874:	e002      	b.n	800087c <VC0706_ReadFullImage+0x130>
			return;
 8000876:	bf00      	nop
 8000878:	e000      	b.n	800087c <VC0706_ReadFullImage+0x130>
			return;
 800087a:	bf00      	nop

//	CAMERA_BUFFER_STATUS = 1;

}
 800087c:	f507 7722 	add.w	r7, r7, #648	@ 0x288
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20040090 	.word	0x20040090
 8000888:	080085ec 	.word	0x080085ec

0800088c <VC0706_StopCapture>:

    return (response[0] == 0x76 && response[1] == 0x00 && response[2] == 0x26 && response[3] == 0x00); // Check if reset was successful
//    return response[3] == 0x00;
}

uint8_t VC0706_StopCapture(void) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
    uint8_t stopCaptureCommand[] = {0x01, 0x03};
 8000892:	f240 3301 	movw	r3, #769	@ 0x301
 8000896:	81bb      	strh	r3, [r7, #12]
    uint8_t response[5] = {0}; // Expected response: 0x76 0x00 0x36 0x00 0x00
 8000898:	2300      	movs	r3, #0
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	2300      	movs	r3, #0
 800089e:	723b      	strb	r3, [r7, #8]

    // Send the Stop Capture command
    VC0706_SendCommand(VC0706_CMD_STOP_CAPTURE, stopCaptureCommand, sizeof(stopCaptureCommand));
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	2202      	movs	r2, #2
 80008a6:	4619      	mov	r1, r3
 80008a8:	2036      	movs	r0, #54	@ 0x36
 80008aa:	f7ff fe71 	bl	8000590 <VC0706_SendCommand>

    // Receive the response
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart3, response, sizeof(response), 1000);
 80008ae:	1d39      	adds	r1, r7, #4
 80008b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008b4:	2205      	movs	r2, #5
 80008b6:	4810      	ldr	r0, [pc, #64]	@ (80008f8 <VC0706_StopCapture+0x6c>)
 80008b8:	f003 fc08 	bl	80040cc <HAL_UART_Receive>
 80008bc:	4603      	mov	r3, r0
 80008be:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008c0:	7bfb      	ldrb	r3, [r7, #15]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <VC0706_StopCapture+0x3e>
        return 0; // Indicate failure
 80008c6:	2300      	movs	r3, #0
 80008c8:	e012      	b.n	80008f0 <VC0706_StopCapture+0x64>
    }

    // Check if the response is as expected
    return response[0] == 0x76 && response[1] == 0x00 && response[2] == 0x36 && response[3] == 0x00 && response[4] == 0x00;
 80008ca:	793b      	ldrb	r3, [r7, #4]
 80008cc:	2b76      	cmp	r3, #118	@ 0x76
 80008ce:	d10d      	bne.n	80008ec <VC0706_StopCapture+0x60>
 80008d0:	797b      	ldrb	r3, [r7, #5]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d10a      	bne.n	80008ec <VC0706_StopCapture+0x60>
 80008d6:	79bb      	ldrb	r3, [r7, #6]
 80008d8:	2b36      	cmp	r3, #54	@ 0x36
 80008da:	d107      	bne.n	80008ec <VC0706_StopCapture+0x60>
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d104      	bne.n	80008ec <VC0706_StopCapture+0x60>
 80008e2:	7a3b      	ldrb	r3, [r7, #8]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <VC0706_StopCapture+0x60>
 80008e8:	2301      	movs	r3, #1
 80008ea:	e000      	b.n	80008ee <VC0706_StopCapture+0x62>
 80008ec:	2300      	movs	r3, #0
 80008ee:	b2db      	uxtb	r3, r3
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3710      	adds	r7, #16
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	2004018c 	.word	0x2004018c

080008fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	f5ad 6d8f 	sub.w	sp, sp, #1144	@ 0x478
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000904:	f000 fd7b 	bl	80013fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000908:	f000 f850 	bl	80009ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090c:	f000 f96a 	bl	8000be4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000910:	f000 f8d0 	bl	8000ab4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000914:	f000 f91a 	bl	8000b4c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8000918:	f000 f88e 	bl	8000a38 <MX_SPI1_Init>
  MX_FATFS_Init();
 800091c:	f004 fabe 	bl	8004e9c <MX_FATFS_Init>
  //some variables for FatFs
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  fres = f_mount(&FatFs, "", 1); //1=mount now
 8000920:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8000924:	2201      	movs	r2, #1
 8000926:	4920      	ldr	r1, [pc, #128]	@ (80009a8 <main+0xac>)
 8000928:	4618      	mov	r0, r3
 800092a:	f006 fd39 	bl	80073a0 <f_mount>
 800092e:	4603      	mov	r3, r0
 8000930:	f887 3477 	strb.w	r3, [r7, #1143]	@ 0x477
  if (fres != FR_OK) {
 8000934:	f897 3477 	ldrb.w	r3, [r7, #1143]	@ 0x477
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <main+0x44>
  	while(1);
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <main+0x40>
  }

  HAL_Delay(2500); // camera startup delay
 8000940:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8000944:	f000 fdd0 	bl	80014e8 <HAL_Delay>
//  int reset = 0;
//  if (VC0706_Reset()){
//    reset = 1;
//  }

  int stop_the_cap = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470
  if (VC0706_StopCapture()) {
 800094e:	f7ff ff9d 	bl	800088c <VC0706_StopCapture>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d002      	beq.n	800095e <main+0x62>
	  stop_the_cap = 1;
 8000958:	2301      	movs	r3, #1
 800095a:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470
  }

  HAL_Delay(100);
 800095e:	2064      	movs	r0, #100	@ 0x64
 8000960:	f000 fdc2 	bl	80014e8 <HAL_Delay>


  int photo = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c
  // Take a photo
  if (VC0706_TakePhoto()) {
 800096a:	f7ff fe45 	bl	80005f8 <VC0706_TakePhoto>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d00f      	beq.n	8000994 <main+0x98>
	  photo = 1;
 8000974:	2301      	movs	r3, #1
 8000976:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c

	  HAL_Delay(100);
 800097a:	2064      	movs	r0, #100	@ 0x64
 800097c:	f000 fdb4 	bl	80014e8 <HAL_Delay>
      // Capture the image into the buffer
	  uint16_t image_len = VC0706_ReadImageDataLength();
 8000980:	f7ff fe72 	bl	8000668 <VC0706_ReadImageDataLength>
 8000984:	4603      	mov	r3, r0
 8000986:	f8a7 346a 	strh.w	r3, [r7, #1130]	@ 0x46a

	  VC0706_ReadFullImage(image_len);
 800098a:	f8b7 346a 	ldrh.w	r3, [r7, #1130]	@ 0x46a
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff fedc 	bl	800074c <VC0706_ReadFullImage>
  }

  int r = 1;
 8000994:	2301      	movs	r3, #1
 8000996:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464

  f_mount(NULL, "", 0);
 800099a:	2200      	movs	r2, #0
 800099c:	4902      	ldr	r1, [pc, #8]	@ (80009a8 <main+0xac>)
 800099e:	2000      	movs	r0, #0
 80009a0:	f006 fcfe 	bl	80073a0 <f_mount>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009a4:	bf00      	nop
 80009a6:	e7fd      	b.n	80009a4 <main+0xa8>
 80009a8:	08008604 	.word	0x08008604

080009ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b096      	sub	sp, #88	@ 0x58
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	f107 0314 	add.w	r3, r7, #20
 80009b6:	2244      	movs	r2, #68	@ 0x44
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f007 f98a 	bl	8007cd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	463b      	mov	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009d2:	f001 f85d 	bl	8001a90 <HAL_PWREx_ControlVoltageScaling>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009dc:	f000 fb5c 	bl	8001098 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009e0:	2310      	movs	r3, #16
 80009e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009e4:	2301      	movs	r3, #1
 80009e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009ec:	2360      	movs	r3, #96	@ 0x60
 80009ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f0:	2300      	movs	r3, #0
 80009f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f4:	f107 0314 	add.w	r3, r7, #20
 80009f8:	4618      	mov	r0, r3
 80009fa:	f001 f8fd 	bl	8001bf8 <HAL_RCC_OscConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000a04:	f000 fb48 	bl	8001098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a08:	230f      	movs	r3, #15
 8000a0a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fd03 	bl	800242c <HAL_RCC_ClockConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a2c:	f000 fb34 	bl	8001098 <Error_Handler>
  }
}
 8000a30:	bf00      	nop
 8000a32:	3758      	adds	r7, #88	@ 0x58
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <MX_SPI1_Init+0x78>)
 8000a40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a4a:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a50:	4b16      	ldr	r3, [pc, #88]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a52:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a56:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a58:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a5e:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a64:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a6a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a6e:	2218      	movs	r2, #24
 8000a70:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a72:	4b0e      	ldr	r3, [pc, #56]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a84:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a86:	2207      	movs	r2, #7
 8000a88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a8a:	4b08      	ldr	r3, [pc, #32]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a92:	2208      	movs	r2, #8
 8000a94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a96:	4805      	ldr	r0, [pc, #20]	@ (8000aac <MX_SPI1_Init+0x74>)
 8000a98:	f002 fc9e 	bl	80033d8 <HAL_SPI_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000aa2:	f000 faf9 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	20040094 	.word	0x20040094
 8000ab0:	40013000 	.word	0x40013000

08000ab4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ab8:	4b22      	ldr	r3, [pc, #136]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000aba:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <MX_USART1_UART_Init+0x94>)
 8000abc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000abe:	4b21      	ldr	r3, [pc, #132]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ac0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ac4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000acc:	4b1d      	ldr	r3, [pc, #116]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ada:	220c      	movs	r2, #12
 8000adc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ade:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae4:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aea:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000af0:	4b14      	ldr	r3, [pc, #80]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000af6:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000afc:	4811      	ldr	r0, [pc, #68]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000afe:	f003 fa07 	bl	8003f10 <HAL_UART_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b08:	f000 fac6 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b10:	f004 f8fa 	bl	8004d08 <HAL_UARTEx_SetTxFifoThreshold>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b1a:	f000 fabd 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4808      	ldr	r0, [pc, #32]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b22:	f004 f92f 	bl	8004d84 <HAL_UARTEx_SetRxFifoThreshold>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b2c:	f000 fab4 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b30:	4804      	ldr	r0, [pc, #16]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b32:	f004 f8b0 	bl	8004c96 <HAL_UARTEx_DisableFifoMode>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b3c:	f000 faac 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	200400f8 	.word	0x200400f8
 8000b48:	40013800 	.word	0x40013800

08000b4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b50:	4b22      	ldr	r3, [pc, #136]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b52:	4a23      	ldr	r2, [pc, #140]	@ (8000be0 <MX_USART3_UART_Init+0x94>)
 8000b54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000b56:	4b21      	ldr	r3, [pc, #132]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b58:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000b5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b64:	4b1d      	ldr	r3, [pc, #116]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b72:	220c      	movs	r2, #12
 8000b74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b76:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b7c:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b82:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b94:	4811      	ldr	r0, [pc, #68]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000b96:	f003 f9bb 	bl	8003f10 <HAL_UART_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ba0:	f000 fa7a 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000ba8:	f004 f8ae 	bl	8004d08 <HAL_UARTEx_SetTxFifoThreshold>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000bb2:	f000 fa71 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4808      	ldr	r0, [pc, #32]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000bba:	f004 f8e3 	bl	8004d84 <HAL_UARTEx_SetRxFifoThreshold>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bc4:	f000 fa68 	bl	8001098 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000bc8:	4804      	ldr	r0, [pc, #16]	@ (8000bdc <MX_USART3_UART_Init+0x90>)
 8000bca:	f004 f864 	bl	8004c96 <HAL_UARTEx_DisableFifoMode>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bd4:	f000 fa60 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	2004018c 	.word	0x2004018c
 8000be0:	40004800 	.word	0x40004800

08000be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08e      	sub	sp, #56	@ 0x38
 8000be8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
 8000bf8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bfa:	4bb3      	ldr	r3, [pc, #716]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfe:	4ab2      	ldr	r2, [pc, #712]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c00:	f043 0310 	orr.w	r3, r3, #16
 8000c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c06:	4bb0      	ldr	r3, [pc, #704]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	623b      	str	r3, [r7, #32]
 8000c10:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	4bad      	ldr	r3, [pc, #692]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c16:	4aac      	ldr	r2, [pc, #688]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c18:	f043 0304 	orr.w	r3, r3, #4
 8000c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1e:	4baa      	ldr	r3, [pc, #680]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c22:	f003 0304 	and.w	r3, r3, #4
 8000c26:	61fb      	str	r3, [r7, #28]
 8000c28:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c2a:	4ba7      	ldr	r3, [pc, #668]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2e:	4aa6      	ldr	r2, [pc, #664]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c30:	f043 0320 	orr.w	r3, r3, #32
 8000c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c36:	4ba4      	ldr	r3, [pc, #656]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3a:	f003 0320 	and.w	r3, r3, #32
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c42:	4ba1      	ldr	r3, [pc, #644]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c46:	4aa0      	ldr	r2, [pc, #640]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4e:	4b9e      	ldr	r3, [pc, #632]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	4b9b      	ldr	r3, [pc, #620]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c66:	4b98      	ldr	r3, [pc, #608]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b95      	ldr	r3, [pc, #596]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	4a94      	ldr	r2, [pc, #592]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c7e:	4b92      	ldr	r3, [pc, #584]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c8a:	4b8f      	ldr	r3, [pc, #572]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8e:	4a8e      	ldr	r2, [pc, #568]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c90:	f043 0308 	orr.w	r3, r3, #8
 8000c94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c96:	4b8c      	ldr	r3, [pc, #560]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9a:	f003 0308 	and.w	r3, r3, #8
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca2:	4b89      	ldr	r3, [pc, #548]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ca6:	4a88      	ldr	r2, [pc, #544]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cae:	4b86      	ldr	r3, [pc, #536]	@ (8000ec8 <MX_GPIO_Init+0x2e4>)
 8000cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000cba:	f000 ff8d 	bl	8001bd8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2110      	movs	r1, #16
 8000cc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc6:	f000 feab 	bl	8001a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cca:	230c      	movs	r3, #12
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000cda:	230d      	movs	r3, #13
 8000cdc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4879      	ldr	r0, [pc, #484]	@ (8000ecc <MX_GPIO_Init+0x2e8>)
 8000ce6:	f000 fd09 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000cea:	2307      	movs	r3, #7
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cee:	2312      	movs	r3, #18
 8000cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d02:	4619      	mov	r1, r3
 8000d04:	4872      	ldr	r0, [pc, #456]	@ (8000ed0 <MX_GPIO_Init+0x2ec>)
 8000d06:	f000 fcf9 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d0a:	2380      	movs	r3, #128	@ 0x80
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d16:	2300      	movs	r3, #0
 8000d18:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000d1a:	230d      	movs	r3, #13
 8000d1c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d22:	4619      	mov	r1, r3
 8000d24:	486a      	ldr	r0, [pc, #424]	@ (8000ed0 <MX_GPIO_Init+0x2ec>)
 8000d26:	f000 fce9 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d2a:	233f      	movs	r3, #63	@ 0x3f
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d2e:	230b      	movs	r3, #11
 8000d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4865      	ldr	r0, [pc, #404]	@ (8000ed4 <MX_GPIO_Init+0x2f0>)
 8000d3e:	f000 fcdd 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d42:	2301      	movs	r3, #1
 8000d44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	2302      	movs	r3, #2
 8000d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d52:	2301      	movs	r3, #1
 8000d54:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d60:	f000 fccc 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000d64:	230a      	movs	r3, #10
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d68:	230b      	movs	r3, #11
 8000d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d74:	4619      	mov	r1, r3
 8000d76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d7a:	f000 fcbf 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000d7e:	2310      	movs	r3, #16
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d92:	4619      	mov	r1, r3
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d98:	f000 fcb0 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000dac:	2302      	movs	r3, #2
 8000dae:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db4:	4619      	mov	r1, r3
 8000db6:	4848      	ldr	r0, [pc, #288]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000db8:	f000 fca0 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dc0:	230b      	movs	r3, #11
 8000dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4842      	ldr	r0, [pc, #264]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000dd0:	f000 fc94 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000dd4:	2344      	movs	r3, #68	@ 0x44
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	483c      	ldr	r0, [pc, #240]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000de8:	f000 fc88 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000dec:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e06:	4619      	mov	r1, r3
 8000e08:	4830      	ldr	r0, [pc, #192]	@ (8000ecc <MX_GPIO_Init+0x2e8>)
 8000e0a:	f000 fc77 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000e0e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000e20:	2303      	movs	r3, #3
 8000e22:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4828      	ldr	r0, [pc, #160]	@ (8000ecc <MX_GPIO_Init+0x2e8>)
 8000e2c:	f000 fc66 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e42:	2301      	movs	r3, #1
 8000e44:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4822      	ldr	r0, [pc, #136]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000e4e:	f000 fc55 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000e52:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e64:	230d      	movs	r3, #13
 8000e66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	481a      	ldr	r0, [pc, #104]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000e70:	f000 fc44 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000e86:	230e      	movs	r3, #14
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4811      	ldr	r0, [pc, #68]	@ (8000ed8 <MX_GPIO_Init+0x2f4>)
 8000e92:	f000 fc33 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000e96:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480a      	ldr	r0, [pc, #40]	@ (8000edc <MX_GPIO_Init+0x2f8>)
 8000eb4:	f000 fc22 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000eb8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	e00c      	b.n	8000ee0 <MX_GPIO_Init+0x2fc>
 8000ec6:	bf00      	nop
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	48001000 	.word	0x48001000
 8000ed0:	48001400 	.word	0x48001400
 8000ed4:	48000800 	.word	0x48000800
 8000ed8:	48000400 	.word	0x48000400
 8000edc:	48000c00 	.word	0x48000c00
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000ee6:	2308      	movs	r3, #8
 8000ee8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4864      	ldr	r0, [pc, #400]	@ (8001084 <MX_GPIO_Init+0x4a0>)
 8000ef2:	f000 fc03 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ef6:	2340      	movs	r3, #64	@ 0x40
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000f06:	230d      	movs	r3, #13
 8000f08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0e:	4619      	mov	r1, r3
 8000f10:	485d      	ldr	r0, [pc, #372]	@ (8001088 <MX_GPIO_Init+0x4a4>)
 8000f12:	f000 fbf3 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f16:	2380      	movs	r3, #128	@ 0x80
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f26:	2302      	movs	r3, #2
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4855      	ldr	r0, [pc, #340]	@ (8001088 <MX_GPIO_Init+0x4a4>)
 8000f32:	f000 fbe3 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12;
 8000f36:	f44f 5398 	mov.w	r3, #4864	@ 0x1300
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000f48:	230c      	movs	r3, #12
 8000f4a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f50:	4619      	mov	r1, r3
 8000f52:	484d      	ldr	r0, [pc, #308]	@ (8001088 <MX_GPIO_Init+0x4a4>)
 8000f54:	f000 fbd2 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000f58:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5e:	2302      	movs	r3, #2
 8000f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f66:	2303      	movs	r3, #3
 8000f68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f6a:	230a      	movs	r3, #10
 8000f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f78:	f000 fbc0 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f82:	2300      	movs	r3, #0
 8000f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	2300      	movs	r3, #0
 8000f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f94:	f000 fbb2 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f98:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000faa:	2308      	movs	r3, #8
 8000fac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4834      	ldr	r0, [pc, #208]	@ (8001088 <MX_GPIO_Init+0x4a4>)
 8000fb6:	f000 fba1 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000fca:	2309      	movs	r3, #9
 8000fcc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	482d      	ldr	r0, [pc, #180]	@ (800108c <MX_GPIO_Init+0x4a8>)
 8000fd6:	f000 fb91 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fda:	2304      	movs	r3, #4
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000fea:	230c      	movs	r3, #12
 8000fec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4825      	ldr	r0, [pc, #148]	@ (800108c <MX_GPIO_Init+0x4a8>)
 8000ff6:	f000 fb81 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000ffa:	2378      	movs	r3, #120	@ 0x78
 8000ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800100a:	2307      	movs	r3, #7
 800100c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800100e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001012:	4619      	mov	r1, r3
 8001014:	481d      	ldr	r0, [pc, #116]	@ (800108c <MX_GPIO_Init+0x4a8>)
 8001016:	f000 fb71 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800101a:	2338      	movs	r3, #56	@ 0x38
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800102a:	2306      	movs	r3, #6
 800102c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001032:	4619      	mov	r1, r3
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <MX_GPIO_Init+0x4ac>)
 8001036:	f000 fb61 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800103a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001040:	2312      	movs	r3, #18
 8001042:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800104c:	2304      	movs	r3, #4
 800104e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001050:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001054:	4619      	mov	r1, r3
 8001056:	480e      	ldr	r0, [pc, #56]	@ (8001090 <MX_GPIO_Init+0x4ac>)
 8001058:	f000 fb50 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800105c:	2301      	movs	r3, #1
 800105e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001060:	2302      	movs	r3, #2
 8001062:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800106c:	2302      	movs	r3, #2
 800106e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001070:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001074:	4619      	mov	r1, r3
 8001076:	4807      	ldr	r0, [pc, #28]	@ (8001094 <MX_GPIO_Init+0x4b0>)
 8001078:	f000 fb40 	bl	80016fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107c:	bf00      	nop
 800107e:	3738      	adds	r7, #56	@ 0x38
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	48001800 	.word	0x48001800
 8001088:	48000800 	.word	0x48000800
 800108c:	48000c00 	.word	0x48000c00
 8001090:	48000400 	.word	0x48000400
 8001094:	48001000 	.word	0x48001000

08001098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_MspInit+0x44>)
 80010ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ae:	4a0e      	ldr	r2, [pc, #56]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c6:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_MspInit+0x44>)
 80010d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	603b      	str	r3, [r7, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08a      	sub	sp, #40	@ 0x28
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
 8001102:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a17      	ldr	r2, [pc, #92]	@ (8001168 <HAL_SPI_MspInit+0x7c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d128      	bne.n	8001160 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <HAL_SPI_MspInit+0x80>)
 8001110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001112:	4a16      	ldr	r2, [pc, #88]	@ (800116c <HAL_SPI_MspInit+0x80>)
 8001114:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001118:	6613      	str	r3, [r2, #96]	@ 0x60
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <HAL_SPI_MspInit+0x80>)
 800111c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800111e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <HAL_SPI_MspInit+0x80>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4a10      	ldr	r2, [pc, #64]	@ (800116c <HAL_SPI_MspInit+0x80>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <HAL_SPI_MspInit+0x80>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800113e:	23e0      	movs	r3, #224	@ 0xe0
 8001140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114a:	2303      	movs	r3, #3
 800114c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800114e:	2305      	movs	r3, #5
 8001150:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800115c:	f000 face 	bl	80016fc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001160:	bf00      	nop
 8001162:	3728      	adds	r7, #40	@ 0x28
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40013000 	.word	0x40013000
 800116c:	40021000 	.word	0x40021000

08001170 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b0b0      	sub	sp, #192	@ 0xc0
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001188:	f107 0318 	add.w	r3, r7, #24
 800118c:	2294      	movs	r2, #148	@ 0x94
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f006 fd9f 	bl	8007cd4 <memset>
  if(huart->Instance==USART1)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a43      	ldr	r2, [pc, #268]	@ (80012a8 <HAL_UART_MspInit+0x138>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d13e      	bne.n	800121e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011a4:	2300      	movs	r3, #0
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a8:	f107 0318 	add.w	r3, r7, #24
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 fbfb 	bl	80029a8 <HAL_RCCEx_PeriphCLKConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011b8:	f7ff ff6e 	bl	8001098 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011bc:	4b3b      	ldr	r3, [pc, #236]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c0:	4a3a      	ldr	r2, [pc, #232]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80011c8:	4b38      	ldr	r3, [pc, #224]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011d4:	4b35      	ldr	r3, [pc, #212]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d8:	4a34      	ldr	r2, [pc, #208]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e0:	4b32      	ldr	r3, [pc, #200]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 80011e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80011ec:	f000 fcf4 	bl	8001bd8 <HAL_PWREx_EnableVddIO2>
    /**USART1 GPIO Configuration
    PG9     ------> USART1_TX
    PG10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011f0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80011f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800120a:	2307      	movs	r3, #7
 800120c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001210:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001214:	4619      	mov	r1, r3
 8001216:	4826      	ldr	r0, [pc, #152]	@ (80012b0 <HAL_UART_MspInit+0x140>)
 8001218:	f000 fa70 	bl	80016fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800121c:	e040      	b.n	80012a0 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a24      	ldr	r2, [pc, #144]	@ (80012b4 <HAL_UART_MspInit+0x144>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d13b      	bne.n	80012a0 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001228:	2304      	movs	r3, #4
 800122a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800122c:	2300      	movs	r3, #0
 800122e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001230:	f107 0318 	add.w	r3, r7, #24
 8001234:	4618      	mov	r0, r3
 8001236:	f001 fbb7 	bl	80029a8 <HAL_RCCEx_PeriphCLKConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001240:	f7ff ff2a 	bl	8001098 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001244:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 8001246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001248:	4a18      	ldr	r2, [pc, #96]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 800124a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800124e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001250:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 8001252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001254:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 800125e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001260:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 8001262:	f043 0308 	orr.w	r3, r3, #8
 8001266:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <HAL_UART_MspInit+0x13c>)
 800126a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126c:	f003 0308 	and.w	r3, r3, #8
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001274:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001278:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800128e:	2307      	movs	r3, #7
 8001290:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001294:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001298:	4619      	mov	r1, r3
 800129a:	4807      	ldr	r0, [pc, #28]	@ (80012b8 <HAL_UART_MspInit+0x148>)
 800129c:	f000 fa2e 	bl	80016fc <HAL_GPIO_Init>
}
 80012a0:	bf00      	nop
 80012a2:	37c0      	adds	r7, #192	@ 0xc0
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40013800 	.word	0x40013800
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48001800 	.word	0x48001800
 80012b4:	40004800 	.word	0x40004800
 80012b8:	48000c00 	.word	0x48000c00

080012bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <NMI_Handler+0x4>

080012c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <HardFault_Handler+0x4>

080012cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <MemManage_Handler+0x4>

080012d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <BusFault_Handler+0x4>

080012dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <UsageFault_Handler+0x4>

080012e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001312:	f000 f8c9 	bl	80014a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001324:	4a14      	ldr	r2, [pc, #80]	@ (8001378 <_sbrk+0x5c>)
 8001326:	4b15      	ldr	r3, [pc, #84]	@ (800137c <_sbrk+0x60>)
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001330:	4b13      	ldr	r3, [pc, #76]	@ (8001380 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d102      	bne.n	800133e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001338:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <_sbrk+0x64>)
 800133a:	4a12      	ldr	r2, [pc, #72]	@ (8001384 <_sbrk+0x68>)
 800133c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800133e:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <_sbrk+0x64>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	429a      	cmp	r2, r3
 800134a:	d207      	bcs.n	800135c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800134c:	f006 fcca 	bl	8007ce4 <__errno>
 8001350:	4603      	mov	r3, r0
 8001352:	220c      	movs	r2, #12
 8001354:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	e009      	b.n	8001370 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001362:	4b07      	ldr	r3, [pc, #28]	@ (8001380 <_sbrk+0x64>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	4a05      	ldr	r2, [pc, #20]	@ (8001380 <_sbrk+0x64>)
 800136c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800136e:	68fb      	ldr	r3, [r7, #12]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200a0000 	.word	0x200a0000
 800137c:	00000400 	.word	0x00000400
 8001380:	20040220 	.word	0x20040220
 8001384:	200403b8 	.word	0x200403b8

08001388 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800138c:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <SystemInit+0x20>)
 800138e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001392:	4a05      	ldr	r2, [pc, #20]	@ (80013a8 <SystemInit+0x20>)
 8001394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013b0:	f7ff ffea 	bl	8001388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013b4:	480c      	ldr	r0, [pc, #48]	@ (80013e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80013b6:	490d      	ldr	r1, [pc, #52]	@ (80013ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80013b8:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <LoopForever+0xe>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013bc:	e002      	b.n	80013c4 <LoopCopyDataInit>

080013be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c2:	3304      	adds	r3, #4

080013c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c8:	d3f9      	bcc.n	80013be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ca:	4a0a      	ldr	r2, [pc, #40]	@ (80013f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013cc:	4c0a      	ldr	r4, [pc, #40]	@ (80013f8 <LoopForever+0x16>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d0:	e001      	b.n	80013d6 <LoopFillZerobss>

080013d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d4:	3204      	adds	r2, #4

080013d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d8:	d3fb      	bcc.n	80013d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013da:	f006 fc89 	bl	8007cf0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013de:	f7ff fa8d 	bl	80008fc <main>

080013e2 <LoopForever>:

LoopForever:
    b LoopForever
 80013e2:	e7fe      	b.n	80013e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013e4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80013e8:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80013ec:	20040074 	.word	0x20040074
  ldr r2, =_sidata
 80013f0:	08008780 	.word	0x08008780
  ldr r2, =_sbss
 80013f4:	20040074 	.word	0x20040074
  ldr r4, =_ebss
 80013f8:	200403b8 	.word	0x200403b8

080013fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013fc:	e7fe      	b.n	80013fc <ADC1_IRQHandler>

080013fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001404:	2300      	movs	r3, #0
 8001406:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001408:	2003      	movs	r0, #3
 800140a:	f000 f943 	bl	8001694 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800140e:	2000      	movs	r0, #0
 8001410:	f000 f80e 	bl	8001430 <HAL_InitTick>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	e001      	b.n	8001424 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001420:	f7ff fe40 	bl	80010a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001424:	79fb      	ldrb	r3, [r7, #7]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800143c:	4b17      	ldr	r3, [pc, #92]	@ (800149c <HAL_InitTick+0x6c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d023      	beq.n	800148c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001444:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <HAL_InitTick+0x70>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4b14      	ldr	r3, [pc, #80]	@ (800149c <HAL_InitTick+0x6c>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	4619      	mov	r1, r3
 800144e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001452:	fbb3 f3f1 	udiv	r3, r3, r1
 8001456:	fbb2 f3f3 	udiv	r3, r2, r3
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f941 	bl	80016e2 <HAL_SYSTICK_Config>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10f      	bne.n	8001486 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b0f      	cmp	r3, #15
 800146a:	d809      	bhi.n	8001480 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800146c:	2200      	movs	r2, #0
 800146e:	6879      	ldr	r1, [r7, #4]
 8001470:	f04f 30ff 	mov.w	r0, #4294967295
 8001474:	f000 f919 	bl	80016aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001478:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <HAL_InitTick+0x74>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	e007      	b.n	8001490 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	73fb      	strb	r3, [r7, #15]
 8001484:	e004      	b.n	8001490 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	73fb      	strb	r3, [r7, #15]
 800148a:	e001      	b.n	8001490 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001490:	7bfb      	ldrb	r3, [r7, #15]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20040008 	.word	0x20040008
 80014a0:	20040000 	.word	0x20040000
 80014a4:	20040004 	.word	0x20040004

080014a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_IncTick+0x20>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_IncTick+0x24>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4413      	add	r3, r2
 80014b8:	4a04      	ldr	r2, [pc, #16]	@ (80014cc <HAL_IncTick+0x24>)
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20040008 	.word	0x20040008
 80014cc:	20040224 	.word	0x20040224

080014d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return uwTick;
 80014d4:	4b03      	ldr	r3, [pc, #12]	@ (80014e4 <HAL_GetTick+0x14>)
 80014d6:	681b      	ldr	r3, [r3, #0]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20040224 	.word	0x20040224

080014e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014f0:	f7ff ffee 	bl	80014d0 <HAL_GetTick>
 80014f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001500:	d005      	beq.n	800150e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001502:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <HAL_Delay+0x44>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	461a      	mov	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4413      	add	r3, r2
 800150c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800150e:	bf00      	nop
 8001510:	f7ff ffde 	bl	80014d0 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	429a      	cmp	r2, r3
 800151e:	d8f7      	bhi.n	8001510 <HAL_Delay+0x28>
  {
  }
}
 8001520:	bf00      	nop
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20040008 	.word	0x20040008

08001530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800154c:	4013      	ands	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001558:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800155c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001562:	4a04      	ldr	r2, [pc, #16]	@ (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	60d3      	str	r3, [r2, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800157c:	4b04      	ldr	r3, [pc, #16]	@ (8001590 <__NVIC_GetPriorityGrouping+0x18>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	f003 0307 	and.w	r3, r3, #7
}
 8001586:	4618      	mov	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	6039      	str	r1, [r7, #0]
 800159e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db0a      	blt.n	80015be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	490c      	ldr	r1, [pc, #48]	@ (80015e0 <__NVIC_SetPriority+0x4c>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	440b      	add	r3, r1
 80015b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015bc:	e00a      	b.n	80015d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4908      	ldr	r1, [pc, #32]	@ (80015e4 <__NVIC_SetPriority+0x50>)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	f003 030f 	and.w	r3, r3, #15
 80015ca:	3b04      	subs	r3, #4
 80015cc:	0112      	lsls	r2, r2, #4
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	440b      	add	r3, r1
 80015d2:	761a      	strb	r2, [r3, #24]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000e100 	.word	0xe000e100
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	@ 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	f1c3 0307 	rsb	r3, r3, #7
 8001602:	2b04      	cmp	r3, #4
 8001604:	bf28      	it	cs
 8001606:	2304      	movcs	r3, #4
 8001608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3304      	adds	r3, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d902      	bls.n	8001618 <NVIC_EncodePriority+0x30>
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3b03      	subs	r3, #3
 8001616:	e000      	b.n	800161a <NVIC_EncodePriority+0x32>
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161c:	f04f 32ff 	mov.w	r2, #4294967295
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	43da      	mvns	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	401a      	ands	r2, r3
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001630:	f04f 31ff 	mov.w	r1, #4294967295
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	fa01 f303 	lsl.w	r3, r1, r3
 800163a:	43d9      	mvns	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	4313      	orrs	r3, r2
         );
}
 8001642:	4618      	mov	r0, r3
 8001644:	3724      	adds	r7, #36	@ 0x24
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3b01      	subs	r3, #1
 800165c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001660:	d301      	bcc.n	8001666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001662:	2301      	movs	r3, #1
 8001664:	e00f      	b.n	8001686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001666:	4a0a      	ldr	r2, [pc, #40]	@ (8001690 <SysTick_Config+0x40>)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3b01      	subs	r3, #1
 800166c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800166e:	210f      	movs	r1, #15
 8001670:	f04f 30ff 	mov.w	r0, #4294967295
 8001674:	f7ff ff8e 	bl	8001594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <SysTick_Config+0x40>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800167e:	4b04      	ldr	r3, [pc, #16]	@ (8001690 <SysTick_Config+0x40>)
 8001680:	2207      	movs	r2, #7
 8001682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	e000e010 	.word	0xe000e010

08001694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ff47 	bl	8001530 <__NVIC_SetPriorityGrouping>
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	4603      	mov	r3, r0
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	607a      	str	r2, [r7, #4]
 80016b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016bc:	f7ff ff5c 	bl	8001578 <__NVIC_GetPriorityGrouping>
 80016c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	68b9      	ldr	r1, [r7, #8]
 80016c6:	6978      	ldr	r0, [r7, #20]
 80016c8:	f7ff ff8e 	bl	80015e8 <NVIC_EncodePriority>
 80016cc:	4602      	mov	r2, r0
 80016ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016d2:	4611      	mov	r1, r2
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff5d 	bl	8001594 <__NVIC_SetPriority>
}
 80016da:	bf00      	nop
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff ffb0 	bl	8001650 <SysTick_Config>
 80016f0:	4603      	mov	r3, r0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b087      	sub	sp, #28
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170a:	e166      	b.n	80019da <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2101      	movs	r1, #1
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	4013      	ands	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 8158 	beq.w	80019d4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 0303 	and.w	r3, r3, #3
 800172c:	2b01      	cmp	r3, #1
 800172e:	d005      	beq.n	800173c <HAL_GPIO_Init+0x40>
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d130      	bne.n	800179e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	2203      	movs	r2, #3
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4013      	ands	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	68da      	ldr	r2, [r3, #12]
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001772:	2201      	movs	r2, #1
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	091b      	lsrs	r3, r3, #4
 8001788:	f003 0201 	and.w	r2, r3, #1
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	d017      	beq.n	80017da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	2203      	movs	r2, #3
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	43db      	mvns	r3, r3
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	4013      	ands	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	689a      	ldr	r2, [r3, #8]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d123      	bne.n	800182e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	08da      	lsrs	r2, r3, #3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3208      	adds	r2, #8
 80017ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	220f      	movs	r2, #15
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	4013      	ands	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	691a      	ldr	r2, [r3, #16]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	f003 0307 	and.w	r3, r3, #7
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4313      	orrs	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	08da      	lsrs	r2, r3, #3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3208      	adds	r2, #8
 8001828:	6939      	ldr	r1, [r7, #16]
 800182a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	2203      	movs	r2, #3
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43db      	mvns	r3, r3
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	4013      	ands	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 0203 	and.w	r2, r3, #3
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800186a:	2b00      	cmp	r3, #0
 800186c:	f000 80b2 	beq.w	80019d4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001870:	4b61      	ldr	r3, [pc, #388]	@ (80019f8 <HAL_GPIO_Init+0x2fc>)
 8001872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001874:	4a60      	ldr	r2, [pc, #384]	@ (80019f8 <HAL_GPIO_Init+0x2fc>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6613      	str	r3, [r2, #96]	@ 0x60
 800187c:	4b5e      	ldr	r3, [pc, #376]	@ (80019f8 <HAL_GPIO_Init+0x2fc>)
 800187e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001880:	f003 0301 	and.w	r3, r3, #1
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001888:	4a5c      	ldr	r2, [pc, #368]	@ (80019fc <HAL_GPIO_Init+0x300>)
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	089b      	lsrs	r3, r3, #2
 800188e:	3302      	adds	r3, #2
 8001890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	f003 0303 	and.w	r3, r3, #3
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	220f      	movs	r2, #15
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4013      	ands	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018b2:	d02b      	beq.n	800190c <HAL_GPIO_Init+0x210>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a52      	ldr	r2, [pc, #328]	@ (8001a00 <HAL_GPIO_Init+0x304>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d025      	beq.n	8001908 <HAL_GPIO_Init+0x20c>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a51      	ldr	r2, [pc, #324]	@ (8001a04 <HAL_GPIO_Init+0x308>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d01f      	beq.n	8001904 <HAL_GPIO_Init+0x208>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a50      	ldr	r2, [pc, #320]	@ (8001a08 <HAL_GPIO_Init+0x30c>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d019      	beq.n	8001900 <HAL_GPIO_Init+0x204>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a4f      	ldr	r2, [pc, #316]	@ (8001a0c <HAL_GPIO_Init+0x310>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d013      	beq.n	80018fc <HAL_GPIO_Init+0x200>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a4e      	ldr	r2, [pc, #312]	@ (8001a10 <HAL_GPIO_Init+0x314>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d00d      	beq.n	80018f8 <HAL_GPIO_Init+0x1fc>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4d      	ldr	r2, [pc, #308]	@ (8001a14 <HAL_GPIO_Init+0x318>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d007      	beq.n	80018f4 <HAL_GPIO_Init+0x1f8>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001a18 <HAL_GPIO_Init+0x31c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d101      	bne.n	80018f0 <HAL_GPIO_Init+0x1f4>
 80018ec:	2307      	movs	r3, #7
 80018ee:	e00e      	b.n	800190e <HAL_GPIO_Init+0x212>
 80018f0:	2308      	movs	r3, #8
 80018f2:	e00c      	b.n	800190e <HAL_GPIO_Init+0x212>
 80018f4:	2306      	movs	r3, #6
 80018f6:	e00a      	b.n	800190e <HAL_GPIO_Init+0x212>
 80018f8:	2305      	movs	r3, #5
 80018fa:	e008      	b.n	800190e <HAL_GPIO_Init+0x212>
 80018fc:	2304      	movs	r3, #4
 80018fe:	e006      	b.n	800190e <HAL_GPIO_Init+0x212>
 8001900:	2303      	movs	r3, #3
 8001902:	e004      	b.n	800190e <HAL_GPIO_Init+0x212>
 8001904:	2302      	movs	r3, #2
 8001906:	e002      	b.n	800190e <HAL_GPIO_Init+0x212>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <HAL_GPIO_Init+0x212>
 800190c:	2300      	movs	r3, #0
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	f002 0203 	and.w	r2, r2, #3
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	4093      	lsls	r3, r2
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800191e:	4937      	ldr	r1, [pc, #220]	@ (80019fc <HAL_GPIO_Init+0x300>)
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800192c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	43db      	mvns	r3, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4013      	ands	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001950:	4a32      	ldr	r2, [pc, #200]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001956:	4b31      	ldr	r3, [pc, #196]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	43db      	mvns	r3, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800197a:	4a28      	ldr	r2, [pc, #160]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001980:	4b26      	ldr	r3, [pc, #152]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	43db      	mvns	r3, r3
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4013      	ands	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019a4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80019aa:	4b1c      	ldr	r3, [pc, #112]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ce:	4a13      	ldr	r2, [pc, #76]	@ (8001a1c <HAL_GPIO_Init+0x320>)
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f47f ae91 	bne.w	800170c <HAL_GPIO_Init+0x10>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	371c      	adds	r7, #28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40010000 	.word	0x40010000
 8001a00:	48000400 	.word	0x48000400
 8001a04:	48000800 	.word	0x48000800
 8001a08:	48000c00 	.word	0x48000c00
 8001a0c:	48001000 	.word	0x48001000
 8001a10:	48001400 	.word	0x48001400
 8001a14:	48001800 	.word	0x48001800
 8001a18:	48001c00 	.word	0x48001c00
 8001a1c:	40010400 	.word	0x40010400

08001a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	807b      	strh	r3, [r7, #2]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a30:	787b      	ldrb	r3, [r7, #1]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a3c:	e002      	b.n	8001a44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a54:	4b0d      	ldr	r3, [pc, #52]	@ (8001a8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a60:	d102      	bne.n	8001a68 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001a62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a66:	e00b      	b.n	8001a80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8001a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a76:	d102      	bne.n	8001a7e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001a78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a7c:	e000      	b.n	8001a80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001a7e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40007000 	.word	0x40007000

08001a90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d141      	bne.n	8001b22 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aaa:	d131      	bne.n	8001b10 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001aac:	4b47      	ldr	r3, [pc, #284]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ab2:	4a46      	ldr	r2, [pc, #280]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ab8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001abc:	4b43      	ldr	r3, [pc, #268]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ac4:	4a41      	ldr	r2, [pc, #260]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001acc:	4b40      	ldr	r3, [pc, #256]	@ (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2232      	movs	r2, #50	@ 0x32
 8001ad2:	fb02 f303 	mul.w	r3, r2, r3
 8001ad6:	4a3f      	ldr	r2, [pc, #252]	@ (8001bd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8001adc:	0c9b      	lsrs	r3, r3, #18
 8001ade:	3301      	adds	r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ae2:	e002      	b.n	8001aea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aea:	4b38      	ldr	r3, [pc, #224]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001af6:	d102      	bne.n	8001afe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1f2      	bne.n	8001ae4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001afe:	4b33      	ldr	r3, [pc, #204]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b0a:	d158      	bne.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e057      	b.n	8001bc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b10:	4b2e      	ldr	r3, [pc, #184]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b16:	4a2d      	ldr	r2, [pc, #180]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001b20:	e04d      	b.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b28:	d141      	bne.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b2a:	4b28      	ldr	r3, [pc, #160]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b36:	d131      	bne.n	8001b9c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b38:	4b24      	ldr	r3, [pc, #144]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b3e:	4a23      	ldr	r2, [pc, #140]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b48:	4b20      	ldr	r3, [pc, #128]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001b50:	4a1e      	ldr	r2, [pc, #120]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001b58:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2232      	movs	r2, #50	@ 0x32
 8001b5e:	fb02 f303 	mul.w	r3, r2, r3
 8001b62:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b64:	fba2 2303 	umull	r2, r3, r2, r3
 8001b68:	0c9b      	lsrs	r3, r3, #18
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b6e:	e002      	b.n	8001b76 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b76:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b82:	d102      	bne.n	8001b8a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1f2      	bne.n	8001b70 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b96:	d112      	bne.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e011      	b.n	8001bc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001bac:	e007      	b.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bae:	4b07      	ldr	r3, [pc, #28]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bb6:	4a05      	ldr	r2, [pc, #20]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bbc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40007000 	.word	0x40007000
 8001bd0:	20040000 	.word	0x20040000
 8001bd4:	431bde83 	.word	0x431bde83

08001bd8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001bdc:	4b05      	ldr	r3, [pc, #20]	@ (8001bf4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001be2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be6:	6053      	str	r3, [r2, #4]
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40007000 	.word	0x40007000

08001bf8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d102      	bne.n	8001c0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	f000 bc08 	b.w	800241c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c0c:	4b96      	ldr	r3, [pc, #600]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 030c 	and.w	r3, r3, #12
 8001c14:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c16:	4b94      	ldr	r3, [pc, #592]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	f003 0303 	and.w	r3, r3, #3
 8001c1e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0310 	and.w	r3, r3, #16
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 80e4 	beq.w	8001df6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d007      	beq.n	8001c44 <HAL_RCC_OscConfig+0x4c>
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	f040 808b 	bne.w	8001d52 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	f040 8087 	bne.w	8001d52 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c44:	4b88      	ldr	r3, [pc, #544]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d005      	beq.n	8001c5c <HAL_RCC_OscConfig+0x64>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e3df      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a1a      	ldr	r2, [r3, #32]
 8001c60:	4b81      	ldr	r3, [pc, #516]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0308 	and.w	r3, r3, #8
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d004      	beq.n	8001c76 <HAL_RCC_OscConfig+0x7e>
 8001c6c:	4b7e      	ldr	r3, [pc, #504]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c74:	e005      	b.n	8001c82 <HAL_RCC_OscConfig+0x8a>
 8001c76:	4b7c      	ldr	r3, [pc, #496]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c7c:	091b      	lsrs	r3, r3, #4
 8001c7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d223      	bcs.n	8001cce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f000 fdcc 	bl	8002828 <RCC_SetFlashLatencyFromMSIRange>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e3c0      	b.n	800241c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c9a:	4b73      	ldr	r3, [pc, #460]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a72      	ldr	r2, [pc, #456]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001ca0:	f043 0308 	orr.w	r3, r3, #8
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	4b70      	ldr	r3, [pc, #448]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	496d      	ldr	r1, [pc, #436]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cb8:	4b6b      	ldr	r3, [pc, #428]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	4968      	ldr	r1, [pc, #416]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	604b      	str	r3, [r1, #4]
 8001ccc:	e025      	b.n	8001d1a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001cce:	4b66      	ldr	r3, [pc, #408]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a65      	ldr	r2, [pc, #404]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cd4:	f043 0308 	orr.w	r3, r3, #8
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	4b63      	ldr	r3, [pc, #396]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	4960      	ldr	r1, [pc, #384]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cec:	4b5e      	ldr	r3, [pc, #376]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	495b      	ldr	r1, [pc, #364]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fd8c 	bl	8002828 <RCC_SetFlashLatencyFromMSIRange>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e380      	b.n	800241c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d1a:	f000 fcc1 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	4b51      	ldr	r3, [pc, #324]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	091b      	lsrs	r3, r3, #4
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	4950      	ldr	r1, [pc, #320]	@ (8001e6c <HAL_RCC_OscConfig+0x274>)
 8001d2c:	5ccb      	ldrb	r3, [r1, r3]
 8001d2e:	f003 031f 	and.w	r3, r3, #31
 8001d32:	fa22 f303 	lsr.w	r3, r2, r3
 8001d36:	4a4e      	ldr	r2, [pc, #312]	@ (8001e70 <HAL_RCC_OscConfig+0x278>)
 8001d38:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d3a:	4b4e      	ldr	r3, [pc, #312]	@ (8001e74 <HAL_RCC_OscConfig+0x27c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fb76 	bl	8001430 <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d052      	beq.n	8001df4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	e364      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d032      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d5a:	4b43      	ldr	r3, [pc, #268]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a42      	ldr	r2, [pc, #264]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d66:	f7ff fbb3 	bl	80014d0 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fbaf 	bl	80014d0 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e34d      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d80:	4b39      	ldr	r3, [pc, #228]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d8c:	4b36      	ldr	r3, [pc, #216]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a35      	ldr	r2, [pc, #212]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d92:	f043 0308 	orr.w	r3, r3, #8
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	4b33      	ldr	r3, [pc, #204]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	4930      	ldr	r1, [pc, #192]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001daa:	4b2f      	ldr	r3, [pc, #188]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	492b      	ldr	r1, [pc, #172]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	604b      	str	r3, [r1, #4]
 8001dbe:	e01a      	b.n	8001df6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001dc0:	4b29      	ldr	r3, [pc, #164]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a28      	ldr	r2, [pc, #160]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001dc6:	f023 0301 	bic.w	r3, r3, #1
 8001dca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fb80 	bl	80014d0 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dd4:	f7ff fb7c 	bl	80014d0 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e31a      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001de6:	4b20      	ldr	r3, [pc, #128]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f0      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x1dc>
 8001df2:	e000      	b.n	8001df6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001df4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d073      	beq.n	8001eea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d005      	beq.n	8001e14 <HAL_RCC_OscConfig+0x21c>
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	2b0c      	cmp	r3, #12
 8001e0c:	d10e      	bne.n	8001e2c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d10b      	bne.n	8001e2c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e14:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d063      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x2f0>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d15f      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e2f7      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e34:	d106      	bne.n	8001e44 <HAL_RCC_OscConfig+0x24c>
 8001e36:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	e025      	b.n	8001e90 <HAL_RCC_OscConfig+0x298>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e4c:	d114      	bne.n	8001e78 <HAL_RCC_OscConfig+0x280>
 8001e4e:	4b06      	ldr	r3, [pc, #24]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a05      	ldr	r2, [pc, #20]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a02      	ldr	r2, [pc, #8]	@ (8001e68 <HAL_RCC_OscConfig+0x270>)
 8001e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	e013      	b.n	8001e90 <HAL_RCC_OscConfig+0x298>
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	0800864c 	.word	0x0800864c
 8001e70:	20040000 	.word	0x20040000
 8001e74:	20040004 	.word	0x20040004
 8001e78:	4ba0      	ldr	r3, [pc, #640]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a9f      	ldr	r2, [pc, #636]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	4b9d      	ldr	r3, [pc, #628]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a9c      	ldr	r2, [pc, #624]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d013      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7ff fb1a 	bl	80014d0 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea0:	f7ff fb16 	bl	80014d0 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	@ 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e2b4      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eb2:	4b92      	ldr	r3, [pc, #584]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x2a8>
 8001ebe:	e014      	b.n	8001eea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7ff fb06 	bl	80014d0 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec8:	f7ff fb02 	bl	80014d0 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b64      	cmp	r3, #100	@ 0x64
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e2a0      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eda:	4b88      	ldr	r3, [pc, #544]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f0      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x2d0>
 8001ee6:	e000      	b.n	8001eea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d060      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d005      	beq.n	8001f08 <HAL_RCC_OscConfig+0x310>
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	d119      	bne.n	8001f36 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d116      	bne.n	8001f36 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f08:	4b7c      	ldr	r3, [pc, #496]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d005      	beq.n	8001f20 <HAL_RCC_OscConfig+0x328>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e27d      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f20:	4b76      	ldr	r3, [pc, #472]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	061b      	lsls	r3, r3, #24
 8001f2e:	4973      	ldr	r1, [pc, #460]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f34:	e040      	b.n	8001fb8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d023      	beq.n	8001f86 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f3e:	4b6f      	ldr	r3, [pc, #444]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a6e      	ldr	r2, [pc, #440]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fac1 	bl	80014d0 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f52:	f7ff fabd 	bl	80014d0 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e25b      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f64:	4b65      	ldr	r3, [pc, #404]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f70:	4b62      	ldr	r3, [pc, #392]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	061b      	lsls	r3, r3, #24
 8001f7e:	495f      	ldr	r1, [pc, #380]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]
 8001f84:	e018      	b.n	8001fb8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f86:	4b5d      	ldr	r3, [pc, #372]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a5c      	ldr	r2, [pc, #368]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f92:	f7ff fa9d 	bl	80014d0 <HAL_GetTick>
 8001f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f98:	e008      	b.n	8001fac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9a:	f7ff fa99 	bl	80014d0 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e237      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fac:	4b53      	ldr	r3, [pc, #332]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1f0      	bne.n	8001f9a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0308 	and.w	r3, r3, #8
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d03c      	beq.n	800203e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d01c      	beq.n	8002006 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fcc:	4b4b      	ldr	r3, [pc, #300]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fd2:	4a4a      	ldr	r2, [pc, #296]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fdc:	f7ff fa78 	bl	80014d0 <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe4:	f7ff fa74 	bl	80014d0 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e212      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ff6:	4b41      	ldr	r3, [pc, #260]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8001ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0ef      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x3ec>
 8002004:	e01b      	b.n	800203e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002006:	4b3d      	ldr	r3, [pc, #244]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8002008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800200c:	4a3b      	ldr	r2, [pc, #236]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 800200e:	f023 0301 	bic.w	r3, r3, #1
 8002012:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002016:	f7ff fa5b 	bl	80014d0 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800201c:	e008      	b.n	8002030 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800201e:	f7ff fa57 	bl	80014d0 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e1f5      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002030:	4b32      	ldr	r3, [pc, #200]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8002032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1ef      	bne.n	800201e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0304 	and.w	r3, r3, #4
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 80a6 	beq.w	8002198 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800204c:	2300      	movs	r3, #0
 800204e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002050:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10d      	bne.n	8002078 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205c:	4b27      	ldr	r3, [pc, #156]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 800205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002060:	4a26      	ldr	r2, [pc, #152]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 8002062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002066:	6593      	str	r3, [r2, #88]	@ 0x58
 8002068:	4b24      	ldr	r3, [pc, #144]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002074:	2301      	movs	r3, #1
 8002076:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002078:	4b21      	ldr	r3, [pc, #132]	@ (8002100 <HAL_RCC_OscConfig+0x508>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d118      	bne.n	80020b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002084:	4b1e      	ldr	r3, [pc, #120]	@ (8002100 <HAL_RCC_OscConfig+0x508>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a1d      	ldr	r2, [pc, #116]	@ (8002100 <HAL_RCC_OscConfig+0x508>)
 800208a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800208e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002090:	f7ff fa1e 	bl	80014d0 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002098:	f7ff fa1a 	bl	80014d0 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e1b8      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_RCC_OscConfig+0x508>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d108      	bne.n	80020d0 <HAL_RCC_OscConfig+0x4d8>
 80020be:	4b0f      	ldr	r3, [pc, #60]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c4:	4a0d      	ldr	r2, [pc, #52]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020ce:	e029      	b.n	8002124 <HAL_RCC_OscConfig+0x52c>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d115      	bne.n	8002104 <HAL_RCC_OscConfig+0x50c>
 80020d8:	4b08      	ldr	r3, [pc, #32]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	4a07      	ldr	r2, [pc, #28]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020e8:	4b04      	ldr	r3, [pc, #16]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ee:	4a03      	ldr	r2, [pc, #12]	@ (80020fc <HAL_RCC_OscConfig+0x504>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80020f8:	e014      	b.n	8002124 <HAL_RCC_OscConfig+0x52c>
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000
 8002100:	40007000 	.word	0x40007000
 8002104:	4b9d      	ldr	r3, [pc, #628]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002106:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800210a:	4a9c      	ldr	r2, [pc, #624]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002114:	4b99      	ldr	r3, [pc, #612]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800211a:	4a98      	ldr	r2, [pc, #608]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800211c:	f023 0304 	bic.w	r3, r3, #4
 8002120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d016      	beq.n	800215a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212c:	f7ff f9d0 	bl	80014d0 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002132:	e00a      	b.n	800214a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002134:	f7ff f9cc 	bl	80014d0 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e168      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800214a:	4b8c      	ldr	r3, [pc, #560]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ed      	beq.n	8002134 <HAL_RCC_OscConfig+0x53c>
 8002158:	e015      	b.n	8002186 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800215a:	f7ff f9b9 	bl	80014d0 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002160:	e00a      	b.n	8002178 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7ff f9b5 	bl	80014d0 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002170:	4293      	cmp	r3, r2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e151      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002178:	4b80      	ldr	r3, [pc, #512]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800217a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1ed      	bne.n	8002162 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002186:	7ffb      	ldrb	r3, [r7, #31]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d105      	bne.n	8002198 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800218c:	4b7b      	ldr	r3, [pc, #492]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800218e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002190:	4a7a      	ldr	r2, [pc, #488]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002196:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0320 	and.w	r3, r3, #32
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d03c      	beq.n	800221e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d01c      	beq.n	80021e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80021ac:	4b73      	ldr	r3, [pc, #460]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80021ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021b2:	4a72      	ldr	r2, [pc, #456]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021bc:	f7ff f988 	bl	80014d0 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021c4:	f7ff f984 	bl	80014d0 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e122      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021d6:	4b69      	ldr	r3, [pc, #420]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80021d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0ef      	beq.n	80021c4 <HAL_RCC_OscConfig+0x5cc>
 80021e4:	e01b      	b.n	800221e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021e6:	4b65      	ldr	r3, [pc, #404]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80021e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80021ec:	4a63      	ldr	r2, [pc, #396]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80021ee:	f023 0301 	bic.w	r3, r3, #1
 80021f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f6:	f7ff f96b 	bl	80014d0 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021fe:	f7ff f967 	bl	80014d0 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e105      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002210:	4b5a      	ldr	r3, [pc, #360]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002212:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1ef      	bne.n	80021fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 80f9 	beq.w	800241a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	2b02      	cmp	r3, #2
 800222e:	f040 80cf 	bne.w	80023d0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002232:	4b52      	ldr	r3, [pc, #328]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f003 0203 	and.w	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002242:	429a      	cmp	r2, r3
 8002244:	d12c      	bne.n	80022a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002250:	3b01      	subs	r3, #1
 8002252:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002254:	429a      	cmp	r2, r3
 8002256:	d123      	bne.n	80022a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002262:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002264:	429a      	cmp	r2, r3
 8002266:	d11b      	bne.n	80022a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002272:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002274:	429a      	cmp	r2, r3
 8002276:	d113      	bne.n	80022a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002282:	085b      	lsrs	r3, r3, #1
 8002284:	3b01      	subs	r3, #1
 8002286:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002288:	429a      	cmp	r2, r3
 800228a:	d109      	bne.n	80022a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	085b      	lsrs	r3, r3, #1
 8002298:	3b01      	subs	r3, #1
 800229a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800229c:	429a      	cmp	r2, r3
 800229e:	d071      	beq.n	8002384 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2b0c      	cmp	r3, #12
 80022a4:	d068      	beq.n	8002378 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80022a6:	4b35      	ldr	r3, [pc, #212]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d105      	bne.n	80022be <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80022b2:	4b32      	ldr	r3, [pc, #200]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e0ac      	b.n	800241c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022c2:	4b2e      	ldr	r3, [pc, #184]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a2d      	ldr	r2, [pc, #180]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022cc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022ce:	f7ff f8ff 	bl	80014d0 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d6:	f7ff f8fb 	bl	80014d0 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e099      	b.n	800241c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e8:	4b24      	ldr	r3, [pc, #144]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1f0      	bne.n	80022d6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f4:	4b21      	ldr	r3, [pc, #132]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	4b21      	ldr	r3, [pc, #132]	@ (8002380 <HAL_RCC_OscConfig+0x788>)
 80022fa:	4013      	ands	r3, r2
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002304:	3a01      	subs	r2, #1
 8002306:	0112      	lsls	r2, r2, #4
 8002308:	4311      	orrs	r1, r2
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800230e:	0212      	lsls	r2, r2, #8
 8002310:	4311      	orrs	r1, r2
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002316:	0852      	lsrs	r2, r2, #1
 8002318:	3a01      	subs	r2, #1
 800231a:	0552      	lsls	r2, r2, #21
 800231c:	4311      	orrs	r1, r2
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002322:	0852      	lsrs	r2, r2, #1
 8002324:	3a01      	subs	r2, #1
 8002326:	0652      	lsls	r2, r2, #25
 8002328:	4311      	orrs	r1, r2
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800232e:	06d2      	lsls	r2, r2, #27
 8002330:	430a      	orrs	r2, r1
 8002332:	4912      	ldr	r1, [pc, #72]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002334:	4313      	orrs	r3, r2
 8002336:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002338:	4b10      	ldr	r3, [pc, #64]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0f      	ldr	r2, [pc, #60]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800233e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002342:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002344:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4a0c      	ldr	r2, [pc, #48]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800234a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800234e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002350:	f7ff f8be 	bl	80014d0 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002358:	f7ff f8ba 	bl	80014d0 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e058      	b.n	800241c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800236a:	4b04      	ldr	r3, [pc, #16]	@ (800237c <HAL_RCC_OscConfig+0x784>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002376:	e050      	b.n	800241a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e04f      	b.n	800241c <HAL_RCC_OscConfig+0x824>
 800237c:	40021000 	.word	0x40021000
 8002380:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002384:	4b27      	ldr	r3, [pc, #156]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d144      	bne.n	800241a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002390:	4b24      	ldr	r3, [pc, #144]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a23      	ldr	r2, [pc, #140]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 8002396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800239a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800239c:	4b21      	ldr	r3, [pc, #132]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	4a20      	ldr	r2, [pc, #128]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 80023a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023a8:	f7ff f892 	bl	80014d0 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b0:	f7ff f88e 	bl	80014d0 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e02c      	b.n	800241c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d0f0      	beq.n	80023b0 <HAL_RCC_OscConfig+0x7b8>
 80023ce:	e024      	b.n	800241a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d01f      	beq.n	8002416 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d6:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a12      	ldr	r2, [pc, #72]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 80023dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7ff f875 	bl	80014d0 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ea:	f7ff f871 	bl	80014d0 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e00f      	b.n	800241c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fc:	4b09      	ldr	r3, [pc, #36]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1f0      	bne.n	80023ea <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002408:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 800240a:	68da      	ldr	r2, [r3, #12]
 800240c:	4905      	ldr	r1, [pc, #20]	@ (8002424 <HAL_RCC_OscConfig+0x82c>)
 800240e:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <HAL_RCC_OscConfig+0x830>)
 8002410:	4013      	ands	r3, r2
 8002412:	60cb      	str	r3, [r1, #12]
 8002414:	e001      	b.n	800241a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3720      	adds	r7, #32
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40021000 	.word	0x40021000
 8002428:	feeefffc 	.word	0xfeeefffc

0800242c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002436:	2300      	movs	r3, #0
 8002438:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e11d      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002444:	4b90      	ldr	r3, [pc, #576]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 030f 	and.w	r3, r3, #15
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	429a      	cmp	r2, r3
 8002450:	d910      	bls.n	8002474 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002452:	4b8d      	ldr	r3, [pc, #564]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f023 020f 	bic.w	r2, r3, #15
 800245a:	498b      	ldr	r1, [pc, #556]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002462:	4b89      	ldr	r3, [pc, #548]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d001      	beq.n	8002474 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e105      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d010      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	4b81      	ldr	r3, [pc, #516]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800248c:	429a      	cmp	r2, r3
 800248e:	d908      	bls.n	80024a2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002490:	4b7e      	ldr	r3, [pc, #504]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	497b      	ldr	r1, [pc, #492]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d079      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	d11e      	bne.n	80024f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024b6:	4b75      	ldr	r3, [pc, #468]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e0dc      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80024c6:	f000 fa09 	bl	80028dc <RCC_GetSysClockFreqFromPLLSource>
 80024ca:	4603      	mov	r3, r0
 80024cc:	4a70      	ldr	r2, [pc, #448]	@ (8002690 <HAL_RCC_ClockConfig+0x264>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d946      	bls.n	8002560 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80024d2:	4b6e      	ldr	r3, [pc, #440]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d140      	bne.n	8002560 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80024de:	4b6b      	ldr	r3, [pc, #428]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024e6:	4a69      	ldr	r2, [pc, #420]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80024e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	e035      	b.n	8002560 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d107      	bne.n	800250c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024fc:	4b63      	ldr	r3, [pc, #396]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d115      	bne.n	8002534 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0b9      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d107      	bne.n	8002524 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002514:	4b5d      	ldr	r3, [pc, #372]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d109      	bne.n	8002534 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0ad      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002524:	4b59      	ldr	r3, [pc, #356]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0a5      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002534:	f000 f8b4 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 8002538:	4603      	mov	r3, r0
 800253a:	4a55      	ldr	r2, [pc, #340]	@ (8002690 <HAL_RCC_ClockConfig+0x264>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d90f      	bls.n	8002560 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002540:	4b52      	ldr	r3, [pc, #328]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d109      	bne.n	8002560 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800254c:	4b4f      	ldr	r3, [pc, #316]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002554:	4a4d      	ldr	r2, [pc, #308]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800255a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800255c:	2380      	movs	r3, #128	@ 0x80
 800255e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002560:	4b4a      	ldr	r3, [pc, #296]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f023 0203 	bic.w	r2, r3, #3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4947      	ldr	r1, [pc, #284]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800256e:	4313      	orrs	r3, r2
 8002570:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002572:	f7fe ffad 	bl	80014d0 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002578:	e00a      	b.n	8002590 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800257a:	f7fe ffa9 	bl	80014d0 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002588:	4293      	cmp	r3, r2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e077      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002590:	4b3e      	ldr	r3, [pc, #248]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 020c 	and.w	r2, r3, #12
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	429a      	cmp	r2, r3
 80025a0:	d1eb      	bne.n	800257a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2b80      	cmp	r3, #128	@ 0x80
 80025a6:	d105      	bne.n	80025b4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80025a8:	4b38      	ldr	r3, [pc, #224]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	4a37      	ldr	r2, [pc, #220]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80025ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025b2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d010      	beq.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	4b31      	ldr	r3, [pc, #196]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d208      	bcs.n	80025e2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025d0:	4b2e      	ldr	r3, [pc, #184]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	492b      	ldr	r1, [pc, #172]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025e2:	4b29      	ldr	r3, [pc, #164]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d210      	bcs.n	8002612 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f0:	4b25      	ldr	r3, [pc, #148]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f023 020f 	bic.w	r2, r3, #15
 80025f8:	4923      	ldr	r1, [pc, #140]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002600:	4b21      	ldr	r3, [pc, #132]	@ (8002688 <HAL_RCC_ClockConfig+0x25c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 030f 	and.w	r3, r3, #15
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d001      	beq.n	8002612 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e036      	b.n	8002680 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b00      	cmp	r3, #0
 800261c:	d008      	beq.n	8002630 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800261e:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	4918      	ldr	r1, [pc, #96]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	2b00      	cmp	r3, #0
 800263a:	d009      	beq.n	8002650 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800263c:	4b13      	ldr	r3, [pc, #76]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4910      	ldr	r1, [pc, #64]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002650:	f000 f826 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 8002654:	4602      	mov	r2, r0
 8002656:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <HAL_RCC_ClockConfig+0x260>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	091b      	lsrs	r3, r3, #4
 800265c:	f003 030f 	and.w	r3, r3, #15
 8002660:	490c      	ldr	r1, [pc, #48]	@ (8002694 <HAL_RCC_ClockConfig+0x268>)
 8002662:	5ccb      	ldrb	r3, [r1, r3]
 8002664:	f003 031f 	and.w	r3, r3, #31
 8002668:	fa22 f303 	lsr.w	r3, r2, r3
 800266c:	4a0a      	ldr	r2, [pc, #40]	@ (8002698 <HAL_RCC_ClockConfig+0x26c>)
 800266e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002670:	4b0a      	ldr	r3, [pc, #40]	@ (800269c <HAL_RCC_ClockConfig+0x270>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7fe fedb 	bl	8001430 <HAL_InitTick>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]

  return status;
 800267e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40022000 	.word	0x40022000
 800268c:	40021000 	.word	0x40021000
 8002690:	04c4b400 	.word	0x04c4b400
 8002694:	0800864c 	.word	0x0800864c
 8002698:	20040000 	.word	0x20040000
 800269c:	20040004 	.word	0x20040004

080026a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	@ 0x24
 80026a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61fb      	str	r3, [r7, #28]
 80026aa:	2300      	movs	r3, #0
 80026ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ae:	4b3e      	ldr	r3, [pc, #248]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026b8:	4b3b      	ldr	r3, [pc, #236]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_GetSysClockFreq+0x34>
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	2b0c      	cmp	r3, #12
 80026cc:	d121      	bne.n	8002712 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d11e      	bne.n	8002712 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026d4:	4b34      	ldr	r3, [pc, #208]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d107      	bne.n	80026f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026e0:	4b31      	ldr	r3, [pc, #196]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	f003 030f 	and.w	r3, r3, #15
 80026ec:	61fb      	str	r3, [r7, #28]
 80026ee:	e005      	b.n	80026fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80026f0:	4b2d      	ldr	r3, [pc, #180]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	091b      	lsrs	r3, r3, #4
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026fc:	4a2b      	ldr	r2, [pc, #172]	@ (80027ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002704:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10d      	bne.n	8002728 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002710:	e00a      	b.n	8002728 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	2b04      	cmp	r3, #4
 8002716:	d102      	bne.n	800271e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002718:	4b25      	ldr	r3, [pc, #148]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800271a:	61bb      	str	r3, [r7, #24]
 800271c:	e004      	b.n	8002728 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b08      	cmp	r3, #8
 8002722:	d101      	bne.n	8002728 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002724:	4b23      	ldr	r3, [pc, #140]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002726:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	2b0c      	cmp	r3, #12
 800272c:	d134      	bne.n	8002798 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800272e:	4b1e      	ldr	r3, [pc, #120]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	2b02      	cmp	r3, #2
 800273c:	d003      	beq.n	8002746 <HAL_RCC_GetSysClockFreq+0xa6>
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d003      	beq.n	800274c <HAL_RCC_GetSysClockFreq+0xac>
 8002744:	e005      	b.n	8002752 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002746:	4b1a      	ldr	r3, [pc, #104]	@ (80027b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002748:	617b      	str	r3, [r7, #20]
      break;
 800274a:	e005      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800274c:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800274e:	617b      	str	r3, [r7, #20]
      break;
 8002750:	e002      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	617b      	str	r3, [r7, #20]
      break;
 8002756:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002758:	4b13      	ldr	r3, [pc, #76]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	091b      	lsrs	r3, r3, #4
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	3301      	adds	r3, #1
 8002764:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002766:	4b10      	ldr	r3, [pc, #64]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	0a1b      	lsrs	r3, r3, #8
 800276c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	fb03 f202 	mul.w	r2, r3, r2
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800277e:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	0e5b      	lsrs	r3, r3, #25
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	3301      	adds	r3, #1
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	fbb2 f3f3 	udiv	r3, r2, r3
 8002796:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002798:	69bb      	ldr	r3, [r7, #24]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40021000 	.word	0x40021000
 80027ac:	08008664 	.word	0x08008664
 80027b0:	00f42400 	.word	0x00f42400
 80027b4:	007a1200 	.word	0x007a1200

080027b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027bc:	4b03      	ldr	r3, [pc, #12]	@ (80027cc <HAL_RCC_GetHCLKFreq+0x14>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20040000 	.word	0x20040000

080027d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027d4:	f7ff fff0 	bl	80027b8 <HAL_RCC_GetHCLKFreq>
 80027d8:	4602      	mov	r2, r0
 80027da:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	0a1b      	lsrs	r3, r3, #8
 80027e0:	f003 0307 	and.w	r3, r3, #7
 80027e4:	4904      	ldr	r1, [pc, #16]	@ (80027f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027e6:	5ccb      	ldrb	r3, [r1, r3]
 80027e8:	f003 031f 	and.w	r3, r3, #31
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40021000 	.word	0x40021000
 80027f8:	0800865c 	.word	0x0800865c

080027fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002800:	f7ff ffda 	bl	80027b8 <HAL_RCC_GetHCLKFreq>
 8002804:	4602      	mov	r2, r0
 8002806:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	0adb      	lsrs	r3, r3, #11
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	4904      	ldr	r1, [pc, #16]	@ (8002824 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002812:	5ccb      	ldrb	r3, [r1, r3]
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
}
 800281c:	4618      	mov	r0, r3
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40021000 	.word	0x40021000
 8002824:	0800865c 	.word	0x0800865c

08002828 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002830:	2300      	movs	r3, #0
 8002832:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002834:	4b27      	ldr	r3, [pc, #156]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002838:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002840:	f7ff f906 	bl	8001a50 <HAL_PWREx_GetVoltageRange>
 8002844:	6178      	str	r0, [r7, #20]
 8002846:	e014      	b.n	8002872 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002848:	4b22      	ldr	r3, [pc, #136]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800284a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284c:	4a21      	ldr	r2, [pc, #132]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800284e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002852:	6593      	str	r3, [r2, #88]	@ 0x58
 8002854:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285c:	60fb      	str	r3, [r7, #12]
 800285e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002860:	f7ff f8f6 	bl	8001a50 <HAL_PWREx_GetVoltageRange>
 8002864:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002866:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286a:	4a1a      	ldr	r2, [pc, #104]	@ (80028d4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800286c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002870:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002878:	d10b      	bne.n	8002892 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2b80      	cmp	r3, #128	@ 0x80
 800287e:	d913      	bls.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2ba0      	cmp	r3, #160	@ 0xa0
 8002884:	d902      	bls.n	800288c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002886:	2302      	movs	r3, #2
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	e00d      	b.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800288c:	2301      	movs	r3, #1
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	e00a      	b.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b7f      	cmp	r3, #127	@ 0x7f
 8002896:	d902      	bls.n	800289e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002898:	2302      	movs	r3, #2
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	e004      	b.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b70      	cmp	r3, #112	@ 0x70
 80028a2:	d101      	bne.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028a4:	2301      	movs	r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028a8:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f023 020f 	bic.w	r2, r3, #15
 80028b0:	4909      	ldr	r1, [pc, #36]	@ (80028d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028b8:	4b07      	ldr	r3, [pc, #28]	@ (80028d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d001      	beq.n	80028ca <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3718      	adds	r7, #24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40022000 	.word	0x40022000

080028dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	d00b      	beq.n	800290a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d825      	bhi.n	8002944 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d008      	beq.n	8002910 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d11f      	bne.n	8002944 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002904:	4b25      	ldr	r3, [pc, #148]	@ (800299c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002906:	613b      	str	r3, [r7, #16]
    break;
 8002908:	e01f      	b.n	800294a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800290a:	4b25      	ldr	r3, [pc, #148]	@ (80029a0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800290c:	613b      	str	r3, [r7, #16]
    break;
 800290e:	e01c      	b.n	800294a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002910:	4b21      	ldr	r3, [pc, #132]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0308 	and.w	r3, r3, #8
 8002918:	2b00      	cmp	r3, #0
 800291a:	d107      	bne.n	800292c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800291c:	4b1e      	ldr	r3, [pc, #120]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800291e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	f003 030f 	and.w	r3, r3, #15
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	e005      	b.n	8002938 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800292c:	4b1a      	ldr	r3, [pc, #104]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002938:	4a1a      	ldr	r2, [pc, #104]	@ (80029a4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002940:	613b      	str	r3, [r7, #16]
    break;
 8002942:	e002      	b.n	800294a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
    break;
 8002948:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800294a:	4b13      	ldr	r3, [pc, #76]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	3301      	adds	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002958:	4b0f      	ldr	r3, [pc, #60]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	fb03 f202 	mul.w	r2, r3, r2
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	fbb2 f3f3 	udiv	r3, r2, r3
 800296e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	0e5b      	lsrs	r3, r3, #25
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	3301      	adds	r3, #1
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	fbb2 f3f3 	udiv	r3, r2, r3
 8002988:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800298a:	683b      	ldr	r3, [r7, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	371c      	adds	r7, #28
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	40021000 	.word	0x40021000
 800299c:	00f42400 	.word	0x00f42400
 80029a0:	007a1200 	.word	0x007a1200
 80029a4:	08008664 	.word	0x08008664

080029a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029b0:	2300      	movs	r3, #0
 80029b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029b4:	2300      	movs	r3, #0
 80029b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d040      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029c8:	2b80      	cmp	r3, #128	@ 0x80
 80029ca:	d02a      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80029cc:	2b80      	cmp	r3, #128	@ 0x80
 80029ce:	d825      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80029d0:	2b60      	cmp	r3, #96	@ 0x60
 80029d2:	d026      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80029d4:	2b60      	cmp	r3, #96	@ 0x60
 80029d6:	d821      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80029d8:	2b40      	cmp	r3, #64	@ 0x40
 80029da:	d006      	beq.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x42>
 80029dc:	2b40      	cmp	r3, #64	@ 0x40
 80029de:	d81d      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d009      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80029e4:	2b20      	cmp	r3, #32
 80029e6:	d010      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80029e8:	e018      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029ea:	4b89      	ldr	r3, [pc, #548]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	4a88      	ldr	r2, [pc, #544]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029f6:	e015      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3304      	adds	r3, #4
 80029fc:	2100      	movs	r1, #0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 fb02 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002a04:	4603      	mov	r3, r0
 8002a06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a08:	e00c      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3320      	adds	r3, #32
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 fbed 	bl	80031f0 <RCCEx_PLLSAI2_Config>
 8002a16:	4603      	mov	r3, r0
 8002a18:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a1a:	e003      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	74fb      	strb	r3, [r7, #19]
      break;
 8002a20:	e000      	b.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002a22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a24:	7cfb      	ldrb	r3, [r7, #19]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10b      	bne.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a2a:	4b79      	ldr	r3, [pc, #484]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a30:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a38:	4975      	ldr	r1, [pc, #468]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002a40:	e001      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a42:	7cfb      	ldrb	r3, [r7, #19]
 8002a44:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d047      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a5a:	d030      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a60:	d82a      	bhi.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002a62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a66:	d02a      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a6c:	d824      	bhi.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a72:	d008      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a78:	d81e      	bhi.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a82:	d010      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002a84:	e018      	b.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a86:	4b62      	ldr	r3, [pc, #392]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	4a61      	ldr	r2, [pc, #388]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a90:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a92:	e015      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3304      	adds	r3, #4
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 fab4 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002aa4:	e00c      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	3320      	adds	r3, #32
 8002aaa:	2100      	movs	r1, #0
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fb9f 	bl	80031f0 <RCCEx_PLLSAI2_Config>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ab6:	e003      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	74fb      	strb	r3, [r7, #19]
      break;
 8002abc:	e000      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002abe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ac0:	7cfb      	ldrb	r3, [r7, #19]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10b      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ac6:	4b52      	ldr	r3, [pc, #328]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ac8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002acc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	494e      	ldr	r1, [pc, #312]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002adc:	e001      	b.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ade:	7cfb      	ldrb	r3, [r7, #19]
 8002ae0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 809f 	beq.w	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002af0:	2300      	movs	r3, #0
 8002af2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002af4:	4b46      	ldr	r3, [pc, #280]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002b04:	2300      	movs	r3, #0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00d      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b0a:	4b41      	ldr	r3, [pc, #260]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0e:	4a40      	ldr	r2, [pc, #256]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b14:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b16:	4b3e      	ldr	r3, [pc, #248]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b22:	2301      	movs	r3, #1
 8002b24:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b26:	4b3b      	ldr	r3, [pc, #236]	@ (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b32:	f7fe fccd 	bl	80014d0 <HAL_GetTick>
 8002b36:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b38:	e009      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b3a:	f7fe fcc9 	bl	80014d0 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d902      	bls.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	74fb      	strb	r3, [r7, #19]
        break;
 8002b4c:	e005      	b.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b4e:	4b31      	ldr	r3, [pc, #196]	@ (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0ef      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002b5a:	7cfb      	ldrb	r3, [r7, #19]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d15b      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b6a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d01f      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d019      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b7e:	4b24      	ldr	r3, [pc, #144]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b88:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b8a:	4b21      	ldr	r3, [pc, #132]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b90:	4a1f      	ldr	r2, [pc, #124]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002baa:	4a19      	ldr	r2, [pc, #100]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d016      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fc88 	bl	80014d0 <HAL_GetTick>
 8002bc0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bc2:	e00b      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc4:	f7fe fc84 	bl	80014d0 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d902      	bls.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	74fb      	strb	r3, [r7, #19]
            break;
 8002bda:	e006      	b.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0ec      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002bea:	7cfb      	ldrb	r3, [r7, #19]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10c      	bne.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf0:	4b07      	ldr	r3, [pc, #28]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c00:	4903      	ldr	r1, [pc, #12]	@ (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c08:	e008      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c0a:	7cfb      	ldrb	r3, [r7, #19]
 8002c0c:	74bb      	strb	r3, [r7, #18]
 8002c0e:	e005      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c1c:	7c7b      	ldrb	r3, [r7, #17]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d105      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c22:	4ba0      	ldr	r3, [pc, #640]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c26:	4a9f      	ldr	r2, [pc, #636]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c2c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00a      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c3a:	4b9a      	ldr	r3, [pc, #616]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c40:	f023 0203 	bic.w	r2, r3, #3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c48:	4996      	ldr	r1, [pc, #600]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c5c:	4b91      	ldr	r3, [pc, #580]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c62:	f023 020c 	bic.w	r2, r3, #12
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	498e      	ldr	r1, [pc, #568]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c7e:	4b89      	ldr	r3, [pc, #548]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c84:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8c:	4985      	ldr	r1, [pc, #532]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ca0:	4b80      	ldr	r3, [pc, #512]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ca6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cae:	497d      	ldr	r1, [pc, #500]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0310 	and.w	r3, r3, #16
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cc2:	4b78      	ldr	r3, [pc, #480]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd0:	4974      	ldr	r1, [pc, #464]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ce4:	4b6f      	ldr	r3, [pc, #444]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cf2:	496c      	ldr	r1, [pc, #432]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d06:	4b67      	ldr	r3, [pc, #412]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d14:	4963      	ldr	r1, [pc, #396]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00a      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d28:	4b5e      	ldr	r3, [pc, #376]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d36:	495b      	ldr	r1, [pc, #364]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00a      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d4a:	4b56      	ldr	r3, [pc, #344]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d50:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d58:	4952      	ldr	r1, [pc, #328]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00a      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d72:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7a:	494a      	ldr	r1, [pc, #296]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00a      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d8e:	4b45      	ldr	r3, [pc, #276]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9c:	4941      	ldr	r1, [pc, #260]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002db0:	4b3c      	ldr	r3, [pc, #240]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002db2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002db6:	f023 0203 	bic.w	r2, r3, #3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dbe:	4939      	ldr	r1, [pc, #228]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d028      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dd2:	4b34      	ldr	r3, [pc, #208]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dd8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002de0:	4930      	ldr	r1, [pc, #192]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002df0:	d106      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002df2:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	4a2b      	ldr	r2, [pc, #172]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002df8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dfc:	60d3      	str	r3, [r2, #12]
 8002dfe:	e011      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e08:	d10c      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2101      	movs	r1, #1
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 f8f9 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002e16:	4603      	mov	r3, r0
 8002e18:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e1a:	7cfb      	ldrb	r3, [r7, #19]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002e20:	7cfb      	ldrb	r3, [r7, #19]
 8002e22:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d04d      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e38:	d108      	bne.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e40:	4a18      	ldr	r2, [pc, #96]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e46:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002e4a:	e012      	b.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002e4c:	4b15      	ldr	r3, [pc, #84]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e52:	4a14      	ldr	r2, [pc, #80]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e58:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002e5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e6a:	490e      	ldr	r1, [pc, #56]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e7a:	d106      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a08      	ldr	r2, [pc, #32]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e86:	60d3      	str	r3, [r2, #12]
 8002e88:	e020      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e92:	d109      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e94:	4b03      	ldr	r3, [pc, #12]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	4a02      	ldr	r2, [pc, #8]	@ (8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e9e:	60d3      	str	r3, [r2, #12]
 8002ea0:	e014      	b.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002ea2:	bf00      	nop
 8002ea4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002eac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002eb0:	d10c      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	2101      	movs	r1, #1
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 f8a5 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ec2:	7cfb      	ldrb	r3, [r7, #19]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002ec8:	7cfb      	ldrb	r3, [r7, #19]
 8002eca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d028      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ed8:	4b4a      	ldr	r3, [pc, #296]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ede:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ee6:	4947      	ldr	r1, [pc, #284]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ef2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ef6:	d106      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ef8:	4b42      	ldr	r3, [pc, #264]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	4a41      	ldr	r2, [pc, #260]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002efe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f02:	60d3      	str	r3, [r2, #12]
 8002f04:	e011      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f0e:	d10c      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3304      	adds	r3, #4
 8002f14:	2101      	movs	r1, #1
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 f876 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f20:	7cfb      	ldrb	r3, [r7, #19]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01e      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f36:	4b33      	ldr	r3, [pc, #204]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f3c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f46:	492f      	ldr	r1, [pc, #188]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2102      	movs	r1, #2
 8002f60:	4618      	mov	r0, r3
 8002f62:	f000 f851 	bl	8003008 <RCCEx_PLLSAI1_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00b      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f80:	4b20      	ldr	r3, [pc, #128]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f86:	f023 0204 	bic.w	r2, r3, #4
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f90:	491c      	ldr	r1, [pc, #112]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00b      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002fa4:	4b17      	ldr	r3, [pc, #92]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fa6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002faa:	f023 0218 	bic.w	r2, r3, #24
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb4:	4913      	ldr	r1, [pc, #76]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d017      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fd8:	490a      	ldr	r1, [pc, #40]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fe6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fea:	d105      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fec:	4b05      	ldr	r3, [pc, #20]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	4a04      	ldr	r2, [pc, #16]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ff2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ff6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ff8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40021000 	.word	0x40021000

08003008 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003016:	4b72      	ldr	r3, [pc, #456]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00e      	beq.n	8003040 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003022:	4b6f      	ldr	r3, [pc, #444]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f003 0203 	and.w	r2, r3, #3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d103      	bne.n	800303a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
       ||
 8003036:	2b00      	cmp	r3, #0
 8003038:	d142      	bne.n	80030c0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	73fb      	strb	r3, [r7, #15]
 800303e:	e03f      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d018      	beq.n	800307a <RCCEx_PLLSAI1_Config+0x72>
 8003048:	2b03      	cmp	r3, #3
 800304a:	d825      	bhi.n	8003098 <RCCEx_PLLSAI1_Config+0x90>
 800304c:	2b01      	cmp	r3, #1
 800304e:	d002      	beq.n	8003056 <RCCEx_PLLSAI1_Config+0x4e>
 8003050:	2b02      	cmp	r3, #2
 8003052:	d009      	beq.n	8003068 <RCCEx_PLLSAI1_Config+0x60>
 8003054:	e020      	b.n	8003098 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003056:	4b62      	ldr	r3, [pc, #392]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d11d      	bne.n	800309e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003066:	e01a      	b.n	800309e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003068:	4b5d      	ldr	r3, [pc, #372]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003070:	2b00      	cmp	r3, #0
 8003072:	d116      	bne.n	80030a2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003078:	e013      	b.n	80030a2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800307a:	4b59      	ldr	r3, [pc, #356]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10f      	bne.n	80030a6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003086:	4b56      	ldr	r3, [pc, #344]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d109      	bne.n	80030a6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003096:	e006      	b.n	80030a6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	73fb      	strb	r3, [r7, #15]
      break;
 800309c:	e004      	b.n	80030a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800309e:	bf00      	nop
 80030a0:	e002      	b.n	80030a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80030a2:	bf00      	nop
 80030a4:	e000      	b.n	80030a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80030a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d108      	bne.n	80030c0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80030ae:	4b4c      	ldr	r3, [pc, #304]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f023 0203 	bic.w	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4949      	ldr	r1, [pc, #292]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f040 8086 	bne.w	80031d4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030c8:	4b45      	ldr	r3, [pc, #276]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a44      	ldr	r2, [pc, #272]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030d4:	f7fe f9fc 	bl	80014d0 <HAL_GetTick>
 80030d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030da:	e009      	b.n	80030f0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030dc:	f7fe f9f8 	bl	80014d0 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d902      	bls.n	80030f0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	73fb      	strb	r3, [r7, #15]
        break;
 80030ee:	e005      	b.n	80030fc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030f0:	4b3b      	ldr	r3, [pc, #236]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1ef      	bne.n	80030dc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80030fc:	7bfb      	ldrb	r3, [r7, #15]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d168      	bne.n	80031d4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d113      	bne.n	8003130 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003108:	4b35      	ldr	r3, [pc, #212]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800310a:	691a      	ldr	r2, [r3, #16]
 800310c:	4b35      	ldr	r3, [pc, #212]	@ (80031e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800310e:	4013      	ands	r3, r2
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6892      	ldr	r2, [r2, #8]
 8003114:	0211      	lsls	r1, r2, #8
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68d2      	ldr	r2, [r2, #12]
 800311a:	06d2      	lsls	r2, r2, #27
 800311c:	4311      	orrs	r1, r2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6852      	ldr	r2, [r2, #4]
 8003122:	3a01      	subs	r2, #1
 8003124:	0112      	lsls	r2, r2, #4
 8003126:	430a      	orrs	r2, r1
 8003128:	492d      	ldr	r1, [pc, #180]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800312a:	4313      	orrs	r3, r2
 800312c:	610b      	str	r3, [r1, #16]
 800312e:	e02d      	b.n	800318c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d115      	bne.n	8003162 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003136:	4b2a      	ldr	r3, [pc, #168]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003138:	691a      	ldr	r2, [r3, #16]
 800313a:	4b2b      	ldr	r3, [pc, #172]	@ (80031e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800313c:	4013      	ands	r3, r2
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6892      	ldr	r2, [r2, #8]
 8003142:	0211      	lsls	r1, r2, #8
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6912      	ldr	r2, [r2, #16]
 8003148:	0852      	lsrs	r2, r2, #1
 800314a:	3a01      	subs	r2, #1
 800314c:	0552      	lsls	r2, r2, #21
 800314e:	4311      	orrs	r1, r2
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6852      	ldr	r2, [r2, #4]
 8003154:	3a01      	subs	r2, #1
 8003156:	0112      	lsls	r2, r2, #4
 8003158:	430a      	orrs	r2, r1
 800315a:	4921      	ldr	r1, [pc, #132]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800315c:	4313      	orrs	r3, r2
 800315e:	610b      	str	r3, [r1, #16]
 8003160:	e014      	b.n	800318c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003162:	4b1f      	ldr	r3, [pc, #124]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	4b21      	ldr	r3, [pc, #132]	@ (80031ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6892      	ldr	r2, [r2, #8]
 800316e:	0211      	lsls	r1, r2, #8
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6952      	ldr	r2, [r2, #20]
 8003174:	0852      	lsrs	r2, r2, #1
 8003176:	3a01      	subs	r2, #1
 8003178:	0652      	lsls	r2, r2, #25
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6852      	ldr	r2, [r2, #4]
 8003180:	3a01      	subs	r2, #1
 8003182:	0112      	lsls	r2, r2, #4
 8003184:	430a      	orrs	r2, r1
 8003186:	4916      	ldr	r1, [pc, #88]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003188:	4313      	orrs	r3, r2
 800318a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800318c:	4b14      	ldr	r3, [pc, #80]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a13      	ldr	r2, [pc, #76]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003192:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003196:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003198:	f7fe f99a 	bl	80014d0 <HAL_GetTick>
 800319c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800319e:	e009      	b.n	80031b4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031a0:	f7fe f996 	bl	80014d0 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d902      	bls.n	80031b4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	73fb      	strb	r3, [r7, #15]
          break;
 80031b2:	e005      	b.n	80031c0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031b4:	4b0a      	ldr	r3, [pc, #40]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0ef      	beq.n	80031a0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d106      	bne.n	80031d4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031c6:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031c8:	691a      	ldr	r2, [r3, #16]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	4904      	ldr	r1, [pc, #16]	@ (80031e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	40021000 	.word	0x40021000
 80031e4:	07ff800f 	.word	0x07ff800f
 80031e8:	ff9f800f 	.word	0xff9f800f
 80031ec:	f9ff800f 	.word	0xf9ff800f

080031f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031fe:	4b72      	ldr	r3, [pc, #456]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00e      	beq.n	8003228 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800320a:	4b6f      	ldr	r3, [pc, #444]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	f003 0203 	and.w	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d103      	bne.n	8003222 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
       ||
 800321e:	2b00      	cmp	r3, #0
 8003220:	d142      	bne.n	80032a8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
 8003226:	e03f      	b.n	80032a8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b03      	cmp	r3, #3
 800322e:	d018      	beq.n	8003262 <RCCEx_PLLSAI2_Config+0x72>
 8003230:	2b03      	cmp	r3, #3
 8003232:	d825      	bhi.n	8003280 <RCCEx_PLLSAI2_Config+0x90>
 8003234:	2b01      	cmp	r3, #1
 8003236:	d002      	beq.n	800323e <RCCEx_PLLSAI2_Config+0x4e>
 8003238:	2b02      	cmp	r3, #2
 800323a:	d009      	beq.n	8003250 <RCCEx_PLLSAI2_Config+0x60>
 800323c:	e020      	b.n	8003280 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800323e:	4b62      	ldr	r3, [pc, #392]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d11d      	bne.n	8003286 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800324e:	e01a      	b.n	8003286 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003250:	4b5d      	ldr	r3, [pc, #372]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003258:	2b00      	cmp	r3, #0
 800325a:	d116      	bne.n	800328a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003260:	e013      	b.n	800328a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003262:	4b59      	ldr	r3, [pc, #356]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800326e:	4b56      	ldr	r3, [pc, #344]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800327e:	e006      	b.n	800328e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	73fb      	strb	r3, [r7, #15]
      break;
 8003284:	e004      	b.n	8003290 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003286:	bf00      	nop
 8003288:	e002      	b.n	8003290 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800328a:	bf00      	nop
 800328c:	e000      	b.n	8003290 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800328e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003290:	7bfb      	ldrb	r3, [r7, #15]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d108      	bne.n	80032a8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003296:	4b4c      	ldr	r3, [pc, #304]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f023 0203 	bic.w	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4949      	ldr	r1, [pc, #292]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f040 8086 	bne.w	80033bc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80032b0:	4b45      	ldr	r3, [pc, #276]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a44      	ldr	r2, [pc, #272]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80032b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032bc:	f7fe f908 	bl	80014d0 <HAL_GetTick>
 80032c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032c2:	e009      	b.n	80032d8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032c4:	f7fe f904 	bl	80014d0 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d902      	bls.n	80032d8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	73fb      	strb	r3, [r7, #15]
        break;
 80032d6:	e005      	b.n	80032e4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032d8:	4b3b      	ldr	r3, [pc, #236]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1ef      	bne.n	80032c4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d168      	bne.n	80033bc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d113      	bne.n	8003318 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032f0:	4b35      	ldr	r3, [pc, #212]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	4b35      	ldr	r3, [pc, #212]	@ (80033cc <RCCEx_PLLSAI2_Config+0x1dc>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6892      	ldr	r2, [r2, #8]
 80032fc:	0211      	lsls	r1, r2, #8
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	68d2      	ldr	r2, [r2, #12]
 8003302:	06d2      	lsls	r2, r2, #27
 8003304:	4311      	orrs	r1, r2
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	6852      	ldr	r2, [r2, #4]
 800330a:	3a01      	subs	r2, #1
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	430a      	orrs	r2, r1
 8003310:	492d      	ldr	r1, [pc, #180]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003312:	4313      	orrs	r3, r2
 8003314:	614b      	str	r3, [r1, #20]
 8003316:	e02d      	b.n	8003374 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d115      	bne.n	800334a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800331e:	4b2a      	ldr	r3, [pc, #168]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003320:	695a      	ldr	r2, [r3, #20]
 8003322:	4b2b      	ldr	r3, [pc, #172]	@ (80033d0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003324:	4013      	ands	r3, r2
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	6892      	ldr	r2, [r2, #8]
 800332a:	0211      	lsls	r1, r2, #8
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6912      	ldr	r2, [r2, #16]
 8003330:	0852      	lsrs	r2, r2, #1
 8003332:	3a01      	subs	r2, #1
 8003334:	0552      	lsls	r2, r2, #21
 8003336:	4311      	orrs	r1, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6852      	ldr	r2, [r2, #4]
 800333c:	3a01      	subs	r2, #1
 800333e:	0112      	lsls	r2, r2, #4
 8003340:	430a      	orrs	r2, r1
 8003342:	4921      	ldr	r1, [pc, #132]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003344:	4313      	orrs	r3, r2
 8003346:	614b      	str	r3, [r1, #20]
 8003348:	e014      	b.n	8003374 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800334a:	4b1f      	ldr	r3, [pc, #124]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	4b21      	ldr	r3, [pc, #132]	@ (80033d4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003350:	4013      	ands	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6892      	ldr	r2, [r2, #8]
 8003356:	0211      	lsls	r1, r2, #8
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6952      	ldr	r2, [r2, #20]
 800335c:	0852      	lsrs	r2, r2, #1
 800335e:	3a01      	subs	r2, #1
 8003360:	0652      	lsls	r2, r2, #25
 8003362:	4311      	orrs	r1, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6852      	ldr	r2, [r2, #4]
 8003368:	3a01      	subs	r2, #1
 800336a:	0112      	lsls	r2, r2, #4
 800336c:	430a      	orrs	r2, r1
 800336e:	4916      	ldr	r1, [pc, #88]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003370:	4313      	orrs	r3, r2
 8003372:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003374:	4b14      	ldr	r3, [pc, #80]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a13      	ldr	r2, [pc, #76]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800337a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800337e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003380:	f7fe f8a6 	bl	80014d0 <HAL_GetTick>
 8003384:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003386:	e009      	b.n	800339c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003388:	f7fe f8a2 	bl	80014d0 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b02      	cmp	r3, #2
 8003394:	d902      	bls.n	800339c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	73fb      	strb	r3, [r7, #15]
          break;
 800339a:	e005      	b.n	80033a8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800339c:	4b0a      	ldr	r3, [pc, #40]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0ef      	beq.n	8003388 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d106      	bne.n	80033bc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80033ae:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033b0:	695a      	ldr	r2, [r3, #20]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	4904      	ldr	r1, [pc, #16]	@ (80033c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40021000 	.word	0x40021000
 80033cc:	07ff800f 	.word	0x07ff800f
 80033d0:	ff9f800f 	.word	0xff9f800f
 80033d4:	f9ff800f 	.word	0xf9ff800f

080033d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e095      	b.n	8003516 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d108      	bne.n	8003404 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033fa:	d009      	beq.n	8003410 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	61da      	str	r2, [r3, #28]
 8003402:	e005      	b.n	8003410 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d106      	bne.n	8003430 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fd fe5e 	bl	80010ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003446:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003450:	d902      	bls.n	8003458 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003452:	2300      	movs	r3, #0
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	e002      	b.n	800345e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003458:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800345c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003466:	d007      	beq.n	8003478 <HAL_SPI_Init+0xa0>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003470:	d002      	beq.n	8003478 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	431a      	orrs	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ba:	ea42 0103 	orr.w	r1, r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	699b      	ldr	r3, [r3, #24]
 80034d2:	0c1b      	lsrs	r3, r3, #16
 80034d4:	f003 0204 	and.w	r2, r3, #4
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034dc:	f003 0310 	and.w	r3, r3, #16
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80034f4:	ea42 0103 	orr.w	r1, r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b088      	sub	sp, #32
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	603b      	str	r3, [r7, #0]
 800352a:	4613      	mov	r3, r2
 800352c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800352e:	f7fd ffcf 	bl	80014d0 <HAL_GetTick>
 8003532:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003534:	88fb      	ldrh	r3, [r7, #6]
 8003536:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003544:	2302      	movs	r3, #2
 8003546:	e15c      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d002      	beq.n	8003554 <HAL_SPI_Transmit+0x36>
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e154      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800355e:	2b01      	cmp	r3, #1
 8003560:	d101      	bne.n	8003566 <HAL_SPI_Transmit+0x48>
 8003562:	2302      	movs	r3, #2
 8003564:	e14d      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2203      	movs	r2, #3
 8003572:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	88fa      	ldrh	r2, [r7, #6]
 8003586:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	88fa      	ldrh	r2, [r7, #6]
 800358c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035b8:	d10f      	bne.n	80035da <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e4:	2b40      	cmp	r3, #64	@ 0x40
 80035e6:	d007      	beq.n	80035f8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003600:	d952      	bls.n	80036a8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <HAL_SPI_Transmit+0xf2>
 800360a:	8b7b      	ldrh	r3, [r7, #26]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d145      	bne.n	800369c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003614:	881a      	ldrh	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003620:	1c9a      	adds	r2, r3, #2
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800362a:	b29b      	uxth	r3, r3
 800362c:	3b01      	subs	r3, #1
 800362e:	b29a      	uxth	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003634:	e032      	b.n	800369c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b02      	cmp	r3, #2
 8003642:	d112      	bne.n	800366a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003648:	881a      	ldrh	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003654:	1c9a      	adds	r2, r3, #2
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800365e:	b29b      	uxth	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003668:	e018      	b.n	800369c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800366a:	f7fd ff31 	bl	80014d0 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d803      	bhi.n	8003682 <HAL_SPI_Transmit+0x164>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003680:	d102      	bne.n	8003688 <HAL_SPI_Transmit+0x16a>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d109      	bne.n	800369c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e0b2      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1c7      	bne.n	8003636 <HAL_SPI_Transmit+0x118>
 80036a6:	e083      	b.n	80037b0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d002      	beq.n	80036b6 <HAL_SPI_Transmit+0x198>
 80036b0:	8b7b      	ldrh	r3, [r7, #26]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d177      	bne.n	80037a6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d912      	bls.n	80036e6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	881a      	ldrh	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d0:	1c9a      	adds	r2, r3, #2
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036da:	b29b      	uxth	r3, r3
 80036dc:	3b02      	subs	r3, #2
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036e4:	e05f      	b.n	80037a6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	330c      	adds	r3, #12
 80036f0:	7812      	ldrb	r2, [r2, #0]
 80036f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003702:	b29b      	uxth	r3, r3
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800370c:	e04b      	b.n	80037a6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b02      	cmp	r3, #2
 800371a:	d12b      	bne.n	8003774 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	d912      	bls.n	800374c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372a:	881a      	ldrh	r2, [r3, #0]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003736:	1c9a      	adds	r2, r3, #2
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003740:	b29b      	uxth	r3, r3
 8003742:	3b02      	subs	r3, #2
 8003744:	b29a      	uxth	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800374a:	e02c      	b.n	80037a6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	330c      	adds	r3, #12
 8003756:	7812      	ldrb	r2, [r2, #0]
 8003758:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003772:	e018      	b.n	80037a6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003774:	f7fd feac 	bl	80014d0 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	d803      	bhi.n	800378c <HAL_SPI_Transmit+0x26e>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378a:	d102      	bne.n	8003792 <HAL_SPI_Transmit+0x274>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e02d      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1ae      	bne.n	800370e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037b0:	69fa      	ldr	r2, [r7, #28]
 80037b2:	6839      	ldr	r1, [r7, #0]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 fb65 	bl	8003e84 <SPI_EndRxTxTransaction>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2220      	movs	r2, #32
 80037c4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10a      	bne.n	80037e4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037ce:	2300      	movs	r3, #0
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	617b      	str	r3, [r7, #20]
 80037e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e000      	b.n	8003802 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003800:	2300      	movs	r3, #0
  }
}
 8003802:	4618      	mov	r0, r3
 8003804:	3720      	adds	r7, #32
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b08a      	sub	sp, #40	@ 0x28
 800380e:	af00      	add	r7, sp, #0
 8003810:	60f8      	str	r0, [r7, #12]
 8003812:	60b9      	str	r1, [r7, #8]
 8003814:	607a      	str	r2, [r7, #4]
 8003816:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003818:	2301      	movs	r3, #1
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800381c:	f7fd fe58 	bl	80014d0 <HAL_GetTick>
 8003820:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003828:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003830:	887b      	ldrh	r3, [r7, #2]
 8003832:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003834:	887b      	ldrh	r3, [r7, #2]
 8003836:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003838:	7ffb      	ldrb	r3, [r7, #31]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d00c      	beq.n	8003858 <HAL_SPI_TransmitReceive+0x4e>
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003844:	d106      	bne.n	8003854 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <HAL_SPI_TransmitReceive+0x4a>
 800384e:	7ffb      	ldrb	r3, [r7, #31]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d001      	beq.n	8003858 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003854:	2302      	movs	r3, #2
 8003856:	e1f3      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d005      	beq.n	800386a <HAL_SPI_TransmitReceive+0x60>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <HAL_SPI_TransmitReceive+0x60>
 8003864:	887b      	ldrh	r3, [r7, #2]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e1e8      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_SPI_TransmitReceive+0x72>
 8003878:	2302      	movs	r3, #2
 800387a:	e1e1      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800388a:	b2db      	uxtb	r3, r3
 800388c:	2b04      	cmp	r3, #4
 800388e:	d003      	beq.n	8003898 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2205      	movs	r2, #5
 8003894:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	887a      	ldrh	r2, [r7, #2]
 80038be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	887a      	ldrh	r2, [r7, #2]
 80038c4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038da:	d802      	bhi.n	80038e2 <HAL_SPI_TransmitReceive+0xd8>
 80038dc:	8abb      	ldrh	r3, [r7, #20]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d908      	bls.n	80038f4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	e007      	b.n	8003904 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003902:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390e:	2b40      	cmp	r3, #64	@ 0x40
 8003910:	d007      	beq.n	8003922 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003920:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800392a:	f240 8083 	bls.w	8003a34 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_SPI_TransmitReceive+0x132>
 8003936:	8afb      	ldrh	r3, [r7, #22]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d16f      	bne.n	8003a1c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003940:	881a      	ldrh	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394c:	1c9a      	adds	r2, r3, #2
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003956:	b29b      	uxth	r3, r3
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003960:	e05c      	b.n	8003a1c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b02      	cmp	r3, #2
 800396e:	d11b      	bne.n	80039a8 <HAL_SPI_TransmitReceive+0x19e>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d016      	beq.n	80039a8 <HAL_SPI_TransmitReceive+0x19e>
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	2b01      	cmp	r3, #1
 800397e:	d113      	bne.n	80039a8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	881a      	ldrh	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	1c9a      	adds	r2, r3, #2
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d11c      	bne.n	80039f0 <HAL_SPI_TransmitReceive+0x1e6>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039bc:	b29b      	uxth	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039cc:	b292      	uxth	r2, r2
 80039ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	1c9a      	adds	r2, r3, #2
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039ec:	2301      	movs	r3, #1
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039f0:	f7fd fd6e 	bl	80014d0 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	6a3b      	ldr	r3, [r7, #32]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d80d      	bhi.n	8003a1c <HAL_SPI_TransmitReceive+0x212>
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a06:	d009      	beq.n	8003a1c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e111      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d19d      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x158>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d197      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x158>
 8003a32:	e0e5      	b.n	8003c00 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d003      	beq.n	8003a44 <HAL_SPI_TransmitReceive+0x23a>
 8003a3c:	8afb      	ldrh	r3, [r7, #22]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	f040 80d1 	bne.w	8003be6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d912      	bls.n	8003a74 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a52:	881a      	ldrh	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5e:	1c9a      	adds	r2, r3, #2
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	3b02      	subs	r3, #2
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a72:	e0b8      	b.n	8003be6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	330c      	adds	r3, #12
 8003a7e:	7812      	ldrb	r2, [r2, #0]
 8003a80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a86:	1c5a      	adds	r2, r3, #1
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9a:	e0a4      	b.n	8003be6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d134      	bne.n	8003b14 <HAL_SPI_TransmitReceive+0x30a>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d02f      	beq.n	8003b14 <HAL_SPI_TransmitReceive+0x30a>
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d12c      	bne.n	8003b14 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d912      	bls.n	8003aea <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	881a      	ldrh	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	1c9a      	adds	r2, r3, #2
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b02      	subs	r3, #2
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ae8:	e012      	b.n	8003b10 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	330c      	adds	r3, #12
 8003af4:	7812      	ldrb	r2, [r2, #0]
 8003af6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d148      	bne.n	8003bb4 <HAL_SPI_TransmitReceive+0x3aa>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d042      	beq.n	8003bb4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d923      	bls.n	8003b82 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b44:	b292      	uxth	r2, r2
 8003b46:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	1c9a      	adds	r2, r3, #2
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b02      	subs	r3, #2
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d81f      	bhi.n	8003bb0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b7e:	605a      	str	r2, [r3, #4]
 8003b80:	e016      	b.n	8003bb0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f103 020c 	add.w	r2, r3, #12
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b98:	1c5a      	adds	r2, r3, #1
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003bb4:	f7fd fc8c 	bl	80014d0 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d803      	bhi.n	8003bcc <HAL_SPI_TransmitReceive+0x3c2>
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bca:	d102      	bne.n	8003bd2 <HAL_SPI_TransmitReceive+0x3c8>
 8003bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d109      	bne.n	8003be6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e02c      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f47f af55 	bne.w	8003a9c <HAL_SPI_TransmitReceive+0x292>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f47f af4e 	bne.w	8003a9c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c00:	6a3a      	ldr	r2, [r7, #32]
 8003c02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f93d 	bl	8003e84 <SPI_EndRxTxTransaction>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e00e      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
  }
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3728      	adds	r7, #40	@ 0x28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b088      	sub	sp, #32
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c58:	f7fd fc3a 	bl	80014d0 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	4413      	add	r3, r2
 8003c66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c68:	f7fd fc32 	bl	80014d0 <HAL_GetTick>
 8003c6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c6e:	4b39      	ldr	r3, [pc, #228]	@ (8003d54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	015b      	lsls	r3, r3, #5
 8003c74:	0d1b      	lsrs	r3, r3, #20
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	fb02 f303 	mul.w	r3, r2, r3
 8003c7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c7e:	e054      	b.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d050      	beq.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c88:	f7fd fc22 	bl	80014d0 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	69fa      	ldr	r2, [r7, #28]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d902      	bls.n	8003c9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d13d      	bne.n	8003d1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cb6:	d111      	bne.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cc0:	d004      	beq.n	8003ccc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cca:	d107      	bne.n	8003cdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ce4:	d10f      	bne.n	8003d06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e017      	b.n	8003d4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4013      	ands	r3, r2
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	bf0c      	ite	eq
 8003d3a:	2301      	moveq	r3, #1
 8003d3c:	2300      	movne	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	461a      	mov	r2, r3
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d19b      	bne.n	8003c80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	20040000 	.word	0x20040000

08003d58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b08a      	sub	sp, #40	@ 0x28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d6a:	f7fd fbb1 	bl	80014d0 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d72:	1a9b      	subs	r3, r3, r2
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	4413      	add	r3, r2
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003d7a:	f7fd fba9 	bl	80014d0 <HAL_GetTick>
 8003d7e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	330c      	adds	r3, #12
 8003d86:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d88:	4b3d      	ldr	r3, [pc, #244]	@ (8003e80 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	00da      	lsls	r2, r3, #3
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	0d1b      	lsrs	r3, r3, #20
 8003d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9a:	fb02 f303 	mul.w	r3, r2, r3
 8003d9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003da0:	e060      	b.n	8003e64 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003da8:	d107      	bne.n	8003dba <SPI_WaitFifoStateUntilTimeout+0x62>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d104      	bne.n	8003dba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d050      	beq.n	8003e64 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dc2:	f7fd fb85 	bl	80014d0 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	6a3b      	ldr	r3, [r7, #32]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d902      	bls.n	8003dd8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d13d      	bne.n	8003e54 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003de6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003df0:	d111      	bne.n	8003e16 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dfa:	d004      	beq.n	8003e06 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e04:	d107      	bne.n	8003e16 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e1e:	d10f      	bne.n	8003e40 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e010      	b.n	8003e76 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d196      	bne.n	8003da2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3728      	adds	r7, #40	@ 0x28
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	20040000 	.word	0x20040000

08003e84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af02      	add	r7, sp, #8
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f7ff ff5b 	bl	8003d58 <SPI_WaitFifoStateUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d007      	beq.n	8003eb8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eac:	f043 0220 	orr.w	r2, r3, #32
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e027      	b.n	8003f08 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	9300      	str	r3, [sp, #0]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2180      	movs	r1, #128	@ 0x80
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f7ff fec0 	bl	8003c48 <SPI_WaitFlagStateUntilTimeout>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ed2:	f043 0220 	orr.w	r2, r3, #32
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e014      	b.n	8003f08 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f7ff ff34 	bl	8003d58 <SPI_WaitFifoStateUntilTimeout>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003efa:	f043 0220 	orr.w	r2, r3, #32
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e000      	b.n	8003f08 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e042      	b.n	8003fa8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d106      	bne.n	8003f3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7fd f91b 	bl	8001170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2224      	movs	r2, #36	@ 0x24
 8003f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0201 	bic.w	r2, r2, #1
 8003f50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 fc7c 	bl	8004858 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f97d 	bl	8004260 <UART_SetConfig>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d101      	bne.n	8003f70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e01b      	b.n	8003fa8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0201 	orr.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 fcfb 	bl	800499c <UART_CheckIdleState>
 8003fa6:	4603      	mov	r3, r0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b08a      	sub	sp, #40	@ 0x28
 8003fb4:	af02      	add	r7, sp, #8
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	603b      	str	r3, [r7, #0]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d17b      	bne.n	80040c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <HAL_UART_Transmit+0x26>
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e074      	b.n	80040c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2221      	movs	r2, #33	@ 0x21
 8003fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fea:	f7fd fa71 	bl	80014d0 <HAL_GetTick>
 8003fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	88fa      	ldrh	r2, [r7, #6]
 8003ffc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004008:	d108      	bne.n	800401c <HAL_UART_Transmit+0x6c>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d104      	bne.n	800401c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	61bb      	str	r3, [r7, #24]
 800401a:	e003      	b.n	8004024 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004024:	e030      	b.n	8004088 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2200      	movs	r2, #0
 800402e:	2180      	movs	r1, #128	@ 0x80
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 fd5d 	bl	8004af0 <UART_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e03d      	b.n	80040c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10b      	bne.n	8004066 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	881a      	ldrh	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800405a:	b292      	uxth	r2, r2
 800405c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	3302      	adds	r3, #2
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	e007      	b.n	8004076 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	781a      	ldrb	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	3301      	adds	r3, #1
 8004074:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800407c:	b29b      	uxth	r3, r3
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800408e:	b29b      	uxth	r3, r3
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1c8      	bne.n	8004026 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2200      	movs	r2, #0
 800409c:	2140      	movs	r1, #64	@ 0x40
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 fd26 	bl	8004af0 <UART_WaitOnFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d005      	beq.n	80040b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2220      	movs	r2, #32
 80040ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e006      	b.n	80040c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e000      	b.n	80040c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b08a      	sub	sp, #40	@ 0x28
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4613      	mov	r3, r2
 80040da:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	f040 80b6 	bne.w	8004254 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d002      	beq.n	80040f4 <HAL_UART_Receive+0x28>
 80040ee:	88fb      	ldrh	r3, [r7, #6]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0ae      	b.n	8004256 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2222      	movs	r2, #34	@ 0x22
 8004104:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800410e:	f7fd f9df 	bl	80014d0 <HAL_GetTick>
 8004112:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	88fa      	ldrh	r2, [r7, #6]
 8004118:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800412c:	d10e      	bne.n	800414c <HAL_UART_Receive+0x80>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d105      	bne.n	8004142 <HAL_UART_Receive+0x76>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800413c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004140:	e02d      	b.n	800419e <HAL_UART_Receive+0xd2>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	22ff      	movs	r2, #255	@ 0xff
 8004146:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800414a:	e028      	b.n	800419e <HAL_UART_Receive+0xd2>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_UART_Receive+0xa4>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d104      	bne.n	8004166 <HAL_UART_Receive+0x9a>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	22ff      	movs	r2, #255	@ 0xff
 8004160:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004164:	e01b      	b.n	800419e <HAL_UART_Receive+0xd2>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	227f      	movs	r2, #127	@ 0x7f
 800416a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800416e:	e016      	b.n	800419e <HAL_UART_Receive+0xd2>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004178:	d10d      	bne.n	8004196 <HAL_UART_Receive+0xca>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d104      	bne.n	800418c <HAL_UART_Receive+0xc0>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	227f      	movs	r2, #127	@ 0x7f
 8004186:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800418a:	e008      	b.n	800419e <HAL_UART_Receive+0xd2>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	223f      	movs	r2, #63	@ 0x3f
 8004190:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004194:	e003      	b.n	800419e <HAL_UART_Receive+0xd2>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80041a4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ae:	d108      	bne.n	80041c2 <HAL_UART_Receive+0xf6>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d104      	bne.n	80041c2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	61bb      	str	r3, [r7, #24]
 80041c0:	e003      	b.n	80041ca <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80041ca:	e037      	b.n	800423c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	2200      	movs	r2, #0
 80041d4:	2120      	movs	r1, #32
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 fc8a 	bl	8004af0 <UART_WaitOnFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e033      	b.n	8004256 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10c      	bne.n	800420e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80041fa:	b29a      	uxth	r2, r3
 80041fc:	8a7b      	ldrh	r3, [r7, #18]
 80041fe:	4013      	ands	r3, r2
 8004200:	b29a      	uxth	r2, r3
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	3302      	adds	r3, #2
 800420a:	61bb      	str	r3, [r7, #24]
 800420c:	e00d      	b.n	800422a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004214:	b29b      	uxth	r3, r3
 8004216:	b2da      	uxtb	r2, r3
 8004218:	8a7b      	ldrh	r3, [r7, #18]
 800421a:	b2db      	uxtb	r3, r3
 800421c:	4013      	ands	r3, r2
 800421e:	b2da      	uxtb	r2, r3
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	3301      	adds	r3, #1
 8004228:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004242:	b29b      	uxth	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1c1      	bne.n	80041cc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2220      	movs	r2, #32
 800424c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	e000      	b.n	8004256 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004254:	2302      	movs	r3, #2
  }
}
 8004256:	4618      	mov	r0, r3
 8004258:	3720      	adds	r7, #32
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004264:	b08c      	sub	sp, #48	@ 0x30
 8004266:	af00      	add	r7, sp, #0
 8004268:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800426a:	2300      	movs	r3, #0
 800426c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	431a      	orrs	r2, r3
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	431a      	orrs	r2, r3
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	4313      	orrs	r3, r2
 8004286:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	4baa      	ldr	r3, [pc, #680]	@ (8004538 <UART_SetConfig+0x2d8>)
 8004290:	4013      	ands	r3, r2
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	6812      	ldr	r2, [r2, #0]
 8004296:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004298:	430b      	orrs	r3, r1
 800429a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a9f      	ldr	r2, [pc, #636]	@ (800453c <UART_SetConfig+0x2dc>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d004      	beq.n	80042cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042c8:	4313      	orrs	r3, r2
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80042d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	6812      	ldr	r2, [r2, #0]
 80042de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ea:	f023 010f 	bic.w	r1, r3, #15
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a90      	ldr	r2, [pc, #576]	@ (8004540 <UART_SetConfig+0x2e0>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d125      	bne.n	8004350 <UART_SetConfig+0xf0>
 8004304:	4b8f      	ldr	r3, [pc, #572]	@ (8004544 <UART_SetConfig+0x2e4>)
 8004306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430a:	f003 0303 	and.w	r3, r3, #3
 800430e:	2b03      	cmp	r3, #3
 8004310:	d81a      	bhi.n	8004348 <UART_SetConfig+0xe8>
 8004312:	a201      	add	r2, pc, #4	@ (adr r2, 8004318 <UART_SetConfig+0xb8>)
 8004314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004318:	08004329 	.word	0x08004329
 800431c:	08004339 	.word	0x08004339
 8004320:	08004331 	.word	0x08004331
 8004324:	08004341 	.word	0x08004341
 8004328:	2301      	movs	r3, #1
 800432a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800432e:	e116      	b.n	800455e <UART_SetConfig+0x2fe>
 8004330:	2302      	movs	r3, #2
 8004332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004336:	e112      	b.n	800455e <UART_SetConfig+0x2fe>
 8004338:	2304      	movs	r3, #4
 800433a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800433e:	e10e      	b.n	800455e <UART_SetConfig+0x2fe>
 8004340:	2308      	movs	r3, #8
 8004342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004346:	e10a      	b.n	800455e <UART_SetConfig+0x2fe>
 8004348:	2310      	movs	r3, #16
 800434a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800434e:	e106      	b.n	800455e <UART_SetConfig+0x2fe>
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a7c      	ldr	r2, [pc, #496]	@ (8004548 <UART_SetConfig+0x2e8>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d138      	bne.n	80043cc <UART_SetConfig+0x16c>
 800435a:	4b7a      	ldr	r3, [pc, #488]	@ (8004544 <UART_SetConfig+0x2e4>)
 800435c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004360:	f003 030c 	and.w	r3, r3, #12
 8004364:	2b0c      	cmp	r3, #12
 8004366:	d82d      	bhi.n	80043c4 <UART_SetConfig+0x164>
 8004368:	a201      	add	r2, pc, #4	@ (adr r2, 8004370 <UART_SetConfig+0x110>)
 800436a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800436e:	bf00      	nop
 8004370:	080043a5 	.word	0x080043a5
 8004374:	080043c5 	.word	0x080043c5
 8004378:	080043c5 	.word	0x080043c5
 800437c:	080043c5 	.word	0x080043c5
 8004380:	080043b5 	.word	0x080043b5
 8004384:	080043c5 	.word	0x080043c5
 8004388:	080043c5 	.word	0x080043c5
 800438c:	080043c5 	.word	0x080043c5
 8004390:	080043ad 	.word	0x080043ad
 8004394:	080043c5 	.word	0x080043c5
 8004398:	080043c5 	.word	0x080043c5
 800439c:	080043c5 	.word	0x080043c5
 80043a0:	080043bd 	.word	0x080043bd
 80043a4:	2300      	movs	r3, #0
 80043a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043aa:	e0d8      	b.n	800455e <UART_SetConfig+0x2fe>
 80043ac:	2302      	movs	r3, #2
 80043ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043b2:	e0d4      	b.n	800455e <UART_SetConfig+0x2fe>
 80043b4:	2304      	movs	r3, #4
 80043b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ba:	e0d0      	b.n	800455e <UART_SetConfig+0x2fe>
 80043bc:	2308      	movs	r3, #8
 80043be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043c2:	e0cc      	b.n	800455e <UART_SetConfig+0x2fe>
 80043c4:	2310      	movs	r3, #16
 80043c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80043ca:	e0c8      	b.n	800455e <UART_SetConfig+0x2fe>
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a5e      	ldr	r2, [pc, #376]	@ (800454c <UART_SetConfig+0x2ec>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d125      	bne.n	8004422 <UART_SetConfig+0x1c2>
 80043d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004544 <UART_SetConfig+0x2e4>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043e0:	2b30      	cmp	r3, #48	@ 0x30
 80043e2:	d016      	beq.n	8004412 <UART_SetConfig+0x1b2>
 80043e4:	2b30      	cmp	r3, #48	@ 0x30
 80043e6:	d818      	bhi.n	800441a <UART_SetConfig+0x1ba>
 80043e8:	2b20      	cmp	r3, #32
 80043ea:	d00a      	beq.n	8004402 <UART_SetConfig+0x1a2>
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d814      	bhi.n	800441a <UART_SetConfig+0x1ba>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <UART_SetConfig+0x19a>
 80043f4:	2b10      	cmp	r3, #16
 80043f6:	d008      	beq.n	800440a <UART_SetConfig+0x1aa>
 80043f8:	e00f      	b.n	800441a <UART_SetConfig+0x1ba>
 80043fa:	2300      	movs	r3, #0
 80043fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004400:	e0ad      	b.n	800455e <UART_SetConfig+0x2fe>
 8004402:	2302      	movs	r3, #2
 8004404:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004408:	e0a9      	b.n	800455e <UART_SetConfig+0x2fe>
 800440a:	2304      	movs	r3, #4
 800440c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004410:	e0a5      	b.n	800455e <UART_SetConfig+0x2fe>
 8004412:	2308      	movs	r3, #8
 8004414:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004418:	e0a1      	b.n	800455e <UART_SetConfig+0x2fe>
 800441a:	2310      	movs	r3, #16
 800441c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004420:	e09d      	b.n	800455e <UART_SetConfig+0x2fe>
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a4a      	ldr	r2, [pc, #296]	@ (8004550 <UART_SetConfig+0x2f0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d125      	bne.n	8004478 <UART_SetConfig+0x218>
 800442c:	4b45      	ldr	r3, [pc, #276]	@ (8004544 <UART_SetConfig+0x2e4>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004432:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004436:	2bc0      	cmp	r3, #192	@ 0xc0
 8004438:	d016      	beq.n	8004468 <UART_SetConfig+0x208>
 800443a:	2bc0      	cmp	r3, #192	@ 0xc0
 800443c:	d818      	bhi.n	8004470 <UART_SetConfig+0x210>
 800443e:	2b80      	cmp	r3, #128	@ 0x80
 8004440:	d00a      	beq.n	8004458 <UART_SetConfig+0x1f8>
 8004442:	2b80      	cmp	r3, #128	@ 0x80
 8004444:	d814      	bhi.n	8004470 <UART_SetConfig+0x210>
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <UART_SetConfig+0x1f0>
 800444a:	2b40      	cmp	r3, #64	@ 0x40
 800444c:	d008      	beq.n	8004460 <UART_SetConfig+0x200>
 800444e:	e00f      	b.n	8004470 <UART_SetConfig+0x210>
 8004450:	2300      	movs	r3, #0
 8004452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004456:	e082      	b.n	800455e <UART_SetConfig+0x2fe>
 8004458:	2302      	movs	r3, #2
 800445a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800445e:	e07e      	b.n	800455e <UART_SetConfig+0x2fe>
 8004460:	2304      	movs	r3, #4
 8004462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004466:	e07a      	b.n	800455e <UART_SetConfig+0x2fe>
 8004468:	2308      	movs	r3, #8
 800446a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800446e:	e076      	b.n	800455e <UART_SetConfig+0x2fe>
 8004470:	2310      	movs	r3, #16
 8004472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004476:	e072      	b.n	800455e <UART_SetConfig+0x2fe>
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a35      	ldr	r2, [pc, #212]	@ (8004554 <UART_SetConfig+0x2f4>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d12a      	bne.n	80044d8 <UART_SetConfig+0x278>
 8004482:	4b30      	ldr	r3, [pc, #192]	@ (8004544 <UART_SetConfig+0x2e4>)
 8004484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004488:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800448c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004490:	d01a      	beq.n	80044c8 <UART_SetConfig+0x268>
 8004492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004496:	d81b      	bhi.n	80044d0 <UART_SetConfig+0x270>
 8004498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800449c:	d00c      	beq.n	80044b8 <UART_SetConfig+0x258>
 800449e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044a2:	d815      	bhi.n	80044d0 <UART_SetConfig+0x270>
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <UART_SetConfig+0x250>
 80044a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ac:	d008      	beq.n	80044c0 <UART_SetConfig+0x260>
 80044ae:	e00f      	b.n	80044d0 <UART_SetConfig+0x270>
 80044b0:	2300      	movs	r3, #0
 80044b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044b6:	e052      	b.n	800455e <UART_SetConfig+0x2fe>
 80044b8:	2302      	movs	r3, #2
 80044ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044be:	e04e      	b.n	800455e <UART_SetConfig+0x2fe>
 80044c0:	2304      	movs	r3, #4
 80044c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044c6:	e04a      	b.n	800455e <UART_SetConfig+0x2fe>
 80044c8:	2308      	movs	r3, #8
 80044ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044ce:	e046      	b.n	800455e <UART_SetConfig+0x2fe>
 80044d0:	2310      	movs	r3, #16
 80044d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80044d6:	e042      	b.n	800455e <UART_SetConfig+0x2fe>
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a17      	ldr	r2, [pc, #92]	@ (800453c <UART_SetConfig+0x2dc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d13a      	bne.n	8004558 <UART_SetConfig+0x2f8>
 80044e2:	4b18      	ldr	r3, [pc, #96]	@ (8004544 <UART_SetConfig+0x2e4>)
 80044e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044f0:	d01a      	beq.n	8004528 <UART_SetConfig+0x2c8>
 80044f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044f6:	d81b      	bhi.n	8004530 <UART_SetConfig+0x2d0>
 80044f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044fc:	d00c      	beq.n	8004518 <UART_SetConfig+0x2b8>
 80044fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004502:	d815      	bhi.n	8004530 <UART_SetConfig+0x2d0>
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <UART_SetConfig+0x2b0>
 8004508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800450c:	d008      	beq.n	8004520 <UART_SetConfig+0x2c0>
 800450e:	e00f      	b.n	8004530 <UART_SetConfig+0x2d0>
 8004510:	2300      	movs	r3, #0
 8004512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004516:	e022      	b.n	800455e <UART_SetConfig+0x2fe>
 8004518:	2302      	movs	r3, #2
 800451a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800451e:	e01e      	b.n	800455e <UART_SetConfig+0x2fe>
 8004520:	2304      	movs	r3, #4
 8004522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004526:	e01a      	b.n	800455e <UART_SetConfig+0x2fe>
 8004528:	2308      	movs	r3, #8
 800452a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800452e:	e016      	b.n	800455e <UART_SetConfig+0x2fe>
 8004530:	2310      	movs	r3, #16
 8004532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004536:	e012      	b.n	800455e <UART_SetConfig+0x2fe>
 8004538:	cfff69f3 	.word	0xcfff69f3
 800453c:	40008000 	.word	0x40008000
 8004540:	40013800 	.word	0x40013800
 8004544:	40021000 	.word	0x40021000
 8004548:	40004400 	.word	0x40004400
 800454c:	40004800 	.word	0x40004800
 8004550:	40004c00 	.word	0x40004c00
 8004554:	40005000 	.word	0x40005000
 8004558:	2310      	movs	r3, #16
 800455a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4aae      	ldr	r2, [pc, #696]	@ (800481c <UART_SetConfig+0x5bc>)
 8004564:	4293      	cmp	r3, r2
 8004566:	f040 8097 	bne.w	8004698 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800456a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800456e:	2b08      	cmp	r3, #8
 8004570:	d823      	bhi.n	80045ba <UART_SetConfig+0x35a>
 8004572:	a201      	add	r2, pc, #4	@ (adr r2, 8004578 <UART_SetConfig+0x318>)
 8004574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004578:	0800459d 	.word	0x0800459d
 800457c:	080045bb 	.word	0x080045bb
 8004580:	080045a5 	.word	0x080045a5
 8004584:	080045bb 	.word	0x080045bb
 8004588:	080045ab 	.word	0x080045ab
 800458c:	080045bb 	.word	0x080045bb
 8004590:	080045bb 	.word	0x080045bb
 8004594:	080045bb 	.word	0x080045bb
 8004598:	080045b3 	.word	0x080045b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800459c:	f7fe f918 	bl	80027d0 <HAL_RCC_GetPCLK1Freq>
 80045a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045a2:	e010      	b.n	80045c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045a4:	4b9e      	ldr	r3, [pc, #632]	@ (8004820 <UART_SetConfig+0x5c0>)
 80045a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045a8:	e00d      	b.n	80045c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045aa:	f7fe f879 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 80045ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80045b0:	e009      	b.n	80045c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80045b8:	e005      	b.n	80045c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80045c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8130 	beq.w	800482e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	4a94      	ldr	r2, [pc, #592]	@ (8004824 <UART_SetConfig+0x5c4>)
 80045d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045d8:	461a      	mov	r2, r3
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80045e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	4413      	add	r3, r2
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d305      	bcc.n	80045fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d903      	bls.n	8004606 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004604:	e113      	b.n	800482e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	2200      	movs	r2, #0
 800460a:	60bb      	str	r3, [r7, #8]
 800460c:	60fa      	str	r2, [r7, #12]
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	4a84      	ldr	r2, [pc, #528]	@ (8004824 <UART_SetConfig+0x5c4>)
 8004614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004618:	b29b      	uxth	r3, r3
 800461a:	2200      	movs	r2, #0
 800461c:	603b      	str	r3, [r7, #0]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004624:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004628:	f7fb fe3a 	bl	80002a0 <__aeabi_uldivmod>
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	4610      	mov	r0, r2
 8004632:	4619      	mov	r1, r3
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	f04f 0300 	mov.w	r3, #0
 800463c:	020b      	lsls	r3, r1, #8
 800463e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004642:	0202      	lsls	r2, r0, #8
 8004644:	6979      	ldr	r1, [r7, #20]
 8004646:	6849      	ldr	r1, [r1, #4]
 8004648:	0849      	lsrs	r1, r1, #1
 800464a:	2000      	movs	r0, #0
 800464c:	460c      	mov	r4, r1
 800464e:	4605      	mov	r5, r0
 8004650:	eb12 0804 	adds.w	r8, r2, r4
 8004654:	eb43 0905 	adc.w	r9, r3, r5
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	469a      	mov	sl, r3
 8004660:	4693      	mov	fp, r2
 8004662:	4652      	mov	r2, sl
 8004664:	465b      	mov	r3, fp
 8004666:	4640      	mov	r0, r8
 8004668:	4649      	mov	r1, r9
 800466a:	f7fb fe19 	bl	80002a0 <__aeabi_uldivmod>
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
 8004672:	4613      	mov	r3, r2
 8004674:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800467c:	d308      	bcc.n	8004690 <UART_SetConfig+0x430>
 800467e:	6a3b      	ldr	r3, [r7, #32]
 8004680:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004684:	d204      	bcs.n	8004690 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6a3a      	ldr	r2, [r7, #32]
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	e0ce      	b.n	800482e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004696:	e0ca      	b.n	800482e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046a0:	d166      	bne.n	8004770 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80046a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d827      	bhi.n	80046fa <UART_SetConfig+0x49a>
 80046aa:	a201      	add	r2, pc, #4	@ (adr r2, 80046b0 <UART_SetConfig+0x450>)
 80046ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b0:	080046d5 	.word	0x080046d5
 80046b4:	080046dd 	.word	0x080046dd
 80046b8:	080046e5 	.word	0x080046e5
 80046bc:	080046fb 	.word	0x080046fb
 80046c0:	080046eb 	.word	0x080046eb
 80046c4:	080046fb 	.word	0x080046fb
 80046c8:	080046fb 	.word	0x080046fb
 80046cc:	080046fb 	.word	0x080046fb
 80046d0:	080046f3 	.word	0x080046f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d4:	f7fe f87c 	bl	80027d0 <HAL_RCC_GetPCLK1Freq>
 80046d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046da:	e014      	b.n	8004706 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046dc:	f7fe f88e 	bl	80027fc <HAL_RCC_GetPCLK2Freq>
 80046e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046e2:	e010      	b.n	8004706 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e4:	4b4e      	ldr	r3, [pc, #312]	@ (8004820 <UART_SetConfig+0x5c0>)
 80046e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046e8:	e00d      	b.n	8004706 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ea:	f7fd ffd9 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 80046ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80046f0:	e009      	b.n	8004706 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80046f8:	e005      	b.n	8004706 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004704:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 8090 	beq.w	800482e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004712:	4a44      	ldr	r2, [pc, #272]	@ (8004824 <UART_SetConfig+0x5c4>)
 8004714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004718:	461a      	mov	r2, r3
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004720:	005a      	lsls	r2, r3, #1
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	085b      	lsrs	r3, r3, #1
 8004728:	441a      	add	r2, r3
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004732:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004734:	6a3b      	ldr	r3, [r7, #32]
 8004736:	2b0f      	cmp	r3, #15
 8004738:	d916      	bls.n	8004768 <UART_SetConfig+0x508>
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004740:	d212      	bcs.n	8004768 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	b29b      	uxth	r3, r3
 8004746:	f023 030f 	bic.w	r3, r3, #15
 800474a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	085b      	lsrs	r3, r3, #1
 8004750:	b29b      	uxth	r3, r3
 8004752:	f003 0307 	and.w	r3, r3, #7
 8004756:	b29a      	uxth	r2, r3
 8004758:	8bfb      	ldrh	r3, [r7, #30]
 800475a:	4313      	orrs	r3, r2
 800475c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	8bfa      	ldrh	r2, [r7, #30]
 8004764:	60da      	str	r2, [r3, #12]
 8004766:	e062      	b.n	800482e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800476e:	e05e      	b.n	800482e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004770:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004774:	2b08      	cmp	r3, #8
 8004776:	d828      	bhi.n	80047ca <UART_SetConfig+0x56a>
 8004778:	a201      	add	r2, pc, #4	@ (adr r2, 8004780 <UART_SetConfig+0x520>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047a5 	.word	0x080047a5
 8004784:	080047ad 	.word	0x080047ad
 8004788:	080047b5 	.word	0x080047b5
 800478c:	080047cb 	.word	0x080047cb
 8004790:	080047bb 	.word	0x080047bb
 8004794:	080047cb 	.word	0x080047cb
 8004798:	080047cb 	.word	0x080047cb
 800479c:	080047cb 	.word	0x080047cb
 80047a0:	080047c3 	.word	0x080047c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047a4:	f7fe f814 	bl	80027d0 <HAL_RCC_GetPCLK1Freq>
 80047a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80047aa:	e014      	b.n	80047d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047ac:	f7fe f826 	bl	80027fc <HAL_RCC_GetPCLK2Freq>
 80047b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80047b2:	e010      	b.n	80047d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004820 <UART_SetConfig+0x5c0>)
 80047b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80047b8:	e00d      	b.n	80047d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ba:	f7fd ff71 	bl	80026a0 <HAL_RCC_GetSysClockFreq>
 80047be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80047c0:	e009      	b.n	80047d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80047c8:	e005      	b.n	80047d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80047d4:	bf00      	nop
    }

    if (pclk != 0U)
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d028      	beq.n	800482e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e0:	4a10      	ldr	r2, [pc, #64]	@ (8004824 <UART_SetConfig+0x5c4>)
 80047e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047e6:	461a      	mov	r2, r3
 80047e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	085b      	lsrs	r3, r3, #1
 80047f4:	441a      	add	r2, r3
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80047fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	2b0f      	cmp	r3, #15
 8004804:	d910      	bls.n	8004828 <UART_SetConfig+0x5c8>
 8004806:	6a3b      	ldr	r3, [r7, #32]
 8004808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800480c:	d20c      	bcs.n	8004828 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	b29a      	uxth	r2, r3
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60da      	str	r2, [r3, #12]
 8004818:	e009      	b.n	800482e <UART_SetConfig+0x5ce>
 800481a:	bf00      	nop
 800481c:	40008000 	.word	0x40008000
 8004820:	00f42400 	.word	0x00f42400
 8004824:	08008694 	.word	0x08008694
      }
      else
      {
        ret = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	2201      	movs	r2, #1
 8004832:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	2201      	movs	r2, #1
 800483a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2200      	movs	r2, #0
 8004842:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	2200      	movs	r2, #0
 8004848:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800484a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800484e:	4618      	mov	r0, r3
 8004850:	3730      	adds	r7, #48	@ 0x30
 8004852:	46bd      	mov	sp, r7
 8004854:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004858 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00a      	beq.n	80048c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ca:	f003 0304 	and.w	r3, r3, #4
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ec:	f003 0310 	and.w	r3, r3, #16
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01a      	beq.n	800496e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004952:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004956:	d10a      	bne.n	800496e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	605a      	str	r2, [r3, #4]
  }
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b098      	sub	sp, #96	@ 0x60
 80049a0:	af02      	add	r7, sp, #8
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049ac:	f7fc fd90 	bl	80014d0 <HAL_GetTick>
 80049b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b08      	cmp	r3, #8
 80049be:	d12f      	bne.n	8004a20 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049c8:	2200      	movs	r2, #0
 80049ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f88e 	bl	8004af0 <UART_WaitOnFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d022      	beq.n	8004a20 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	461a      	mov	r2, r3
 80049f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e6      	bne.n	80049da <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e063      	b.n	8004ae8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0304 	and.w	r3, r3, #4
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d149      	bne.n	8004ac2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a2e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a36:	2200      	movs	r2, #0
 8004a38:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 f857 	bl	8004af0 <UART_WaitOnFlagUntilTimeout>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d03c      	beq.n	8004ac2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	e853 3f00 	ldrex	r3, [r3]
 8004a54:	623b      	str	r3, [r7, #32]
   return(result);
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	461a      	mov	r2, r3
 8004a64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a66:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a68:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a6e:	e841 2300 	strex	r3, r2, [r1]
 8004a72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1e6      	bne.n	8004a48 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3308      	adds	r3, #8
 8004a80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	e853 3f00 	ldrex	r3, [r3]
 8004a88:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f023 0301 	bic.w	r3, r3, #1
 8004a90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3308      	adds	r3, #8
 8004a98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a9a:	61fa      	str	r2, [r7, #28]
 8004a9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9e:	69b9      	ldr	r1, [r7, #24]
 8004aa0:	69fa      	ldr	r2, [r7, #28]
 8004aa2:	e841 2300 	strex	r3, r2, [r1]
 8004aa6:	617b      	str	r3, [r7, #20]
   return(result);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1e5      	bne.n	8004a7a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2220      	movs	r2, #32
 8004ab2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e012      	b.n	8004ae8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3758      	adds	r7, #88	@ 0x58
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	603b      	str	r3, [r7, #0]
 8004afc:	4613      	mov	r3, r2
 8004afe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b00:	e04f      	b.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b08:	d04b      	beq.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b0a:	f7fc fce1 	bl	80014d0 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d302      	bcc.n	8004b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e04e      	b.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d037      	beq.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b80      	cmp	r3, #128	@ 0x80
 8004b36:	d034      	beq.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	2b40      	cmp	r3, #64	@ 0x40
 8004b3c:	d031      	beq.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	69db      	ldr	r3, [r3, #28]
 8004b44:	f003 0308 	and.w	r3, r3, #8
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d110      	bne.n	8004b6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2208      	movs	r2, #8
 8004b52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f838 	bl	8004bca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2208      	movs	r2, #8
 8004b5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e029      	b.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69db      	ldr	r3, [r3, #28]
 8004b74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b7c:	d111      	bne.n	8004ba2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f000 f81e 	bl	8004bca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e00f      	b.n	8004bc2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	69da      	ldr	r2, [r3, #28]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	4013      	ands	r3, r2
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	bf0c      	ite	eq
 8004bb2:	2301      	moveq	r3, #1
 8004bb4:	2300      	movne	r3, #0
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	461a      	mov	r2, r3
 8004bba:	79fb      	ldrb	r3, [r7, #7]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d0a0      	beq.n	8004b02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b095      	sub	sp, #84	@ 0x54
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bda:	e853 3f00 	ldrex	r3, [r3]
 8004bde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	461a      	mov	r2, r3
 8004bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bf0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bf2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bf8:	e841 2300 	strex	r3, r2, [r1]
 8004bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1e6      	bne.n	8004bd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3308      	adds	r3, #8
 8004c0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	e853 3f00 	ldrex	r3, [r3]
 8004c12:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c1a:	f023 0301 	bic.w	r3, r3, #1
 8004c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3308      	adds	r3, #8
 8004c26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e3      	bne.n	8004c04 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d118      	bne.n	8004c76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	e853 3f00 	ldrex	r3, [r3]
 8004c50:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f023 0310 	bic.w	r3, r3, #16
 8004c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c62:	61bb      	str	r3, [r7, #24]
 8004c64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c66:	6979      	ldr	r1, [r7, #20]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	e841 2300 	strex	r3, r2, [r1]
 8004c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1e6      	bne.n	8004c44 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004c8a:	bf00      	nop
 8004c8c:	3754      	adds	r7, #84	@ 0x54
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b085      	sub	sp, #20
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d101      	bne.n	8004cac <HAL_UARTEx_DisableFifoMode+0x16>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	e027      	b.n	8004cfc <HAL_UARTEx_DisableFifoMode+0x66>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2224      	movs	r2, #36	@ 0x24
 8004cb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0201 	bic.w	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004cda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e02d      	b.n	8004d7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2224      	movs	r2, #36	@ 0x24
 8004d2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f022 0201 	bic.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f84f 	bl	8004e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e02d      	b.n	8004df8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2224      	movs	r2, #36	@ 0x24
 8004da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0201 	bic.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f811 	bl	8004e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d108      	bne.n	8004e22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004e20:	e031      	b.n	8004e86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004e22:	2308      	movs	r3, #8
 8004e24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004e26:	2308      	movs	r3, #8
 8004e28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	0e5b      	lsrs	r3, r3, #25
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	0f5b      	lsrs	r3, r3, #29
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	f003 0307 	and.w	r3, r3, #7
 8004e48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e4a:	7bbb      	ldrb	r3, [r7, #14]
 8004e4c:	7b3a      	ldrb	r2, [r7, #12]
 8004e4e:	4911      	ldr	r1, [pc, #68]	@ (8004e94 <UARTEx_SetNbDataToProcess+0x94>)
 8004e50:	5c8a      	ldrb	r2, [r1, r2]
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e56:	7b3a      	ldrb	r2, [r7, #12]
 8004e58:	490f      	ldr	r1, [pc, #60]	@ (8004e98 <UARTEx_SetNbDataToProcess+0x98>)
 8004e5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
 8004e6a:	7b7a      	ldrb	r2, [r7, #13]
 8004e6c:	4909      	ldr	r1, [pc, #36]	@ (8004e94 <UARTEx_SetNbDataToProcess+0x94>)
 8004e6e:	5c8a      	ldrb	r2, [r1, r2]
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e74:	7b7a      	ldrb	r2, [r7, #13]
 8004e76:	4908      	ldr	r1, [pc, #32]	@ (8004e98 <UARTEx_SetNbDataToProcess+0x98>)
 8004e78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004e86:	bf00      	nop
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	080086ac 	.word	0x080086ac
 8004e98:	080086b4 	.word	0x080086b4

08004e9c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004ea0:	4904      	ldr	r1, [pc, #16]	@ (8004eb4 <MX_FATFS_Init+0x18>)
 8004ea2:	4805      	ldr	r0, [pc, #20]	@ (8004eb8 <MX_FATFS_Init+0x1c>)
 8004ea4:	f002 fee6 	bl	8007c74 <FATFS_LinkDriver>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	461a      	mov	r2, r3
 8004eac:	4b03      	ldr	r3, [pc, #12]	@ (8004ebc <MX_FATFS_Init+0x20>)
 8004eae:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004eb0:	bf00      	nop
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	2004022c 	.word	0x2004022c
 8004eb8:	2004000c 	.word	0x2004000c
 8004ebc:	20040228 	.word	0x20040228

08004ec0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004ec4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 f9d1 	bl	8005284 <USER_SPI_initialize>
 8004ee2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 faaf 	bl	800545c <USER_SPI_status>
 8004efe:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60b9      	str	r1, [r7, #8]
 8004f10:	607a      	str	r2, [r7, #4]
 8004f12:	603b      	str	r3, [r7, #0]
 8004f14:	4603      	mov	r3, r0
 8004f16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004f18:	7bf8      	ldrb	r0, [r7, #15]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	68b9      	ldr	r1, [r7, #8]
 8004f20:	f000 fab2 	bl	8005488 <USER_SPI_read>
 8004f24:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b084      	sub	sp, #16
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
 8004f38:	603b      	str	r3, [r7, #0]
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004f3e:	7bf8      	ldrb	r0, [r7, #15]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	f000 fb05 	bl	8005554 <USER_SPI_write>
 8004f4a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	603a      	str	r2, [r7, #0]
 8004f5e:	71fb      	strb	r3, [r7, #7]
 8004f60:	460b      	mov	r3, r1
 8004f62:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004f64:	79b9      	ldrb	r1, [r7, #6]
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fb6e 	bl	800564c <USER_SPI_ioctl>
 8004f70:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004f84:	f7fc faa4 	bl	80014d0 <HAL_GetTick>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	4a04      	ldr	r2, [pc, #16]	@ (8004f9c <SPI_Timer_On+0x20>)
 8004f8c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004f8e:	4a04      	ldr	r2, [pc, #16]	@ (8004fa0 <SPI_Timer_On+0x24>)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6013      	str	r3, [r2, #0]
}
 8004f94:	bf00      	nop
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20040234 	.word	0x20040234
 8004fa0:	20040238 	.word	0x20040238

08004fa4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004fa8:	f7fc fa92 	bl	80014d0 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	4b06      	ldr	r3, [pc, #24]	@ (8004fc8 <SPI_Timer_Status+0x24>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	1ad2      	subs	r2, r2, r3
 8004fb4:	4b05      	ldr	r3, [pc, #20]	@ (8004fcc <SPI_Timer_Status+0x28>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	bf34      	ite	cc
 8004fbc:	2301      	movcc	r3, #1
 8004fbe:	2300      	movcs	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	20040234 	.word	0x20040234
 8004fcc:	20040238 	.word	0x20040238

08004fd0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af02      	add	r7, sp, #8
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004fda:	f107 020f 	add.w	r2, r7, #15
 8004fde:	1df9      	adds	r1, r7, #7
 8004fe0:	2332      	movs	r3, #50	@ 0x32
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	4804      	ldr	r0, [pc, #16]	@ (8004ff8 <xchg_spi+0x28>)
 8004fe8:	f7fe fc0f 	bl	800380a <HAL_SPI_TransmitReceive>
    return rxDat;
 8004fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20040094 	.word	0x20040094

08004ffc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004ffc:	b590      	push	{r4, r7, lr}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	e00a      	b.n	8005022 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	18d4      	adds	r4, r2, r3
 8005012:	20ff      	movs	r0, #255	@ 0xff
 8005014:	f7ff ffdc 	bl	8004fd0 <xchg_spi>
 8005018:	4603      	mov	r3, r0
 800501a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3301      	adds	r3, #1
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d3f0      	bcc.n	800500c <rcvr_spi_multi+0x10>
	}
}
 800502a:	bf00      	nop
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	bd90      	pop	{r4, r7, pc}

08005034 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	b29a      	uxth	r2, r3
 8005042:	f04f 33ff 	mov.w	r3, #4294967295
 8005046:	6879      	ldr	r1, [r7, #4]
 8005048:	4803      	ldr	r0, [pc, #12]	@ (8005058 <xmit_spi_multi+0x24>)
 800504a:	f7fe fa68 	bl	800351e <HAL_SPI_Transmit>
}
 800504e:	bf00      	nop
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20040094 	.word	0x20040094

0800505c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005064:	f7fc fa34 	bl	80014d0 <HAL_GetTick>
 8005068:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800506e:	20ff      	movs	r0, #255	@ 0xff
 8005070:	f7ff ffae 	bl	8004fd0 <xchg_spi>
 8005074:	4603      	mov	r3, r0
 8005076:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	2bff      	cmp	r3, #255	@ 0xff
 800507c:	d007      	beq.n	800508e <wait_ready+0x32>
 800507e:	f7fc fa27 	bl	80014d0 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	429a      	cmp	r2, r3
 800508c:	d8ef      	bhi.n	800506e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	2bff      	cmp	r3, #255	@ 0xff
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80050a6:	2201      	movs	r2, #1
 80050a8:	2110      	movs	r1, #16
 80050aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050ae:	f7fc fcb7 	bl	8001a20 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80050b2:	20ff      	movs	r0, #255	@ 0xff
 80050b4:	f7ff ff8c 	bl	8004fd0 <xchg_spi>

}
 80050b8:	bf00      	nop
 80050ba:	bd80      	pop	{r7, pc}

080050bc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80050c0:	2200      	movs	r2, #0
 80050c2:	2110      	movs	r1, #16
 80050c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80050c8:	f7fc fcaa 	bl	8001a20 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80050cc:	20ff      	movs	r0, #255	@ 0xff
 80050ce:	f7ff ff7f 	bl	8004fd0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80050d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80050d6:	f7ff ffc1 	bl	800505c <wait_ready>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <spiselect+0x28>
 80050e0:	2301      	movs	r3, #1
 80050e2:	e002      	b.n	80050ea <spiselect+0x2e>

	despiselect();
 80050e4:	f7ff ffdd 	bl	80050a2 <despiselect>
	return 0;	/* Timeout */
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	bd80      	pop	{r7, pc}

080050ee <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b084      	sub	sp, #16
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80050f8:	20c8      	movs	r0, #200	@ 0xc8
 80050fa:	f7ff ff3f 	bl	8004f7c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80050fe:	20ff      	movs	r0, #255	@ 0xff
 8005100:	f7ff ff66 	bl	8004fd0 <xchg_spi>
 8005104:	4603      	mov	r3, r0
 8005106:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005108:	7bfb      	ldrb	r3, [r7, #15]
 800510a:	2bff      	cmp	r3, #255	@ 0xff
 800510c:	d104      	bne.n	8005118 <rcvr_datablock+0x2a>
 800510e:	f7ff ff49 	bl	8004fa4 <SPI_Timer_Status>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1f2      	bne.n	80050fe <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2bfe      	cmp	r3, #254	@ 0xfe
 800511c:	d001      	beq.n	8005122 <rcvr_datablock+0x34>
 800511e:	2300      	movs	r3, #0
 8005120:	e00a      	b.n	8005138 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005122:	6839      	ldr	r1, [r7, #0]
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff ff69 	bl	8004ffc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800512a:	20ff      	movs	r0, #255	@ 0xff
 800512c:	f7ff ff50 	bl	8004fd0 <xchg_spi>
 8005130:	20ff      	movs	r0, #255	@ 0xff
 8005132:	f7ff ff4d 	bl	8004fd0 <xchg_spi>

	return 1;						/* Function succeeded */
 8005136:	2301      	movs	r3, #1
}
 8005138:	4618      	mov	r0, r3
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	460b      	mov	r3, r1
 800514a:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800514c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005150:	f7ff ff84 	bl	800505c <wait_ready>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <xmit_datablock+0x1e>
 800515a:	2300      	movs	r3, #0
 800515c:	e01e      	b.n	800519c <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800515e:	78fb      	ldrb	r3, [r7, #3]
 8005160:	4618      	mov	r0, r3
 8005162:	f7ff ff35 	bl	8004fd0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005166:	78fb      	ldrb	r3, [r7, #3]
 8005168:	2bfd      	cmp	r3, #253	@ 0xfd
 800516a:	d016      	beq.n	800519a <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800516c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f7ff ff5f 	bl	8005034 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005176:	20ff      	movs	r0, #255	@ 0xff
 8005178:	f7ff ff2a 	bl	8004fd0 <xchg_spi>
 800517c:	20ff      	movs	r0, #255	@ 0xff
 800517e:	f7ff ff27 	bl	8004fd0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005182:	20ff      	movs	r0, #255	@ 0xff
 8005184:	f7ff ff24 	bl	8004fd0 <xchg_spi>
 8005188:	4603      	mov	r3, r0
 800518a:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800518c:	7bfb      	ldrb	r3, [r7, #15]
 800518e:	f003 031f 	and.w	r3, r3, #31
 8005192:	2b05      	cmp	r3, #5
 8005194:	d001      	beq.n	800519a <xmit_datablock+0x5a>
 8005196:	2300      	movs	r3, #0
 8005198:	e000      	b.n	800519c <xmit_datablock+0x5c>
	}
	return 1;
 800519a:	2301      	movs	r3, #1
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	6039      	str	r1, [r7, #0]
 80051ae:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80051b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	da0e      	bge.n	80051d6 <send_cmd+0x32>
		cmd &= 0x7F;
 80051b8:	79fb      	ldrb	r3, [r7, #7]
 80051ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051be:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80051c0:	2100      	movs	r1, #0
 80051c2:	2037      	movs	r0, #55	@ 0x37
 80051c4:	f7ff ffee 	bl	80051a4 <send_cmd>
 80051c8:	4603      	mov	r3, r0
 80051ca:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80051cc:	7bbb      	ldrb	r3, [r7, #14]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d901      	bls.n	80051d6 <send_cmd+0x32>
 80051d2:	7bbb      	ldrb	r3, [r7, #14]
 80051d4:	e051      	b.n	800527a <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80051d6:	79fb      	ldrb	r3, [r7, #7]
 80051d8:	2b0c      	cmp	r3, #12
 80051da:	d008      	beq.n	80051ee <send_cmd+0x4a>
		despiselect();
 80051dc:	f7ff ff61 	bl	80050a2 <despiselect>
		if (!spiselect()) return 0xFF;
 80051e0:	f7ff ff6c 	bl	80050bc <spiselect>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d101      	bne.n	80051ee <send_cmd+0x4a>
 80051ea:	23ff      	movs	r3, #255	@ 0xff
 80051ec:	e045      	b.n	800527a <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80051ee:	79fb      	ldrb	r3, [r7, #7]
 80051f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7ff feea 	bl	8004fd0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	0e1b      	lsrs	r3, r3, #24
 8005200:	b2db      	uxtb	r3, r3
 8005202:	4618      	mov	r0, r3
 8005204:	f7ff fee4 	bl	8004fd0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	0c1b      	lsrs	r3, r3, #16
 800520c:	b2db      	uxtb	r3, r3
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff fede 	bl	8004fd0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	0a1b      	lsrs	r3, r3, #8
 8005218:	b2db      	uxtb	r3, r3
 800521a:	4618      	mov	r0, r3
 800521c:	f7ff fed8 	bl	8004fd0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	4618      	mov	r0, r3
 8005226:	f7ff fed3 	bl	8004fd0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800522a:	2301      	movs	r3, #1
 800522c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800522e:	79fb      	ldrb	r3, [r7, #7]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <send_cmd+0x94>
 8005234:	2395      	movs	r3, #149	@ 0x95
 8005236:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005238:	79fb      	ldrb	r3, [r7, #7]
 800523a:	2b08      	cmp	r3, #8
 800523c:	d101      	bne.n	8005242 <send_cmd+0x9e>
 800523e:	2387      	movs	r3, #135	@ 0x87
 8005240:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005242:	7bfb      	ldrb	r3, [r7, #15]
 8005244:	4618      	mov	r0, r3
 8005246:	f7ff fec3 	bl	8004fd0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	2b0c      	cmp	r3, #12
 800524e:	d102      	bne.n	8005256 <send_cmd+0xb2>
 8005250:	20ff      	movs	r0, #255	@ 0xff
 8005252:	f7ff febd 	bl	8004fd0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005256:	230a      	movs	r3, #10
 8005258:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800525a:	20ff      	movs	r0, #255	@ 0xff
 800525c:	f7ff feb8 	bl	8004fd0 <xchg_spi>
 8005260:	4603      	mov	r3, r0
 8005262:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005264:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005268:	2b00      	cmp	r3, #0
 800526a:	da05      	bge.n	8005278 <send_cmd+0xd4>
 800526c:	7bfb      	ldrb	r3, [r7, #15]
 800526e:	3b01      	subs	r3, #1
 8005270:	73fb      	strb	r3, [r7, #15]
 8005272:	7bfb      	ldrb	r3, [r7, #15]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1f0      	bne.n	800525a <send_cmd+0xb6>

	return res;							/* Return received response */
 8005278:	7bbb      	ldrb	r3, [r7, #14]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
	...

08005284 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005284:	b590      	push	{r4, r7, lr}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <USER_SPI_initialize+0x14>
 8005294:	2301      	movs	r3, #1
 8005296:	e0d6      	b.n	8005446 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005298:	4b6d      	ldr	r3, [pc, #436]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	b2db      	uxtb	r3, r3
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <USER_SPI_initialize+0x2a>
 80052a6:	4b6a      	ldr	r3, [pc, #424]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	e0cb      	b.n	8005446 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80052ae:	4b69      	ldr	r3, [pc, #420]	@ (8005454 <USER_SPI_initialize+0x1d0>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80052b8:	4b66      	ldr	r3, [pc, #408]	@ (8005454 <USER_SPI_initialize+0x1d0>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80052c0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80052c2:	230a      	movs	r3, #10
 80052c4:	73fb      	strb	r3, [r7, #15]
 80052c6:	e005      	b.n	80052d4 <USER_SPI_initialize+0x50>
 80052c8:	20ff      	movs	r0, #255	@ 0xff
 80052ca:	f7ff fe81 	bl	8004fd0 <xchg_spi>
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	3b01      	subs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f6      	bne.n	80052c8 <USER_SPI_initialize+0x44>

	ty = 0;
 80052da:	2300      	movs	r3, #0
 80052dc:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80052de:	2100      	movs	r1, #0
 80052e0:	2000      	movs	r0, #0
 80052e2:	f7ff ff5f 	bl	80051a4 <send_cmd>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	f040 808b 	bne.w	8005404 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80052ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052f2:	f7ff fe43 	bl	8004f7c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80052f6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80052fa:	2008      	movs	r0, #8
 80052fc:	f7ff ff52 	bl	80051a4 <send_cmd>
 8005300:	4603      	mov	r3, r0
 8005302:	2b01      	cmp	r3, #1
 8005304:	d151      	bne.n	80053aa <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005306:	2300      	movs	r3, #0
 8005308:	73fb      	strb	r3, [r7, #15]
 800530a:	e00d      	b.n	8005328 <USER_SPI_initialize+0xa4>
 800530c:	7bfc      	ldrb	r4, [r7, #15]
 800530e:	20ff      	movs	r0, #255	@ 0xff
 8005310:	f7ff fe5e 	bl	8004fd0 <xchg_spi>
 8005314:	4603      	mov	r3, r0
 8005316:	461a      	mov	r2, r3
 8005318:	f104 0310 	add.w	r3, r4, #16
 800531c:	443b      	add	r3, r7
 800531e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005322:	7bfb      	ldrb	r3, [r7, #15]
 8005324:	3301      	adds	r3, #1
 8005326:	73fb      	strb	r3, [r7, #15]
 8005328:	7bfb      	ldrb	r3, [r7, #15]
 800532a:	2b03      	cmp	r3, #3
 800532c:	d9ee      	bls.n	800530c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800532e:	7abb      	ldrb	r3, [r7, #10]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d167      	bne.n	8005404 <USER_SPI_initialize+0x180>
 8005334:	7afb      	ldrb	r3, [r7, #11]
 8005336:	2baa      	cmp	r3, #170	@ 0xaa
 8005338:	d164      	bne.n	8005404 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800533a:	bf00      	nop
 800533c:	f7ff fe32 	bl	8004fa4 <SPI_Timer_Status>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d007      	beq.n	8005356 <USER_SPI_initialize+0xd2>
 8005346:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800534a:	20a9      	movs	r0, #169	@ 0xa9
 800534c:	f7ff ff2a 	bl	80051a4 <send_cmd>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f2      	bne.n	800533c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005356:	f7ff fe25 	bl	8004fa4 <SPI_Timer_Status>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d051      	beq.n	8005404 <USER_SPI_initialize+0x180>
 8005360:	2100      	movs	r1, #0
 8005362:	203a      	movs	r0, #58	@ 0x3a
 8005364:	f7ff ff1e 	bl	80051a4 <send_cmd>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d14a      	bne.n	8005404 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800536e:	2300      	movs	r3, #0
 8005370:	73fb      	strb	r3, [r7, #15]
 8005372:	e00d      	b.n	8005390 <USER_SPI_initialize+0x10c>
 8005374:	7bfc      	ldrb	r4, [r7, #15]
 8005376:	20ff      	movs	r0, #255	@ 0xff
 8005378:	f7ff fe2a 	bl	8004fd0 <xchg_spi>
 800537c:	4603      	mov	r3, r0
 800537e:	461a      	mov	r2, r3
 8005380:	f104 0310 	add.w	r3, r4, #16
 8005384:	443b      	add	r3, r7
 8005386:	f803 2c08 	strb.w	r2, [r3, #-8]
 800538a:	7bfb      	ldrb	r3, [r7, #15]
 800538c:	3301      	adds	r3, #1
 800538e:	73fb      	strb	r3, [r7, #15]
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	2b03      	cmp	r3, #3
 8005394:	d9ee      	bls.n	8005374 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005396:	7a3b      	ldrb	r3, [r7, #8]
 8005398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <USER_SPI_initialize+0x120>
 80053a0:	230c      	movs	r3, #12
 80053a2:	e000      	b.n	80053a6 <USER_SPI_initialize+0x122>
 80053a4:	2304      	movs	r3, #4
 80053a6:	737b      	strb	r3, [r7, #13]
 80053a8:	e02c      	b.n	8005404 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80053aa:	2100      	movs	r1, #0
 80053ac:	20a9      	movs	r0, #169	@ 0xa9
 80053ae:	f7ff fef9 	bl	80051a4 <send_cmd>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d804      	bhi.n	80053c2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80053b8:	2302      	movs	r3, #2
 80053ba:	737b      	strb	r3, [r7, #13]
 80053bc:	23a9      	movs	r3, #169	@ 0xa9
 80053be:	73bb      	strb	r3, [r7, #14]
 80053c0:	e003      	b.n	80053ca <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80053c2:	2301      	movs	r3, #1
 80053c4:	737b      	strb	r3, [r7, #13]
 80053c6:	2301      	movs	r3, #1
 80053c8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80053ca:	bf00      	nop
 80053cc:	f7ff fdea 	bl	8004fa4 <SPI_Timer_Status>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d007      	beq.n	80053e6 <USER_SPI_initialize+0x162>
 80053d6:	7bbb      	ldrb	r3, [r7, #14]
 80053d8:	2100      	movs	r1, #0
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff fee2 	bl	80051a4 <send_cmd>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1f2      	bne.n	80053cc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80053e6:	f7ff fddd 	bl	8004fa4 <SPI_Timer_Status>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d007      	beq.n	8005400 <USER_SPI_initialize+0x17c>
 80053f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80053f4:	2010      	movs	r0, #16
 80053f6:	f7ff fed5 	bl	80051a4 <send_cmd>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <USER_SPI_initialize+0x180>
				ty = 0;
 8005400:	2300      	movs	r3, #0
 8005402:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005404:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <USER_SPI_initialize+0x1d4>)
 8005406:	7b7b      	ldrb	r3, [r7, #13]
 8005408:	7013      	strb	r3, [r2, #0]
	despiselect();
 800540a:	f7ff fe4a 	bl	80050a2 <despiselect>

	if (ty) {			/* OK */
 800540e:	7b7b      	ldrb	r3, [r7, #13]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d012      	beq.n	800543a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005414:	4b0f      	ldr	r3, [pc, #60]	@ (8005454 <USER_SPI_initialize+0x1d0>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800541e:	4b0d      	ldr	r3, [pc, #52]	@ (8005454 <USER_SPI_initialize+0x1d0>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0210 	orr.w	r2, r2, #16
 8005426:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8005428:	4b09      	ldr	r3, [pc, #36]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	b2db      	uxtb	r3, r3
 800542e:	f023 0301 	bic.w	r3, r3, #1
 8005432:	b2da      	uxtb	r2, r3
 8005434:	4b06      	ldr	r3, [pc, #24]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 8005436:	701a      	strb	r2, [r3, #0]
 8005438:	e002      	b.n	8005440 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800543a:	4b05      	ldr	r3, [pc, #20]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 800543c:	2201      	movs	r2, #1
 800543e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005440:	4b03      	ldr	r3, [pc, #12]	@ (8005450 <USER_SPI_initialize+0x1cc>)
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	b2db      	uxtb	r3, r3
}
 8005446:	4618      	mov	r0, r3
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	bd90      	pop	{r4, r7, pc}
 800544e:	bf00      	nop
 8005450:	20040020 	.word	0x20040020
 8005454:	20040094 	.word	0x20040094
 8005458:	20040230 	.word	0x20040230

0800545c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	4603      	mov	r3, r0
 8005464:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005466:	79fb      	ldrb	r3, [r7, #7]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <USER_SPI_status+0x14>
 800546c:	2301      	movs	r3, #1
 800546e:	e002      	b.n	8005476 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8005470:	4b04      	ldr	r3, [pc, #16]	@ (8005484 <USER_SPI_status+0x28>)
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	b2db      	uxtb	r3, r3
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	20040020 	.word	0x20040020

08005488 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	60b9      	str	r1, [r7, #8]
 8005490:	607a      	str	r2, [r7, #4]
 8005492:	603b      	str	r3, [r7, #0]
 8005494:	4603      	mov	r3, r0
 8005496:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005498:	7bfb      	ldrb	r3, [r7, #15]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d102      	bne.n	80054a4 <USER_SPI_read+0x1c>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <USER_SPI_read+0x20>
 80054a4:	2304      	movs	r3, #4
 80054a6:	e04d      	b.n	8005544 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80054a8:	4b28      	ldr	r3, [pc, #160]	@ (800554c <USER_SPI_read+0xc4>)
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <USER_SPI_read+0x32>
 80054b6:	2303      	movs	r3, #3
 80054b8:	e044      	b.n	8005544 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80054ba:	4b25      	ldr	r3, [pc, #148]	@ (8005550 <USER_SPI_read+0xc8>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	f003 0308 	and.w	r3, r3, #8
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d102      	bne.n	80054cc <USER_SPI_read+0x44>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	025b      	lsls	r3, r3, #9
 80054ca:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d111      	bne.n	80054f6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	2011      	movs	r0, #17
 80054d6:	f7ff fe65 	bl	80051a4 <send_cmd>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d129      	bne.n	8005534 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80054e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054e4:	68b8      	ldr	r0, [r7, #8]
 80054e6:	f7ff fe02 	bl	80050ee <rcvr_datablock>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d021      	beq.n	8005534 <USER_SPI_read+0xac>
			count = 0;
 80054f0:	2300      	movs	r3, #0
 80054f2:	603b      	str	r3, [r7, #0]
 80054f4:	e01e      	b.n	8005534 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	2012      	movs	r0, #18
 80054fa:	f7ff fe53 	bl	80051a4 <send_cmd>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d117      	bne.n	8005534 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8005504:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005508:	68b8      	ldr	r0, [r7, #8]
 800550a:	f7ff fdf0 	bl	80050ee <rcvr_datablock>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00a      	beq.n	800552a <USER_SPI_read+0xa2>
				buff += 512;
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800551a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	3b01      	subs	r3, #1
 8005520:	603b      	str	r3, [r7, #0]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1ed      	bne.n	8005504 <USER_SPI_read+0x7c>
 8005528:	e000      	b.n	800552c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800552a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800552c:	2100      	movs	r1, #0
 800552e:	200c      	movs	r0, #12
 8005530:	f7ff fe38 	bl	80051a4 <send_cmd>
		}
	}
	despiselect();
 8005534:	f7ff fdb5 	bl	80050a2 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	bf14      	ite	ne
 800553e:	2301      	movne	r3, #1
 8005540:	2300      	moveq	r3, #0
 8005542:	b2db      	uxtb	r3, r3
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20040020 	.word	0x20040020
 8005550:	20040230 	.word	0x20040230

08005554 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	4603      	mov	r3, r0
 8005562:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d102      	bne.n	8005570 <USER_SPI_write+0x1c>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <USER_SPI_write+0x20>
 8005570:	2304      	movs	r3, #4
 8005572:	e063      	b.n	800563c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005574:	4b33      	ldr	r3, [pc, #204]	@ (8005644 <USER_SPI_write+0xf0>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	b2db      	uxtb	r3, r3
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <USER_SPI_write+0x32>
 8005582:	2303      	movs	r3, #3
 8005584:	e05a      	b.n	800563c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005586:	4b2f      	ldr	r3, [pc, #188]	@ (8005644 <USER_SPI_write+0xf0>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	f003 0304 	and.w	r3, r3, #4
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <USER_SPI_write+0x44>
 8005594:	2302      	movs	r3, #2
 8005596:	e051      	b.n	800563c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005598:	4b2b      	ldr	r3, [pc, #172]	@ (8005648 <USER_SPI_write+0xf4>)
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	f003 0308 	and.w	r3, r3, #8
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d102      	bne.n	80055aa <USER_SPI_write+0x56>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	025b      	lsls	r3, r3, #9
 80055a8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d110      	bne.n	80055d2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80055b0:	6879      	ldr	r1, [r7, #4]
 80055b2:	2018      	movs	r0, #24
 80055b4:	f7ff fdf6 	bl	80051a4 <send_cmd>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d136      	bne.n	800562c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80055be:	21fe      	movs	r1, #254	@ 0xfe
 80055c0:	68b8      	ldr	r0, [r7, #8]
 80055c2:	f7ff fdbd 	bl	8005140 <xmit_datablock>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d02f      	beq.n	800562c <USER_SPI_write+0xd8>
			count = 0;
 80055cc:	2300      	movs	r3, #0
 80055ce:	603b      	str	r3, [r7, #0]
 80055d0:	e02c      	b.n	800562c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80055d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005648 <USER_SPI_write+0xf4>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	f003 0306 	and.w	r3, r3, #6
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <USER_SPI_write+0x92>
 80055de:	6839      	ldr	r1, [r7, #0]
 80055e0:	2097      	movs	r0, #151	@ 0x97
 80055e2:	f7ff fddf 	bl	80051a4 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	2019      	movs	r0, #25
 80055ea:	f7ff fddb 	bl	80051a4 <send_cmd>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d11b      	bne.n	800562c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80055f4:	21fc      	movs	r1, #252	@ 0xfc
 80055f6:	68b8      	ldr	r0, [r7, #8]
 80055f8:	f7ff fda2 	bl	8005140 <xmit_datablock>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00a      	beq.n	8005618 <USER_SPI_write+0xc4>
				buff += 512;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8005608:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	3b01      	subs	r3, #1
 800560e:	603b      	str	r3, [r7, #0]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1ee      	bne.n	80055f4 <USER_SPI_write+0xa0>
 8005616:	e000      	b.n	800561a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8005618:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800561a:	21fd      	movs	r1, #253	@ 0xfd
 800561c:	2000      	movs	r0, #0
 800561e:	f7ff fd8f 	bl	8005140 <xmit_datablock>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <USER_SPI_write+0xd8>
 8005628:	2301      	movs	r3, #1
 800562a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800562c:	f7ff fd39 	bl	80050a2 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	bf14      	ite	ne
 8005636:	2301      	movne	r3, #1
 8005638:	2300      	moveq	r3, #0
 800563a:	b2db      	uxtb	r3, r3
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	20040020 	.word	0x20040020
 8005648:	20040230 	.word	0x20040230

0800564c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b08c      	sub	sp, #48	@ 0x30
 8005650:	af00      	add	r7, sp, #0
 8005652:	4603      	mov	r3, r0
 8005654:	603a      	str	r2, [r7, #0]
 8005656:	71fb      	strb	r3, [r7, #7]
 8005658:	460b      	mov	r3, r1
 800565a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800565c:	79fb      	ldrb	r3, [r7, #7]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <USER_SPI_ioctl+0x1a>
 8005662:	2304      	movs	r3, #4
 8005664:	e15a      	b.n	800591c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005666:	4baf      	ldr	r3, [pc, #700]	@ (8005924 <USER_SPI_ioctl+0x2d8>)
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	b2db      	uxtb	r3, r3
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <USER_SPI_ioctl+0x2c>
 8005674:	2303      	movs	r3, #3
 8005676:	e151      	b.n	800591c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800567e:	79bb      	ldrb	r3, [r7, #6]
 8005680:	2b04      	cmp	r3, #4
 8005682:	f200 8136 	bhi.w	80058f2 <USER_SPI_ioctl+0x2a6>
 8005686:	a201      	add	r2, pc, #4	@ (adr r2, 800568c <USER_SPI_ioctl+0x40>)
 8005688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568c:	080056a1 	.word	0x080056a1
 8005690:	080056b5 	.word	0x080056b5
 8005694:	080058f3 	.word	0x080058f3
 8005698:	08005761 	.word	0x08005761
 800569c:	08005857 	.word	0x08005857
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80056a0:	f7ff fd0c 	bl	80050bc <spiselect>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 8127 	beq.w	80058fa <USER_SPI_ioctl+0x2ae>
 80056ac:	2300      	movs	r3, #0
 80056ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80056b2:	e122      	b.n	80058fa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80056b4:	2100      	movs	r1, #0
 80056b6:	2009      	movs	r0, #9
 80056b8:	f7ff fd74 	bl	80051a4 <send_cmd>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f040 811d 	bne.w	80058fe <USER_SPI_ioctl+0x2b2>
 80056c4:	f107 030c 	add.w	r3, r7, #12
 80056c8:	2110      	movs	r1, #16
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff fd0f 	bl	80050ee <rcvr_datablock>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 8113 	beq.w	80058fe <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80056d8:	7b3b      	ldrb	r3, [r7, #12]
 80056da:	099b      	lsrs	r3, r3, #6
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d111      	bne.n	8005706 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80056e2:	7d7b      	ldrb	r3, [r7, #21]
 80056e4:	461a      	mov	r2, r3
 80056e6:	7d3b      	ldrb	r3, [r7, #20]
 80056e8:	021b      	lsls	r3, r3, #8
 80056ea:	4413      	add	r3, r2
 80056ec:	461a      	mov	r2, r3
 80056ee:	7cfb      	ldrb	r3, [r7, #19]
 80056f0:	041b      	lsls	r3, r3, #16
 80056f2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80056f6:	4413      	add	r3, r2
 80056f8:	3301      	adds	r3, #1
 80056fa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	029a      	lsls	r2, r3, #10
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	e028      	b.n	8005758 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005706:	7c7b      	ldrb	r3, [r7, #17]
 8005708:	f003 030f 	and.w	r3, r3, #15
 800570c:	b2da      	uxtb	r2, r3
 800570e:	7dbb      	ldrb	r3, [r7, #22]
 8005710:	09db      	lsrs	r3, r3, #7
 8005712:	b2db      	uxtb	r3, r3
 8005714:	4413      	add	r3, r2
 8005716:	b2da      	uxtb	r2, r3
 8005718:	7d7b      	ldrb	r3, [r7, #21]
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	b2db      	uxtb	r3, r3
 800571e:	f003 0306 	and.w	r3, r3, #6
 8005722:	b2db      	uxtb	r3, r3
 8005724:	4413      	add	r3, r2
 8005726:	b2db      	uxtb	r3, r3
 8005728:	3302      	adds	r3, #2
 800572a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800572e:	7d3b      	ldrb	r3, [r7, #20]
 8005730:	099b      	lsrs	r3, r3, #6
 8005732:	b2db      	uxtb	r3, r3
 8005734:	461a      	mov	r2, r3
 8005736:	7cfb      	ldrb	r3, [r7, #19]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	441a      	add	r2, r3
 800573c:	7cbb      	ldrb	r3, [r7, #18]
 800573e:	029b      	lsls	r3, r3, #10
 8005740:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005744:	4413      	add	r3, r2
 8005746:	3301      	adds	r3, #1
 8005748:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800574a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800574e:	3b09      	subs	r3, #9
 8005750:	69fa      	ldr	r2, [r7, #28]
 8005752:	409a      	lsls	r2, r3
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800575e:	e0ce      	b.n	80058fe <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005760:	4b71      	ldr	r3, [pc, #452]	@ (8005928 <USER_SPI_ioctl+0x2dc>)
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d031      	beq.n	80057d0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800576c:	2100      	movs	r1, #0
 800576e:	208d      	movs	r0, #141	@ 0x8d
 8005770:	f7ff fd18 	bl	80051a4 <send_cmd>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	f040 80c3 	bne.w	8005902 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800577c:	20ff      	movs	r0, #255	@ 0xff
 800577e:	f7ff fc27 	bl	8004fd0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005782:	f107 030c 	add.w	r3, r7, #12
 8005786:	2110      	movs	r1, #16
 8005788:	4618      	mov	r0, r3
 800578a:	f7ff fcb0 	bl	80050ee <rcvr_datablock>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	f000 80b6 	beq.w	8005902 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005796:	2330      	movs	r3, #48	@ 0x30
 8005798:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800579c:	e007      	b.n	80057ae <USER_SPI_ioctl+0x162>
 800579e:	20ff      	movs	r0, #255	@ 0xff
 80057a0:	f7ff fc16 	bl	8004fd0 <xchg_spi>
 80057a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80057a8:	3b01      	subs	r3, #1
 80057aa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80057ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1f3      	bne.n	800579e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80057b6:	7dbb      	ldrb	r3, [r7, #22]
 80057b8:	091b      	lsrs	r3, r3, #4
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	461a      	mov	r2, r3
 80057be:	2310      	movs	r3, #16
 80057c0:	fa03 f202 	lsl.w	r2, r3, r2
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80057ce:	e098      	b.n	8005902 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80057d0:	2100      	movs	r1, #0
 80057d2:	2009      	movs	r0, #9
 80057d4:	f7ff fce6 	bl	80051a4 <send_cmd>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f040 8091 	bne.w	8005902 <USER_SPI_ioctl+0x2b6>
 80057e0:	f107 030c 	add.w	r3, r7, #12
 80057e4:	2110      	movs	r1, #16
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff fc81 	bl	80050ee <rcvr_datablock>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 8087 	beq.w	8005902 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80057f4:	4b4c      	ldr	r3, [pc, #304]	@ (8005928 <USER_SPI_ioctl+0x2dc>)
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d012      	beq.n	8005826 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005800:	7dbb      	ldrb	r3, [r7, #22]
 8005802:	005b      	lsls	r3, r3, #1
 8005804:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005808:	7dfa      	ldrb	r2, [r7, #23]
 800580a:	09d2      	lsrs	r2, r2, #7
 800580c:	b2d2      	uxtb	r2, r2
 800580e:	4413      	add	r3, r2
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	7e7b      	ldrb	r3, [r7, #25]
 8005814:	099b      	lsrs	r3, r3, #6
 8005816:	b2db      	uxtb	r3, r3
 8005818:	3b01      	subs	r3, #1
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	461a      	mov	r2, r3
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	e013      	b.n	800584e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005826:	7dbb      	ldrb	r3, [r7, #22]
 8005828:	109b      	asrs	r3, r3, #2
 800582a:	b29b      	uxth	r3, r3
 800582c:	f003 031f 	and.w	r3, r3, #31
 8005830:	3301      	adds	r3, #1
 8005832:	7dfa      	ldrb	r2, [r7, #23]
 8005834:	00d2      	lsls	r2, r2, #3
 8005836:	f002 0218 	and.w	r2, r2, #24
 800583a:	7df9      	ldrb	r1, [r7, #23]
 800583c:	0949      	lsrs	r1, r1, #5
 800583e:	b2c9      	uxtb	r1, r1
 8005840:	440a      	add	r2, r1
 8005842:	3201      	adds	r2, #1
 8005844:	fb02 f303 	mul.w	r3, r2, r3
 8005848:	461a      	mov	r2, r3
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8005854:	e055      	b.n	8005902 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005856:	4b34      	ldr	r3, [pc, #208]	@ (8005928 <USER_SPI_ioctl+0x2dc>)
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	f003 0306 	and.w	r3, r3, #6
 800585e:	2b00      	cmp	r3, #0
 8005860:	d051      	beq.n	8005906 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005862:	f107 020c 	add.w	r2, r7, #12
 8005866:	79fb      	ldrb	r3, [r7, #7]
 8005868:	210b      	movs	r1, #11
 800586a:	4618      	mov	r0, r3
 800586c:	f7ff feee 	bl	800564c <USER_SPI_ioctl>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d149      	bne.n	800590a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005876:	7b3b      	ldrb	r3, [r7, #12]
 8005878:	099b      	lsrs	r3, r3, #6
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	d104      	bne.n	800588a <USER_SPI_ioctl+0x23e>
 8005880:	7dbb      	ldrb	r3, [r7, #22]
 8005882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005886:	2b00      	cmp	r3, #0
 8005888:	d041      	beq.n	800590e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	623b      	str	r3, [r7, #32]
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800589a:	4b23      	ldr	r3, [pc, #140]	@ (8005928 <USER_SPI_ioctl+0x2dc>)
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d105      	bne.n	80058b2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80058a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a8:	025b      	lsls	r3, r3, #9
 80058aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ae:	025b      	lsls	r3, r3, #9
 80058b0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80058b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058b4:	2020      	movs	r0, #32
 80058b6:	f7ff fc75 	bl	80051a4 <send_cmd>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d128      	bne.n	8005912 <USER_SPI_ioctl+0x2c6>
 80058c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058c2:	2021      	movs	r0, #33	@ 0x21
 80058c4:	f7ff fc6e 	bl	80051a4 <send_cmd>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d121      	bne.n	8005912 <USER_SPI_ioctl+0x2c6>
 80058ce:	2100      	movs	r1, #0
 80058d0:	2026      	movs	r0, #38	@ 0x26
 80058d2:	f7ff fc67 	bl	80051a4 <send_cmd>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d11a      	bne.n	8005912 <USER_SPI_ioctl+0x2c6>
 80058dc:	f247 5030 	movw	r0, #30000	@ 0x7530
 80058e0:	f7ff fbbc 	bl	800505c <wait_ready>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d013      	beq.n	8005912 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80058ea:	2300      	movs	r3, #0
 80058ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80058f0:	e00f      	b.n	8005912 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80058f2:	2304      	movs	r3, #4
 80058f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80058f8:	e00c      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		break;
 80058fa:	bf00      	nop
 80058fc:	e00a      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		break;
 80058fe:	bf00      	nop
 8005900:	e008      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		break;
 8005902:	bf00      	nop
 8005904:	e006      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005906:	bf00      	nop
 8005908:	e004      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800590a:	bf00      	nop
 800590c:	e002      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800590e:	bf00      	nop
 8005910:	e000      	b.n	8005914 <USER_SPI_ioctl+0x2c8>
		break;
 8005912:	bf00      	nop
	}

	despiselect();
 8005914:	f7ff fbc5 	bl	80050a2 <despiselect>

	return res;
 8005918:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800591c:	4618      	mov	r0, r3
 800591e:	3730      	adds	r7, #48	@ 0x30
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	20040020 	.word	0x20040020
 8005928:	20040230 	.word	0x20040230

0800592c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	4603      	mov	r3, r0
 8005934:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005936:	79fb      	ldrb	r3, [r7, #7]
 8005938:	4a08      	ldr	r2, [pc, #32]	@ (800595c <disk_status+0x30>)
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4413      	add	r3, r2
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	79fa      	ldrb	r2, [r7, #7]
 8005944:	4905      	ldr	r1, [pc, #20]	@ (800595c <disk_status+0x30>)
 8005946:	440a      	add	r2, r1
 8005948:	7a12      	ldrb	r2, [r2, #8]
 800594a:	4610      	mov	r0, r2
 800594c:	4798      	blx	r3
 800594e:	4603      	mov	r3, r0
 8005950:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005952:	7bfb      	ldrb	r3, [r7, #15]
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20040264 	.word	0x20040264

08005960 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	4603      	mov	r3, r0
 8005968:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800596e:	79fb      	ldrb	r3, [r7, #7]
 8005970:	4a0d      	ldr	r2, [pc, #52]	@ (80059a8 <disk_initialize+0x48>)
 8005972:	5cd3      	ldrb	r3, [r2, r3]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d111      	bne.n	800599c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005978:	79fb      	ldrb	r3, [r7, #7]
 800597a:	4a0b      	ldr	r2, [pc, #44]	@ (80059a8 <disk_initialize+0x48>)
 800597c:	2101      	movs	r1, #1
 800597e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005980:	79fb      	ldrb	r3, [r7, #7]
 8005982:	4a09      	ldr	r2, [pc, #36]	@ (80059a8 <disk_initialize+0x48>)
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	79fa      	ldrb	r2, [r7, #7]
 800598e:	4906      	ldr	r1, [pc, #24]	@ (80059a8 <disk_initialize+0x48>)
 8005990:	440a      	add	r2, r1
 8005992:	7a12      	ldrb	r2, [r2, #8]
 8005994:	4610      	mov	r0, r2
 8005996:	4798      	blx	r3
 8005998:	4603      	mov	r3, r0
 800599a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20040264 	.word	0x20040264

080059ac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80059ac:	b590      	push	{r4, r7, lr}
 80059ae:	b087      	sub	sp, #28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60b9      	str	r1, [r7, #8]
 80059b4:	607a      	str	r2, [r7, #4]
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	4603      	mov	r3, r0
 80059ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80059bc:	7bfb      	ldrb	r3, [r7, #15]
 80059be:	4a0a      	ldr	r2, [pc, #40]	@ (80059e8 <disk_read+0x3c>)
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	689c      	ldr	r4, [r3, #8]
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	4a07      	ldr	r2, [pc, #28]	@ (80059e8 <disk_read+0x3c>)
 80059cc:	4413      	add	r3, r2
 80059ce:	7a18      	ldrb	r0, [r3, #8]
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	68b9      	ldr	r1, [r7, #8]
 80059d6:	47a0      	blx	r4
 80059d8:	4603      	mov	r3, r0
 80059da:	75fb      	strb	r3, [r7, #23]
  return res;
 80059dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd90      	pop	{r4, r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20040264 	.word	0x20040264

080059ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80059ec:	b590      	push	{r4, r7, lr}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60b9      	str	r1, [r7, #8]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	603b      	str	r3, [r7, #0]
 80059f8:	4603      	mov	r3, r0
 80059fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80059fc:	7bfb      	ldrb	r3, [r7, #15]
 80059fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005a28 <disk_write+0x3c>)
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	68dc      	ldr	r4, [r3, #12]
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	4a07      	ldr	r2, [pc, #28]	@ (8005a28 <disk_write+0x3c>)
 8005a0c:	4413      	add	r3, r2
 8005a0e:	7a18      	ldrb	r0, [r3, #8]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	68b9      	ldr	r1, [r7, #8]
 8005a16:	47a0      	blx	r4
 8005a18:	4603      	mov	r3, r0
 8005a1a:	75fb      	strb	r3, [r7, #23]
  return res;
 8005a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	371c      	adds	r7, #28
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd90      	pop	{r4, r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20040264 	.word	0x20040264

08005a2c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	4603      	mov	r3, r0
 8005a34:	603a      	str	r2, [r7, #0]
 8005a36:	71fb      	strb	r3, [r7, #7]
 8005a38:	460b      	mov	r3, r1
 8005a3a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005a3c:	79fb      	ldrb	r3, [r7, #7]
 8005a3e:	4a09      	ldr	r2, [pc, #36]	@ (8005a64 <disk_ioctl+0x38>)
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	79fa      	ldrb	r2, [r7, #7]
 8005a4a:	4906      	ldr	r1, [pc, #24]	@ (8005a64 <disk_ioctl+0x38>)
 8005a4c:	440a      	add	r2, r1
 8005a4e:	7a10      	ldrb	r0, [r2, #8]
 8005a50:	79b9      	ldrb	r1, [r7, #6]
 8005a52:	683a      	ldr	r2, [r7, #0]
 8005a54:	4798      	blx	r3
 8005a56:	4603      	mov	r3, r0
 8005a58:	73fb      	strb	r3, [r7, #15]
  return res;
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	20040264 	.word	0x20040264

08005a68 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3301      	adds	r3, #1
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005a78:	89fb      	ldrh	r3, [r7, #14]
 8005a7a:	021b      	lsls	r3, r3, #8
 8005a7c:	b21a      	sxth	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	b21b      	sxth	r3, r3
 8005a84:	4313      	orrs	r3, r2
 8005a86:	b21b      	sxth	r3, r3
 8005a88:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005a8a:	89fb      	ldrh	r3, [r7, #14]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	3303      	adds	r3, #3
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	021b      	lsls	r3, r3, #8
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	3202      	adds	r2, #2
 8005ab0:	7812      	ldrb	r2, [r2, #0]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	021b      	lsls	r3, r3, #8
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	3201      	adds	r2, #1
 8005abe:	7812      	ldrb	r2, [r2, #0]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	7812      	ldrb	r2, [r2, #0]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
	return rv;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr

08005ade <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005ade:	b480      	push	{r7}
 8005ae0:	b083      	sub	sp, #12
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	1c5a      	adds	r2, r3, #1
 8005aee:	607a      	str	r2, [r7, #4]
 8005af0:	887a      	ldrh	r2, [r7, #2]
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]
 8005af6:	887b      	ldrh	r3, [r7, #2]
 8005af8:	0a1b      	lsrs	r3, r3, #8
 8005afa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	1c5a      	adds	r2, r3, #1
 8005b00:	607a      	str	r2, [r7, #4]
 8005b02:	887a      	ldrh	r2, [r7, #2]
 8005b04:	b2d2      	uxtb	r2, r2
 8005b06:	701a      	strb	r2, [r3, #0]
}
 8005b08:	bf00      	nop
 8005b0a:	370c      	adds	r7, #12
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	701a      	strb	r2, [r3, #0]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	0a1b      	lsrs	r3, r3, #8
 8005b2e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	1c5a      	adds	r2, r3, #1
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	b2d2      	uxtb	r2, r2
 8005b3a:	701a      	strb	r2, [r3, #0]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	0a1b      	lsrs	r3, r3, #8
 8005b40:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	607a      	str	r2, [r7, #4]
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	701a      	strb	r2, [r3, #0]
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	0a1b      	lsrs	r3, r3, #8
 8005b52:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	607a      	str	r2, [r7, #4]
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00d      	beq.n	8005ba2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	1c53      	adds	r3, r2, #1
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	1c59      	adds	r1, r3, #1
 8005b90:	6179      	str	r1, [r7, #20]
 8005b92:	7812      	ldrb	r2, [r2, #0]
 8005b94:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	607b      	str	r3, [r7, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f1      	bne.n	8005b86 <mem_cpy+0x1a>
	}
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005bae:	b480      	push	{r7}
 8005bb0:	b087      	sub	sp, #28
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	617a      	str	r2, [r7, #20]
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	607b      	str	r3, [r7, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1f3      	bne.n	8005bbe <mem_set+0x10>
}
 8005bd6:	bf00      	nop
 8005bd8:	bf00      	nop
 8005bda:	371c      	adds	r7, #28
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005be4:	b480      	push	{r7}
 8005be6:	b089      	sub	sp, #36	@ 0x24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	61fb      	str	r3, [r7, #28]
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	61fa      	str	r2, [r7, #28]
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	4619      	mov	r1, r3
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	61ba      	str	r2, [r7, #24]
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	1acb      	subs	r3, r1, r3
 8005c10:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	607b      	str	r3, [r7, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <mem_cmp+0x40>
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0eb      	beq.n	8005bfc <mem_cmp+0x18>

	return r;
 8005c24:	697b      	ldr	r3, [r7, #20]
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3724      	adds	r7, #36	@ 0x24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005c32:	b480      	push	{r7}
 8005c34:	b083      	sub	sp, #12
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
 8005c3a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005c3c:	e002      	b.n	8005c44 <chk_chr+0x12>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	3301      	adds	r3, #1
 8005c42:	607b      	str	r3, [r7, #4]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <chk_chr+0x26>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	461a      	mov	r2, r3
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d1f2      	bne.n	8005c3e <chk_chr+0xc>
	return *str;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	781b      	ldrb	r3, [r3, #0]
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005c72:	2300      	movs	r3, #0
 8005c74:	60bb      	str	r3, [r7, #8]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	60fb      	str	r3, [r7, #12]
 8005c7a:	e029      	b.n	8005cd0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005c7c:	4a27      	ldr	r2, [pc, #156]	@ (8005d1c <chk_lock+0xb4>)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	011b      	lsls	r3, r3, #4
 8005c82:	4413      	add	r3, r2
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d01d      	beq.n	8005cc6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005c8a:	4a24      	ldr	r2, [pc, #144]	@ (8005d1c <chk_lock+0xb4>)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	4413      	add	r3, r2
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d116      	bne.n	8005cca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8005d1c <chk_lock+0xb4>)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d10c      	bne.n	8005cca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8005d1c <chk_lock+0xb4>)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	4413      	add	r3, r2
 8005cb8:	3308      	adds	r3, #8
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d102      	bne.n	8005cca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cc4:	e007      	b.n	8005cd6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d9d2      	bls.n	8005c7c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d109      	bne.n	8005cf0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d102      	bne.n	8005ce8 <chk_lock+0x80>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d101      	bne.n	8005cec <chk_lock+0x84>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e010      	b.n	8005d0e <chk_lock+0xa6>
 8005cec:	2312      	movs	r3, #18
 8005cee:	e00e      	b.n	8005d0e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d108      	bne.n	8005d08 <chk_lock+0xa0>
 8005cf6:	4a09      	ldr	r2, [pc, #36]	@ (8005d1c <chk_lock+0xb4>)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	4413      	add	r3, r2
 8005cfe:	330c      	adds	r3, #12
 8005d00:	881b      	ldrh	r3, [r3, #0]
 8005d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d06:	d101      	bne.n	8005d0c <chk_lock+0xa4>
 8005d08:	2310      	movs	r3, #16
 8005d0a:	e000      	b.n	8005d0e <chk_lock+0xa6>
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	20040244 	.word	0x20040244

08005d20 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005d26:	2300      	movs	r3, #0
 8005d28:	607b      	str	r3, [r7, #4]
 8005d2a:	e002      	b.n	8005d32 <enq_lock+0x12>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3301      	adds	r3, #1
 8005d30:	607b      	str	r3, [r7, #4]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d806      	bhi.n	8005d46 <enq_lock+0x26>
 8005d38:	4a09      	ldr	r2, [pc, #36]	@ (8005d60 <enq_lock+0x40>)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	011b      	lsls	r3, r3, #4
 8005d3e:	4413      	add	r3, r2
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1f2      	bne.n	8005d2c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	bf14      	ite	ne
 8005d4c:	2301      	movne	r3, #1
 8005d4e:	2300      	moveq	r3, #0
 8005d50:	b2db      	uxtb	r3, r3
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	20040244 	.word	0x20040244

08005d64 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b085      	sub	sp, #20
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005d6e:	2300      	movs	r3, #0
 8005d70:	60fb      	str	r3, [r7, #12]
 8005d72:	e01f      	b.n	8005db4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005d74:	4a41      	ldr	r2, [pc, #260]	@ (8005e7c <inc_lock+0x118>)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	4413      	add	r3, r2
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d113      	bne.n	8005dae <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005d86:	4a3d      	ldr	r2, [pc, #244]	@ (8005e7c <inc_lock+0x118>)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	4413      	add	r3, r2
 8005d8e:	3304      	adds	r3, #4
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d109      	bne.n	8005dae <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005d9a:	4a38      	ldr	r2, [pc, #224]	@ (8005e7c <inc_lock+0x118>)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	4413      	add	r3, r2
 8005da2:	3308      	adds	r3, #8
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d006      	beq.n	8005dbc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	3301      	adds	r3, #1
 8005db2:	60fb      	str	r3, [r7, #12]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d9dc      	bls.n	8005d74 <inc_lock+0x10>
 8005dba:	e000      	b.n	8005dbe <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005dbc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d132      	bne.n	8005e2a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	e002      	b.n	8005dd0 <inc_lock+0x6c>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d806      	bhi.n	8005de4 <inc_lock+0x80>
 8005dd6:	4a29      	ldr	r2, [pc, #164]	@ (8005e7c <inc_lock+0x118>)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	011b      	lsls	r3, r3, #4
 8005ddc:	4413      	add	r3, r2
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1f2      	bne.n	8005dca <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d101      	bne.n	8005dee <inc_lock+0x8a>
 8005dea:	2300      	movs	r3, #0
 8005dec:	e040      	b.n	8005e70 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4922      	ldr	r1, [pc, #136]	@ (8005e7c <inc_lock+0x118>)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	011b      	lsls	r3, r3, #4
 8005df8:	440b      	add	r3, r1
 8005dfa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689a      	ldr	r2, [r3, #8]
 8005e00:	491e      	ldr	r1, [pc, #120]	@ (8005e7c <inc_lock+0x118>)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	440b      	add	r3, r1
 8005e08:	3304      	adds	r3, #4
 8005e0a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	695a      	ldr	r2, [r3, #20]
 8005e10:	491a      	ldr	r1, [pc, #104]	@ (8005e7c <inc_lock+0x118>)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	011b      	lsls	r3, r3, #4
 8005e16:	440b      	add	r3, r1
 8005e18:	3308      	adds	r3, #8
 8005e1a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005e1c:	4a17      	ldr	r2, [pc, #92]	@ (8005e7c <inc_lock+0x118>)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	4413      	add	r3, r2
 8005e24:	330c      	adds	r3, #12
 8005e26:	2200      	movs	r2, #0
 8005e28:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d009      	beq.n	8005e44 <inc_lock+0xe0>
 8005e30:	4a12      	ldr	r2, [pc, #72]	@ (8005e7c <inc_lock+0x118>)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	4413      	add	r3, r2
 8005e38:	330c      	adds	r3, #12
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d001      	beq.n	8005e44 <inc_lock+0xe0>
 8005e40:	2300      	movs	r3, #0
 8005e42:	e015      	b.n	8005e70 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d108      	bne.n	8005e5c <inc_lock+0xf8>
 8005e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e7c <inc_lock+0x118>)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	011b      	lsls	r3, r3, #4
 8005e50:	4413      	add	r3, r2
 8005e52:	330c      	adds	r3, #12
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	3301      	adds	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	e001      	b.n	8005e60 <inc_lock+0xfc>
 8005e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005e60:	4906      	ldr	r1, [pc, #24]	@ (8005e7c <inc_lock+0x118>)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	011b      	lsls	r3, r3, #4
 8005e66:	440b      	add	r3, r1
 8005e68:	330c      	adds	r3, #12
 8005e6a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	3301      	adds	r3, #1
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	20040244 	.word	0x20040244

08005e80 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	607b      	str	r3, [r7, #4]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d825      	bhi.n	8005ee0 <dec_lock+0x60>
		n = Files[i].ctr;
 8005e94:	4a17      	ldr	r2, [pc, #92]	@ (8005ef4 <dec_lock+0x74>)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	4413      	add	r3, r2
 8005e9c:	330c      	adds	r3, #12
 8005e9e:	881b      	ldrh	r3, [r3, #0]
 8005ea0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005ea2:	89fb      	ldrh	r3, [r7, #14]
 8005ea4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ea8:	d101      	bne.n	8005eae <dec_lock+0x2e>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005eae:	89fb      	ldrh	r3, [r7, #14]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <dec_lock+0x3a>
 8005eb4:	89fb      	ldrh	r3, [r7, #14]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005eba:	4a0e      	ldr	r2, [pc, #56]	@ (8005ef4 <dec_lock+0x74>)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	4413      	add	r3, r2
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	89fa      	ldrh	r2, [r7, #14]
 8005ec6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005ec8:	89fb      	ldrh	r3, [r7, #14]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d105      	bne.n	8005eda <dec_lock+0x5a>
 8005ece:	4a09      	ldr	r2, [pc, #36]	@ (8005ef4 <dec_lock+0x74>)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	4413      	add	r3, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005eda:	2300      	movs	r3, #0
 8005edc:	737b      	strb	r3, [r7, #13]
 8005ede:	e001      	b.n	8005ee4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005ee4:	7b7b      	ldrb	r3, [r7, #13]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	20040244 	.word	0x20040244

08005ef8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005f00:	2300      	movs	r3, #0
 8005f02:	60fb      	str	r3, [r7, #12]
 8005f04:	e010      	b.n	8005f28 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005f06:	4a0d      	ldr	r2, [pc, #52]	@ (8005f3c <clear_lock+0x44>)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	4413      	add	r3, r2
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d105      	bne.n	8005f22 <clear_lock+0x2a>
 8005f16:	4a09      	ldr	r2, [pc, #36]	@ (8005f3c <clear_lock+0x44>)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	4413      	add	r3, r2
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3301      	adds	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d9eb      	bls.n	8005f06 <clear_lock+0xe>
	}
}
 8005f2e:	bf00      	nop
 8005f30:	bf00      	nop
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	20040244 	.word	0x20040244

08005f40 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	78db      	ldrb	r3, [r3, #3]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d034      	beq.n	8005fbe <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f58:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	7858      	ldrb	r0, [r3, #1]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005f64:	2301      	movs	r3, #1
 8005f66:	697a      	ldr	r2, [r7, #20]
 8005f68:	f7ff fd40 	bl	80059ec <disk_write>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d002      	beq.n	8005f78 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
 8005f76:	e022      	b.n	8005fbe <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	1ad2      	subs	r2, r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	429a      	cmp	r2, r3
 8005f8c:	d217      	bcs.n	8005fbe <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	789b      	ldrb	r3, [r3, #2]
 8005f92:	613b      	str	r3, [r7, #16]
 8005f94:	e010      	b.n	8005fb8 <sync_window+0x78>
					wsect += fs->fsize;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	7858      	ldrb	r0, [r3, #1]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005faa:	2301      	movs	r3, #1
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	f7ff fd1d 	bl	80059ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	613b      	str	r3, [r7, #16]
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d8eb      	bhi.n	8005f96 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d01b      	beq.n	8006018 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f7ff ffad 	bl	8005f40 <sync_window>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005fea:	7bfb      	ldrb	r3, [r7, #15]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d113      	bne.n	8006018 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	7858      	ldrb	r0, [r3, #1]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	f7ff fcd5 	bl	80059ac <disk_read>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d004      	beq.n	8006012 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006008:	f04f 33ff 	mov.w	r3, #4294967295
 800600c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800600e:	2301      	movs	r3, #1
 8006010:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8006018:	7bfb      	ldrb	r3, [r7, #15]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
	...

08006024 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f7ff ff87 	bl	8005f40 <sync_window>
 8006032:	4603      	mov	r3, r0
 8006034:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006036:	7bfb      	ldrb	r3, [r7, #15]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d158      	bne.n	80060ee <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	2b03      	cmp	r3, #3
 8006042:	d148      	bne.n	80060d6 <sync_fs+0xb2>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	791b      	ldrb	r3, [r3, #4]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d144      	bne.n	80060d6 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3330      	adds	r3, #48	@ 0x30
 8006050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006054:	2100      	movs	r1, #0
 8006056:	4618      	mov	r0, r3
 8006058:	f7ff fda9 	bl	8005bae <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	3330      	adds	r3, #48	@ 0x30
 8006060:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006064:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8006068:	4618      	mov	r0, r3
 800606a:	f7ff fd38 	bl	8005ade <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	3330      	adds	r3, #48	@ 0x30
 8006072:	4921      	ldr	r1, [pc, #132]	@ (80060f8 <sync_fs+0xd4>)
 8006074:	4618      	mov	r0, r3
 8006076:	f7ff fd4d 	bl	8005b14 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	3330      	adds	r3, #48	@ 0x30
 800607e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006082:	491e      	ldr	r1, [pc, #120]	@ (80060fc <sync_fs+0xd8>)
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff fd45 	bl	8005b14 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	3330      	adds	r3, #48	@ 0x30
 800608e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	4619      	mov	r1, r3
 8006098:	4610      	mov	r0, r2
 800609a:	f7ff fd3b 	bl	8005b14 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	3330      	adds	r3, #48	@ 0x30
 80060a2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	4619      	mov	r1, r3
 80060ac:	4610      	mov	r0, r2
 80060ae:	f7ff fd31 	bl	8005b14 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	69db      	ldr	r3, [r3, #28]
 80060b6:	1c5a      	adds	r2, r3, #1
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	7858      	ldrb	r0, [r3, #1]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ca:	2301      	movs	r3, #1
 80060cc:	f7ff fc8e 	bl	80059ec <disk_write>
			fs->fsi_flag = 0;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	785b      	ldrb	r3, [r3, #1]
 80060da:	2200      	movs	r2, #0
 80060dc:	2100      	movs	r1, #0
 80060de:	4618      	mov	r0, r3
 80060e0:	f7ff fca4 	bl	8005a2c <disk_ioctl>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d001      	beq.n	80060ee <sync_fs+0xca>
 80060ea:	2301      	movs	r3, #1
 80060ec:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	41615252 	.word	0x41615252
 80060fc:	61417272 	.word	0x61417272

08006100 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	3b02      	subs	r3, #2
 800610e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	3b02      	subs	r3, #2
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	429a      	cmp	r2, r3
 800611a:	d301      	bcc.n	8006120 <clust2sect+0x20>
 800611c:	2300      	movs	r3, #0
 800611e:	e008      	b.n	8006132 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	895b      	ldrh	r3, [r3, #10]
 8006124:	461a      	mov	r2, r3
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	fb03 f202 	mul.w	r2, r3, r2
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006130:	4413      	add	r3, r2
}
 8006132:	4618      	mov	r0, r3
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b086      	sub	sp, #24
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d904      	bls.n	800615e <get_fat+0x20>
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <get_fat+0x26>
		val = 1;	/* Internal error */
 800615e:	2301      	movs	r3, #1
 8006160:	617b      	str	r3, [r7, #20]
 8006162:	e08e      	b.n	8006282 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006164:	f04f 33ff 	mov.w	r3, #4294967295
 8006168:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	2b03      	cmp	r3, #3
 8006170:	d061      	beq.n	8006236 <get_fat+0xf8>
 8006172:	2b03      	cmp	r3, #3
 8006174:	dc7b      	bgt.n	800626e <get_fat+0x130>
 8006176:	2b01      	cmp	r3, #1
 8006178:	d002      	beq.n	8006180 <get_fat+0x42>
 800617a:	2b02      	cmp	r3, #2
 800617c:	d041      	beq.n	8006202 <get_fat+0xc4>
 800617e:	e076      	b.n	800626e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	085b      	lsrs	r3, r3, #1
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4413      	add	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6a1a      	ldr	r2, [r3, #32]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	0a5b      	lsrs	r3, r3, #9
 8006196:	4413      	add	r3, r2
 8006198:	4619      	mov	r1, r3
 800619a:	6938      	ldr	r0, [r7, #16]
 800619c:	f7ff ff14 	bl	8005fc8 <move_window>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d166      	bne.n	8006274 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	1c5a      	adds	r2, r3, #1
 80061aa:	60fa      	str	r2, [r7, #12]
 80061ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b0:	693a      	ldr	r2, [r7, #16]
 80061b2:	4413      	add	r3, r2
 80061b4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80061b8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	6a1a      	ldr	r2, [r3, #32]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	0a5b      	lsrs	r3, r3, #9
 80061c2:	4413      	add	r3, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	6938      	ldr	r0, [r7, #16]
 80061c8:	f7ff fefe 	bl	8005fc8 <move_window>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d152      	bne.n	8006278 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	4413      	add	r3, r2
 80061dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80061e0:	021b      	lsls	r3, r3, #8
 80061e2:	68ba      	ldr	r2, [r7, #8]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <get_fat+0xba>
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	e002      	b.n	80061fe <get_fat+0xc0>
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061fe:	617b      	str	r3, [r7, #20]
			break;
 8006200:	e03f      	b.n	8006282 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	6a1a      	ldr	r2, [r3, #32]
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	0a1b      	lsrs	r3, r3, #8
 800620a:	4413      	add	r3, r2
 800620c:	4619      	mov	r1, r3
 800620e:	6938      	ldr	r0, [r7, #16]
 8006210:	f7ff feda 	bl	8005fc8 <move_window>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d130      	bne.n	800627c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006228:	4413      	add	r3, r2
 800622a:	4618      	mov	r0, r3
 800622c:	f7ff fc1c 	bl	8005a68 <ld_word>
 8006230:	4603      	mov	r3, r0
 8006232:	617b      	str	r3, [r7, #20]
			break;
 8006234:	e025      	b.n	8006282 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	6a1a      	ldr	r2, [r3, #32]
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	09db      	lsrs	r3, r3, #7
 800623e:	4413      	add	r3, r2
 8006240:	4619      	mov	r1, r3
 8006242:	6938      	ldr	r0, [r7, #16]
 8006244:	f7ff fec0 	bl	8005fc8 <move_window>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d118      	bne.n	8006280 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800625c:	4413      	add	r3, r2
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fc1a 	bl	8005a98 <ld_dword>
 8006264:	4603      	mov	r3, r0
 8006266:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800626a:	617b      	str	r3, [r7, #20]
			break;
 800626c:	e009      	b.n	8006282 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800626e:	2301      	movs	r3, #1
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	e006      	b.n	8006282 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006274:	bf00      	nop
 8006276:	e004      	b.n	8006282 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006278:	bf00      	nop
 800627a:	e002      	b.n	8006282 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800627c:	bf00      	nop
 800627e:	e000      	b.n	8006282 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006280:	bf00      	nop
		}
	}

	return val;
 8006282:	697b      	ldr	r3, [r7, #20]
}
 8006284:	4618      	mov	r0, r3
 8006286:	3718      	adds	r7, #24
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800628c:	b590      	push	{r4, r7, lr}
 800628e:	b089      	sub	sp, #36	@ 0x24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006298:	2302      	movs	r3, #2
 800629a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	f240 80d9 	bls.w	8006456 <put_fat+0x1ca>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	f080 80d3 	bcs.w	8006456 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	2b03      	cmp	r3, #3
 80062b6:	f000 8096 	beq.w	80063e6 <put_fat+0x15a>
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	f300 80cb 	bgt.w	8006456 <put_fat+0x1ca>
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d002      	beq.n	80062ca <put_fat+0x3e>
 80062c4:	2b02      	cmp	r3, #2
 80062c6:	d06e      	beq.n	80063a6 <put_fat+0x11a>
 80062c8:	e0c5      	b.n	8006456 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	61bb      	str	r3, [r7, #24]
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	085b      	lsrs	r3, r3, #1
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	4413      	add	r3, r2
 80062d6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1a      	ldr	r2, [r3, #32]
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	0a5b      	lsrs	r3, r3, #9
 80062e0:	4413      	add	r3, r2
 80062e2:	4619      	mov	r1, r3
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f7ff fe6f 	bl	8005fc8 <move_window>
 80062ea:	4603      	mov	r3, r0
 80062ec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80062ee:	7ffb      	ldrb	r3, [r7, #31]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f040 80a9 	bne.w	8006448 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	1c59      	adds	r1, r3, #1
 8006300:	61b9      	str	r1, [r7, #24]
 8006302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006306:	4413      	add	r3, r2
 8006308:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f003 0301 	and.w	r3, r3, #1
 8006310:	2b00      	cmp	r3, #0
 8006312:	d00d      	beq.n	8006330 <put_fat+0xa4>
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	b25b      	sxtb	r3, r3
 800631a:	f003 030f 	and.w	r3, r3, #15
 800631e:	b25a      	sxtb	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	b2db      	uxtb	r3, r3
 8006324:	011b      	lsls	r3, r3, #4
 8006326:	b25b      	sxtb	r3, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	b25b      	sxtb	r3, r3
 800632c:	b2db      	uxtb	r3, r3
 800632e:	e001      	b.n	8006334 <put_fat+0xa8>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	b2db      	uxtb	r3, r3
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2201      	movs	r2, #1
 800633c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a1a      	ldr	r2, [r3, #32]
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	0a5b      	lsrs	r3, r3, #9
 8006346:	4413      	add	r3, r2
 8006348:	4619      	mov	r1, r3
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7ff fe3c 	bl	8005fc8 <move_window>
 8006350:	4603      	mov	r3, r0
 8006352:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006354:	7ffb      	ldrb	r3, [r7, #31]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d178      	bne.n	800644c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006366:	4413      	add	r3, r2
 8006368:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <put_fat+0xf0>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	091b      	lsrs	r3, r3, #4
 8006378:	b2db      	uxtb	r3, r3
 800637a:	e00e      	b.n	800639a <put_fat+0x10e>
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	b25b      	sxtb	r3, r3
 8006382:	f023 030f 	bic.w	r3, r3, #15
 8006386:	b25a      	sxtb	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	0a1b      	lsrs	r3, r3, #8
 800638c:	b25b      	sxtb	r3, r3
 800638e:	f003 030f 	and.w	r3, r3, #15
 8006392:	b25b      	sxtb	r3, r3
 8006394:	4313      	orrs	r3, r2
 8006396:	b25b      	sxtb	r3, r3
 8006398:	b2db      	uxtb	r3, r3
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	70da      	strb	r2, [r3, #3]
			break;
 80063a4:	e057      	b.n	8006456 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6a1a      	ldr	r2, [r3, #32]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	0a1b      	lsrs	r3, r3, #8
 80063ae:	4413      	add	r3, r2
 80063b0:	4619      	mov	r1, r3
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f7ff fe08 	bl	8005fc8 <move_window>
 80063b8:	4603      	mov	r3, r0
 80063ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063bc:	7ffb      	ldrb	r3, [r7, #31]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d146      	bne.n	8006450 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	005b      	lsls	r3, r3, #1
 80063cc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80063d0:	4413      	add	r3, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	b292      	uxth	r2, r2
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff fb80 	bl	8005ade <st_word>
			fs->wflag = 1;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2201      	movs	r2, #1
 80063e2:	70da      	strb	r2, [r3, #3]
			break;
 80063e4:	e037      	b.n	8006456 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a1a      	ldr	r2, [r3, #32]
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	09db      	lsrs	r3, r3, #7
 80063ee:	4413      	add	r3, r2
 80063f0:	4619      	mov	r1, r3
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f7ff fde8 	bl	8005fc8 <move_window>
 80063f8:	4603      	mov	r3, r0
 80063fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80063fc:	7ffb      	ldrb	r3, [r7, #31]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d128      	bne.n	8006454 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006416:	4413      	add	r3, r2
 8006418:	4618      	mov	r0, r3
 800641a:	f7ff fb3d 	bl	8005a98 <ld_dword>
 800641e:	4603      	mov	r3, r0
 8006420:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006424:	4323      	orrs	r3, r4
 8006426:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006436:	4413      	add	r3, r2
 8006438:	6879      	ldr	r1, [r7, #4]
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff fb6a 	bl	8005b14 <st_dword>
			fs->wflag = 1;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2201      	movs	r2, #1
 8006444:	70da      	strb	r2, [r3, #3]
			break;
 8006446:	e006      	b.n	8006456 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006448:	bf00      	nop
 800644a:	e004      	b.n	8006456 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800644c:	bf00      	nop
 800644e:	e002      	b.n	8006456 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006450:	bf00      	nop
 8006452:	e000      	b.n	8006456 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006454:	bf00      	nop
		}
	}
	return res;
 8006456:	7ffb      	ldrb	r3, [r7, #31]
}
 8006458:	4618      	mov	r0, r3
 800645a:	3724      	adds	r7, #36	@ 0x24
 800645c:	46bd      	mov	sp, r7
 800645e:	bd90      	pop	{r4, r7, pc}

08006460 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b088      	sub	sp, #32
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d904      	bls.n	8006486 <remove_chain+0x26>
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	429a      	cmp	r2, r3
 8006484:	d301      	bcc.n	800648a <remove_chain+0x2a>
 8006486:	2302      	movs	r3, #2
 8006488:	e04b      	b.n	8006522 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00c      	beq.n	80064aa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006490:	f04f 32ff 	mov.w	r2, #4294967295
 8006494:	6879      	ldr	r1, [r7, #4]
 8006496:	69b8      	ldr	r0, [r7, #24]
 8006498:	f7ff fef8 	bl	800628c <put_fat>
 800649c:	4603      	mov	r3, r0
 800649e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80064a0:	7ffb      	ldrb	r3, [r7, #31]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <remove_chain+0x4a>
 80064a6:	7ffb      	ldrb	r3, [r7, #31]
 80064a8:	e03b      	b.n	8006522 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80064aa:	68b9      	ldr	r1, [r7, #8]
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f7ff fe46 	bl	800613e <get_fat>
 80064b2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d031      	beq.n	800651e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d101      	bne.n	80064c4 <remove_chain+0x64>
 80064c0:	2302      	movs	r3, #2
 80064c2:	e02e      	b.n	8006522 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ca:	d101      	bne.n	80064d0 <remove_chain+0x70>
 80064cc:	2301      	movs	r3, #1
 80064ce:	e028      	b.n	8006522 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80064d0:	2200      	movs	r2, #0
 80064d2:	68b9      	ldr	r1, [r7, #8]
 80064d4:	69b8      	ldr	r0, [r7, #24]
 80064d6:	f7ff fed9 	bl	800628c <put_fat>
 80064da:	4603      	mov	r3, r0
 80064dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80064de:	7ffb      	ldrb	r3, [r7, #31]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d001      	beq.n	80064e8 <remove_chain+0x88>
 80064e4:	7ffb      	ldrb	r3, [r7, #31]
 80064e6:	e01c      	b.n	8006522 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	691a      	ldr	r2, [r3, #16]
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	3b02      	subs	r3, #2
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d20b      	bcs.n	800650e <remove_chain+0xae>
			fs->free_clst++;
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	791b      	ldrb	r3, [r3, #4]
 8006504:	f043 0301 	orr.w	r3, r3, #1
 8006508:	b2da      	uxtb	r2, r3
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	429a      	cmp	r2, r3
 800651a:	d3c6      	bcc.n	80064aa <remove_chain+0x4a>
 800651c:	e000      	b.n	8006520 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800651e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3720      	adds	r7, #32
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800652a:	b580      	push	{r7, lr}
 800652c:	b088      	sub	sp, #32
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10d      	bne.n	800655c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d004      	beq.n	8006556 <create_chain+0x2c>
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	429a      	cmp	r2, r3
 8006554:	d31b      	bcc.n	800658e <create_chain+0x64>
 8006556:	2301      	movs	r3, #1
 8006558:	61bb      	str	r3, [r7, #24]
 800655a:	e018      	b.n	800658e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800655c:	6839      	ldr	r1, [r7, #0]
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff fded 	bl	800613e <get_fat>
 8006564:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d801      	bhi.n	8006570 <create_chain+0x46>
 800656c:	2301      	movs	r3, #1
 800656e:	e070      	b.n	8006652 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006576:	d101      	bne.n	800657c <create_chain+0x52>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	e06a      	b.n	8006652 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	429a      	cmp	r2, r3
 8006584:	d201      	bcs.n	800658a <create_chain+0x60>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	e063      	b.n	8006652 <create_chain+0x128>
		scl = clst;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	3301      	adds	r3, #1
 8006596:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	69fa      	ldr	r2, [r7, #28]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d307      	bcc.n	80065b2 <create_chain+0x88>
				ncl = 2;
 80065a2:	2302      	movs	r3, #2
 80065a4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80065a6:	69fa      	ldr	r2, [r7, #28]
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d901      	bls.n	80065b2 <create_chain+0x88>
 80065ae:	2300      	movs	r3, #0
 80065b0:	e04f      	b.n	8006652 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80065b2:	69f9      	ldr	r1, [r7, #28]
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7ff fdc2 	bl	800613e <get_fat>
 80065ba:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00e      	beq.n	80065e0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d003      	beq.n	80065d0 <create_chain+0xa6>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ce:	d101      	bne.n	80065d4 <create_chain+0xaa>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	e03e      	b.n	8006652 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80065d4:	69fa      	ldr	r2, [r7, #28]
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d1da      	bne.n	8006592 <create_chain+0x68>
 80065dc:	2300      	movs	r3, #0
 80065de:	e038      	b.n	8006652 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80065e0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80065e2:	f04f 32ff 	mov.w	r2, #4294967295
 80065e6:	69f9      	ldr	r1, [r7, #28]
 80065e8:	6938      	ldr	r0, [r7, #16]
 80065ea:	f7ff fe4f 	bl	800628c <put_fat>
 80065ee:	4603      	mov	r3, r0
 80065f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d109      	bne.n	800660c <create_chain+0xe2>
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d006      	beq.n	800660c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80065fe:	69fa      	ldr	r2, [r7, #28]
 8006600:	6839      	ldr	r1, [r7, #0]
 8006602:	6938      	ldr	r0, [r7, #16]
 8006604:	f7ff fe42 	bl	800628c <put_fat>
 8006608:	4603      	mov	r3, r0
 800660a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d116      	bne.n	8006640 <create_chain+0x116>
		fs->last_clst = ncl;
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	69fa      	ldr	r2, [r7, #28]
 8006616:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	3b02      	subs	r3, #2
 8006622:	429a      	cmp	r2, r3
 8006624:	d804      	bhi.n	8006630 <create_chain+0x106>
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	1e5a      	subs	r2, r3, #1
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	791b      	ldrb	r3, [r3, #4]
 8006634:	f043 0301 	orr.w	r3, r3, #1
 8006638:	b2da      	uxtb	r2, r3
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	711a      	strb	r2, [r3, #4]
 800663e:	e007      	b.n	8006650 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006640:	7dfb      	ldrb	r3, [r7, #23]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d102      	bne.n	800664c <create_chain+0x122>
 8006646:	f04f 33ff 	mov.w	r3, #4294967295
 800664a:	e000      	b.n	800664e <create_chain+0x124>
 800664c:	2301      	movs	r3, #1
 800664e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006650:	69fb      	ldr	r3, [r7, #28]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3720      	adds	r7, #32
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800665a:	b480      	push	{r7}
 800665c:	b087      	sub	sp, #28
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
 8006662:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666e:	3304      	adds	r3, #4
 8006670:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	0a5b      	lsrs	r3, r3, #9
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	8952      	ldrh	r2, [r2, #10]
 800667a:	fbb3 f3f2 	udiv	r3, r3, r2
 800667e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	1d1a      	adds	r2, r3, #4
 8006684:	613a      	str	r2, [r7, #16]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d101      	bne.n	8006694 <clmt_clust+0x3a>
 8006690:	2300      	movs	r3, #0
 8006692:	e010      	b.n	80066b6 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	429a      	cmp	r2, r3
 800669a:	d307      	bcc.n	80066ac <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	617b      	str	r3, [r7, #20]
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	3304      	adds	r3, #4
 80066a8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80066aa:	e7e9      	b.n	8006680 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80066ac:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	4413      	add	r3, r2
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	371c      	adds	r7, #28
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b086      	sub	sp, #24
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	6078      	str	r0, [r7, #4]
 80066ca:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066d8:	d204      	bcs.n	80066e4 <dir_sdi+0x22>
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	f003 031f 	and.w	r3, r3, #31
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <dir_sdi+0x26>
		return FR_INT_ERR;
 80066e4:	2302      	movs	r3, #2
 80066e6:	e063      	b.n	80067b0 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	683a      	ldr	r2, [r7, #0]
 80066ec:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d106      	bne.n	8006708 <dir_sdi+0x46>
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d902      	bls.n	8006708 <dir_sdi+0x46>
		clst = fs->dirbase;
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10c      	bne.n	8006728 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	095b      	lsrs	r3, r3, #5
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	8912      	ldrh	r2, [r2, #8]
 8006716:	4293      	cmp	r3, r2
 8006718:	d301      	bcc.n	800671e <dir_sdi+0x5c>
 800671a:	2302      	movs	r3, #2
 800671c:	e048      	b.n	80067b0 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	61da      	str	r2, [r3, #28]
 8006726:	e029      	b.n	800677c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	895b      	ldrh	r3, [r3, #10]
 800672c:	025b      	lsls	r3, r3, #9
 800672e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006730:	e019      	b.n	8006766 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6979      	ldr	r1, [r7, #20]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff fd01 	bl	800613e <get_fat>
 800673c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006744:	d101      	bne.n	800674a <dir_sdi+0x88>
 8006746:	2301      	movs	r3, #1
 8006748:	e032      	b.n	80067b0 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d904      	bls.n	800675a <dir_sdi+0x98>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	695b      	ldr	r3, [r3, #20]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	429a      	cmp	r2, r3
 8006758:	d301      	bcc.n	800675e <dir_sdi+0x9c>
 800675a:	2302      	movs	r3, #2
 800675c:	e028      	b.n	80067b0 <dir_sdi+0xee>
			ofs -= csz;
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	429a      	cmp	r2, r3
 800676c:	d2e1      	bcs.n	8006732 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800676e:	6979      	ldr	r1, [r7, #20]
 8006770:	6938      	ldr	r0, [r7, #16]
 8006772:	f7ff fcc5 	bl	8006100 <clust2sect>
 8006776:	4602      	mov	r2, r0
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	697a      	ldr	r2, [r7, #20]
 8006780:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <dir_sdi+0xcc>
 800678a:	2302      	movs	r3, #2
 800678c:	e010      	b.n	80067b0 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	69da      	ldr	r2, [r3, #28]
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	0a5b      	lsrs	r3, r3, #9
 8006796:	441a      	add	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a8:	441a      	add	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3718      	adds	r7, #24
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b086      	sub	sp, #24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	695b      	ldr	r3, [r3, #20]
 80067cc:	3320      	adds	r3, #32
 80067ce:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d003      	beq.n	80067e0 <dir_next+0x28>
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067de:	d301      	bcc.n	80067e4 <dir_next+0x2c>
 80067e0:	2304      	movs	r3, #4
 80067e2:	e0aa      	b.n	800693a <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f040 8098 	bne.w	8006920 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	69db      	ldr	r3, [r3, #28]
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10b      	bne.n	800681a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	095b      	lsrs	r3, r3, #5
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	8912      	ldrh	r2, [r2, #8]
 800680a:	4293      	cmp	r3, r2
 800680c:	f0c0 8088 	bcc.w	8006920 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	61da      	str	r2, [r3, #28]
 8006816:	2304      	movs	r3, #4
 8006818:	e08f      	b.n	800693a <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	0a5b      	lsrs	r3, r3, #9
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	8952      	ldrh	r2, [r2, #10]
 8006822:	3a01      	subs	r2, #1
 8006824:	4013      	ands	r3, r2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d17a      	bne.n	8006920 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	4619      	mov	r1, r3
 8006832:	4610      	mov	r0, r2
 8006834:	f7ff fc83 	bl	800613e <get_fat>
 8006838:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	2b01      	cmp	r3, #1
 800683e:	d801      	bhi.n	8006844 <dir_next+0x8c>
 8006840:	2302      	movs	r3, #2
 8006842:	e07a      	b.n	800693a <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684a:	d101      	bne.n	8006850 <dir_next+0x98>
 800684c:	2301      	movs	r3, #1
 800684e:	e074      	b.n	800693a <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	695b      	ldr	r3, [r3, #20]
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	429a      	cmp	r2, r3
 8006858:	d358      	bcc.n	800690c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d104      	bne.n	800686a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	61da      	str	r2, [r3, #28]
 8006866:	2304      	movs	r3, #4
 8006868:	e067      	b.n	800693a <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800686a:	687a      	ldr	r2, [r7, #4]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	4619      	mov	r1, r3
 8006872:	4610      	mov	r0, r2
 8006874:	f7ff fe59 	bl	800652a <create_chain>
 8006878:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d101      	bne.n	8006884 <dir_next+0xcc>
 8006880:	2307      	movs	r3, #7
 8006882:	e05a      	b.n	800693a <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <dir_next+0xd6>
 800688a:	2302      	movs	r3, #2
 800688c:	e055      	b.n	800693a <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006894:	d101      	bne.n	800689a <dir_next+0xe2>
 8006896:	2301      	movs	r3, #1
 8006898:	e04f      	b.n	800693a <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f7ff fb50 	bl	8005f40 <sync_window>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d001      	beq.n	80068aa <dir_next+0xf2>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e047      	b.n	800693a <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	3330      	adds	r3, #48	@ 0x30
 80068ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068b2:	2100      	movs	r1, #0
 80068b4:	4618      	mov	r0, r3
 80068b6:	f7ff f97a 	bl	8005bae <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80068ba:	2300      	movs	r3, #0
 80068bc:	613b      	str	r3, [r7, #16]
 80068be:	6979      	ldr	r1, [r7, #20]
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f7ff fc1d 	bl	8006100 <clust2sect>
 80068c6:	4602      	mov	r2, r0
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80068cc:	e012      	b.n	80068f4 <dir_next+0x13c>
						fs->wflag = 1;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2201      	movs	r2, #1
 80068d2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f7ff fb33 	bl	8005f40 <sync_window>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <dir_next+0x12c>
 80068e0:	2301      	movs	r3, #1
 80068e2:	e02a      	b.n	800693a <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	3301      	adds	r3, #1
 80068e8:	613b      	str	r3, [r7, #16]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ee:	1c5a      	adds	r2, r3, #1
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	895b      	ldrh	r3, [r3, #10]
 80068f8:	461a      	mov	r2, r3
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d3e6      	bcc.n	80068ce <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	1ad2      	subs	r2, r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006912:	6979      	ldr	r1, [r7, #20]
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f7ff fbf3 	bl	8006100 <clust2sect>
 800691a:	4602      	mov	r2, r0
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006932:	441a      	add	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}

08006942 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006942:	b580      	push	{r7, lr}
 8006944:	b086      	sub	sp, #24
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
 800694a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006952:	2100      	movs	r1, #0
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7ff feb4 	bl	80066c2 <dir_sdi>
 800695a:	4603      	mov	r3, r0
 800695c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800695e:	7dfb      	ldrb	r3, [r7, #23]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d12b      	bne.n	80069bc <dir_alloc+0x7a>
		n = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	69db      	ldr	r3, [r3, #28]
 800696c:	4619      	mov	r1, r3
 800696e:	68f8      	ldr	r0, [r7, #12]
 8006970:	f7ff fb2a 	bl	8005fc8 <move_window>
 8006974:	4603      	mov	r3, r0
 8006976:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006978:	7dfb      	ldrb	r3, [r7, #23]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d11d      	bne.n	80069ba <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	2be5      	cmp	r3, #229	@ 0xe5
 8006986:	d004      	beq.n	8006992 <dir_alloc+0x50>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6a1b      	ldr	r3, [r3, #32]
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d107      	bne.n	80069a2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	3301      	adds	r3, #1
 8006996:	613b      	str	r3, [r7, #16]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	429a      	cmp	r2, r3
 800699e:	d102      	bne.n	80069a6 <dir_alloc+0x64>
 80069a0:	e00c      	b.n	80069bc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80069a2:	2300      	movs	r3, #0
 80069a4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80069a6:	2101      	movs	r1, #1
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff ff05 	bl	80067b8 <dir_next>
 80069ae:	4603      	mov	r3, r0
 80069b0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80069b2:	7dfb      	ldrb	r3, [r7, #23]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0d7      	beq.n	8006968 <dir_alloc+0x26>
 80069b8:	e000      	b.n	80069bc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80069ba:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80069bc:	7dfb      	ldrb	r3, [r7, #23]
 80069be:	2b04      	cmp	r3, #4
 80069c0:	d101      	bne.n	80069c6 <dir_alloc+0x84>
 80069c2:	2307      	movs	r3, #7
 80069c4:	75fb      	strb	r3, [r7, #23]
	return res;
 80069c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3718      	adds	r7, #24
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	331a      	adds	r3, #26
 80069de:	4618      	mov	r0, r3
 80069e0:	f7ff f842 	bl	8005a68 <ld_word>
 80069e4:	4603      	mov	r3, r0
 80069e6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	2b03      	cmp	r3, #3
 80069ee:	d109      	bne.n	8006a04 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	3314      	adds	r3, #20
 80069f4:	4618      	mov	r0, r3
 80069f6:	f7ff f837 	bl	8005a68 <ld_word>
 80069fa:	4603      	mov	r3, r0
 80069fc:	041b      	lsls	r3, r3, #16
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006a04:	68fb      	ldr	r3, [r7, #12]
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006a0e:	b580      	push	{r7, lr}
 8006a10:	b084      	sub	sp, #16
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	60f8      	str	r0, [r7, #12]
 8006a16:	60b9      	str	r1, [r7, #8]
 8006a18:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	331a      	adds	r3, #26
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	b292      	uxth	r2, r2
 8006a22:	4611      	mov	r1, r2
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7ff f85a 	bl	8005ade <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b03      	cmp	r3, #3
 8006a30:	d109      	bne.n	8006a46 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f103 0214 	add.w	r2, r3, #20
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	0c1b      	lsrs	r3, r3, #16
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	4619      	mov	r1, r3
 8006a40:	4610      	mov	r0, r2
 8006a42:	f7ff f84c 	bl	8005ade <st_word>
	}
}
 8006a46:	bf00      	nop
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006a4e:	b580      	push	{r7, lr}
 8006a50:	b086      	sub	sp, #24
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7ff fe2f 	bl	80066c2 <dir_sdi>
 8006a64:	4603      	mov	r3, r0
 8006a66:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006a68:	7dfb      	ldrb	r3, [r7, #23]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <dir_find+0x24>
 8006a6e:	7dfb      	ldrb	r3, [r7, #23]
 8006a70:	e03e      	b.n	8006af0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	4619      	mov	r1, r3
 8006a78:	6938      	ldr	r0, [r7, #16]
 8006a7a:	f7ff faa5 	bl	8005fc8 <move_window>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006a82:	7dfb      	ldrb	r3, [r7, #23]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d12f      	bne.n	8006ae8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d102      	bne.n	8006a9c <dir_find+0x4e>
 8006a96:	2304      	movs	r3, #4
 8006a98:	75fb      	strb	r3, [r7, #23]
 8006a9a:	e028      	b.n	8006aee <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	330b      	adds	r3, #11
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	330b      	adds	r3, #11
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	f003 0308 	and.w	r3, r3, #8
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10a      	bne.n	8006ad4 <dir_find+0x86>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a18      	ldr	r0, [r3, #32]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	3324      	adds	r3, #36	@ 0x24
 8006ac6:	220b      	movs	r2, #11
 8006ac8:	4619      	mov	r1, r3
 8006aca:	f7ff f88b 	bl	8005be4 <mem_cmp>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00b      	beq.n	8006aec <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7ff fe6e 	bl	80067b8 <dir_next>
 8006adc:	4603      	mov	r3, r0
 8006ade:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006ae0:	7dfb      	ldrb	r3, [r7, #23]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d0c5      	beq.n	8006a72 <dir_find+0x24>
 8006ae6:	e002      	b.n	8006aee <dir_find+0xa0>
		if (res != FR_OK) break;
 8006ae8:	bf00      	nop
 8006aea:	e000      	b.n	8006aee <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006aec:	bf00      	nop

	return res;
 8006aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3718      	adds	r7, #24
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}

08006af8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006b06:	2101      	movs	r1, #1
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f7ff ff1a 	bl	8006942 <dir_alloc>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006b12:	7bfb      	ldrb	r3, [r7, #15]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d11c      	bne.n	8006b52 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69db      	ldr	r3, [r3, #28]
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	68b8      	ldr	r0, [r7, #8]
 8006b20:	f7ff fa52 	bl	8005fc8 <move_window>
 8006b24:	4603      	mov	r3, r0
 8006b26:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d111      	bne.n	8006b52 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	2220      	movs	r2, #32
 8006b34:	2100      	movs	r1, #0
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7ff f839 	bl	8005bae <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a18      	ldr	r0, [r3, #32]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	3324      	adds	r3, #36	@ 0x24
 8006b44:	220b      	movs	r2, #11
 8006b46:	4619      	mov	r1, r3
 8006b48:	f7ff f810 	bl	8005b6c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	60fb      	str	r3, [r7, #12]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	3324      	adds	r3, #36	@ 0x24
 8006b70:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006b72:	220b      	movs	r2, #11
 8006b74:	2120      	movs	r1, #32
 8006b76:	68b8      	ldr	r0, [r7, #8]
 8006b78:	f7ff f819 	bl	8005bae <mem_set>
	si = i = 0; ni = 8;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	613b      	str	r3, [r7, #16]
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	61fb      	str	r3, [r7, #28]
 8006b84:	2308      	movs	r3, #8
 8006b86:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	61fa      	str	r2, [r7, #28]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	4413      	add	r3, r2
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006b96:	7efb      	ldrb	r3, [r7, #27]
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d94e      	bls.n	8006c3a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006b9c:	7efb      	ldrb	r3, [r7, #27]
 8006b9e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006ba0:	d006      	beq.n	8006bb0 <create_name+0x54>
 8006ba2:	7efb      	ldrb	r3, [r7, #27]
 8006ba4:	2b5c      	cmp	r3, #92	@ 0x5c
 8006ba6:	d110      	bne.n	8006bca <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006ba8:	e002      	b.n	8006bb0 <create_name+0x54>
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	3301      	adds	r3, #1
 8006bae:	61fb      	str	r3, [r7, #28]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	2b2f      	cmp	r3, #47	@ 0x2f
 8006bba:	d0f6      	beq.n	8006baa <create_name+0x4e>
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	4413      	add	r3, r2
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	2b5c      	cmp	r3, #92	@ 0x5c
 8006bc6:	d0f0      	beq.n	8006baa <create_name+0x4e>
			break;
 8006bc8:	e038      	b.n	8006c3c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006bca:	7efb      	ldrb	r3, [r7, #27]
 8006bcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bce:	d003      	beq.n	8006bd8 <create_name+0x7c>
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d30c      	bcc.n	8006bf2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2b0b      	cmp	r3, #11
 8006bdc:	d002      	beq.n	8006be4 <create_name+0x88>
 8006bde:	7efb      	ldrb	r3, [r7, #27]
 8006be0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006be2:	d001      	beq.n	8006be8 <create_name+0x8c>
 8006be4:	2306      	movs	r3, #6
 8006be6:	e044      	b.n	8006c72 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006be8:	2308      	movs	r3, #8
 8006bea:	613b      	str	r3, [r7, #16]
 8006bec:	230b      	movs	r3, #11
 8006bee:	617b      	str	r3, [r7, #20]
			continue;
 8006bf0:	e022      	b.n	8006c38 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006bf2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	da04      	bge.n	8006c04 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006bfa:	7efb      	ldrb	r3, [r7, #27]
 8006bfc:	3b80      	subs	r3, #128	@ 0x80
 8006bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8006c7c <create_name+0x120>)
 8006c00:	5cd3      	ldrb	r3, [r2, r3]
 8006c02:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006c04:	7efb      	ldrb	r3, [r7, #27]
 8006c06:	4619      	mov	r1, r3
 8006c08:	481d      	ldr	r0, [pc, #116]	@ (8006c80 <create_name+0x124>)
 8006c0a:	f7ff f812 	bl	8005c32 <chk_chr>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <create_name+0xbc>
 8006c14:	2306      	movs	r3, #6
 8006c16:	e02c      	b.n	8006c72 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006c18:	7efb      	ldrb	r3, [r7, #27]
 8006c1a:	2b60      	cmp	r3, #96	@ 0x60
 8006c1c:	d905      	bls.n	8006c2a <create_name+0xce>
 8006c1e:	7efb      	ldrb	r3, [r7, #27]
 8006c20:	2b7a      	cmp	r3, #122	@ 0x7a
 8006c22:	d802      	bhi.n	8006c2a <create_name+0xce>
 8006c24:	7efb      	ldrb	r3, [r7, #27]
 8006c26:	3b20      	subs	r3, #32
 8006c28:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1c5a      	adds	r2, r3, #1
 8006c2e:	613a      	str	r2, [r7, #16]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	4413      	add	r3, r2
 8006c34:	7efa      	ldrb	r2, [r7, #27]
 8006c36:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006c38:	e7a6      	b.n	8006b88 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006c3a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	441a      	add	r2, r3
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <create_name+0xf4>
 8006c4c:	2306      	movs	r3, #6
 8006c4e:	e010      	b.n	8006c72 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	2be5      	cmp	r3, #229	@ 0xe5
 8006c56:	d102      	bne.n	8006c5e <create_name+0x102>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2205      	movs	r2, #5
 8006c5c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006c5e:	7efb      	ldrb	r3, [r7, #27]
 8006c60:	2b20      	cmp	r3, #32
 8006c62:	d801      	bhi.n	8006c68 <create_name+0x10c>
 8006c64:	2204      	movs	r2, #4
 8006c66:	e000      	b.n	8006c6a <create_name+0x10e>
 8006c68:	2200      	movs	r2, #0
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	330b      	adds	r3, #11
 8006c6e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006c70:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3720      	adds	r7, #32
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	080086bc 	.word	0x080086bc
 8006c80:	08008608 	.word	0x08008608

08006c84 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b086      	sub	sp, #24
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006c98:	e002      	b.n	8006ca0 <follow_path+0x1c>
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	2b2f      	cmp	r3, #47	@ 0x2f
 8006ca6:	d0f8      	beq.n	8006c9a <follow_path+0x16>
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	2b5c      	cmp	r3, #92	@ 0x5c
 8006cae:	d0f4      	beq.n	8006c9a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	2b1f      	cmp	r3, #31
 8006cbc:	d80a      	bhi.n	8006cd4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2280      	movs	r2, #128	@ 0x80
 8006cc2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff fcfa 	bl	80066c2 <dir_sdi>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	75fb      	strb	r3, [r7, #23]
 8006cd2:	e043      	b.n	8006d5c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006cd4:	463b      	mov	r3, r7
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f7ff ff3f 	bl	8006b5c <create_name>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006ce2:	7dfb      	ldrb	r3, [r7, #23]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d134      	bne.n	8006d52 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f7ff feb0 	bl	8006a4e <dir_find>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006cf8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006cfa:	7dfb      	ldrb	r3, [r7, #23]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00a      	beq.n	8006d16 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006d00:	7dfb      	ldrb	r3, [r7, #23]
 8006d02:	2b04      	cmp	r3, #4
 8006d04:	d127      	bne.n	8006d56 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006d06:	7afb      	ldrb	r3, [r7, #11]
 8006d08:	f003 0304 	and.w	r3, r3, #4
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d122      	bne.n	8006d56 <follow_path+0xd2>
 8006d10:	2305      	movs	r3, #5
 8006d12:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006d14:	e01f      	b.n	8006d56 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d16:	7afb      	ldrb	r3, [r7, #11]
 8006d18:	f003 0304 	and.w	r3, r3, #4
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d11c      	bne.n	8006d5a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	799b      	ldrb	r3, [r3, #6]
 8006d24:	f003 0310 	and.w	r3, r3, #16
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006d2c:	2305      	movs	r3, #5
 8006d2e:	75fb      	strb	r3, [r7, #23]
 8006d30:	e014      	b.n	8006d5c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d40:	4413      	add	r3, r2
 8006d42:	4619      	mov	r1, r3
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f7ff fe43 	bl	80069d0 <ld_clust>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006d50:	e7c0      	b.n	8006cd4 <follow_path+0x50>
			if (res != FR_OK) break;
 8006d52:	bf00      	nop
 8006d54:	e002      	b.n	8006d5c <follow_path+0xd8>
				break;
 8006d56:	bf00      	nop
 8006d58:	e000      	b.n	8006d5c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d5a:	bf00      	nop
			}
		}
	}

	return res;
 8006d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}

08006d66 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b087      	sub	sp, #28
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d72:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d031      	beq.n	8006de0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	617b      	str	r3, [r7, #20]
 8006d82:	e002      	b.n	8006d8a <get_ldnumber+0x24>
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	3301      	adds	r3, #1
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d903      	bls.n	8006d9a <get_ldnumber+0x34>
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2b3a      	cmp	r3, #58	@ 0x3a
 8006d98:	d1f4      	bne.n	8006d84 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	2b3a      	cmp	r3, #58	@ 0x3a
 8006da0:	d11c      	bne.n	8006ddc <get_ldnumber+0x76>
			tp = *path;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	1c5a      	adds	r2, r3, #1
 8006dac:	60fa      	str	r2, [r7, #12]
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	3b30      	subs	r3, #48	@ 0x30
 8006db2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	2b09      	cmp	r3, #9
 8006db8:	d80e      	bhi.n	8006dd8 <get_ldnumber+0x72>
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d10a      	bne.n	8006dd8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d107      	bne.n	8006dd8 <get_ldnumber+0x72>
					vol = (int)i;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	3301      	adds	r3, #1
 8006dd0:	617b      	str	r3, [r7, #20]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	e002      	b.n	8006de2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006ddc:	2300      	movs	r3, #0
 8006dde:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006de0:	693b      	ldr	r3, [r7, #16]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	371c      	adds	r7, #28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
	...

08006df0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	70da      	strb	r2, [r3, #3]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f04f 32ff 	mov.w	r2, #4294967295
 8006e06:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006e08:	6839      	ldr	r1, [r7, #0]
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7ff f8dc 	bl	8005fc8 <move_window>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <check_fs+0x2a>
 8006e16:	2304      	movs	r3, #4
 8006e18:	e038      	b.n	8006e8c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	3330      	adds	r3, #48	@ 0x30
 8006e1e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fe fe20 	bl	8005a68 <ld_word>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d001      	beq.n	8006e38 <check_fs+0x48>
 8006e34:	2303      	movs	r3, #3
 8006e36:	e029      	b.n	8006e8c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006e3e:	2be9      	cmp	r3, #233	@ 0xe9
 8006e40:	d009      	beq.n	8006e56 <check_fs+0x66>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006e48:	2beb      	cmp	r3, #235	@ 0xeb
 8006e4a:	d11e      	bne.n	8006e8a <check_fs+0x9a>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006e52:	2b90      	cmp	r3, #144	@ 0x90
 8006e54:	d119      	bne.n	8006e8a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	3330      	adds	r3, #48	@ 0x30
 8006e5a:	3336      	adds	r3, #54	@ 0x36
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fe fe1b 	bl	8005a98 <ld_dword>
 8006e62:	4603      	mov	r3, r0
 8006e64:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006e68:	4a0a      	ldr	r2, [pc, #40]	@ (8006e94 <check_fs+0xa4>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d101      	bne.n	8006e72 <check_fs+0x82>
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e00c      	b.n	8006e8c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3330      	adds	r3, #48	@ 0x30
 8006e76:	3352      	adds	r3, #82	@ 0x52
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7fe fe0d 	bl	8005a98 <ld_dword>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	4a05      	ldr	r2, [pc, #20]	@ (8006e98 <check_fs+0xa8>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d101      	bne.n	8006e8a <check_fs+0x9a>
 8006e86:	2300      	movs	r3, #0
 8006e88:	e000      	b.n	8006e8c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006e8a:	2302      	movs	r3, #2
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	00544146 	.word	0x00544146
 8006e98:	33544146 	.word	0x33544146

08006e9c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b096      	sub	sp, #88	@ 0x58
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	2200      	movs	r2, #0
 8006eae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006eb0:	68f8      	ldr	r0, [r7, #12]
 8006eb2:	f7ff ff58 	bl	8006d66 <get_ldnumber>
 8006eb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	da01      	bge.n	8006ec2 <find_volume+0x26>
 8006ebe:	230b      	movs	r3, #11
 8006ec0:	e22d      	b.n	800731e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006ec2:	4aa1      	ldr	r2, [pc, #644]	@ (8007148 <find_volume+0x2ac>)
 8006ec4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006eca:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <find_volume+0x3a>
 8006ed2:	230c      	movs	r3, #12
 8006ed4:	e223      	b.n	800731e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006eda:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006edc:	79fb      	ldrb	r3, [r7, #7]
 8006ede:	f023 0301 	bic.w	r3, r3, #1
 8006ee2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d01a      	beq.n	8006f22 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eee:	785b      	ldrb	r3, [r3, #1]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fe fd1b 	bl	800592c <disk_status>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006efc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10c      	bne.n	8006f22 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006f08:	79fb      	ldrb	r3, [r7, #7]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d007      	beq.n	8006f1e <find_volume+0x82>
 8006f0e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006f12:	f003 0304 	and.w	r3, r3, #4
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006f1a:	230a      	movs	r3, #10
 8006f1c:	e1ff      	b.n	800731e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e1fd      	b.n	800731e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f24:	2200      	movs	r2, #0
 8006f26:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006f28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f32:	785b      	ldrb	r3, [r3, #1]
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7fe fd13 	bl	8005960 <disk_initialize>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006f40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006f44:	f003 0301 	and.w	r3, r3, #1
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d001      	beq.n	8006f50 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e1e6      	b.n	800731e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006f50:	79fb      	ldrb	r3, [r7, #7]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d007      	beq.n	8006f66 <find_volume+0xca>
 8006f56:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006f62:	230a      	movs	r3, #10
 8006f64:	e1db      	b.n	800731e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006f6a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f6c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f6e:	f7ff ff3f 	bl	8006df0 <check_fs>
 8006f72:	4603      	mov	r3, r0
 8006f74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006f78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	d149      	bne.n	8007014 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006f80:	2300      	movs	r3, #0
 8006f82:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f84:	e01e      	b.n	8006fc4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8e:	011b      	lsls	r3, r3, #4
 8006f90:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006f94:	4413      	add	r3, r2
 8006f96:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	781b      	ldrb	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d006      	beq.n	8006fb0 <find_volume+0x114>
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	3308      	adds	r3, #8
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fe fd76 	bl	8005a98 <ld_dword>
 8006fac:	4602      	mov	r2, r0
 8006fae:	e000      	b.n	8006fb2 <find_volume+0x116>
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	3358      	adds	r3, #88	@ 0x58
 8006fb8:	443b      	add	r3, r7
 8006fba:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d9dd      	bls.n	8006f86 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006fca:	2300      	movs	r3, #0
 8006fcc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <find_volume+0x13e>
 8006fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	3358      	adds	r3, #88	@ 0x58
 8006fe0:	443b      	add	r3, r7
 8006fe2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006fe6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d005      	beq.n	8006ffa <find_volume+0x15e>
 8006fee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006ff0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006ff2:	f7ff fefd 	bl	8006df0 <check_fs>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	e000      	b.n	8006ffc <find_volume+0x160>
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007000:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007004:	2b01      	cmp	r3, #1
 8007006:	d905      	bls.n	8007014 <find_volume+0x178>
 8007008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800700a:	3301      	adds	r3, #1
 800700c:	643b      	str	r3, [r7, #64]	@ 0x40
 800700e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007010:	2b03      	cmp	r3, #3
 8007012:	d9e2      	bls.n	8006fda <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007014:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007018:	2b04      	cmp	r3, #4
 800701a:	d101      	bne.n	8007020 <find_volume+0x184>
 800701c:	2301      	movs	r3, #1
 800701e:	e17e      	b.n	800731e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007020:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007024:	2b01      	cmp	r3, #1
 8007026:	d901      	bls.n	800702c <find_volume+0x190>
 8007028:	230d      	movs	r3, #13
 800702a:	e178      	b.n	800731e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800702c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702e:	3330      	adds	r3, #48	@ 0x30
 8007030:	330b      	adds	r3, #11
 8007032:	4618      	mov	r0, r3
 8007034:	f7fe fd18 	bl	8005a68 <ld_word>
 8007038:	4603      	mov	r3, r0
 800703a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800703e:	d001      	beq.n	8007044 <find_volume+0x1a8>
 8007040:	230d      	movs	r3, #13
 8007042:	e16c      	b.n	800731e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007046:	3330      	adds	r3, #48	@ 0x30
 8007048:	3316      	adds	r3, #22
 800704a:	4618      	mov	r0, r3
 800704c:	f7fe fd0c 	bl	8005a68 <ld_word>
 8007050:	4603      	mov	r3, r0
 8007052:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007056:	2b00      	cmp	r3, #0
 8007058:	d106      	bne.n	8007068 <find_volume+0x1cc>
 800705a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705c:	3330      	adds	r3, #48	@ 0x30
 800705e:	3324      	adds	r3, #36	@ 0x24
 8007060:	4618      	mov	r0, r3
 8007062:	f7fe fd19 	bl	8005a98 <ld_dword>
 8007066:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8007068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800706c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800706e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007070:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8007074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007076:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707a:	789b      	ldrb	r3, [r3, #2]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d005      	beq.n	800708c <find_volume+0x1f0>
 8007080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007082:	789b      	ldrb	r3, [r3, #2]
 8007084:	2b02      	cmp	r3, #2
 8007086:	d001      	beq.n	800708c <find_volume+0x1f0>
 8007088:	230d      	movs	r3, #13
 800708a:	e148      	b.n	800731e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800708c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708e:	789b      	ldrb	r3, [r3, #2]
 8007090:	461a      	mov	r2, r3
 8007092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007094:	fb02 f303 	mul.w	r3, r2, r3
 8007098:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800709a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070a0:	461a      	mov	r2, r3
 80070a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80070a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a8:	895b      	ldrh	r3, [r3, #10]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d008      	beq.n	80070c0 <find_volume+0x224>
 80070ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b0:	895b      	ldrh	r3, [r3, #10]
 80070b2:	461a      	mov	r2, r3
 80070b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b6:	895b      	ldrh	r3, [r3, #10]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	4013      	ands	r3, r2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <find_volume+0x228>
 80070c0:	230d      	movs	r3, #13
 80070c2:	e12c      	b.n	800731e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80070c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c6:	3330      	adds	r3, #48	@ 0x30
 80070c8:	3311      	adds	r3, #17
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7fe fccc 	bl	8005a68 <ld_word>
 80070d0:	4603      	mov	r3, r0
 80070d2:	461a      	mov	r2, r3
 80070d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80070d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070da:	891b      	ldrh	r3, [r3, #8]
 80070dc:	f003 030f 	and.w	r3, r3, #15
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <find_volume+0x24e>
 80070e6:	230d      	movs	r3, #13
 80070e8:	e119      	b.n	800731e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80070ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ec:	3330      	adds	r3, #48	@ 0x30
 80070ee:	3313      	adds	r3, #19
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7fe fcb9 	bl	8005a68 <ld_word>
 80070f6:	4603      	mov	r3, r0
 80070f8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80070fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d106      	bne.n	800710e <find_volume+0x272>
 8007100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007102:	3330      	adds	r3, #48	@ 0x30
 8007104:	3320      	adds	r3, #32
 8007106:	4618      	mov	r0, r3
 8007108:	f7fe fcc6 	bl	8005a98 <ld_dword>
 800710c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800710e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007110:	3330      	adds	r3, #48	@ 0x30
 8007112:	330e      	adds	r3, #14
 8007114:	4618      	mov	r0, r3
 8007116:	f7fe fca7 	bl	8005a68 <ld_word>
 800711a:	4603      	mov	r3, r0
 800711c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800711e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007120:	2b00      	cmp	r3, #0
 8007122:	d101      	bne.n	8007128 <find_volume+0x28c>
 8007124:	230d      	movs	r3, #13
 8007126:	e0fa      	b.n	800731e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007128:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800712a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800712c:	4413      	add	r3, r2
 800712e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007130:	8912      	ldrh	r2, [r2, #8]
 8007132:	0912      	lsrs	r2, r2, #4
 8007134:	b292      	uxth	r2, r2
 8007136:	4413      	add	r3, r2
 8007138:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800713a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800713c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713e:	429a      	cmp	r2, r3
 8007140:	d204      	bcs.n	800714c <find_volume+0x2b0>
 8007142:	230d      	movs	r3, #13
 8007144:	e0eb      	b.n	800731e <find_volume+0x482>
 8007146:	bf00      	nop
 8007148:	2004023c 	.word	0x2004023c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800714c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800714e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007154:	8952      	ldrh	r2, [r2, #10]
 8007156:	fbb3 f3f2 	udiv	r3, r3, r2
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	d101      	bne.n	8007166 <find_volume+0x2ca>
 8007162:	230d      	movs	r3, #13
 8007164:	e0db      	b.n	800731e <find_volume+0x482>
		fmt = FS_FAT32;
 8007166:	2303      	movs	r3, #3
 8007168:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800716c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007172:	4293      	cmp	r3, r2
 8007174:	d802      	bhi.n	800717c <find_volume+0x2e0>
 8007176:	2302      	movs	r3, #2
 8007178:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007182:	4293      	cmp	r3, r2
 8007184:	d802      	bhi.n	800718c <find_volume+0x2f0>
 8007186:	2301      	movs	r3, #1
 8007188:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	1c9a      	adds	r2, r3, #2
 8007190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007192:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007196:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007198:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800719a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800719c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800719e:	441a      	add	r2, r3
 80071a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80071a4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80071a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a8:	441a      	add	r2, r3
 80071aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ac:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80071ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80071b2:	2b03      	cmp	r3, #3
 80071b4:	d11e      	bne.n	80071f4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80071b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b8:	3330      	adds	r3, #48	@ 0x30
 80071ba:	332a      	adds	r3, #42	@ 0x2a
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe fc53 	bl	8005a68 <ld_word>
 80071c2:	4603      	mov	r3, r0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <find_volume+0x330>
 80071c8:	230d      	movs	r3, #13
 80071ca:	e0a8      	b.n	800731e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80071cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ce:	891b      	ldrh	r3, [r3, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <find_volume+0x33c>
 80071d4:	230d      	movs	r3, #13
 80071d6:	e0a2      	b.n	800731e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80071d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071da:	3330      	adds	r3, #48	@ 0x30
 80071dc:	332c      	adds	r3, #44	@ 0x2c
 80071de:	4618      	mov	r0, r3
 80071e0:	f7fe fc5a 	bl	8005a98 <ld_dword>
 80071e4:	4602      	mov	r2, r0
 80071e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e8:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80071ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80071f2:	e01f      	b.n	8007234 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80071f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f6:	891b      	ldrh	r3, [r3, #8]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <find_volume+0x364>
 80071fc:	230d      	movs	r3, #13
 80071fe:	e08e      	b.n	800731e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007202:	6a1a      	ldr	r2, [r3, #32]
 8007204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007206:	441a      	add	r2, r3
 8007208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720a:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800720c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007210:	2b02      	cmp	r3, #2
 8007212:	d103      	bne.n	800721c <find_volume+0x380>
 8007214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	e00a      	b.n	8007232 <find_volume+0x396>
 800721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721e:	695a      	ldr	r2, [r3, #20]
 8007220:	4613      	mov	r3, r2
 8007222:	005b      	lsls	r3, r3, #1
 8007224:	4413      	add	r3, r2
 8007226:	085a      	lsrs	r2, r3, #1
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	695b      	ldr	r3, [r3, #20]
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007232:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007236:	699a      	ldr	r2, [r3, #24]
 8007238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800723a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800723e:	0a5b      	lsrs	r3, r3, #9
 8007240:	429a      	cmp	r2, r3
 8007242:	d201      	bcs.n	8007248 <find_volume+0x3ac>
 8007244:	230d      	movs	r3, #13
 8007246:	e06a      	b.n	800731e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724a:	f04f 32ff 	mov.w	r2, #4294967295
 800724e:	611a      	str	r2, [r3, #16]
 8007250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007256:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800725a:	2280      	movs	r2, #128	@ 0x80
 800725c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800725e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007262:	2b03      	cmp	r3, #3
 8007264:	d149      	bne.n	80072fa <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007268:	3330      	adds	r3, #48	@ 0x30
 800726a:	3330      	adds	r3, #48	@ 0x30
 800726c:	4618      	mov	r0, r3
 800726e:	f7fe fbfb 	bl	8005a68 <ld_word>
 8007272:	4603      	mov	r3, r0
 8007274:	2b01      	cmp	r3, #1
 8007276:	d140      	bne.n	80072fa <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800727a:	3301      	adds	r3, #1
 800727c:	4619      	mov	r1, r3
 800727e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007280:	f7fe fea2 	bl	8005fc8 <move_window>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d137      	bne.n	80072fa <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800728a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728c:	2200      	movs	r2, #0
 800728e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007292:	3330      	adds	r3, #48	@ 0x30
 8007294:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007298:	4618      	mov	r0, r3
 800729a:	f7fe fbe5 	bl	8005a68 <ld_word>
 800729e:	4603      	mov	r3, r0
 80072a0:	461a      	mov	r2, r3
 80072a2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d127      	bne.n	80072fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80072aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ac:	3330      	adds	r3, #48	@ 0x30
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fe fbf2 	bl	8005a98 <ld_dword>
 80072b4:	4603      	mov	r3, r0
 80072b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007328 <find_volume+0x48c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d11e      	bne.n	80072fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80072bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072be:	3330      	adds	r3, #48	@ 0x30
 80072c0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7fe fbe7 	bl	8005a98 <ld_dword>
 80072ca:	4603      	mov	r3, r0
 80072cc:	4a17      	ldr	r2, [pc, #92]	@ (800732c <find_volume+0x490>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d113      	bne.n	80072fa <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80072d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d4:	3330      	adds	r3, #48	@ 0x30
 80072d6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80072da:	4618      	mov	r0, r3
 80072dc:	f7fe fbdc 	bl	8005a98 <ld_dword>
 80072e0:	4602      	mov	r2, r0
 80072e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80072e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e8:	3330      	adds	r3, #48	@ 0x30
 80072ea:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7fe fbd2 	bl	8005a98 <ld_dword>
 80072f4:	4602      	mov	r2, r0
 80072f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80072fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072fc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007300:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007302:	4b0b      	ldr	r3, [pc, #44]	@ (8007330 <find_volume+0x494>)
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	3301      	adds	r3, #1
 8007308:	b29a      	uxth	r2, r3
 800730a:	4b09      	ldr	r3, [pc, #36]	@ (8007330 <find_volume+0x494>)
 800730c:	801a      	strh	r2, [r3, #0]
 800730e:	4b08      	ldr	r3, [pc, #32]	@ (8007330 <find_volume+0x494>)
 8007310:	881a      	ldrh	r2, [r3, #0]
 8007312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007314:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007316:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007318:	f7fe fdee 	bl	8005ef8 <clear_lock>
#endif
	return FR_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3758      	adds	r7, #88	@ 0x58
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	41615252 	.word	0x41615252
 800732c:	61417272 	.word	0x61417272
 8007330:	20040240 	.word	0x20040240

08007334 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800733e:	2309      	movs	r3, #9
 8007340:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d01c      	beq.n	8007382 <validate+0x4e>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d018      	beq.n	8007382 <validate+0x4e>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d013      	beq.n	8007382 <validate+0x4e>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	889a      	ldrh	r2, [r3, #4]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	88db      	ldrh	r3, [r3, #6]
 8007364:	429a      	cmp	r2, r3
 8007366:	d10c      	bne.n	8007382 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	785b      	ldrb	r3, [r3, #1]
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe fadc 	bl	800592c <disk_status>
 8007374:	4603      	mov	r3, r0
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <validate+0x4e>
			res = FR_OK;
 800737e:	2300      	movs	r3, #0
 8007380:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d102      	bne.n	800738e <validate+0x5a>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	e000      	b.n	8007390 <validate+0x5c>
 800738e:	2300      	movs	r3, #0
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	6013      	str	r3, [r2, #0]
	return res;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b088      	sub	sp, #32
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	4613      	mov	r3, r2
 80073ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80073b2:	f107 0310 	add.w	r3, r7, #16
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff fcd5 	bl	8006d66 <get_ldnumber>
 80073bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80073be:	69fb      	ldr	r3, [r7, #28]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	da01      	bge.n	80073c8 <f_mount+0x28>
 80073c4:	230b      	movs	r3, #11
 80073c6:	e02b      	b.n	8007420 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80073c8:	4a17      	ldr	r2, [pc, #92]	@ (8007428 <f_mount+0x88>)
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80073d8:	69b8      	ldr	r0, [r7, #24]
 80073da:	f7fe fd8d 	bl	8005ef8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	2200      	movs	r2, #0
 80073e2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d002      	beq.n	80073f0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	490d      	ldr	r1, [pc, #52]	@ (8007428 <f_mount+0x88>)
 80073f4:	69fb      	ldr	r3, [r7, #28]
 80073f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d002      	beq.n	8007406 <f_mount+0x66>
 8007400:	79fb      	ldrb	r3, [r7, #7]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d001      	beq.n	800740a <f_mount+0x6a>
 8007406:	2300      	movs	r3, #0
 8007408:	e00a      	b.n	8007420 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800740a:	f107 010c 	add.w	r1, r7, #12
 800740e:	f107 0308 	add.w	r3, r7, #8
 8007412:	2200      	movs	r2, #0
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff fd41 	bl	8006e9c <find_volume>
 800741a:	4603      	mov	r3, r0
 800741c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800741e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3720      	adds	r7, #32
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	2004023c 	.word	0x2004023c

0800742c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b098      	sub	sp, #96	@ 0x60
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	4613      	mov	r3, r2
 8007438:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <f_open+0x18>
 8007440:	2309      	movs	r3, #9
 8007442:	e1a9      	b.n	8007798 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007444:	79fb      	ldrb	r3, [r7, #7]
 8007446:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800744a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800744c:	79fa      	ldrb	r2, [r7, #7]
 800744e:	f107 0110 	add.w	r1, r7, #16
 8007452:	f107 0308 	add.w	r3, r7, #8
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff fd20 	bl	8006e9c <find_volume>
 800745c:	4603      	mov	r3, r0
 800745e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8007462:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007466:	2b00      	cmp	r3, #0
 8007468:	f040 818d 	bne.w	8007786 <f_open+0x35a>
		dj.obj.fs = fs;
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	f107 0314 	add.w	r3, r7, #20
 8007476:	4611      	mov	r1, r2
 8007478:	4618      	mov	r0, r3
 800747a:	f7ff fc03 	bl	8006c84 <follow_path>
 800747e:	4603      	mov	r3, r0
 8007480:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007484:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007488:	2b00      	cmp	r3, #0
 800748a:	d118      	bne.n	80074be <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800748c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007490:	b25b      	sxtb	r3, r3
 8007492:	2b00      	cmp	r3, #0
 8007494:	da03      	bge.n	800749e <f_open+0x72>
				res = FR_INVALID_NAME;
 8007496:	2306      	movs	r3, #6
 8007498:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800749c:	e00f      	b.n	80074be <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800749e:	79fb      	ldrb	r3, [r7, #7]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	bf8c      	ite	hi
 80074a4:	2301      	movhi	r3, #1
 80074a6:	2300      	movls	r3, #0
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	461a      	mov	r2, r3
 80074ac:	f107 0314 	add.w	r3, r7, #20
 80074b0:	4611      	mov	r1, r2
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fe fbd8 	bl	8005c68 <chk_lock>
 80074b8:	4603      	mov	r3, r0
 80074ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80074be:	79fb      	ldrb	r3, [r7, #7]
 80074c0:	f003 031c 	and.w	r3, r3, #28
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d07f      	beq.n	80075c8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 80074c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d017      	beq.n	8007500 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80074d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d10e      	bne.n	80074f6 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80074d8:	f7fe fc22 	bl	8005d20 <enq_lock>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d006      	beq.n	80074f0 <f_open+0xc4>
 80074e2:	f107 0314 	add.w	r3, r7, #20
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff fb06 	bl	8006af8 <dir_register>
 80074ec:	4603      	mov	r3, r0
 80074ee:	e000      	b.n	80074f2 <f_open+0xc6>
 80074f0:	2312      	movs	r3, #18
 80074f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80074f6:	79fb      	ldrb	r3, [r7, #7]
 80074f8:	f043 0308 	orr.w	r3, r3, #8
 80074fc:	71fb      	strb	r3, [r7, #7]
 80074fe:	e010      	b.n	8007522 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007500:	7ebb      	ldrb	r3, [r7, #26]
 8007502:	f003 0311 	and.w	r3, r3, #17
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <f_open+0xe6>
					res = FR_DENIED;
 800750a:	2307      	movs	r3, #7
 800750c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007510:	e007      	b.n	8007522 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007512:	79fb      	ldrb	r3, [r7, #7]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <f_open+0xf6>
 800751c:	2308      	movs	r3, #8
 800751e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007522:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007526:	2b00      	cmp	r3, #0
 8007528:	d168      	bne.n	80075fc <f_open+0x1d0>
 800752a:	79fb      	ldrb	r3, [r7, #7]
 800752c:	f003 0308 	and.w	r3, r3, #8
 8007530:	2b00      	cmp	r3, #0
 8007532:	d063      	beq.n	80075fc <f_open+0x1d0>
				dw = GET_FATTIME();
 8007534:	f7fd fcc4 	bl	8004ec0 <get_fattime>
 8007538:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800753a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800753c:	330e      	adds	r3, #14
 800753e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007540:	4618      	mov	r0, r3
 8007542:	f7fe fae7 	bl	8005b14 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007548:	3316      	adds	r3, #22
 800754a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800754c:	4618      	mov	r0, r3
 800754e:	f7fe fae1 	bl	8005b14 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007554:	330b      	adds	r3, #11
 8007556:	2220      	movs	r2, #32
 8007558:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800755e:	4611      	mov	r1, r2
 8007560:	4618      	mov	r0, r3
 8007562:	f7ff fa35 	bl	80069d0 <ld_clust>
 8007566:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800756c:	2200      	movs	r2, #0
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fa4d 	bl	8006a0e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007576:	331c      	adds	r3, #28
 8007578:	2100      	movs	r1, #0
 800757a:	4618      	mov	r0, r3
 800757c:	f7fe faca 	bl	8005b14 <st_dword>
					fs->wflag = 1;
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	2201      	movs	r2, #1
 8007584:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007586:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007588:	2b00      	cmp	r3, #0
 800758a:	d037      	beq.n	80075fc <f_open+0x1d0>
						dw = fs->winsect;
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007592:	f107 0314 	add.w	r3, r7, #20
 8007596:	2200      	movs	r2, #0
 8007598:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800759a:	4618      	mov	r0, r3
 800759c:	f7fe ff60 	bl	8006460 <remove_chain>
 80075a0:	4603      	mov	r3, r0
 80075a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 80075a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d126      	bne.n	80075fc <f_open+0x1d0>
							res = move_window(fs, dw);
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fe fd08 	bl	8005fc8 <move_window>
 80075b8:	4603      	mov	r3, r0
 80075ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075c2:	3a01      	subs	r2, #1
 80075c4:	60da      	str	r2, [r3, #12]
 80075c6:	e019      	b.n	80075fc <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80075c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d115      	bne.n	80075fc <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80075d0:	7ebb      	ldrb	r3, [r7, #26]
 80075d2:	f003 0310 	and.w	r3, r3, #16
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d003      	beq.n	80075e2 <f_open+0x1b6>
					res = FR_NO_FILE;
 80075da:	2304      	movs	r3, #4
 80075dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80075e0:	e00c      	b.n	80075fc <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80075e2:	79fb      	ldrb	r3, [r7, #7]
 80075e4:	f003 0302 	and.w	r3, r3, #2
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d007      	beq.n	80075fc <f_open+0x1d0>
 80075ec:	7ebb      	ldrb	r3, [r7, #26]
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d002      	beq.n	80075fc <f_open+0x1d0>
						res = FR_DENIED;
 80075f6:	2307      	movs	r3, #7
 80075f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80075fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007600:	2b00      	cmp	r3, #0
 8007602:	d126      	bne.n	8007652 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007604:	79fb      	ldrb	r3, [r7, #7]
 8007606:	f003 0308 	and.w	r3, r3, #8
 800760a:	2b00      	cmp	r3, #0
 800760c:	d003      	beq.n	8007616 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800760e:	79fb      	ldrb	r3, [r7, #7]
 8007610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007614:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800761e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007624:	79fb      	ldrb	r3, [r7, #7]
 8007626:	2b01      	cmp	r3, #1
 8007628:	bf8c      	ite	hi
 800762a:	2301      	movhi	r3, #1
 800762c:	2300      	movls	r3, #0
 800762e:	b2db      	uxtb	r3, r3
 8007630:	461a      	mov	r2, r3
 8007632:	f107 0314 	add.w	r3, r7, #20
 8007636:	4611      	mov	r1, r2
 8007638:	4618      	mov	r0, r3
 800763a:	f7fe fb93 	bl	8005d64 <inc_lock>
 800763e:	4602      	mov	r2, r0
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d102      	bne.n	8007652 <f_open+0x226>
 800764c:	2302      	movs	r3, #2
 800764e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007652:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007656:	2b00      	cmp	r3, #0
 8007658:	f040 8095 	bne.w	8007786 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007660:	4611      	mov	r1, r2
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff f9b4 	bl	80069d0 <ld_clust>
 8007668:	4602      	mov	r2, r0
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800766e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007670:	331c      	adds	r3, #28
 8007672:	4618      	mov	r0, r3
 8007674:	f7fe fa10 	bl	8005a98 <ld_dword>
 8007678:	4602      	mov	r2, r0
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	88da      	ldrh	r2, [r3, #6]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	79fa      	ldrb	r2, [r7, #7]
 8007696:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	3330      	adds	r3, #48	@ 0x30
 80076ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076b2:	2100      	movs	r1, #0
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7fe fa7a 	bl	8005bae <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80076ba:	79fb      	ldrb	r3, [r7, #7]
 80076bc:	f003 0320 	and.w	r3, r3, #32
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d060      	beq.n	8007786 <f_open+0x35a>
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	68db      	ldr	r3, [r3, #12]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d05c      	beq.n	8007786 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	68da      	ldr	r2, [r3, #12]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	895b      	ldrh	r3, [r3, #10]
 80076d8:	025b      	lsls	r3, r3, #9
 80076da:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80076e8:	e016      	b.n	8007718 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7fe fd25 	bl	800613e <get_fat>
 80076f4:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80076f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d802      	bhi.n	8007702 <f_open+0x2d6>
 80076fc:	2302      	movs	r3, #2
 80076fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007702:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007708:	d102      	bne.n	8007710 <f_open+0x2e4>
 800770a:	2301      	movs	r3, #1
 800770c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007710:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007712:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	657b      	str	r3, [r7, #84]	@ 0x54
 8007718:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800771c:	2b00      	cmp	r3, #0
 800771e:	d103      	bne.n	8007728 <f_open+0x2fc>
 8007720:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007722:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007724:	429a      	cmp	r2, r3
 8007726:	d8e0      	bhi.n	80076ea <f_open+0x2be>
				}
				fp->clust = clst;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800772c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800772e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007732:	2b00      	cmp	r3, #0
 8007734:	d127      	bne.n	8007786 <f_open+0x35a>
 8007736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773c:	2b00      	cmp	r3, #0
 800773e:	d022      	beq.n	8007786 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007744:	4618      	mov	r0, r3
 8007746:	f7fe fcdb 	bl	8006100 <clust2sect>
 800774a:	6478      	str	r0, [r7, #68]	@ 0x44
 800774c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800774e:	2b00      	cmp	r3, #0
 8007750:	d103      	bne.n	800775a <f_open+0x32e>
						res = FR_INT_ERR;
 8007752:	2302      	movs	r3, #2
 8007754:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007758:	e015      	b.n	8007786 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800775a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800775c:	0a5a      	lsrs	r2, r3, #9
 800775e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007760:	441a      	add	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	7858      	ldrb	r0, [r3, #1]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a1a      	ldr	r2, [r3, #32]
 8007774:	2301      	movs	r3, #1
 8007776:	f7fe f919 	bl	80059ac <disk_read>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <f_open+0x35a>
 8007780:	2301      	movs	r3, #1
 8007782:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007786:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800778a:	2b00      	cmp	r3, #0
 800778c:	d002      	beq.n	8007794 <f_open+0x368>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007794:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007798:	4618      	mov	r0, r3
 800779a:	3760      	adds	r7, #96	@ 0x60
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}

080077a0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b08c      	sub	sp, #48	@ 0x30
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
 80077ac:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	2200      	movs	r2, #0
 80077b6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f107 0210 	add.w	r2, r7, #16
 80077be:	4611      	mov	r1, r2
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7ff fdb7 	bl	8007334 <validate>
 80077c6:	4603      	mov	r3, r0
 80077c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80077cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d107      	bne.n	80077e4 <f_write+0x44>
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	7d5b      	ldrb	r3, [r3, #21]
 80077d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80077dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d002      	beq.n	80077ea <f_write+0x4a>
 80077e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80077e8:	e14b      	b.n	8007a82 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	7d1b      	ldrb	r3, [r3, #20]
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <f_write+0x5a>
 80077f6:	2307      	movs	r3, #7
 80077f8:	e143      	b.n	8007a82 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	699a      	ldr	r2, [r3, #24]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	441a      	add	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	429a      	cmp	r2, r3
 8007808:	f080 812d 	bcs.w	8007a66 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	43db      	mvns	r3, r3
 8007812:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007814:	e127      	b.n	8007a66 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800781e:	2b00      	cmp	r3, #0
 8007820:	f040 80e3 	bne.w	80079ea <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	699b      	ldr	r3, [r3, #24]
 8007828:	0a5b      	lsrs	r3, r3, #9
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	8952      	ldrh	r2, [r2, #10]
 800782e:	3a01      	subs	r2, #1
 8007830:	4013      	ands	r3, r2
 8007832:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d143      	bne.n	80078c2 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	699b      	ldr	r3, [r3, #24]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10c      	bne.n	800785c <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800784a:	2b00      	cmp	r3, #0
 800784c:	d11a      	bne.n	8007884 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2100      	movs	r1, #0
 8007852:	4618      	mov	r0, r3
 8007854:	f7fe fe69 	bl	800652a <create_chain>
 8007858:	62b8      	str	r0, [r7, #40]	@ 0x28
 800785a:	e013      	b.n	8007884 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	2b00      	cmp	r3, #0
 8007862:	d007      	beq.n	8007874 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	4619      	mov	r1, r3
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f7fe fef5 	bl	800665a <clmt_clust>
 8007870:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007872:	e007      	b.n	8007884 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	4619      	mov	r1, r3
 800787c:	4610      	mov	r0, r2
 800787e:	f7fe fe54 	bl	800652a <create_chain>
 8007882:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 80f2 	beq.w	8007a70 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800788c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788e:	2b01      	cmp	r3, #1
 8007890:	d104      	bne.n	800789c <f_write+0xfc>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2202      	movs	r2, #2
 8007896:	755a      	strb	r2, [r3, #21]
 8007898:	2302      	movs	r3, #2
 800789a:	e0f2      	b.n	8007a82 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800789c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a2:	d104      	bne.n	80078ae <f_write+0x10e>
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2201      	movs	r2, #1
 80078a8:	755a      	strb	r2, [r3, #21]
 80078aa:	2301      	movs	r3, #1
 80078ac:	e0e9      	b.n	8007a82 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078b2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d102      	bne.n	80078c2 <f_write+0x122>
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078c0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	7d1b      	ldrb	r3, [r3, #20]
 80078c6:	b25b      	sxtb	r3, r3
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	da18      	bge.n	80078fe <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	7858      	ldrb	r0, [r3, #1]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6a1a      	ldr	r2, [r3, #32]
 80078da:	2301      	movs	r3, #1
 80078dc:	f7fe f886 	bl	80059ec <disk_write>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d004      	beq.n	80078f0 <f_write+0x150>
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2201      	movs	r2, #1
 80078ea:	755a      	strb	r2, [r3, #21]
 80078ec:	2301      	movs	r3, #1
 80078ee:	e0c8      	b.n	8007a82 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	7d1b      	ldrb	r3, [r3, #20]
 80078f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	69db      	ldr	r3, [r3, #28]
 8007904:	4619      	mov	r1, r3
 8007906:	4610      	mov	r0, r2
 8007908:	f7fe fbfa 	bl	8006100 <clust2sect>
 800790c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <f_write+0x17e>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2202      	movs	r2, #2
 8007918:	755a      	strb	r2, [r3, #21]
 800791a:	2302      	movs	r3, #2
 800791c:	e0b1      	b.n	8007a82 <f_write+0x2e2>
			sect += csect;
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	4413      	add	r3, r2
 8007924:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	0a5b      	lsrs	r3, r3, #9
 800792a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800792c:	6a3b      	ldr	r3, [r7, #32]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d03c      	beq.n	80079ac <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	6a3b      	ldr	r3, [r7, #32]
 8007936:	4413      	add	r3, r2
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	8952      	ldrh	r2, [r2, #10]
 800793c:	4293      	cmp	r3, r2
 800793e:	d905      	bls.n	800794c <f_write+0x1ac>
					cc = fs->csize - csect;
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	895b      	ldrh	r3, [r3, #10]
 8007944:	461a      	mov	r2, r3
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	7858      	ldrb	r0, [r3, #1]
 8007950:	6a3b      	ldr	r3, [r7, #32]
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	69f9      	ldr	r1, [r7, #28]
 8007956:	f7fe f849 	bl	80059ec <disk_write>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d004      	beq.n	800796a <f_write+0x1ca>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2201      	movs	r2, #1
 8007964:	755a      	strb	r2, [r3, #21]
 8007966:	2301      	movs	r3, #1
 8007968:	e08b      	b.n	8007a82 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6a1a      	ldr	r2, [r3, #32]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	6a3a      	ldr	r2, [r7, #32]
 8007974:	429a      	cmp	r2, r3
 8007976:	d915      	bls.n	80079a4 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	6a1a      	ldr	r2, [r3, #32]
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	025b      	lsls	r3, r3, #9
 8007988:	69fa      	ldr	r2, [r7, #28]
 800798a:	4413      	add	r3, r2
 800798c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007990:	4619      	mov	r1, r3
 8007992:	f7fe f8eb 	bl	8005b6c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	7d1b      	ldrb	r3, [r3, #20]
 800799a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	025b      	lsls	r3, r3, #9
 80079a8:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80079aa:	e03f      	b.n	8007a2c <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6a1b      	ldr	r3, [r3, #32]
 80079b0:	697a      	ldr	r2, [r7, #20]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d016      	beq.n	80079e4 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	699a      	ldr	r2, [r3, #24]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80079be:	429a      	cmp	r2, r3
 80079c0:	d210      	bcs.n	80079e4 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	7858      	ldrb	r0, [r3, #1]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079cc:	2301      	movs	r3, #1
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	f7fd ffec 	bl	80059ac <disk_read>
 80079d4:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d004      	beq.n	80079e4 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	755a      	strb	r2, [r3, #21]
 80079e0:	2301      	movs	r3, #1
 80079e2:	e04e      	b.n	8007a82 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80079f6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80079f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d901      	bls.n	8007a04 <f_write+0x264>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a12:	4413      	add	r3, r2
 8007a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a16:	69f9      	ldr	r1, [r7, #28]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7fe f8a7 	bl	8005b6c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	7d1b      	ldrb	r3, [r3, #20]
 8007a22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007a2c:	69fa      	ldr	r2, [r7, #28]
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	4413      	add	r3, r2
 8007a32:	61fb      	str	r3, [r7, #28]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	699a      	ldr	r2, [r3, #24]
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	441a      	add	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	619a      	str	r2, [r3, #24]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	68da      	ldr	r2, [r3, #12]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	699b      	ldr	r3, [r3, #24]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	bf38      	it	cc
 8007a4c:	461a      	movcc	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	60da      	str	r2, [r3, #12]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a58:	441a      	add	r2, r3
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	1ad3      	subs	r3, r2, r3
 8007a64:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f47f aed4 	bne.w	8007816 <f_write+0x76>
 8007a6e:	e000      	b.n	8007a72 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007a70:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	7d1b      	ldrb	r3, [r3, #20]
 8007a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a7a:	b2da      	uxtb	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3730      	adds	r7, #48	@ 0x30
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}

08007a8a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007a8a:	b580      	push	{r7, lr}
 8007a8c:	b086      	sub	sp, #24
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f107 0208 	add.w	r2, r7, #8
 8007a98:	4611      	mov	r1, r2
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f7ff fc4a 	bl	8007334 <validate>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007aa4:	7dfb      	ldrb	r3, [r7, #23]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d168      	bne.n	8007b7c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	7d1b      	ldrb	r3, [r3, #20]
 8007aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d062      	beq.n	8007b7c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	7d1b      	ldrb	r3, [r3, #20]
 8007aba:	b25b      	sxtb	r3, r3
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	da15      	bge.n	8007aec <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	7858      	ldrb	r0, [r3, #1]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a1a      	ldr	r2, [r3, #32]
 8007ace:	2301      	movs	r3, #1
 8007ad0:	f7fd ff8c 	bl	80059ec <disk_write>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d001      	beq.n	8007ade <f_sync+0x54>
 8007ada:	2301      	movs	r3, #1
 8007adc:	e04f      	b.n	8007b7e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	7d1b      	ldrb	r3, [r3, #20]
 8007ae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007aec:	f7fd f9e8 	bl	8004ec0 <get_fattime>
 8007af0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af8:	4619      	mov	r1, r3
 8007afa:	4610      	mov	r0, r2
 8007afc:	f7fe fa64 	bl	8005fc8 <move_window>
 8007b00:	4603      	mov	r3, r0
 8007b02:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007b04:	7dfb      	ldrb	r3, [r7, #23]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d138      	bne.n	8007b7c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	330b      	adds	r3, #11
 8007b14:	781a      	ldrb	r2, [r3, #0]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	330b      	adds	r3, #11
 8007b1a:	f042 0220 	orr.w	r2, r2, #32
 8007b1e:	b2d2      	uxtb	r2, r2
 8007b20:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6818      	ldr	r0, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	68f9      	ldr	r1, [r7, #12]
 8007b2e:	f7fe ff6e 	bl	8006a0e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f103 021c 	add.w	r2, r3, #28
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	4610      	mov	r0, r2
 8007b40:	f7fd ffe8 	bl	8005b14 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	3316      	adds	r3, #22
 8007b48:	6939      	ldr	r1, [r7, #16]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fd ffe2 	bl	8005b14 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	3312      	adds	r3, #18
 8007b54:	2100      	movs	r1, #0
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fd ffc1 	bl	8005ade <st_word>
					fs->wflag = 1;
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7fe fa5d 	bl	8006024 <sync_fs>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	7d1b      	ldrb	r3, [r3, #20]
 8007b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b76:	b2da      	uxtb	r2, r3
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b084      	sub	sp, #16
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff ff7b 	bl	8007a8a <f_sync>
 8007b94:	4603      	mov	r3, r0
 8007b96:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007b98:	7bfb      	ldrb	r3, [r7, #15]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d118      	bne.n	8007bd0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f107 0208 	add.w	r2, r7, #8
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7ff fbc4 	bl	8007334 <validate>
 8007bac:	4603      	mov	r3, r0
 8007bae:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007bb0:	7bfb      	ldrb	r3, [r7, #15]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10c      	bne.n	8007bd0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7fe f960 	bl	8005e80 <dec_lock>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
	...

08007bdc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b087      	sub	sp, #28
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	4613      	mov	r3, r2
 8007be8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007bea:	2301      	movs	r3, #1
 8007bec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007bf4:	7a5b      	ldrb	r3, [r3, #9]
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d131      	bne.n	8007c60 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007bfe:	7a5b      	ldrb	r3, [r3, #9]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	461a      	mov	r2, r3
 8007c04:	4b1a      	ldr	r3, [pc, #104]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c06:	2100      	movs	r1, #0
 8007c08:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007c0a:	4b19      	ldr	r3, [pc, #100]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c0c:	7a5b      	ldrb	r3, [r3, #9]
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	4a17      	ldr	r2, [pc, #92]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007c1a:	4b15      	ldr	r3, [pc, #84]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c1c:	7a5b      	ldrb	r3, [r3, #9]
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	461a      	mov	r2, r3
 8007c22:	4b13      	ldr	r3, [pc, #76]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c24:	4413      	add	r3, r2
 8007c26:	79fa      	ldrb	r2, [r7, #7]
 8007c28:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007c2a:	4b11      	ldr	r3, [pc, #68]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c2c:	7a5b      	ldrb	r3, [r3, #9]
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	1c5a      	adds	r2, r3, #1
 8007c32:	b2d1      	uxtb	r1, r2
 8007c34:	4a0e      	ldr	r2, [pc, #56]	@ (8007c70 <FATFS_LinkDriverEx+0x94>)
 8007c36:	7251      	strb	r1, [r2, #9]
 8007c38:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007c3a:	7dbb      	ldrb	r3, [r7, #22]
 8007c3c:	3330      	adds	r3, #48	@ 0x30
 8007c3e:	b2da      	uxtb	r2, r3
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	3301      	adds	r3, #1
 8007c48:	223a      	movs	r2, #58	@ 0x3a
 8007c4a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	3302      	adds	r3, #2
 8007c50:	222f      	movs	r2, #47	@ 0x2f
 8007c52:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	3303      	adds	r3, #3
 8007c58:	2200      	movs	r2, #0
 8007c5a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	371c      	adds	r7, #28
 8007c66:	46bd      	mov	sp, r7
 8007c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	20040264 	.word	0x20040264

08007c74 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007c7e:	2200      	movs	r2, #0
 8007c80:	6839      	ldr	r1, [r7, #0]
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f7ff ffaa 	bl	8007bdc <FATFS_LinkDriverEx>
 8007c88:	4603      	mov	r3, r0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
	...

08007c94 <siprintf>:
 8007c94:	b40e      	push	{r1, r2, r3}
 8007c96:	b500      	push	{lr}
 8007c98:	b09c      	sub	sp, #112	@ 0x70
 8007c9a:	ab1d      	add	r3, sp, #116	@ 0x74
 8007c9c:	9002      	str	r0, [sp, #8]
 8007c9e:	9006      	str	r0, [sp, #24]
 8007ca0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ca4:	4809      	ldr	r0, [pc, #36]	@ (8007ccc <siprintf+0x38>)
 8007ca6:	9107      	str	r1, [sp, #28]
 8007ca8:	9104      	str	r1, [sp, #16]
 8007caa:	4909      	ldr	r1, [pc, #36]	@ (8007cd0 <siprintf+0x3c>)
 8007cac:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb0:	9105      	str	r1, [sp, #20]
 8007cb2:	6800      	ldr	r0, [r0, #0]
 8007cb4:	9301      	str	r3, [sp, #4]
 8007cb6:	a902      	add	r1, sp, #8
 8007cb8:	f000 f994 	bl	8007fe4 <_svfiprintf_r>
 8007cbc:	9b02      	ldr	r3, [sp, #8]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	701a      	strb	r2, [r3, #0]
 8007cc2:	b01c      	add	sp, #112	@ 0x70
 8007cc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cc8:	b003      	add	sp, #12
 8007cca:	4770      	bx	lr
 8007ccc:	20040024 	.word	0x20040024
 8007cd0:	ffff0208 	.word	0xffff0208

08007cd4 <memset>:
 8007cd4:	4402      	add	r2, r0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d100      	bne.n	8007cde <memset+0xa>
 8007cdc:	4770      	bx	lr
 8007cde:	f803 1b01 	strb.w	r1, [r3], #1
 8007ce2:	e7f9      	b.n	8007cd8 <memset+0x4>

08007ce4 <__errno>:
 8007ce4:	4b01      	ldr	r3, [pc, #4]	@ (8007cec <__errno+0x8>)
 8007ce6:	6818      	ldr	r0, [r3, #0]
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	20040024 	.word	0x20040024

08007cf0 <__libc_init_array>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	4d0d      	ldr	r5, [pc, #52]	@ (8007d28 <__libc_init_array+0x38>)
 8007cf4:	4c0d      	ldr	r4, [pc, #52]	@ (8007d2c <__libc_init_array+0x3c>)
 8007cf6:	1b64      	subs	r4, r4, r5
 8007cf8:	10a4      	asrs	r4, r4, #2
 8007cfa:	2600      	movs	r6, #0
 8007cfc:	42a6      	cmp	r6, r4
 8007cfe:	d109      	bne.n	8007d14 <__libc_init_array+0x24>
 8007d00:	4d0b      	ldr	r5, [pc, #44]	@ (8007d30 <__libc_init_array+0x40>)
 8007d02:	4c0c      	ldr	r4, [pc, #48]	@ (8007d34 <__libc_init_array+0x44>)
 8007d04:	f000 fc66 	bl	80085d4 <_init>
 8007d08:	1b64      	subs	r4, r4, r5
 8007d0a:	10a4      	asrs	r4, r4, #2
 8007d0c:	2600      	movs	r6, #0
 8007d0e:	42a6      	cmp	r6, r4
 8007d10:	d105      	bne.n	8007d1e <__libc_init_array+0x2e>
 8007d12:	bd70      	pop	{r4, r5, r6, pc}
 8007d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d18:	4798      	blx	r3
 8007d1a:	3601      	adds	r6, #1
 8007d1c:	e7ee      	b.n	8007cfc <__libc_init_array+0xc>
 8007d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d22:	4798      	blx	r3
 8007d24:	3601      	adds	r6, #1
 8007d26:	e7f2      	b.n	8007d0e <__libc_init_array+0x1e>
 8007d28:	08008778 	.word	0x08008778
 8007d2c:	08008778 	.word	0x08008778
 8007d30:	08008778 	.word	0x08008778
 8007d34:	0800877c 	.word	0x0800877c

08007d38 <__retarget_lock_acquire_recursive>:
 8007d38:	4770      	bx	lr

08007d3a <__retarget_lock_release_recursive>:
 8007d3a:	4770      	bx	lr

08007d3c <_free_r>:
 8007d3c:	b538      	push	{r3, r4, r5, lr}
 8007d3e:	4605      	mov	r5, r0
 8007d40:	2900      	cmp	r1, #0
 8007d42:	d041      	beq.n	8007dc8 <_free_r+0x8c>
 8007d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d48:	1f0c      	subs	r4, r1, #4
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	bfb8      	it	lt
 8007d4e:	18e4      	addlt	r4, r4, r3
 8007d50:	f000 f8e0 	bl	8007f14 <__malloc_lock>
 8007d54:	4a1d      	ldr	r2, [pc, #116]	@ (8007dcc <_free_r+0x90>)
 8007d56:	6813      	ldr	r3, [r2, #0]
 8007d58:	b933      	cbnz	r3, 8007d68 <_free_r+0x2c>
 8007d5a:	6063      	str	r3, [r4, #4]
 8007d5c:	6014      	str	r4, [r2, #0]
 8007d5e:	4628      	mov	r0, r5
 8007d60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d64:	f000 b8dc 	b.w	8007f20 <__malloc_unlock>
 8007d68:	42a3      	cmp	r3, r4
 8007d6a:	d908      	bls.n	8007d7e <_free_r+0x42>
 8007d6c:	6820      	ldr	r0, [r4, #0]
 8007d6e:	1821      	adds	r1, r4, r0
 8007d70:	428b      	cmp	r3, r1
 8007d72:	bf01      	itttt	eq
 8007d74:	6819      	ldreq	r1, [r3, #0]
 8007d76:	685b      	ldreq	r3, [r3, #4]
 8007d78:	1809      	addeq	r1, r1, r0
 8007d7a:	6021      	streq	r1, [r4, #0]
 8007d7c:	e7ed      	b.n	8007d5a <_free_r+0x1e>
 8007d7e:	461a      	mov	r2, r3
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	b10b      	cbz	r3, 8007d88 <_free_r+0x4c>
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	d9fa      	bls.n	8007d7e <_free_r+0x42>
 8007d88:	6811      	ldr	r1, [r2, #0]
 8007d8a:	1850      	adds	r0, r2, r1
 8007d8c:	42a0      	cmp	r0, r4
 8007d8e:	d10b      	bne.n	8007da8 <_free_r+0x6c>
 8007d90:	6820      	ldr	r0, [r4, #0]
 8007d92:	4401      	add	r1, r0
 8007d94:	1850      	adds	r0, r2, r1
 8007d96:	4283      	cmp	r3, r0
 8007d98:	6011      	str	r1, [r2, #0]
 8007d9a:	d1e0      	bne.n	8007d5e <_free_r+0x22>
 8007d9c:	6818      	ldr	r0, [r3, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	6053      	str	r3, [r2, #4]
 8007da2:	4408      	add	r0, r1
 8007da4:	6010      	str	r0, [r2, #0]
 8007da6:	e7da      	b.n	8007d5e <_free_r+0x22>
 8007da8:	d902      	bls.n	8007db0 <_free_r+0x74>
 8007daa:	230c      	movs	r3, #12
 8007dac:	602b      	str	r3, [r5, #0]
 8007dae:	e7d6      	b.n	8007d5e <_free_r+0x22>
 8007db0:	6820      	ldr	r0, [r4, #0]
 8007db2:	1821      	adds	r1, r4, r0
 8007db4:	428b      	cmp	r3, r1
 8007db6:	bf04      	itt	eq
 8007db8:	6819      	ldreq	r1, [r3, #0]
 8007dba:	685b      	ldreq	r3, [r3, #4]
 8007dbc:	6063      	str	r3, [r4, #4]
 8007dbe:	bf04      	itt	eq
 8007dc0:	1809      	addeq	r1, r1, r0
 8007dc2:	6021      	streq	r1, [r4, #0]
 8007dc4:	6054      	str	r4, [r2, #4]
 8007dc6:	e7ca      	b.n	8007d5e <_free_r+0x22>
 8007dc8:	bd38      	pop	{r3, r4, r5, pc}
 8007dca:	bf00      	nop
 8007dcc:	200403b4 	.word	0x200403b4

08007dd0 <sbrk_aligned>:
 8007dd0:	b570      	push	{r4, r5, r6, lr}
 8007dd2:	4e0f      	ldr	r6, [pc, #60]	@ (8007e10 <sbrk_aligned+0x40>)
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	6831      	ldr	r1, [r6, #0]
 8007dd8:	4605      	mov	r5, r0
 8007dda:	b911      	cbnz	r1, 8007de2 <sbrk_aligned+0x12>
 8007ddc:	f000 fba6 	bl	800852c <_sbrk_r>
 8007de0:	6030      	str	r0, [r6, #0]
 8007de2:	4621      	mov	r1, r4
 8007de4:	4628      	mov	r0, r5
 8007de6:	f000 fba1 	bl	800852c <_sbrk_r>
 8007dea:	1c43      	adds	r3, r0, #1
 8007dec:	d103      	bne.n	8007df6 <sbrk_aligned+0x26>
 8007dee:	f04f 34ff 	mov.w	r4, #4294967295
 8007df2:	4620      	mov	r0, r4
 8007df4:	bd70      	pop	{r4, r5, r6, pc}
 8007df6:	1cc4      	adds	r4, r0, #3
 8007df8:	f024 0403 	bic.w	r4, r4, #3
 8007dfc:	42a0      	cmp	r0, r4
 8007dfe:	d0f8      	beq.n	8007df2 <sbrk_aligned+0x22>
 8007e00:	1a21      	subs	r1, r4, r0
 8007e02:	4628      	mov	r0, r5
 8007e04:	f000 fb92 	bl	800852c <_sbrk_r>
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d1f2      	bne.n	8007df2 <sbrk_aligned+0x22>
 8007e0c:	e7ef      	b.n	8007dee <sbrk_aligned+0x1e>
 8007e0e:	bf00      	nop
 8007e10:	200403b0 	.word	0x200403b0

08007e14 <_malloc_r>:
 8007e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e18:	1ccd      	adds	r5, r1, #3
 8007e1a:	f025 0503 	bic.w	r5, r5, #3
 8007e1e:	3508      	adds	r5, #8
 8007e20:	2d0c      	cmp	r5, #12
 8007e22:	bf38      	it	cc
 8007e24:	250c      	movcc	r5, #12
 8007e26:	2d00      	cmp	r5, #0
 8007e28:	4606      	mov	r6, r0
 8007e2a:	db01      	blt.n	8007e30 <_malloc_r+0x1c>
 8007e2c:	42a9      	cmp	r1, r5
 8007e2e:	d904      	bls.n	8007e3a <_malloc_r+0x26>
 8007e30:	230c      	movs	r3, #12
 8007e32:	6033      	str	r3, [r6, #0]
 8007e34:	2000      	movs	r0, #0
 8007e36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f10 <_malloc_r+0xfc>
 8007e3e:	f000 f869 	bl	8007f14 <__malloc_lock>
 8007e42:	f8d8 3000 	ldr.w	r3, [r8]
 8007e46:	461c      	mov	r4, r3
 8007e48:	bb44      	cbnz	r4, 8007e9c <_malloc_r+0x88>
 8007e4a:	4629      	mov	r1, r5
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	f7ff ffbf 	bl	8007dd0 <sbrk_aligned>
 8007e52:	1c43      	adds	r3, r0, #1
 8007e54:	4604      	mov	r4, r0
 8007e56:	d158      	bne.n	8007f0a <_malloc_r+0xf6>
 8007e58:	f8d8 4000 	ldr.w	r4, [r8]
 8007e5c:	4627      	mov	r7, r4
 8007e5e:	2f00      	cmp	r7, #0
 8007e60:	d143      	bne.n	8007eea <_malloc_r+0xd6>
 8007e62:	2c00      	cmp	r4, #0
 8007e64:	d04b      	beq.n	8007efe <_malloc_r+0xea>
 8007e66:	6823      	ldr	r3, [r4, #0]
 8007e68:	4639      	mov	r1, r7
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	eb04 0903 	add.w	r9, r4, r3
 8007e70:	f000 fb5c 	bl	800852c <_sbrk_r>
 8007e74:	4581      	cmp	r9, r0
 8007e76:	d142      	bne.n	8007efe <_malloc_r+0xea>
 8007e78:	6821      	ldr	r1, [r4, #0]
 8007e7a:	1a6d      	subs	r5, r5, r1
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f7ff ffa6 	bl	8007dd0 <sbrk_aligned>
 8007e84:	3001      	adds	r0, #1
 8007e86:	d03a      	beq.n	8007efe <_malloc_r+0xea>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	442b      	add	r3, r5
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e92:	685a      	ldr	r2, [r3, #4]
 8007e94:	bb62      	cbnz	r2, 8007ef0 <_malloc_r+0xdc>
 8007e96:	f8c8 7000 	str.w	r7, [r8]
 8007e9a:	e00f      	b.n	8007ebc <_malloc_r+0xa8>
 8007e9c:	6822      	ldr	r2, [r4, #0]
 8007e9e:	1b52      	subs	r2, r2, r5
 8007ea0:	d420      	bmi.n	8007ee4 <_malloc_r+0xd0>
 8007ea2:	2a0b      	cmp	r2, #11
 8007ea4:	d917      	bls.n	8007ed6 <_malloc_r+0xc2>
 8007ea6:	1961      	adds	r1, r4, r5
 8007ea8:	42a3      	cmp	r3, r4
 8007eaa:	6025      	str	r5, [r4, #0]
 8007eac:	bf18      	it	ne
 8007eae:	6059      	strne	r1, [r3, #4]
 8007eb0:	6863      	ldr	r3, [r4, #4]
 8007eb2:	bf08      	it	eq
 8007eb4:	f8c8 1000 	streq.w	r1, [r8]
 8007eb8:	5162      	str	r2, [r4, r5]
 8007eba:	604b      	str	r3, [r1, #4]
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	f000 f82f 	bl	8007f20 <__malloc_unlock>
 8007ec2:	f104 000b 	add.w	r0, r4, #11
 8007ec6:	1d23      	adds	r3, r4, #4
 8007ec8:	f020 0007 	bic.w	r0, r0, #7
 8007ecc:	1ac2      	subs	r2, r0, r3
 8007ece:	bf1c      	itt	ne
 8007ed0:	1a1b      	subne	r3, r3, r0
 8007ed2:	50a3      	strne	r3, [r4, r2]
 8007ed4:	e7af      	b.n	8007e36 <_malloc_r+0x22>
 8007ed6:	6862      	ldr	r2, [r4, #4]
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	bf0c      	ite	eq
 8007edc:	f8c8 2000 	streq.w	r2, [r8]
 8007ee0:	605a      	strne	r2, [r3, #4]
 8007ee2:	e7eb      	b.n	8007ebc <_malloc_r+0xa8>
 8007ee4:	4623      	mov	r3, r4
 8007ee6:	6864      	ldr	r4, [r4, #4]
 8007ee8:	e7ae      	b.n	8007e48 <_malloc_r+0x34>
 8007eea:	463c      	mov	r4, r7
 8007eec:	687f      	ldr	r7, [r7, #4]
 8007eee:	e7b6      	b.n	8007e5e <_malloc_r+0x4a>
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	42a3      	cmp	r3, r4
 8007ef6:	d1fb      	bne.n	8007ef0 <_malloc_r+0xdc>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	6053      	str	r3, [r2, #4]
 8007efc:	e7de      	b.n	8007ebc <_malloc_r+0xa8>
 8007efe:	230c      	movs	r3, #12
 8007f00:	6033      	str	r3, [r6, #0]
 8007f02:	4630      	mov	r0, r6
 8007f04:	f000 f80c 	bl	8007f20 <__malloc_unlock>
 8007f08:	e794      	b.n	8007e34 <_malloc_r+0x20>
 8007f0a:	6005      	str	r5, [r0, #0]
 8007f0c:	e7d6      	b.n	8007ebc <_malloc_r+0xa8>
 8007f0e:	bf00      	nop
 8007f10:	200403b4 	.word	0x200403b4

08007f14 <__malloc_lock>:
 8007f14:	4801      	ldr	r0, [pc, #4]	@ (8007f1c <__malloc_lock+0x8>)
 8007f16:	f7ff bf0f 	b.w	8007d38 <__retarget_lock_acquire_recursive>
 8007f1a:	bf00      	nop
 8007f1c:	200403ac 	.word	0x200403ac

08007f20 <__malloc_unlock>:
 8007f20:	4801      	ldr	r0, [pc, #4]	@ (8007f28 <__malloc_unlock+0x8>)
 8007f22:	f7ff bf0a 	b.w	8007d3a <__retarget_lock_release_recursive>
 8007f26:	bf00      	nop
 8007f28:	200403ac 	.word	0x200403ac

08007f2c <__ssputs_r>:
 8007f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f30:	688e      	ldr	r6, [r1, #8]
 8007f32:	461f      	mov	r7, r3
 8007f34:	42be      	cmp	r6, r7
 8007f36:	680b      	ldr	r3, [r1, #0]
 8007f38:	4682      	mov	sl, r0
 8007f3a:	460c      	mov	r4, r1
 8007f3c:	4690      	mov	r8, r2
 8007f3e:	d82d      	bhi.n	8007f9c <__ssputs_r+0x70>
 8007f40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007f48:	d026      	beq.n	8007f98 <__ssputs_r+0x6c>
 8007f4a:	6965      	ldr	r5, [r4, #20]
 8007f4c:	6909      	ldr	r1, [r1, #16]
 8007f4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f52:	eba3 0901 	sub.w	r9, r3, r1
 8007f56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f5a:	1c7b      	adds	r3, r7, #1
 8007f5c:	444b      	add	r3, r9
 8007f5e:	106d      	asrs	r5, r5, #1
 8007f60:	429d      	cmp	r5, r3
 8007f62:	bf38      	it	cc
 8007f64:	461d      	movcc	r5, r3
 8007f66:	0553      	lsls	r3, r2, #21
 8007f68:	d527      	bpl.n	8007fba <__ssputs_r+0x8e>
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	f7ff ff52 	bl	8007e14 <_malloc_r>
 8007f70:	4606      	mov	r6, r0
 8007f72:	b360      	cbz	r0, 8007fce <__ssputs_r+0xa2>
 8007f74:	6921      	ldr	r1, [r4, #16]
 8007f76:	464a      	mov	r2, r9
 8007f78:	f000 fae8 	bl	800854c <memcpy>
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f86:	81a3      	strh	r3, [r4, #12]
 8007f88:	6126      	str	r6, [r4, #16]
 8007f8a:	6165      	str	r5, [r4, #20]
 8007f8c:	444e      	add	r6, r9
 8007f8e:	eba5 0509 	sub.w	r5, r5, r9
 8007f92:	6026      	str	r6, [r4, #0]
 8007f94:	60a5      	str	r5, [r4, #8]
 8007f96:	463e      	mov	r6, r7
 8007f98:	42be      	cmp	r6, r7
 8007f9a:	d900      	bls.n	8007f9e <__ssputs_r+0x72>
 8007f9c:	463e      	mov	r6, r7
 8007f9e:	6820      	ldr	r0, [r4, #0]
 8007fa0:	4632      	mov	r2, r6
 8007fa2:	4641      	mov	r1, r8
 8007fa4:	f000 faa8 	bl	80084f8 <memmove>
 8007fa8:	68a3      	ldr	r3, [r4, #8]
 8007faa:	1b9b      	subs	r3, r3, r6
 8007fac:	60a3      	str	r3, [r4, #8]
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	4433      	add	r3, r6
 8007fb2:	6023      	str	r3, [r4, #0]
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fba:	462a      	mov	r2, r5
 8007fbc:	f000 fad4 	bl	8008568 <_realloc_r>
 8007fc0:	4606      	mov	r6, r0
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	d1e0      	bne.n	8007f88 <__ssputs_r+0x5c>
 8007fc6:	6921      	ldr	r1, [r4, #16]
 8007fc8:	4650      	mov	r0, sl
 8007fca:	f7ff feb7 	bl	8007d3c <_free_r>
 8007fce:	230c      	movs	r3, #12
 8007fd0:	f8ca 3000 	str.w	r3, [sl]
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fda:	81a3      	strh	r3, [r4, #12]
 8007fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe0:	e7e9      	b.n	8007fb6 <__ssputs_r+0x8a>
	...

08007fe4 <_svfiprintf_r>:
 8007fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe8:	4698      	mov	r8, r3
 8007fea:	898b      	ldrh	r3, [r1, #12]
 8007fec:	061b      	lsls	r3, r3, #24
 8007fee:	b09d      	sub	sp, #116	@ 0x74
 8007ff0:	4607      	mov	r7, r0
 8007ff2:	460d      	mov	r5, r1
 8007ff4:	4614      	mov	r4, r2
 8007ff6:	d510      	bpl.n	800801a <_svfiprintf_r+0x36>
 8007ff8:	690b      	ldr	r3, [r1, #16]
 8007ffa:	b973      	cbnz	r3, 800801a <_svfiprintf_r+0x36>
 8007ffc:	2140      	movs	r1, #64	@ 0x40
 8007ffe:	f7ff ff09 	bl	8007e14 <_malloc_r>
 8008002:	6028      	str	r0, [r5, #0]
 8008004:	6128      	str	r0, [r5, #16]
 8008006:	b930      	cbnz	r0, 8008016 <_svfiprintf_r+0x32>
 8008008:	230c      	movs	r3, #12
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	f04f 30ff 	mov.w	r0, #4294967295
 8008010:	b01d      	add	sp, #116	@ 0x74
 8008012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008016:	2340      	movs	r3, #64	@ 0x40
 8008018:	616b      	str	r3, [r5, #20]
 800801a:	2300      	movs	r3, #0
 800801c:	9309      	str	r3, [sp, #36]	@ 0x24
 800801e:	2320      	movs	r3, #32
 8008020:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008024:	f8cd 800c 	str.w	r8, [sp, #12]
 8008028:	2330      	movs	r3, #48	@ 0x30
 800802a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80081c8 <_svfiprintf_r+0x1e4>
 800802e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008032:	f04f 0901 	mov.w	r9, #1
 8008036:	4623      	mov	r3, r4
 8008038:	469a      	mov	sl, r3
 800803a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800803e:	b10a      	cbz	r2, 8008044 <_svfiprintf_r+0x60>
 8008040:	2a25      	cmp	r2, #37	@ 0x25
 8008042:	d1f9      	bne.n	8008038 <_svfiprintf_r+0x54>
 8008044:	ebba 0b04 	subs.w	fp, sl, r4
 8008048:	d00b      	beq.n	8008062 <_svfiprintf_r+0x7e>
 800804a:	465b      	mov	r3, fp
 800804c:	4622      	mov	r2, r4
 800804e:	4629      	mov	r1, r5
 8008050:	4638      	mov	r0, r7
 8008052:	f7ff ff6b 	bl	8007f2c <__ssputs_r>
 8008056:	3001      	adds	r0, #1
 8008058:	f000 80a7 	beq.w	80081aa <_svfiprintf_r+0x1c6>
 800805c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800805e:	445a      	add	r2, fp
 8008060:	9209      	str	r2, [sp, #36]	@ 0x24
 8008062:	f89a 3000 	ldrb.w	r3, [sl]
 8008066:	2b00      	cmp	r3, #0
 8008068:	f000 809f 	beq.w	80081aa <_svfiprintf_r+0x1c6>
 800806c:	2300      	movs	r3, #0
 800806e:	f04f 32ff 	mov.w	r2, #4294967295
 8008072:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008076:	f10a 0a01 	add.w	sl, sl, #1
 800807a:	9304      	str	r3, [sp, #16]
 800807c:	9307      	str	r3, [sp, #28]
 800807e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008082:	931a      	str	r3, [sp, #104]	@ 0x68
 8008084:	4654      	mov	r4, sl
 8008086:	2205      	movs	r2, #5
 8008088:	f814 1b01 	ldrb.w	r1, [r4], #1
 800808c:	484e      	ldr	r0, [pc, #312]	@ (80081c8 <_svfiprintf_r+0x1e4>)
 800808e:	f7f8 f8b7 	bl	8000200 <memchr>
 8008092:	9a04      	ldr	r2, [sp, #16]
 8008094:	b9d8      	cbnz	r0, 80080ce <_svfiprintf_r+0xea>
 8008096:	06d0      	lsls	r0, r2, #27
 8008098:	bf44      	itt	mi
 800809a:	2320      	movmi	r3, #32
 800809c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080a0:	0711      	lsls	r1, r2, #28
 80080a2:	bf44      	itt	mi
 80080a4:	232b      	movmi	r3, #43	@ 0x2b
 80080a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080aa:	f89a 3000 	ldrb.w	r3, [sl]
 80080ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80080b0:	d015      	beq.n	80080de <_svfiprintf_r+0xfa>
 80080b2:	9a07      	ldr	r2, [sp, #28]
 80080b4:	4654      	mov	r4, sl
 80080b6:	2000      	movs	r0, #0
 80080b8:	f04f 0c0a 	mov.w	ip, #10
 80080bc:	4621      	mov	r1, r4
 80080be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080c2:	3b30      	subs	r3, #48	@ 0x30
 80080c4:	2b09      	cmp	r3, #9
 80080c6:	d94b      	bls.n	8008160 <_svfiprintf_r+0x17c>
 80080c8:	b1b0      	cbz	r0, 80080f8 <_svfiprintf_r+0x114>
 80080ca:	9207      	str	r2, [sp, #28]
 80080cc:	e014      	b.n	80080f8 <_svfiprintf_r+0x114>
 80080ce:	eba0 0308 	sub.w	r3, r0, r8
 80080d2:	fa09 f303 	lsl.w	r3, r9, r3
 80080d6:	4313      	orrs	r3, r2
 80080d8:	9304      	str	r3, [sp, #16]
 80080da:	46a2      	mov	sl, r4
 80080dc:	e7d2      	b.n	8008084 <_svfiprintf_r+0xa0>
 80080de:	9b03      	ldr	r3, [sp, #12]
 80080e0:	1d19      	adds	r1, r3, #4
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	9103      	str	r1, [sp, #12]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	bfbb      	ittet	lt
 80080ea:	425b      	neglt	r3, r3
 80080ec:	f042 0202 	orrlt.w	r2, r2, #2
 80080f0:	9307      	strge	r3, [sp, #28]
 80080f2:	9307      	strlt	r3, [sp, #28]
 80080f4:	bfb8      	it	lt
 80080f6:	9204      	strlt	r2, [sp, #16]
 80080f8:	7823      	ldrb	r3, [r4, #0]
 80080fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80080fc:	d10a      	bne.n	8008114 <_svfiprintf_r+0x130>
 80080fe:	7863      	ldrb	r3, [r4, #1]
 8008100:	2b2a      	cmp	r3, #42	@ 0x2a
 8008102:	d132      	bne.n	800816a <_svfiprintf_r+0x186>
 8008104:	9b03      	ldr	r3, [sp, #12]
 8008106:	1d1a      	adds	r2, r3, #4
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	9203      	str	r2, [sp, #12]
 800810c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008110:	3402      	adds	r4, #2
 8008112:	9305      	str	r3, [sp, #20]
 8008114:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80081d8 <_svfiprintf_r+0x1f4>
 8008118:	7821      	ldrb	r1, [r4, #0]
 800811a:	2203      	movs	r2, #3
 800811c:	4650      	mov	r0, sl
 800811e:	f7f8 f86f 	bl	8000200 <memchr>
 8008122:	b138      	cbz	r0, 8008134 <_svfiprintf_r+0x150>
 8008124:	9b04      	ldr	r3, [sp, #16]
 8008126:	eba0 000a 	sub.w	r0, r0, sl
 800812a:	2240      	movs	r2, #64	@ 0x40
 800812c:	4082      	lsls	r2, r0
 800812e:	4313      	orrs	r3, r2
 8008130:	3401      	adds	r4, #1
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008138:	4824      	ldr	r0, [pc, #144]	@ (80081cc <_svfiprintf_r+0x1e8>)
 800813a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800813e:	2206      	movs	r2, #6
 8008140:	f7f8 f85e 	bl	8000200 <memchr>
 8008144:	2800      	cmp	r0, #0
 8008146:	d036      	beq.n	80081b6 <_svfiprintf_r+0x1d2>
 8008148:	4b21      	ldr	r3, [pc, #132]	@ (80081d0 <_svfiprintf_r+0x1ec>)
 800814a:	bb1b      	cbnz	r3, 8008194 <_svfiprintf_r+0x1b0>
 800814c:	9b03      	ldr	r3, [sp, #12]
 800814e:	3307      	adds	r3, #7
 8008150:	f023 0307 	bic.w	r3, r3, #7
 8008154:	3308      	adds	r3, #8
 8008156:	9303      	str	r3, [sp, #12]
 8008158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800815a:	4433      	add	r3, r6
 800815c:	9309      	str	r3, [sp, #36]	@ 0x24
 800815e:	e76a      	b.n	8008036 <_svfiprintf_r+0x52>
 8008160:	fb0c 3202 	mla	r2, ip, r2, r3
 8008164:	460c      	mov	r4, r1
 8008166:	2001      	movs	r0, #1
 8008168:	e7a8      	b.n	80080bc <_svfiprintf_r+0xd8>
 800816a:	2300      	movs	r3, #0
 800816c:	3401      	adds	r4, #1
 800816e:	9305      	str	r3, [sp, #20]
 8008170:	4619      	mov	r1, r3
 8008172:	f04f 0c0a 	mov.w	ip, #10
 8008176:	4620      	mov	r0, r4
 8008178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800817c:	3a30      	subs	r2, #48	@ 0x30
 800817e:	2a09      	cmp	r2, #9
 8008180:	d903      	bls.n	800818a <_svfiprintf_r+0x1a6>
 8008182:	2b00      	cmp	r3, #0
 8008184:	d0c6      	beq.n	8008114 <_svfiprintf_r+0x130>
 8008186:	9105      	str	r1, [sp, #20]
 8008188:	e7c4      	b.n	8008114 <_svfiprintf_r+0x130>
 800818a:	fb0c 2101 	mla	r1, ip, r1, r2
 800818e:	4604      	mov	r4, r0
 8008190:	2301      	movs	r3, #1
 8008192:	e7f0      	b.n	8008176 <_svfiprintf_r+0x192>
 8008194:	ab03      	add	r3, sp, #12
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	462a      	mov	r2, r5
 800819a:	4b0e      	ldr	r3, [pc, #56]	@ (80081d4 <_svfiprintf_r+0x1f0>)
 800819c:	a904      	add	r1, sp, #16
 800819e:	4638      	mov	r0, r7
 80081a0:	f3af 8000 	nop.w
 80081a4:	1c42      	adds	r2, r0, #1
 80081a6:	4606      	mov	r6, r0
 80081a8:	d1d6      	bne.n	8008158 <_svfiprintf_r+0x174>
 80081aa:	89ab      	ldrh	r3, [r5, #12]
 80081ac:	065b      	lsls	r3, r3, #25
 80081ae:	f53f af2d 	bmi.w	800800c <_svfiprintf_r+0x28>
 80081b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081b4:	e72c      	b.n	8008010 <_svfiprintf_r+0x2c>
 80081b6:	ab03      	add	r3, sp, #12
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	462a      	mov	r2, r5
 80081bc:	4b05      	ldr	r3, [pc, #20]	@ (80081d4 <_svfiprintf_r+0x1f0>)
 80081be:	a904      	add	r1, sp, #16
 80081c0:	4638      	mov	r0, r7
 80081c2:	f000 f879 	bl	80082b8 <_printf_i>
 80081c6:	e7ed      	b.n	80081a4 <_svfiprintf_r+0x1c0>
 80081c8:	0800873c 	.word	0x0800873c
 80081cc:	08008746 	.word	0x08008746
 80081d0:	00000000 	.word	0x00000000
 80081d4:	08007f2d 	.word	0x08007f2d
 80081d8:	08008742 	.word	0x08008742

080081dc <_printf_common>:
 80081dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e0:	4616      	mov	r6, r2
 80081e2:	4698      	mov	r8, r3
 80081e4:	688a      	ldr	r2, [r1, #8]
 80081e6:	690b      	ldr	r3, [r1, #16]
 80081e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081ec:	4293      	cmp	r3, r2
 80081ee:	bfb8      	it	lt
 80081f0:	4613      	movlt	r3, r2
 80081f2:	6033      	str	r3, [r6, #0]
 80081f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80081f8:	4607      	mov	r7, r0
 80081fa:	460c      	mov	r4, r1
 80081fc:	b10a      	cbz	r2, 8008202 <_printf_common+0x26>
 80081fe:	3301      	adds	r3, #1
 8008200:	6033      	str	r3, [r6, #0]
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	0699      	lsls	r1, r3, #26
 8008206:	bf42      	ittt	mi
 8008208:	6833      	ldrmi	r3, [r6, #0]
 800820a:	3302      	addmi	r3, #2
 800820c:	6033      	strmi	r3, [r6, #0]
 800820e:	6825      	ldr	r5, [r4, #0]
 8008210:	f015 0506 	ands.w	r5, r5, #6
 8008214:	d106      	bne.n	8008224 <_printf_common+0x48>
 8008216:	f104 0a19 	add.w	sl, r4, #25
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	6832      	ldr	r2, [r6, #0]
 800821e:	1a9b      	subs	r3, r3, r2
 8008220:	42ab      	cmp	r3, r5
 8008222:	dc26      	bgt.n	8008272 <_printf_common+0x96>
 8008224:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008228:	6822      	ldr	r2, [r4, #0]
 800822a:	3b00      	subs	r3, #0
 800822c:	bf18      	it	ne
 800822e:	2301      	movne	r3, #1
 8008230:	0692      	lsls	r2, r2, #26
 8008232:	d42b      	bmi.n	800828c <_printf_common+0xb0>
 8008234:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008238:	4641      	mov	r1, r8
 800823a:	4638      	mov	r0, r7
 800823c:	47c8      	blx	r9
 800823e:	3001      	adds	r0, #1
 8008240:	d01e      	beq.n	8008280 <_printf_common+0xa4>
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	f003 0306 	and.w	r3, r3, #6
 800824a:	2b04      	cmp	r3, #4
 800824c:	bf02      	ittt	eq
 800824e:	68e5      	ldreq	r5, [r4, #12]
 8008250:	6833      	ldreq	r3, [r6, #0]
 8008252:	1aed      	subeq	r5, r5, r3
 8008254:	68a3      	ldr	r3, [r4, #8]
 8008256:	bf0c      	ite	eq
 8008258:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800825c:	2500      	movne	r5, #0
 800825e:	4293      	cmp	r3, r2
 8008260:	bfc4      	itt	gt
 8008262:	1a9b      	subgt	r3, r3, r2
 8008264:	18ed      	addgt	r5, r5, r3
 8008266:	2600      	movs	r6, #0
 8008268:	341a      	adds	r4, #26
 800826a:	42b5      	cmp	r5, r6
 800826c:	d11a      	bne.n	80082a4 <_printf_common+0xc8>
 800826e:	2000      	movs	r0, #0
 8008270:	e008      	b.n	8008284 <_printf_common+0xa8>
 8008272:	2301      	movs	r3, #1
 8008274:	4652      	mov	r2, sl
 8008276:	4641      	mov	r1, r8
 8008278:	4638      	mov	r0, r7
 800827a:	47c8      	blx	r9
 800827c:	3001      	adds	r0, #1
 800827e:	d103      	bne.n	8008288 <_printf_common+0xac>
 8008280:	f04f 30ff 	mov.w	r0, #4294967295
 8008284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008288:	3501      	adds	r5, #1
 800828a:	e7c6      	b.n	800821a <_printf_common+0x3e>
 800828c:	18e1      	adds	r1, r4, r3
 800828e:	1c5a      	adds	r2, r3, #1
 8008290:	2030      	movs	r0, #48	@ 0x30
 8008292:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008296:	4422      	add	r2, r4
 8008298:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800829c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082a0:	3302      	adds	r3, #2
 80082a2:	e7c7      	b.n	8008234 <_printf_common+0x58>
 80082a4:	2301      	movs	r3, #1
 80082a6:	4622      	mov	r2, r4
 80082a8:	4641      	mov	r1, r8
 80082aa:	4638      	mov	r0, r7
 80082ac:	47c8      	blx	r9
 80082ae:	3001      	adds	r0, #1
 80082b0:	d0e6      	beq.n	8008280 <_printf_common+0xa4>
 80082b2:	3601      	adds	r6, #1
 80082b4:	e7d9      	b.n	800826a <_printf_common+0x8e>
	...

080082b8 <_printf_i>:
 80082b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082bc:	7e0f      	ldrb	r7, [r1, #24]
 80082be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082c0:	2f78      	cmp	r7, #120	@ 0x78
 80082c2:	4691      	mov	r9, r2
 80082c4:	4680      	mov	r8, r0
 80082c6:	460c      	mov	r4, r1
 80082c8:	469a      	mov	sl, r3
 80082ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082ce:	d807      	bhi.n	80082e0 <_printf_i+0x28>
 80082d0:	2f62      	cmp	r7, #98	@ 0x62
 80082d2:	d80a      	bhi.n	80082ea <_printf_i+0x32>
 80082d4:	2f00      	cmp	r7, #0
 80082d6:	f000 80d2 	beq.w	800847e <_printf_i+0x1c6>
 80082da:	2f58      	cmp	r7, #88	@ 0x58
 80082dc:	f000 80b9 	beq.w	8008452 <_printf_i+0x19a>
 80082e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80082e8:	e03a      	b.n	8008360 <_printf_i+0xa8>
 80082ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80082ee:	2b15      	cmp	r3, #21
 80082f0:	d8f6      	bhi.n	80082e0 <_printf_i+0x28>
 80082f2:	a101      	add	r1, pc, #4	@ (adr r1, 80082f8 <_printf_i+0x40>)
 80082f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082f8:	08008351 	.word	0x08008351
 80082fc:	08008365 	.word	0x08008365
 8008300:	080082e1 	.word	0x080082e1
 8008304:	080082e1 	.word	0x080082e1
 8008308:	080082e1 	.word	0x080082e1
 800830c:	080082e1 	.word	0x080082e1
 8008310:	08008365 	.word	0x08008365
 8008314:	080082e1 	.word	0x080082e1
 8008318:	080082e1 	.word	0x080082e1
 800831c:	080082e1 	.word	0x080082e1
 8008320:	080082e1 	.word	0x080082e1
 8008324:	08008465 	.word	0x08008465
 8008328:	0800838f 	.word	0x0800838f
 800832c:	0800841f 	.word	0x0800841f
 8008330:	080082e1 	.word	0x080082e1
 8008334:	080082e1 	.word	0x080082e1
 8008338:	08008487 	.word	0x08008487
 800833c:	080082e1 	.word	0x080082e1
 8008340:	0800838f 	.word	0x0800838f
 8008344:	080082e1 	.word	0x080082e1
 8008348:	080082e1 	.word	0x080082e1
 800834c:	08008427 	.word	0x08008427
 8008350:	6833      	ldr	r3, [r6, #0]
 8008352:	1d1a      	adds	r2, r3, #4
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	6032      	str	r2, [r6, #0]
 8008358:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800835c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008360:	2301      	movs	r3, #1
 8008362:	e09d      	b.n	80084a0 <_printf_i+0x1e8>
 8008364:	6833      	ldr	r3, [r6, #0]
 8008366:	6820      	ldr	r0, [r4, #0]
 8008368:	1d19      	adds	r1, r3, #4
 800836a:	6031      	str	r1, [r6, #0]
 800836c:	0606      	lsls	r6, r0, #24
 800836e:	d501      	bpl.n	8008374 <_printf_i+0xbc>
 8008370:	681d      	ldr	r5, [r3, #0]
 8008372:	e003      	b.n	800837c <_printf_i+0xc4>
 8008374:	0645      	lsls	r5, r0, #25
 8008376:	d5fb      	bpl.n	8008370 <_printf_i+0xb8>
 8008378:	f9b3 5000 	ldrsh.w	r5, [r3]
 800837c:	2d00      	cmp	r5, #0
 800837e:	da03      	bge.n	8008388 <_printf_i+0xd0>
 8008380:	232d      	movs	r3, #45	@ 0x2d
 8008382:	426d      	negs	r5, r5
 8008384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008388:	4859      	ldr	r0, [pc, #356]	@ (80084f0 <_printf_i+0x238>)
 800838a:	230a      	movs	r3, #10
 800838c:	e011      	b.n	80083b2 <_printf_i+0xfa>
 800838e:	6821      	ldr	r1, [r4, #0]
 8008390:	6833      	ldr	r3, [r6, #0]
 8008392:	0608      	lsls	r0, r1, #24
 8008394:	f853 5b04 	ldr.w	r5, [r3], #4
 8008398:	d402      	bmi.n	80083a0 <_printf_i+0xe8>
 800839a:	0649      	lsls	r1, r1, #25
 800839c:	bf48      	it	mi
 800839e:	b2ad      	uxthmi	r5, r5
 80083a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80083a2:	4853      	ldr	r0, [pc, #332]	@ (80084f0 <_printf_i+0x238>)
 80083a4:	6033      	str	r3, [r6, #0]
 80083a6:	bf14      	ite	ne
 80083a8:	230a      	movne	r3, #10
 80083aa:	2308      	moveq	r3, #8
 80083ac:	2100      	movs	r1, #0
 80083ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083b2:	6866      	ldr	r6, [r4, #4]
 80083b4:	60a6      	str	r6, [r4, #8]
 80083b6:	2e00      	cmp	r6, #0
 80083b8:	bfa2      	ittt	ge
 80083ba:	6821      	ldrge	r1, [r4, #0]
 80083bc:	f021 0104 	bicge.w	r1, r1, #4
 80083c0:	6021      	strge	r1, [r4, #0]
 80083c2:	b90d      	cbnz	r5, 80083c8 <_printf_i+0x110>
 80083c4:	2e00      	cmp	r6, #0
 80083c6:	d04b      	beq.n	8008460 <_printf_i+0x1a8>
 80083c8:	4616      	mov	r6, r2
 80083ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80083ce:	fb03 5711 	mls	r7, r3, r1, r5
 80083d2:	5dc7      	ldrb	r7, [r0, r7]
 80083d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083d8:	462f      	mov	r7, r5
 80083da:	42bb      	cmp	r3, r7
 80083dc:	460d      	mov	r5, r1
 80083de:	d9f4      	bls.n	80083ca <_printf_i+0x112>
 80083e0:	2b08      	cmp	r3, #8
 80083e2:	d10b      	bne.n	80083fc <_printf_i+0x144>
 80083e4:	6823      	ldr	r3, [r4, #0]
 80083e6:	07df      	lsls	r7, r3, #31
 80083e8:	d508      	bpl.n	80083fc <_printf_i+0x144>
 80083ea:	6923      	ldr	r3, [r4, #16]
 80083ec:	6861      	ldr	r1, [r4, #4]
 80083ee:	4299      	cmp	r1, r3
 80083f0:	bfde      	ittt	le
 80083f2:	2330      	movle	r3, #48	@ 0x30
 80083f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80083fc:	1b92      	subs	r2, r2, r6
 80083fe:	6122      	str	r2, [r4, #16]
 8008400:	f8cd a000 	str.w	sl, [sp]
 8008404:	464b      	mov	r3, r9
 8008406:	aa03      	add	r2, sp, #12
 8008408:	4621      	mov	r1, r4
 800840a:	4640      	mov	r0, r8
 800840c:	f7ff fee6 	bl	80081dc <_printf_common>
 8008410:	3001      	adds	r0, #1
 8008412:	d14a      	bne.n	80084aa <_printf_i+0x1f2>
 8008414:	f04f 30ff 	mov.w	r0, #4294967295
 8008418:	b004      	add	sp, #16
 800841a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	f043 0320 	orr.w	r3, r3, #32
 8008424:	6023      	str	r3, [r4, #0]
 8008426:	4833      	ldr	r0, [pc, #204]	@ (80084f4 <_printf_i+0x23c>)
 8008428:	2778      	movs	r7, #120	@ 0x78
 800842a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	6831      	ldr	r1, [r6, #0]
 8008432:	061f      	lsls	r7, r3, #24
 8008434:	f851 5b04 	ldr.w	r5, [r1], #4
 8008438:	d402      	bmi.n	8008440 <_printf_i+0x188>
 800843a:	065f      	lsls	r7, r3, #25
 800843c:	bf48      	it	mi
 800843e:	b2ad      	uxthmi	r5, r5
 8008440:	6031      	str	r1, [r6, #0]
 8008442:	07d9      	lsls	r1, r3, #31
 8008444:	bf44      	itt	mi
 8008446:	f043 0320 	orrmi.w	r3, r3, #32
 800844a:	6023      	strmi	r3, [r4, #0]
 800844c:	b11d      	cbz	r5, 8008456 <_printf_i+0x19e>
 800844e:	2310      	movs	r3, #16
 8008450:	e7ac      	b.n	80083ac <_printf_i+0xf4>
 8008452:	4827      	ldr	r0, [pc, #156]	@ (80084f0 <_printf_i+0x238>)
 8008454:	e7e9      	b.n	800842a <_printf_i+0x172>
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	f023 0320 	bic.w	r3, r3, #32
 800845c:	6023      	str	r3, [r4, #0]
 800845e:	e7f6      	b.n	800844e <_printf_i+0x196>
 8008460:	4616      	mov	r6, r2
 8008462:	e7bd      	b.n	80083e0 <_printf_i+0x128>
 8008464:	6833      	ldr	r3, [r6, #0]
 8008466:	6825      	ldr	r5, [r4, #0]
 8008468:	6961      	ldr	r1, [r4, #20]
 800846a:	1d18      	adds	r0, r3, #4
 800846c:	6030      	str	r0, [r6, #0]
 800846e:	062e      	lsls	r6, r5, #24
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	d501      	bpl.n	8008478 <_printf_i+0x1c0>
 8008474:	6019      	str	r1, [r3, #0]
 8008476:	e002      	b.n	800847e <_printf_i+0x1c6>
 8008478:	0668      	lsls	r0, r5, #25
 800847a:	d5fb      	bpl.n	8008474 <_printf_i+0x1bc>
 800847c:	8019      	strh	r1, [r3, #0]
 800847e:	2300      	movs	r3, #0
 8008480:	6123      	str	r3, [r4, #16]
 8008482:	4616      	mov	r6, r2
 8008484:	e7bc      	b.n	8008400 <_printf_i+0x148>
 8008486:	6833      	ldr	r3, [r6, #0]
 8008488:	1d1a      	adds	r2, r3, #4
 800848a:	6032      	str	r2, [r6, #0]
 800848c:	681e      	ldr	r6, [r3, #0]
 800848e:	6862      	ldr	r2, [r4, #4]
 8008490:	2100      	movs	r1, #0
 8008492:	4630      	mov	r0, r6
 8008494:	f7f7 feb4 	bl	8000200 <memchr>
 8008498:	b108      	cbz	r0, 800849e <_printf_i+0x1e6>
 800849a:	1b80      	subs	r0, r0, r6
 800849c:	6060      	str	r0, [r4, #4]
 800849e:	6863      	ldr	r3, [r4, #4]
 80084a0:	6123      	str	r3, [r4, #16]
 80084a2:	2300      	movs	r3, #0
 80084a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084a8:	e7aa      	b.n	8008400 <_printf_i+0x148>
 80084aa:	6923      	ldr	r3, [r4, #16]
 80084ac:	4632      	mov	r2, r6
 80084ae:	4649      	mov	r1, r9
 80084b0:	4640      	mov	r0, r8
 80084b2:	47d0      	blx	sl
 80084b4:	3001      	adds	r0, #1
 80084b6:	d0ad      	beq.n	8008414 <_printf_i+0x15c>
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	079b      	lsls	r3, r3, #30
 80084bc:	d413      	bmi.n	80084e6 <_printf_i+0x22e>
 80084be:	68e0      	ldr	r0, [r4, #12]
 80084c0:	9b03      	ldr	r3, [sp, #12]
 80084c2:	4298      	cmp	r0, r3
 80084c4:	bfb8      	it	lt
 80084c6:	4618      	movlt	r0, r3
 80084c8:	e7a6      	b.n	8008418 <_printf_i+0x160>
 80084ca:	2301      	movs	r3, #1
 80084cc:	4632      	mov	r2, r6
 80084ce:	4649      	mov	r1, r9
 80084d0:	4640      	mov	r0, r8
 80084d2:	47d0      	blx	sl
 80084d4:	3001      	adds	r0, #1
 80084d6:	d09d      	beq.n	8008414 <_printf_i+0x15c>
 80084d8:	3501      	adds	r5, #1
 80084da:	68e3      	ldr	r3, [r4, #12]
 80084dc:	9903      	ldr	r1, [sp, #12]
 80084de:	1a5b      	subs	r3, r3, r1
 80084e0:	42ab      	cmp	r3, r5
 80084e2:	dcf2      	bgt.n	80084ca <_printf_i+0x212>
 80084e4:	e7eb      	b.n	80084be <_printf_i+0x206>
 80084e6:	2500      	movs	r5, #0
 80084e8:	f104 0619 	add.w	r6, r4, #25
 80084ec:	e7f5      	b.n	80084da <_printf_i+0x222>
 80084ee:	bf00      	nop
 80084f0:	0800874d 	.word	0x0800874d
 80084f4:	0800875e 	.word	0x0800875e

080084f8 <memmove>:
 80084f8:	4288      	cmp	r0, r1
 80084fa:	b510      	push	{r4, lr}
 80084fc:	eb01 0402 	add.w	r4, r1, r2
 8008500:	d902      	bls.n	8008508 <memmove+0x10>
 8008502:	4284      	cmp	r4, r0
 8008504:	4623      	mov	r3, r4
 8008506:	d807      	bhi.n	8008518 <memmove+0x20>
 8008508:	1e43      	subs	r3, r0, #1
 800850a:	42a1      	cmp	r1, r4
 800850c:	d008      	beq.n	8008520 <memmove+0x28>
 800850e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008512:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008516:	e7f8      	b.n	800850a <memmove+0x12>
 8008518:	4402      	add	r2, r0
 800851a:	4601      	mov	r1, r0
 800851c:	428a      	cmp	r2, r1
 800851e:	d100      	bne.n	8008522 <memmove+0x2a>
 8008520:	bd10      	pop	{r4, pc}
 8008522:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008526:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800852a:	e7f7      	b.n	800851c <memmove+0x24>

0800852c <_sbrk_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	4d06      	ldr	r5, [pc, #24]	@ (8008548 <_sbrk_r+0x1c>)
 8008530:	2300      	movs	r3, #0
 8008532:	4604      	mov	r4, r0
 8008534:	4608      	mov	r0, r1
 8008536:	602b      	str	r3, [r5, #0]
 8008538:	f7f8 fef0 	bl	800131c <_sbrk>
 800853c:	1c43      	adds	r3, r0, #1
 800853e:	d102      	bne.n	8008546 <_sbrk_r+0x1a>
 8008540:	682b      	ldr	r3, [r5, #0]
 8008542:	b103      	cbz	r3, 8008546 <_sbrk_r+0x1a>
 8008544:	6023      	str	r3, [r4, #0]
 8008546:	bd38      	pop	{r3, r4, r5, pc}
 8008548:	200403a8 	.word	0x200403a8

0800854c <memcpy>:
 800854c:	440a      	add	r2, r1
 800854e:	4291      	cmp	r1, r2
 8008550:	f100 33ff 	add.w	r3, r0, #4294967295
 8008554:	d100      	bne.n	8008558 <memcpy+0xc>
 8008556:	4770      	bx	lr
 8008558:	b510      	push	{r4, lr}
 800855a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008562:	4291      	cmp	r1, r2
 8008564:	d1f9      	bne.n	800855a <memcpy+0xe>
 8008566:	bd10      	pop	{r4, pc}

08008568 <_realloc_r>:
 8008568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800856c:	4680      	mov	r8, r0
 800856e:	4615      	mov	r5, r2
 8008570:	460c      	mov	r4, r1
 8008572:	b921      	cbnz	r1, 800857e <_realloc_r+0x16>
 8008574:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008578:	4611      	mov	r1, r2
 800857a:	f7ff bc4b 	b.w	8007e14 <_malloc_r>
 800857e:	b92a      	cbnz	r2, 800858c <_realloc_r+0x24>
 8008580:	f7ff fbdc 	bl	8007d3c <_free_r>
 8008584:	2400      	movs	r4, #0
 8008586:	4620      	mov	r0, r4
 8008588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800858c:	f000 f81a 	bl	80085c4 <_malloc_usable_size_r>
 8008590:	4285      	cmp	r5, r0
 8008592:	4606      	mov	r6, r0
 8008594:	d802      	bhi.n	800859c <_realloc_r+0x34>
 8008596:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800859a:	d8f4      	bhi.n	8008586 <_realloc_r+0x1e>
 800859c:	4629      	mov	r1, r5
 800859e:	4640      	mov	r0, r8
 80085a0:	f7ff fc38 	bl	8007e14 <_malloc_r>
 80085a4:	4607      	mov	r7, r0
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d0ec      	beq.n	8008584 <_realloc_r+0x1c>
 80085aa:	42b5      	cmp	r5, r6
 80085ac:	462a      	mov	r2, r5
 80085ae:	4621      	mov	r1, r4
 80085b0:	bf28      	it	cs
 80085b2:	4632      	movcs	r2, r6
 80085b4:	f7ff ffca 	bl	800854c <memcpy>
 80085b8:	4621      	mov	r1, r4
 80085ba:	4640      	mov	r0, r8
 80085bc:	f7ff fbbe 	bl	8007d3c <_free_r>
 80085c0:	463c      	mov	r4, r7
 80085c2:	e7e0      	b.n	8008586 <_realloc_r+0x1e>

080085c4 <_malloc_usable_size_r>:
 80085c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085c8:	1f18      	subs	r0, r3, #4
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	bfbc      	itt	lt
 80085ce:	580b      	ldrlt	r3, [r1, r0]
 80085d0:	18c0      	addlt	r0, r0, r3
 80085d2:	4770      	bx	lr

080085d4 <_init>:
 80085d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d6:	bf00      	nop
 80085d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085da:	bc08      	pop	{r3}
 80085dc:	469e      	mov	lr, r3
 80085de:	4770      	bx	lr

080085e0 <_fini>:
 80085e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085e2:	bf00      	nop
 80085e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085e6:	bc08      	pop	{r3}
 80085e8:	469e      	mov	lr, r3
 80085ea:	4770      	bx	lr
