-- MySQL dump 10.13  Distrib 5.1.66, for debian-linux-gnu (x86_64)
--
-- Host: localhost    Database: cse14
-- ------------------------------------------------------
-- Server version	5.1.66-0+squeeze1

/*!40101 SET @OLD_CHARACTER_SET_CLIENT=@@CHARACTER_SET_CLIENT */;
/*!40101 SET @OLD_CHARACTER_SET_RESULTS=@@CHARACTER_SET_RESULTS */;
/*!40101 SET @OLD_COLLATION_CONNECTION=@@COLLATION_CONNECTION */;
/*!40101 SET NAMES utf8 */;
/*!40103 SET @OLD_TIME_ZONE=@@TIME_ZONE */;
/*!40103 SET TIME_ZONE='+00:00' */;
/*!40014 SET @OLD_UNIQUE_CHECKS=@@UNIQUE_CHECKS, UNIQUE_CHECKS=0 */;
/*!40014 SET @OLD_FOREIGN_KEY_CHECKS=@@FOREIGN_KEY_CHECKS, FOREIGN_KEY_CHECKS=0 */;
/*!40101 SET @OLD_SQL_MODE=@@SQL_MODE, SQL_MODE='NO_AUTO_VALUE_ON_ZERO' */;
/*!40111 SET @OLD_SQL_NOTES=@@SQL_NOTES, SQL_NOTES=0 */;

--
-- Current Database: `cse14`
--

-- CREATE DATABASE /*!32312 IF NOT EXISTS*/ `cse14` /*!40100 DEFAULT CHARACTER SET latin1 */;

-- USE `cse14`;

--
-- Table structure for table `content`
--

DROP TABLE IF EXISTS `content`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `content` (
  `srno` int(5) NOT NULL AUTO_INCREMENT,
  `cid` varchar(10) NOT NULL,
  `tid` varchar(10) NOT NULL,
  `cnid` varchar(10) NOT NULL,
  `pid` varchar(10) NOT NULL,
  `title` varchar(100) NOT NULL,
  `author` varchar(50) NOT NULL,
  `posttext` text NOT NULL,
  `date` varchar(20) NOT NULL,
  PRIMARY KEY (`srno`)
) ENGINE=MyISAM AUTO_INCREMENT=11134 DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `content`
--

LOCK TABLES `content` WRITE;
/*!40000 ALTER TABLE `content` DISABLE KEYS */;
INSERT INTO `content` VALUES (1,'C001','T001','CN001','P001','Introduction','Sushanth Poojary','<p>\n<body>\n<font size=\"3\">\n                                        <p>Inverter is a logic gate, with one input and one output. Its symbol is shown below:-</p>\n                                        <p><center><img src=\"./vlsi_images/not.jpg\"/></center></p>\n                                        <p>The output of inverter is complement of the input i.e. if the input is <b>0</b>, the output will be <b>1</b> and vice-versa . The truth table for inverter is shown below:-</p>\n                                        <center>\n                                        <table border=\"1\" color=\"#000000\">\n                                        <tr>\n                                        <td align=\"center\"><b>Input</b></td>\n                                        <td align=\"center\"><b>Output</b></td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        </table></center>\n				<p>The transistor level schematic of inverter can be designed in many logics,following two logics will be used for designing in the experiment<br><br> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Complementary CMOS logic<br> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Pseudo NMOS logic<br><br></p>\n</font>\n','1'),(2,'C001','T002','CN001','P001','Objective','Sushanth Poojary','\n<font size=\"3\"><p>\n(a) To design transistor level schematic of an Inverter using <br><br> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Complementary CMOS logic<br> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Pseudo NMOS logic<br> </p><br>\n                                        <p>(b)To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.</p><br>\n                                        <p>(c)To find the effect of W/L of transistors on the output waveform.</p><br>\n\n</font>\n','1'),(3,'C001','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(4,'C001','T004','CN001','P001','Procedure','Sushanth Poojary','<html>\n<br>\n<br>\n<br>\n<img src=\"inverter_procedure.jpg\">\n','1'),(5,'C001','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','<font size=\"3\"> \n<a href=\"./EXP_1sep2010/exp1/exp1.html\" target=\"_blank\">Experiment</a>\n</font> ','1'),(6,'C001','T006','CN001','P001','Theory','Sushanth Poojary',' \n<body>\n<font size=\"3\">\n<h3>CMOS INVERTER</h3><br>\n<p>In the <a href=\"#transistor\"><font color=\"red\">transistor</font></a> level design of CMOS inverter consists of nmos and pmos transistor in series.The PMOS transistor is connected between V<sub>dd</sub> and output node,whereas the NMOS is connected betweeen the output node and gnd.</p><br>\n<h3>WORKING OF CMOS INVERTER</h3><br>\n<p>Before knowing the working of CMOS inverter we will see the regions of operation of transistor so that we can understand what is actually happening inside the inverter. MOS transistors have three regions of operations : <br>\n&nbsp;&nbsp;&nbsp;&nbsp;<b>1)</b> cut-off region<br> \n&nbsp;&nbsp;&nbsp;&nbsp;<b>2)</b> linear region<br> \n&nbsp;&nbsp;&nbsp;&nbsp;<b>3)</b> saturation region<br><br>\n<p>The transistor is said to be in <b>cut-off region</b> when V<sub>gs</sub> < V<sub>t</sub>. V<sub>gs</sub> is the voltage applied at gate with respect to source and V<sub>t</sub> is the threshhold voltage below which the transistor does not work. So for transistor to work V<sub>gs</sub> - V<sub>t</sub> should be greater than zero always.</p><br>\n<p>The transistor is in <b>linear region</b> when V<sub>gs</sub> - V<sub>t</sub> > V<sub>ds</sub> where V<sub>ds</sub> is the voltage at drain with respect to source.</p><br>\n<p>The transistor is said to be in <b>saturation region</b> when v<sub>gs</sub> - V<sub>t</sub> < V<sub>ds</sub></p><br>\n\n<p>The transfer characteristic(i.e. the output voltage vs input voltage) is shown in the figure below. The operation is divided into 5 region depending on the range of input voltage(Move your mouse over the region to know about the region).The output voltage in every region is obtained by equating drain to source current of pmos and nmos.</p><br>\n<script type=\"text/javascript\">\nfunction writeText(txt)\n{\ndocument.getElementById(\"desc\").innerHTML=txt;\n}\n</script>\n</head>\n<body>\n<center><img src=\"./vlsi_images/DC_CHARC.jpg\" width=\"300\" height=\"300\" usemap=\"#region\">\n\n<map name=\"region\">\n<area shape=\"rect\" coords=\"50,30,80,100\" onMouseOver=\"writeText(\'<b>Region I: NMOS is off,PMOS is in linear region.<p>V<sub>out</sub> = V<sub>dd</sub></p></b>\')\"/>\n<area shape=\"rect\" coords=\"80,30,100,120\" onMouseOver=\"writeText(\'Region II: PMOS is in linear region,NMOS is in saturation region.\')\"/>\n<area shape=\"rect\" coords=\"100,40,145,270\" onMouseOver=\"writeText(\'Region III: PMOS and NMOS both are in saturation region.<p>V<sub>in</sub> - V<sub>tn</sub>&lt V<sub>0</sub> &lt <V<sub>in</sub> - <sub>tp</sub></p>\')\"/>\n<area shape=\"rect\" coords=\"145,220,185,280\" onMouseOver=\"writeText(\'Region IV: PMOS is in saturation region and NMOS is in linear region\')\"/>\n<area shape=\"rect\" coords=\"185,240,225,290\" onMouseOver=\"writeText(\'Region V: PMOS is off and NMOS is in linear region.<p>V<sub>out</sub> = 0</p>\')\"/>\n</map>\n<p id=\"desc\"></p></center>\n</body>\n<br>\n<br>\n<h3>EFFECT OF W/L RATIO ON OUTPUT WAVEFORM</h3><br>\n<p>Before proceeding to the study of effect please read the definition of <a href=\"#beta\"><font color=\"red\">&#946 (gain factor)</font></a>.</p> <br>\n<p>W/L ratio is directly proportional to &#946.The ratio &#946<sub>n</sub>/&#946<sub>p</sub> is crucial in determinig the transfer characteristic of the inverter.When the ratio is increased the transition shifts from left to right,but the output voltage transition remains sharp.For CMOS the ratio is desired to be 1 so that it requires equal time to charge and discharge.</p><br>\n<h3>EFFECT OF CAPACITANCE ON THE RISE AND FALL TIME</h3><br>\n<p>The rise time is defined as the time required to charge the capacitor from 10% to 90% and fall time is defined as the time required for the capacitor to discharge from 90% to 10%.\nHow the rise time and the fall time is calculated is shown in the figure below :</p><br>\n<center><img src=\"trtf.jpg\"></center><br>\n<p>Greater value of capacitor implies larger rise and fall time,which furthur implies large <a href=#delay\"><font color=\"red\">delay</font></a>. The rise time and fall time are directly proportional to the capacitance, therefore, greater the value of capacitance, greater will be the time taken for rising and falling.</p><br> \n<h3>PSEUDO NMOS</h3><br>\n<p>The gate of p-device is permanently grounded which is equivalent to use of NMOS in <a href=\"#dep\"><font color=\"red\">depletion mode</font></a></p><br>\n</font>\n<br>\n<br>\n<br>\n<font size=\"3\">\n<hr>\n<h3>SOME BASIC DEFINITIONS AND THEORY</h3><br>\n<hr>\n<br>\n<a name=\"transistor\"><h4>TRANSISTOR</h4></a><br>\n<p>Basically transistor consistes of three parts - GATE, SOURCE and DRAIN as shown in figure below:</p> <br>\n<center><img src=\"trans.jpg\"></center>\n<p> The gate is a control input which determines the flow of electric current between source and drain. Physically drain and source are equivalent and the two types of transistor i.e. n-transistor and p-transistor differ only in the way electric current flows between source and drain according to the different values applied at the controlling gate input. In n-transistor when logic 1 is aplied to gate, the current flows bwetween source and drain while no current flows when logic 0 is applied. The p-transistor works just the opposite way - the current flows between source and drain when logic 0 is applied and no current on logic 1.</p><br>\n<a name=\"beta\"><h4>&#946 - GAIN FACTOR</h4></a><br>\n<p>&#946 is the MOS transistor gain factor which depends both on process parameters and geometry parameters.</p><br>\n<center><b>&#946 = k(W/L)</b><br> where K is the factor which shows process dependency <br> and W & L shows geometry dependency<br></center>\n<br>\n<p>For NMOS, gain factor is denoted by  &#946<sub>n</sub> and for PMOS, gain factor is denoted by &#946<sub>p</sub>.</p><br> \n<a name=\"delay\"><h4>DELAY</h4></a><br>\n<p>Delay time is the time taken for the input transistion (50% level) into output (50% level). The <b>single gate delay</b> is given by the average of rise time and fall time, so delay also is directly proportional to the capacitance value</p><br>\n<a name=\"dep\"><h4>DEPLETION MODE</a><br>\n<p>Using NMOS in depletion region means increasing negative voltage on the gate to reduce current flow or we can say to deplete the channel of free carriers which are electrons in n-channel.</p><br>\n</body>\n','1'),(7,'C001','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Inverter</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<ul>\n<li> What do you mean by rise time and fall time ?\n<li> What are the three regions of operation of an inverter ?\n<li> What is the expression for gain factor ?\n<li> Name the IC used for inverter.\n<a name=\"post\"><b><h1><b>POST_QUIZ</b></h1></b></a><hr><br>\n<form name=\"quiz\">\n<ol>\n<li><b>The number of inputs in an inverter is ____.</b><br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">1</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">2<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">3<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">4<br><br>\n</li>\n<hr>\n\n<li><b>Inverter gate is same as __________.</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">AND gate<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">NOT gate</span><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">NOR gate<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">NAND gate<br><br>\n</li>\n<hr>\n\n<li><b>Which is the most suitable representation for a NOT gate?</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\"><img src=\"./vlsi_images/1st.jpg\"></span><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/2nd.jpg\"><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/3rd.jpg\"><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/4th.jpg\"><br><br><br>\n</li>\n<hr>\n\n<li><b>Identify which statement is true for inverter?</b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Any difference in inputs gurantees a high output<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Any difference in inputs gurantees a low output<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">A high input gives a high output<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">A low input gives a high output</span><br><br>\n</li>\n<hr>\n\n<li><b>What is the traditional symbol for inverter?</b><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"nand.jpg\"><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"nor.jpg\"><br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\"><img src=\"./vlsi_images/not.jpg\"></span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"./vlsi_images/inv.jpg\"><br><br>\n</li>\n<hr>\n<hr><br><br>\n\n<li><b>Choose the electrical analogue of an inverter.</b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"><img src=\"elec_anal2.jpg\"><br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\"><img src=\"elec_anal1.jpg\"></span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"><img src=\"elec_anal3.jpg\"><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">none of these<br>\n</li>\n<hr>\n\n<li><b>What is the correct input voltage range for region D?</b><br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\"><sup>V<sub>dd</sub></sup>/<sub>2</sub> &lt; V<sub>in</sub> &#8804; V<sub>dd</sub>-V<sub>tp</sub></span><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">V<sub>in</sub> = <sup>V<sub>dd</sub></sup>/<sub>2</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">0 &#8804; V<sub>in</sub> &#8804; V<sub>tn</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">V<sub>in</sub> &#8805; V<sub>dd</sub>-V<sub>tp</sub><br><br>\n</li>\n<hr>\n\n<li><b>What are the operation states of n-device and p-device respectively in region B?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">linear & unsaturated<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">cut-off & linear<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">linear & saturated<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">saturated & linear</span><br><br>\n</li>\n<hr>\n\n<li><b>What is delay?</b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">maximum of rise time and fall time<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">product of rise time and fall time<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">average of rise time and fall time</span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">addition of rise time and fall time<br><br>\n                                              </li>\n<hr>\n\n<li><b>What is desirable <sup>&#946;<sub>n</sub></sup>/<sub>&#946;<sub>p</sub></sub> ratio for an inverter?</b><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">0<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">1</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">0.5<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">&#8734;<br><br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(8,'C001','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b>\"Principles of cmos vlsi design\"</b>\nby Weste-Eshraghian</li><br>\n<li> http://www.iue.tuwien.ac.at/phd/pichler/node75.html\nhttp://www.hitequest.com/Kiss/VLSI.html</li><br>\n<li><b>CMOS: Circuit Design, Layout, and Simulation, Third Edition</b> by Bacor, R. Jacob. Wiley-IEEE. pp. 1174.\nChen, Wai-Kai (ed) (2006). </li><br>\n<li><b>The VLSI Handbook, Second Edition (Electrical Engineering Handbook)</b> by Boca Raton: CRC. ISBN 0-8493-4199-X.</li><br>\n<li>http://jas.eng.buffalo.edu/education/fab/NMOS/nmos.html</li><br>\n<ol>\n</font>','1'),(1120,'C001','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(9,'C002','T001','CN001','P001','Introduction','Sushanth Poojary','<html>\n<body>\n<font size=\"3\">\n<h3>DEFINITION OF NAND GATE</h3>\n<b>NAND</b> gate has 1 output and 2 or more input<br>\nThe output of the NAND gate is low only when all the inputs are high else it is low.<br>\nA NAND gate could be veiwed as an AND gate with inverter at the output<br><br>\n<h3>SCHEMATIC OF NAND GATE</h3><br> \n<img src=\"./vlsi_images/nand_shematic.jpg\" align=\"left\" width=\"150\" height=\"100\"><br>\n<center>\n                                        <table border=\"1\" color=\"#000000\">\n                                        <tr>\n                                        <td align=\"center\"><b>Input A</b></td>\n                                        <td align=\"center\"><b>Input B</b></td>\n                                        <td align=\"center\"><b>Output</b></td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n</table></center><br>\n<h3>DEFINITION OF NOR GATE</h3>\n<p><b>NOR</b> gate has 1 output and 2 or more input <br>\nThe output of NOR gate is high only when all the inputs are low else it is high<br>\nA NOR gate could be viewed as an OR gate with inverter at the output<br></p>\n<br><br> \n<h3>SCHEMATIC OF NOR GATE</h3><br>\n<img src=\"./vlsi_images/nor_schematic.jpg\" align=\"left\" width=\"150\" height=\"100\">\n                                        <center>\n                                        <table border=\"1\" color=\"#000000\">\n                                        <tr>\n                                        <td align=\"center\"><b>Input A</b></td>\n                                        <td align=\"center\"><b>Input B</b></td>\n                                        <td align=\"center\"><b>Output</b></td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n\n\n                                        </table></center>\n\n</font>\n</body>\n</html>\n','1'),(10,'C002','T002','CN001','P001','Objective','Sushanth Poojary','\n<font size=\"3\"> \n<p>(a)\n&nbsp;\nTo design a 2 input NAND gate using 2 NMOS and 2 PMOS<br><br> \n<p>(b)\nTo design a 2 input NOR gate using 2 NMOS and 2 PMOS<br>\n</font>\n\n\n','1'),(11,'C002','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n\n</font> ','1'),(12,'C002','T004','CN001','P001','Procedure','Sushanth Poojary','\n<html>\n<br>\n<h2>NAND</h2>\n<img src=\"nand_procedure.jpg\">\n<br>\n<h2>NOR</h2>\n<img src=\"nor_procedure.jpg\">\n','1'),(13,'C002','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<font size=\"3\"> \n<a href=\"./EXP_1sep2010/exp2/exp2.html\" target=\"_blank\">Experiment</a>\n</font> ','1'),(14,'C002','T006','CN001','P001','Theory','Sushanth Poojary','\n<font size=\"3\">\n <p>\n<h3>SWITCHING BEHAVIOUR OF TRANSISTOR</h3>\n<p>The gate of the MOS transistor controls the passage of the current between the drain and source.If the voltage at the gate is Vdd ,no current flows between the drain and source of PMOS and same is the case with NMOS if its gate is grounded.This characteristic of MOS transistors,enables it to be viewed as a switch.The switching behaviour of nmos and pmos device is shown in the figure below.Here the input 0 indicates that the gate is grounded and input 1 indicates that Vdd is applied to the gate:</p><br><p><img src=\"./vlsi_images/nmos_as_switch.jpg\"/><img src=\"./vlsi_images/pmos_as_switch.jpg\"/></p>\n<h3>SERIES AND PARALLEL CONNECTION</h3>\n<p>The transistor level schematic of any combinational logic can be obtained by placing two or more n/p-switches in series or parallel.\n<p>If switches are connected in series then the composite switch hence constructed is closed when both the switches are closed.The series connection is shown in the figure below.The table indicates the states of the switch contructed by series connection depending on the inputs A and B</p><br>\n<img src=\"./vlsi_images/gen_series.jpg\" align=\"left\"/>\n<p>\n	<center><b>Series connection of NMOS devices</b><br>\n	<table border=\"1\">\n	<tr>\n	<th> &nbsp <sup>B</sup><br><sub>A</sub> </th>\n        <th colspan=\"2\">0   &nbsp 1</th>\n	</tr>\n        <tr> \n	<th rowspan=\"2\">0<br>1</th>\n        <td>OFF</td>\n	<td>OFF</td>\n	</tr>\n 	<tr>\n	<td>OFF</td>\n	<td>ON</td>\n	</tr>\n	</table></center>\n	<br>\n	<center><b>Series connection of PMOS devices</b><br>\n	<table border=\"1\">\n	<tr>\n	<th> &nbsp <sup>B</sup><br><sub>A</sub> </th>\n        <th colspan=\"2\">0   &nbsp 1</th>\n	</tr>\n        <tr> \n	<th rowspan=\"2\">0<br>1</th>\n        <td>ON</td>\n	<td>OFF</td>\n	</tr>\n 	<tr>\n	<td>OFF</td>\n	<td>OFF</td>\n	</tr>\n	</table></center>\n<br>\n<br>\n<p>If the switches are connected in parallel then the composite switch hence constructed is closed when either or both of the switches are closed.The parallel connection is shown in the figure below.The table indicates the states of the switch obtained by parallel connection depending on the inputs A and B </p>\n<img src=\"./vlsi_images/gen_parallel.jpg\" align=\"left\"/>\n	<center><b>Parallel connection of NMOS devices</b><br>\n	<table border=\"1\">\n	<tr>\n	<th> &nbsp <sup>B</sup><br><sub>A</sub> </th>\n        <th colspan=\"2\">0   &nbsp 1</th>\n	</tr>\n        <tr> \n	<th rowspan=\"2\">0<br>1</th>\n        <td>OFF</td>\n	<td>ON</td>\n	</tr>\n 	<tr>\n	<td>ON</td>\n	<td>ON</td>\n	</tr>\n	</table></center>\n<br>\n	<center><b>Parallel connection of PMOS devices</b><br>\n	<table border=\"1\">\n	<tr>\n	<th> &nbsp <sup>B</sup><br><sub>A</sub> </th>\n        <th colspan=\"2\">0   &nbsp 1</th>\n	</tr>\n        <tr> \n	<th rowspan=\"2\">0<br>1</th>\n        <td>ON</td>\n	<td>ON</td>\n	</tr>\n 	<tr>\n	<td>ON</td>\n	<td>OFF</td>\n	</tr>\n	</table></center>\n<br>\n<br>\n<p>By using any combinations of the above constructions,CMOS combinational gates can be obtained.In the following section ,Karnaugh maps for NAND and NOR have been used to determine the required combination</p><br>\n<h3>K-MAP FOR NAND</h3><br>\n<img src=\"./vlsi_images/theory_nand.jpg\"/></p>\n<p>Thus for NAND gate PMOS devices are connected in parallel between Vdd and output node,whereas the NMOS devices are in series between output node and ground.</p> \n<br>\n<h3>K-MAP FOR NOR</h3><br>\n<img src=\"./vlsi_images/theory_nor.jpg\"/></p>\n<p>Thus for NOR gate PMOS devices are connected in series between Vdd and output node,whereas the NMOS devices are in parallel between output node and ground.</p><br>\n</font>\n</body>\n</html>\n        \n\n','1'),(15,'C002','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<title>Quiz on Nand Nor</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n  //The orange highlighted code may need to be changed\n   //you will need to match these question types(Radio/DropDown)\n   //and names (q1, q2, ...) to the ones in your quiz\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n  // numCorrect += checkQuestionRadio( document.quiz.q10);\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n//   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 9 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<font size=\"3\">\n<ul>\n<li>\nDraw truth table for NAND and NOR gate.\n</li>\n<li>\nWrite the combinations of input for which NAND and NOR gate behaves exactly the same.\n</li>\n<li>\nHow can a NAND gate can be cinverted to behave as an inverter?\n</li>\n<li>\nWhat are the driving volage range for n-switch and p-switch respectively?\n</li>\n<li>\nWhat is the advantage of making Karnaugh Map of any combinational logic?\n</li>\n</ul>\n</font>\n<a name=\"post\"><h1><b>POST_QUIZ</b></h1></a><hr><br>\n<font size=\"3\">\n\n<form name=\"quiz\">\n<ol>\n<li><b>Identify the symbol for NAND gate.</b><br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\"><img src=\"nand.jpg\"></span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"./vlsi_images/inv.jpg\"><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"./vlsi_images/not.jpg\"><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"and.jpg\"><br>\n</li>\n<hr>\n\n<li><b>Identify the symbol for NOR gate.</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"and.jpg\"><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"nand.jpg\"><br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\"><img src=\"nor.jpg\"></span><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"or.jpg\"><br>\n</li>\n<hr>\n\n<li><b>How do we represent <img src=\"bar.jpg\"> with n-devices?</b><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">series connection of n-devices with input A and input B<br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">parallel connection of p-devices with input A and input B</span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">combination of series and parallel connecton of n-devices<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">none<br>\n</li>\n<hr>\n\n<li><b>What is the correct representation (in terms of switches) for two n-devices connected in series having inputs 0 & 1?</b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\"><img src=\"./vlsi_images/n00.jpg\"><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\"><img src=\"./vlsi_images/n10.jpg\"> <br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\"><img src=\"./vlsi_images/n11.jpg\"> <br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\"><img src=\"./vlsi_images/n01.jpg\"</span><br>\n</li>\n<hr>\n\n<li><b>What is the correct representation (in terms of switches) for two p-devices connected in series having both inputs as 1?</b><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"./vlsi_images/p00.jpg\"><br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">NMOS in parallel and PMOS in series</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">Both NMOS and PMOS in parallel<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">Both NMOS and PMOS in series<br>\n</li>\n<hr>\n\n<li><b>Which of the following Boolean expression is represented by the given karnaugh map?</b><br><center><img src=\"kar1.jpg\"></center><br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">B</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">A<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">A+B<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">AB<br>\n</li>\n<hr>\n\n<li><b>Which of the following Boolean expression is represented by the given karnaugh map?</b><br><center><img src=\"kar2.jpg\"></center><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">AB<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">BC<br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">AC</span><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">ABC<br>\n</li>\n<hr>\n\n<li><b>Which combination of logic gates is correct for the expression ABCD?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\"><img src=\"./vlsi_images/t1.jpg\"><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\"><img src=\"./vlsi_images/t2.jpg\"><br><br><br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">Both a & b</span><br><br><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">None<br>\n</li>\n<hr>\n\n<li><b>Which combination of logic gates is correct for the following expression?<br><center><img src=\"exp1.jpg\"></center></b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\"><img src=\"./vlsi_images/t3.jpg\"><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\"><img src=\"./vlsi_images/t4.jpg\"><br><br><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">none of the above<br><br><br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">both a & b</span><br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>','1'),(16,'C002','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b>\"Principles of cmos vlsi design\"</b>\nby Weste-Eshraghian</li>\n<li> http://www.iue.tuwien.ac.at/phd/pichler/node75.html\nhttp://www.hitequest.com/Kiss/VLSI.html</li><br>\n<li><b>CMOS: Circuit Design, Layout, and Simulation, Third Edition</b> by Bacor, R. Jacob. Wiley-IEEE. pp. 1174.\nChen, Wai-Kai (ed) (2006). </li><br>\n<li><b>The VLSI Handbook, Second Edition (Electrical Engineering Handbook)</b> by Boca Raton: CRC. ISBN 0-8493-4199-X.</li><br>\n<li>http://jas.eng.buffalo.edu/education/fab/NMOS/nmos.html</li><br>\n<ol>\n</font>','1'),(1121,'C002','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(17,'C003','T001','CN001','P001','Introduction','Sushanth Poojary','\n<html>\n<body>\n<font size=\"3\">\n<p><b>XOR</b>(exclusive OR)<br>\nFor a 2 input XOR,the output of the gate is low when both the inputs are same(either both low or both high).The output is high if one and only one of the inputs is high.The function is addition modulo 2 and hence the gate is used in half adder</p>\nThe schematic and truth table for 2 input A and B for XOR gate :-\n<h3>SCHEMATIC OF XOR GATE</h3><br>\n<img src=\"xorgate.jpeg\" align=\"left\" width=\"150\" height=\"100\">\n                                        <center>\n                                        <table border=\"1\" color=\"#000000\">\n                                        <tr>\n                                        <td align=\"center\"><b>Input A</b></td>\n                                        <td align=\"center\"><b>Input B</b></td>\n                                        <td align=\"center\"><b>Output</b></td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n\n\n                                        </table></center>\n\n<p><b>XNOR</b>(exclusive OR)<br>\nFor a 2 input XNOR,the output of the gate is high when both the inputs are same(either both low or both high).The output is low if one and only one of the inputs is high.</p>\nThe schematic and truth table for 2 input A and B for XOR gate :-\n<h3>SCHEMATIC OF XNOR GATE</h3><br>\n<img src=\"xnor.jpeg\" align=\"left\" width=\"150\" height=\"100\">\n                                        <center>\n                                        <table border=\"1\" color=\"#000000\">\n                                        <tr>\n                                        <td align=\"center\"><b>Input A</b></td>\n                                        <td align=\"center\"><b>Input B</b></td>\n                                        <td align=\"center\"><b>Output</b></td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">0</td>\n                                        <td align=\"center\">0</td>\n                                        </tr>\n                                        <tr>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        <td align=\"center\">1</td>\n                                        </tr>\n</table>\n</center>\n\n\n</font>\n</body>\n</html>\n','1'),(18,'C003','T002','CN001','P001','Objective','Sushanth Poojary','\n<html>\n<body>\n<font size=\"3\">\n<p>(a)\nTo design a 2 input XOR gate using minimum number of transistors<br><br>\n<p>(b)\nTo design a 2 input XNOR gate using minimum number of transistors<br>\n</font>\n</body>\n</html>\n','1'),(19,'C003','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(20,'C003','T004','CN001','P001','Procedure','Sushanth Poojary','\n<html>\n<br><h2>XOR</h2>\n<img src=\"xor_procedure.jpg\">\n<br>\n<h2>XNOR</h2>\n<img src=\"xnor_procedure.jpg\">\n</html>','1'),(21,'C003','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<font size=\"3\"> \n<a href=\"./EXP_1sep2010/exp3/exp3.html\" target=\"_blank\">Experiment</a>\n</font> ','1'),(22,'C003','T006','CN001','P001','Theory','Sushanth Poojary','<html>\n<body>\n<font size=\"3\">\n<p>Having gained sufficient knowledge about series and parallel connection, we now move towards desining transistor level schematic for any given combinational logic. This is done by analysing the kmap of the given combination for p- and n-switches and then deducing the required series or parallel combination.The following example will give you an idea about how to go for designing a combinational logic using transistors.\n             we want to design transistor level schematic of <span style=\"text-decoration: overline\">(AB+CD)</span> </p><br>\n<h3><u>K-MAP</u></h3>\n<br>\n<img src=\"kmap_xor.png\">\n<font size=\"3\">\n<h3><u>IMPLEMENTATION</u> <u>FOR</u> <u>N-SWITCHES</u></h3>\n<img src=\"nmos_imp.jpg\">\nThe series combination of A and B is in parallel with the series combination of C and D.\n<h3><u>IMPLEMENTATION</u> <u>FOR</u> <u>P-SWITCHES</u></h3>\n<img src=\"pmos_imp.jpg\"> \nThe parallel combination of A and B is in series with the parallel combination of C and D.\n\n<p>The complete design will be as shown in the figure below</p><br>\n<img src=\"./vlsi_images/logic.jpg\"/>\n<!-- let say we dont have bar then what do we need to add in aur schematic----make using php logic -->\n<h3>XOR</h3>\nA &oplus; B = A<span style=\"text-decoration: overline\">B</span> + <span style=\"text-decoration: overline\">A</span>B <br>\n<span style=\"text-decoration:overline\">A</span> is analogous to C and <span style=\"text-decoration:overline\">B</span> is analogous to D.\nIf implementation is done according to the example described above we would require 5 NMOS and 5 PMOS.<br> 4 NMOS and PMOS for implementation of complement of A<font style=\"text-decoration: overline\">B</font>+<font style=\"text-decoration: overline\">A</font>B <br>and 1 pair for the inverter. <br>.Now,think of a method to reduce the number of transistor. 1 pair needed for inverting can be reduced if XOR is implemented as the complement of XNOR.<br><br>\n<h3>XNOR</h3>\n<span style=\"text-decoration: overline\"> A &oplus; B</span>\nin the similar way xnor if implemented as complement of A &oplus; B rather than AB+<span style=\"text-decoration: overline\">A</span> <span style=\"text-decoration: overline\">B</span> would require 4 NMOS and PMOS.In that case <span style=\"text-decoration:overline\">B</span> would be analougos to B in the above example,<span style=\"text-decoration:overline\">A</span> to C and B to D.\n</font>\n</body>\n</html>\n~     \n\n','1'),(233,'C003','T007','CN001','P001','Quiz','Sushanth Poojary','<title>Quiz on XOR and XNOR</title>\n<script>\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n//The orange highlighted code may need to be changed\n   //you will need to match these question types(Radio/DropDown)\n   //and names (q1, q2, ...) to the ones in your quiz\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n  // numCorrect += checkQuestionRadio( document.quiz.q10);\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n  // highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<font size=\"3\">\n<ul>\n<li> Draw the truth table for XNOR gate.\n<li> Implement A+B using PMOS transistors.\n<li> Write down the various possible logic for XOR.\n<li> How do you convert XOR gate into buffer.\n\n</ul>\n<a name=\"post\"><h1><b>POST_QUIZ</b></h1></a><hr><br>\n<form name=\"quiz\">\n<ol>\n<li><b>Can you distinguish between AND and XNOR gate when both the inputs are 1?</b><br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">NO</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">YES<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">MAY or MAY NOT<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">none of the above<br><br>\n</li>\n<hr>\n\n<li><b>Chose the correct design of <font style=\"text-decoration:overline\">A+BC</font> using NMOS only.</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"./vlsi_images/pic1.jpg\"><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"./vlsi_images/pic2.jpg\"><br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\"><img src=\"./vlsi_images/pic3.jpg\"></span><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"><img src=\"./vlsi_images/pic4.jpg\"><br><br>\n</li>\n<hr>\n\n<li><b>Chose the correct design of <font style=\"text-decoration:overline\">AC+BC</font> using PMOS only.</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\"><img src=\"./vlsi_images/pic5.jpg\"></span><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/pic4.jpg\"><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/pic1.jpg\"><br><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\"><img src=\"./vlsi_images/pic2.jpg\"><br><br><br>\n</li>\n<hr>\n\n<li><b>In above question what is the minimum number of transistor required for making the design? </b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">4<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">2<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">5<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">3</span><br><br>\n</li>\n<hr>\n\n<li><b>Chose the correct design of ABC using complementary logic..</b><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"./vlsi_images/comp1.jpg\"><br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\"><img src=\"./vlsi_images/comp2.jpg\"></span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"./vlsi_images/comp3.jpg\"><br>\n\n<input type=\"radio\" name=\"q5\" value=\"wrong\"><img src=\"./vlsi_images/comp4.jpg\"><br><br>\n</li>\n<hr>\n\n<li><b>Chose the correct design of A+B+C using complementary logic..</b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"><img src=\"./vlsi_images/comp3.jpg\"><br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\"><img src=\"./vlsi_images/comp1.jpg\"></span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"><img src=\"./vlsi_images/comp4.jpg\"><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"><img src=\"./vlsi_images/comp2.jpg\"><br>\n</li>\n<hr>\n\n<li><b>What will be the minimum number of transistor required for designing ABC+<font style=\"text-decoration:overline\">A</font>B<font style=\"text-decoration:overline\">C</font>+<font style=\"text-decoration:overline\">A</font><font style=\"text-decoration:overline\">B</font>C+A<font style=\"text-decoration:overline\">B</font><font style=\"text-decoration:overline\">C</font></b><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">12<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">11<br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">8<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">10<br>\n</li>\n<hr>\n\n<li><b>What will be the minimum number of transistor required for designing xy+xz+zy+x<font style=\"text-decoration:overline\">y</font>+z</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">6<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">4<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">3<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">2</span><br><br>\n</li>\n<hr>\n\n<li><b>Reduce the expression xy(z+w)+<font style=\"text-decoration:overline\">y</font>(<font style=\"text-decoration:overline\">x</font>z+xz)+<font style=\"text-decoration:overline\">z</font>w and tell the min number of transistor required for the design.</b><br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">8</span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">6<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">11<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">12<br>\n</li>\n<hr>\n\n<!--<li><b>What is desirable <sup>&#946;<sub>n</sub></sup>/<sub>&#946;<sub>p</sub></sub> ratio for an inverter?</b><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">0<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">1</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">0.5<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">&#8734;<br><br>\n</li>\n<hr>-->\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</font>\n</form>\n</body>\n\n\n</html>\n\n','1'),(24,'C003','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b>\"Principles of cmos vlsi design\"</b>\nby Weste-Eshraghian</li>\n<li> http://www.iue.tuwien.ac.at/phd/pichler/node75.html\nhttp://www.hitequest.com/Kiss/VLSI.html</li><br>\n<li><b>CMOS: Circuit Design, Layout, and Simulation, Third Edition</b> by Bacor, R. Jacob. Wiley-IEEE. pp. 1174.\nChen, Wai-Kai (ed) (2006). </li><br>\n<li><b>The VLSI Handbook, Second Edition (Electrical Engineering Handbook)</b> by Boca Raton: CRC. ISBN 0-8493-4199-X.</li><br>\n<li>http://jas.eng.buffalo.edu/education/fab/NMOS/nmos.html</li><br>\n<ol>\n</font>\n','1'),(1122,'C003','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(25,'C004','T001','CN001','P001','Introduction','Sushanth Poojary','<body><font size=\"3\">\n<br><p>Transmission gates are used in digital circuits to pass or block particular signal from the components. In transmission gates, NMOS and PMOS are parallel connected to each other. Schematic representation of transmission gate and its circuit symbol are shown below. </p>\n<br>\n\n<center><img src=\"passIntro1.jpg\"><br>\n<img src=\"passIntro2.jpg\"></center><br>\n\n<p>In the<b> transmission gates </b>the input to the gate acts as the controlling input and depending on the value of control variable, the input at the source end of transistor appears at the drain end or in other words the control variable controls a transmission gate to which pass variables are applied.  In figure shown above A is the control signal. </p>\n<p><br><br>\n<b>Pass transistor logic is an efficient alternative to Complementary CMOS logic design because of following reasons:</b><br><br>\n\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1. Decreased node capacitance . <br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2. Reduced transistor count required to implement a logic function.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3. Due to the low voltage swing pass transistors require lower switching energy to charge up the node.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4. Better speed .<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5. Low power design.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6. No static power consumption . <br><br>\n</p>\n<br>\n<p>\n<b>Applications of Transmission Gate:</b><br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1. Transmission gates are typically used as building blocks for logic circuitry, such as a D Latch or D Flip-Flop.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2. Transmission gates are basic building block for multiplexer.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3. Transmission gates can be used for blocking particular component from live signal.<br><br>\n\n</p>\n<br><br>\n	<h3> Multiplexer </h3><br>\n<p>Multiplexer or MUX, which is also known as data selector, is a combinational circuit with multiple  input  and single output. At a time a single input is selected and given as output based on select signal. \n</p><br><br>\n<p>\nA multiplexer selects binary information present on any one on the input line, depending upon logic status of the selection inputs and routes to the output line. If there are n selection line then number of possible routes input lines is 2<sup>n</sup>  and then multiplexer is referred as a 2<sup>n</sup> x 1 multiplexer. \n</p><br><br>\n<p>\n<b>Advantages of Multiplexer based on pass transistor:</b><br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1. Pass transistor multiplexer uses fewer transistors as compared to fully complementary gates.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2. Pass transistor is somewhat faster than complementary switch.<br><br>\n\n</font>\n</body>\n','1'),(26,'C004','T002','CN001','P001','Objective','Sushanth Poojary','<body>\n<font size=\"3\">\n<ul>\n<li> To design positive level pass transistor logic .</li><br>\n<li>To design a 2 input multiplexer using pass transistor logic for following logical expression :<br> In1*CLK\' + In2*CLK </li><br>\n<li> To design negative level pass transistor logic </li><br>\n<br></font>\n</body>\n','1'),(27,'C004','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(28,'C004','T004','CN001','P001','Procedure','Sushanth Poojary','<img width=\"100%\" height=\"400%\" src=\"Exp4Procedure.png\"','1'),(29,'C004','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<p style=\"font-family:serif;font-size:17px\">\n\n<b><u style=\"color:#B0171F;\">Pre-Quiz Questions</u>:</b><br><br></p>\n<p style=\"font-family:serif;font-size:17px\">\nTest your Understanding Pass Transistor and Multiplexer , by going through the following quiz:<br />\n&nbsp;&nbsp;<a href=\"preQuiz4.php\" target=\"_blank\"><i style=\"color:green\"><u><ul><li>Start the Quiz</li></ul></u></i></a>\n</p><br /><br />\n<p style=\"font-family:serif;font-size:17px\">\n<b><u style=\"color:#B0171F\">Virtual Experiment</u>:</b><br />\nPlease make sure that you are going to perform experiment only after going through the following sections:<br /><br />\n1. Manual<br />\n2. Procedure<br />\n3. Objectives<br />\n</p>\n <a href=\"./EXP_1sep2010/exp5/exp5_mux.html\"\nonclick=\"window.open(\'./EXP_1sep2010/exp5/exp5_pass.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>Start the Experiment On Positive Level Pass Transistor and Multiplexer </li></ul></u></i> \n </p></a>\n <a href=\"./EXP_1sep2010/exp5/exp5_Pass_negative/exp5_Pass_negative.html\"\nonclick=\"window.open(\'./EXP_1sep2010/exp5/exp5_Pass_negative/exp5_Pass_negative.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>Start the Experiment On Negative Level  Pass Transistor</li></ul></u></i> \n </p></a>\n','1'),(30,'C004','T006','CN001','P001','Theory','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<p>\n\nTransmission gate is the parallel combination of NMOS and PMOS. When control signal (signal A) is high then transmission gate passes signal from input to output.  NMOS passes good zero  and PMOS passes good one, putting NMOS and PMOS in parallel produces a transmission gate that passes both logic levels good.\n</p><br><br>\n\n<center><img src=\"passIntro1.jpg\"></center><br>\n\n<h3> PASS TRANSISTOR LOGIC THROUGH NMOS </h3><br>\n<p>\nAs we already know NMOS permits flow of current from source to drain when the input to the gate is 1 therefore when control variable is equal to 1 the input at the source end appears on the drain.</p><br>\n<TABLE BORDER=4 CELLSPACING=4 CELLPADDING=0 align=\"center\">\n<TR>\n<TD BGCOLOR=\"#ffffff\"><b>IN</b>\n<TD BGCOLOR=\"#ffffff\"><b>CONTROL</b>\n<TD BGCOLOR=\"#ffffff\"><b>OUT</b>\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">X\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">X\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n</TR>\n</TABLE><br>\n<h3> PASS TRANSISTOR LOGIC THROUGH PMOS </h3><br>\n<p>\nAs we already know PMOS permits flow of current from source to drain when the input to the gate is 0 therefore when control variable is equal to 0 the input at the source end appears on the drain.</p><br>\n<TABLE BORDER=4 CELLSPACING=4 CELLPADDING=0 align=\"center\">\n<TR>\n<TD BGCOLOR=\"#ffffff\"> <b><b>IN</b>\n<TD BGCOLOR=\"#ffffff\"><b>CONTROL</b>\n<TD BGCOLOR=\"#ffffff\"><b>OUT</b>\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">0\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">X\n</TR>\n<TR>\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">1\n<TD BGCOLOR=\"#9966ff\" align=\"center\">X\n</TR>\n</TABLE><br>\n<br>\n<b>Click on the following image to see the steps in making of complementary pass transistor</b>\n<center><a target=\"blank\" href=\"pass.wmv\" width=\"300\" height=\"150\"><img src=\"ps3.jpg\"></a></center><br>\n<p>\nThe above shown pass transistor will now be able to give a good one as well as good zero. At the time when S=1, both will be able to pass so whether the input signal is zero or one it will be passed almost as it is.\n</p><br>\n\n<br><h3>MULTIPLEXER</h3><br>\n\n<p>The multiplexer selects one of many analog or digital input. A  multiplexer with 2<sup>n</sup> input lines\nhave n select lines. The select lines can either be 0 or 1. Depending on the binary number(formed by combination\nof 1s and 0s) at the select lines. One of the input is selected and it is passed on to the\noutput.</p>\n\nThe block diagram and truth table of the 2 input multiplexer is given below:\n<img src=\"./symb_2_mux.jpg\" height=\"300\" width=\"300\" align=\"center\">\n<img src=\"./truth_table_2mux.jpg\" height=\"300\" width=\"300 align=\"center\">\n\n<p>The logical expression for output can be <b>AS\'+BS</b> . If we implement this logic using nands and nors then no. of transistor required would be 5.We can use the knowledge of pass transistors,control variables an\npass variables.</p>\n\n\n<p> <ul type=\"disc\">\n<br><br><li> Choice of control variable and pass variable??<br> <br>\n\n  Select input should be the control variable and data inputs can act as pass variables</li>\n\n\n\n<br><li> Whether to use nmos/pmos pass transistor ??<br> <br>\n   Since nmos is preferable in passing logic 0 and pmos is preffered in passing logic 1. We use\n   a combination of both with complementing control variables. This ensures that both are on simultaneously\n   and any value applied at the input appears at the output</li>\n\n\n\n<img src=\"./pass_transistor_s1.jpg\" height=\"300\" width=\"300\" align=\"center\">\nThe upper combination of nmos and pmos is switched on and hence B is passed .Similarily if select variable is 0 A is passed.\n\n</font>\n</body>','1'),(31,'C004','T007','CN001','P001','Quiz','Sushanth Poojary','<html>\n<head>\n<title>Quiz on Inverter</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n//The orange highlighted code may need to be changed\n   //you will need to match these question types(Radio/DropDown)\n   //and names (q1, q2, ...) to the ones in your quiz\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n\n\n<body>\n<font size=\"3\">\n<form name=\"quiz\">\n<ol>\n<li><b>Identify which of the following can behave as pass transistors.</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"ps1.jpg\"><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"ps2.jpg\"><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"><img src=\"ps3.jpg\"><br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">All of the above</span><br>\n</li>\n<hr>\n\n<li><b>Identify the correct statement from the following.</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">PMOS passes from source to drain when logic 1 is applied to gate.<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">NMOS passes from source to drain when logic 1 is applied to gate</span><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">PMOS always passes from source to drain whatever be the gate input<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">NMOS always passes from source to drain whatever be the gate input<br><br>\n</li>\n<hr>\n\n<li><b>What can be designed using pass transistors?</b><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">Any combinational logic<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">Multiplexer<br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">Both</span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">None<br><br>\n</li>\n<hr>\n\n<li><b>Which gate is designed in the following picture using pass transistor?<br><img src=\"pand.jpg\"></b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">NOR gate<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">NAND gate<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">OR gate<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">AND gate</span><br><br>\n</li>\n<hr>\n              <li><b>Which gate is designed in the following picture using pass transistor?<br><img src=\"por.jpg\"></b><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">NOR gate<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">NAND gate<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">OR gate</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">AND gate<br><br>\n</li>\n<hr>\n\n<li><b>Will n pass transistor and complementary pass transistor behave similarly for passing one?</b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">No<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">Yes</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">May be in some situations<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">can not say<br>\n</li>\n<hr>\n\n<li><b>Are the two circits shown below same?</b><br>\n<img src=\"cl1.jpg\"><img src=\"pl1.jpg\">\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">Yes</span><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">No<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">Cannot be said<br>\n</li>\n<hr>\n\n<li><b>What is the correct expression corresponding to above circuits?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">A+B<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">AS0 + B<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">A + BS0<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">AS0\' + BS0</span><br><br>\n</li>\n<hr>\n\n<li><b>_______ input mux can be formed using n select lines.</b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">n<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">2*n<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">2<sup>n</sup></span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">None of the above<br><br>\n</li>\n<hr>\n\n<li><b>Which gives good zero</b><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">Nmos Pass transistor<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">Both pmos and complementary pass transistor</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">Pmos pass transistor<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">None of the above<br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n\n</body>\n','1'),(32,'C004','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b>\"Principles of cmos vlsi design\"</b>by Weste-Eshraghian</li><br>\n<li><b>\"System integration:from transistor design to large scale integration\"</b> by Kurt Hoffman</li><br>\n<li><b>\"Electronics(fundamentals and Applications)\"</b>by D Chattopadhyay </li><br>\n</ol>','1'),(1123,'C004','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(33,'C005','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\"3\">\n<p>\nCommon challenges that chip designers face is that how large should be the transistors and how many stages of logic can give least delay. In other words how to optimize gate size to minimize the delay of a logic path.</p><br>\n<p>\n The method of logical effort is one of the methods used to estimate delay in a CMOS circuit. The model describes delay caused by the capacitive load that the logic gate drives and by the topology of the logic gate. As the gate increases delay also increases, but delay depends on the logic function of the gate also. \n</p><br><br>\n<h3>Delay in a Logic Circuit</h3><br>\n<p>\nGate delay can be estimated from following formula.<br><br>\n<b>D= p + h</b><br><br>\nWhere, p is an intrinsic delay<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;h is an effort delay<br><br>\nEffort delay is a product of logical effort and electrical effort. <br><br>\n<b>h= g x f</b><br><br>\nwhere, g is logical effort which is a ratio of gate inputâ€™s  capacitance to the inverter capacitance when sized to deliver the same current and f is an electrical effort (f= Cout/Cin) which is a function of load/gate size.  Logical effort of an inverter is 1 which is shown below. \n<p/>\n<br>\n\n<center><img src=\"gateIntro1.jpg\"></center><br>\n\n<p>In this experiment, it will be learnt how a delay can be reduced by changing the gate size of an inverter. The following figure shows what actually is meant by delay here</p><br>\n<center><img src=\"dintro.jpg\"></center><br>\n<p>In theory we will be proceeding further with reducing the shown delay, i.e., reducing the time between giving an input and getting the output.\n</font>\n\n','1'),(34,'C005','T002','CN001','P001','Objective','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<li> To study the effect of gate sizing in chain of inverters on its output delay.</li><br>\n</font>\n</body>\n','1'),(35,'C005','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(36,'C005','T004','CN001','P001','Procedure','Sushanth Poojary','<h3>Gate Sizing <h3/><img height=\"200%\" width=\"100%\" src=\"Exp5Procedure.png\" />','1'),(37,'C005','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<p style=\"font-family:serif;font-size:17px\">\n\n<b><u style=\"color:#B0171F;\">Pre-Quiz Questions</u>:</b><br><br></p>\n<p style=\"font-family:serif;font-size:17px\">\nTest your Understanding Gate Sizing , by going through the following quiz:<br />\n&nbsp;&nbsp;<a href=\"preQuiz5.php\" target=\"_blank\"><i style=\"color:green\"><u><ul><li>Start the Quiz</li></ul></u></i></a>\n</p><br /><br />\n<p style=\"font-family:serif;font-size:17px\">\n<b><u style=\"color:#B0171F\">Virtual Experiment</u>:</b><br />\nPlease make sure that you are going to perform experiment only after going through the following sections:<br /><br />\n1. Manual<br />\n2. Procedure<br />\n3. Objectives<br />\n</p>\n <a href=\"./EXP_1sep2010/exp7/exp7_size.html\"\nonclick=\"window.open(\'./EXP_1sep2010/exp7/exp7_size.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>Start the Experiment</li></ul></u></i> \n </p></a>\n<!-- <object codetype=\"application/java\" classid=\"java:crc.emt.demos.CoulombsLaw$MyApplet.class\"  width=\"900\" height=\"660\" title=\"Electric field\">\n</object> -->\n','1'),(38,'C005','T006','CN001','P001','Theory','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<p>In this experiment, our goal is to calculate the propagation delay when some load is driven by a chain of inverters. To start with, let us consider simple case of a single inverter driving a capacitative load <b>C<sub>L</sub></b> as shown in the following figure</p><br>\n<center><img src=\"t51.jpg\"></center><br>\n<p>Now we want to optimize size of the inverter, x, when driven by a source resistance \n<b>R<sub>s</sub></b> \nand driving a load of \n<b>C<sub>L</sub></b>\n.</p><br>\n\n<p>To drive <b>C<sub>L</sub></b> fastly, we can make inverter size very large but then <b>R<sub>s</sub></b> will become very slow while driving such large size inverter as its input capacitance will be very large on increasing size by large amount.</p><br>\n<p>If we reduce the size of an inverter and make it very small such that <b>R<sub>s</sub></b> drive it very quickly, then the delay to drive load capacitance will increase. So there is an optimal point in between these two conditions and we will see that optimal point further in this section</p><br>\n<p>One thing that should be remebered is the effect of scaling of size of an inverter on its resistance and capacitance value. Suppose the size of an inverter has been scaled by a factor x, then its resistance will get reduced by the same factor while its capacitance will be increased by the same factor.</p><br>\n<p>For getting optimum size of inverter, we differentiate the delay with respect to size. And when we put that value of size in the expressions of delay at the input of an inverter and delay in output, we get the same expressions. So we can summarize the optimal result for the above figure as below:</p><br>\n<p><p><p><b>An inverter is scaled for optimium delay when the RC product of its input capacitance and the external resistance driving it, equals the RC product of its output resistance and the external load that it drives.</b></p></p></p><br>\n<p>Now we will extend this concept for a chain of inverters as shown below</p><br>\n<center><img src=\"t52.jpg\"/></center><br>\n<p>\nAs we have seen  earlier that to minimize delay, the RC product at input and output of an inverter should be same. Similar is the case with chain of inverters. Therefor the optimum size of each inverter is the geometric mean of its neighbors - meaning that if each inverter is sized up by the same factor x with respect to the preceding inverter, it will have the same effective RC product and hence the same delay.\n</p><br>\n<p>The following figure shows the relationship in sizes of a chain of five inverters</p><br>\n<center><img src=\"t53.jpg\"></center><br>\n<p>Now we just have to see what is the value of x. The value of x derived by differentiating delay expression is nth root of C<sub>L</sub>/C<sub>g1</sub> where </p><br>\n&nbsp;&nbsp;&nbsp;&nbsp;\nn is equal to the number of inverters in the chain  <br>\n&nbsp;&nbsp;&nbsp;&nbsp;\nC<sub>L</sub> is equal to the load capacitance<br>\n&nbsp;&nbsp;&nbsp;&nbsp;\nC<sub>g1</sub> is equal to the input gate capacitance of the first inverter<br>\n<p>So expression for x is shown below</p><br>\n<center><img src=\"t54.jpg\"></center><br>\n</font>\n</body>\n','1'),(39,'C005','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Gate sizing</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<form name=\"quiz\">\n<ol>\n<li><b>\nCan we reduce delay to zero? \n</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">Yes<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">No</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">Yes in most of the cases<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">Yes in very few cases<br><br>\n</li>\n<hr>\n<br>\n<li><b>What you mean by delay?</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">time to correctly access the input<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">time to correctly access the output<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">average rise time and fall time<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">time taken for the output to come after the input has been captured</span><br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>The optimum size of each inverter is ________ of its neighbours</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">geometric mean</span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">arithmetic mean<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">geometric or arithmetic mean<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">none of the above<br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>What does C<sub>g1</sub> corresponds to in the following formula?</b><br>\n<center><img src=\"t54.jpg\"></center>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">input gate capacitance of the last inverter driving capacitative load<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">sum of input capacitances of all the inverter in series<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">input gate capacitance of first inverter in series</span><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">None of the above<br><br>\n</li>\n<hr>\n<br>\n<li><b>If the gate size is increased by n then what will be the effect on its resistance?</b><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">increases by n<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">decreases by n</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">decreases by n<sup>2</sup><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">remains constant<br><br>\n</li>\n<hr>\n<br>\n\n<li><b>If the gate size is increased by n then what will be the effect on its capacitance?</b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">increases by n<sup>2</sup><br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">increases by n</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">decreases by n<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">remains constant<br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>Choose the correct statement from the following.<br></b>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">All the inveters in series are kept to be of same size for minimum delay</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">The inverter size does not matter as long as the inverter driving the load has very big size<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">The inverter size does not matter as long as the inverter driving the load has very small size<br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">The size of the inverter driving the load is maximum of all and is some multiple of size of the previous inverters</span><br>\n</li>\n<hr>\n<br>\n<li>\n<b>For minimm delay, what is the no of inverters in the chain connected in series?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">4<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">5<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">6<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">need to calculate according to the situation given, it is not fixed.</span><br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>Let a be the stage ratio of an inverter chain. What is its optimum value to drive a load capacitor with minimum  delay?</b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">4<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">1/e<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">2<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">e</span><br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>In the above question, if parasitic capacitances are taken into consideration then what is the optimum value of a? </b></br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">4</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">e<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">1/e<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">2<br><br>\n</li>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(40,'C005','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b> \"Principles of cmos vlsi design\"</b> by Weste-Eshraghian<br></li><br>\n<li><b> \"Logical effort: designing fast CMOS circuits\"</b> by Ivan Edward Sutherland, Robert F. Sproull, David F. Harris<br></li><br>\n<li><b> \"Practical low power digital VLSI design\"</b> by Gary K. Yeap <br></li><br>\n<li><b> \"Low Power Design Essentials\" </b>by Jan Rabaey<br></li><br>\n<li>www.stanford.edu/class/ee371/handouts/logicalEffort.pdf<br></li><br>\n</ol>','1'),(1124,'C005','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(60,'C006','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\"3\">\n<h3>D-LATCH</h3><br>\n</n>\n<p>Latch is an electronic device that can be used to store one bit of information. The D latch is used to capture, or \'latch\' the logic level which is present on the Data line when the clock input is high. If the data on the D line changes state while the clock pulse is high, then the output, Q, follows the input, D. When the CLK input falls to logic 0, the last state of the D input is trapped and held in the latch.</p>\n<h4>Timing diagram</h4>\n</n>\n<img src=\"d_latch_td.jpg\" width=\"500\" height=\"500\">\n<p>\nFrom the timing diagram it is clear that the output Q\'s waveform resembles that of input D\'s waveform when the clock is high whereas when the clock is low Q retains the previous value of D (the value before clock dropped down to 0) </p>\n<br><br>\n<h3>D FLIP FLOP</h3><br>\n<p>The working of D flip flop is similar to the D latch except that the output of D Flip Flop takes the state of the D input at the moment of a positive edge at the clock pin (or negative edge if the clock input is active low) and delays it by one clock cycle. That\'s why, it is commonly known as a delay flip flop. The D FlipFlop can be interpreted as a delay line or zero order hold. The advantage of the D flip-flop over the D-type \"transparent latch\" is that the signal on the D input pin is captured the moment the flip-flop is clocked, and subsequent changes on the D input will be ignored until the next clock event.</p><br><br>\n<h4>Timing diagram</h4>\n</n>\n<img src=\"d_ff_td.jpg\" width=\"500\" height=\"500\">\n<p>\nFrom the timing diagram it is clear that the output Q changes only at the positive edge.At each positive edge the output Q becomes equal to the input D at that instant and this value of Q is held untill the next positive edge </p>\n<p>\n<br>\n<b>Characteristics and applications of D latch and D Flip Flop : </b><br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1. D-latch is a level Triggering device while D Flip Flop is an Edge triggering device.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2. The disadvantage of the D FF is its circuit size, which is about twice as large as that of a D latch. That\'s why, delay and power consumption in Flip flop is more as compared to D latch. <br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3. Latches are used as temporary buffers whereas flip flops are used as registers.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4. Flip flop can be considered as a basic memory cell because it stores the value on the data line with the advantage of the output being synchronized to a clock.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5. Many logic synthesis tool use only D flip flop or D latch.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6. FPGA contains edge triggered flip flops.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;7. D flip flops are also used in finite state machines.<br><br>\n<br>\n<b>Edge Triggering vs. Level Clocking</b><br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1. When a circuit is edge triggered the output can change only on the rrising or falling edge of the clock. But  in the case of level-clocked, the output can change when the clock is high (or low). <br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2. In edge triggering output can change only at one instant during the lock cycle; with level clocking output can change during an entire half cycle of the clock.<br><br>\n\n</font>','1'),(61,'C006','T002','CN001','P001','Objective','Sushanth Poojary','\n<font size=\"3\">\n<ul>\n<li> To design D latch using pass transistor logic. </li>\n<li> To design Positive Edge Trigger D-flip flop.  </li>\n<li> To design Negative Egde Trigger D-flip flop. </li>\n</font>\n','1'),(62,'C006','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual_exp1/exp1.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(63,'C006','T004','CN001','P001','Procedure','Sushanth Poojary','<h3>D-Latch<h3/><br><img height=\"100%\" width=\"100%\" src=\"procedure_pics/dLatch.bmp\" /> \n<h3>Positive Edge FlipFlop <h3/><br><img height=\"100%\" width=\"100%\" src=\"procedure_pics/PositiveFlipFlop.bmp\" />','1'),(64,'C006','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<p style=\"font-family:serif;font-size:17px\">\n\n<b><u style=\"color:#B0171F;\">Pre-Quiz Questions</u>:</b><br><br></p>\n<p style=\"font-family:serif;font-size:17px\">\nTest your Understanding D-Latch and D-FlipFlop , by going through the following quiz:<br />\n&nbsp;&nbsp;<a href=\"preQuiz6.php\" target=\"_blank\"><i style=\"color:green\"><u><ul><li>Start the Quiz</li></ul></u></i></a>\n</p><br /><br />\n<p style=\"font-family:serif;font-size:17px\">\n<b><u style=\"color:#B0171F\">Virtual Experiment</u>:</b><br />\nPlease make sure that you are going to perform experiment only after going through the following sections:<br /><br />\n1. Manual<br />\n2. Procedure<br />\n3. Objectives<br />\n</p>\n <a href=\"./EXP_1sep2010/exp6/exp6_latch_positive.html\"\nonclick=\"window.open(\'./EXP_1sep2010/exp6/exp6_latch_positive.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>Start the Positive Level  D-Latch and D-FlipFlop Experiment</li></ul></u></i> \n </p></a>\n <a href=\"./EXP_1sep2010/exp6/exp6_negative/exp6_flipflop_negative.html\"\nonclick=\"window.open(\'./EXP_1sep2010/exp6/exp6_negative/exp6_flipflop_negative.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>Start the Negative Edge D-FlipFlop Experiment</li></ul></u></i> \n </p></a>\n<!-- <object codetype=\"application/java\" classid=\"java:crc.emt.demos.CoulombsLaw$MyApplet.class\"  width=\"900\" height=\"660\" title=\"Electric field\">\n</object> -->\n','1'),(65,'C006','T006','CN001','P001','Theory','Sushanth Poojary','\n<font size=\"3\">\nWith the definition of D latch and D flip-flop(given in the introduction) and the background knowledge of pass transistor(accquired in the fourth experiment) let us design the transistor level diagram of D latch in this experiment.\nAs mentioned earlier, when the clock is high the input D propogates to the output Q as it is and when the clock is low the output is held(irrespective of the changes in input D).This definition indicates that D latch can be implemented as a multiplexer with clock signal as the select input of multiplexer. Applying  analogy , we realise that when clock=1 the input to the CMOS pass transistor should be  D and  when clock=0 the input to the pass transistor should be value of D just before the transition of clock from 1 to 0.To obtain the value of D just before transition a buffer is needed.The final design is given below:\n<img src=\"d_latch.jpg\" width=\"700\" height=\"500\">\n<h4>Working of the latch when clock is 1.</h4> \n<img src=\"d_latch_clk1.jpg\" width=\"700\" height=\"500\" >\n<p>When clock is 1 the pass transistor in red is on (the input to the gate of nmos is 1 and to the gate of pmos is 0) therefore the output is D as D changes the output changes accordingly.The two inverters act as a buffer.</p>\n</n> \n<h4>Working of the latch when clock is 0.</h4> \n<img src=\"d_latch_clk0.jpg\" width=\"700\" height=\"500\">\n<p>When clock is 0 the pass transistor in red is on and the one connected to the input D is off thus any changes in D does not affect the circuit.If we observe the transistor in red is connected to the buffer at the output which loops back to its input thus the same value occurs at Q\' again and again till this pass transistor is on.</p> \n\n</n>\n</n>\n<br>\n<br>\n<h3>POSITIVE EDGE TRIGGERED FLIP FLOP</h3>\n</n>\n<p> From the introduction it is clear that for a positive edge triggered flip flop the changes in output occurs at the transition level.This is done by configuring two D latches in master slave configuration.A master slave D flip-flop is created by connecting two gated D latches in series, and inverting the clock input to one of them. It is called master slave because the second latch in the series only changes in response to a change in the first (master) latch. \nTo understand the transistor level design of positive edge triggered flip flop study the two diagrams below \n</n>\n<h4> Positive edge triggered flip flop when clock=0 </h4>\n<img src=\"d_ff_clk0.jpg\" height=\"500\" width=\"900\">\n</n>\n\n<p>\nAs evident from the figure when clk is 0 the input D passes through the first level of  pass transistor logic and held there because the second level does not pass on the value of D</p>\n</n>\n</n>\n<h4> Positive edge triggered flip flop when clock=1 </h4>\n<img src=\"d_ff_clk1.jpg\" height=\"500\" width=\"900\">\n</n>\n<p>\nWhen the clock input becomes 1, D(at that instant) is transferred to the output. Thereafter output Q does not change when D changes because D is not passed through the first level of pass transistor logic (as seen in the diagram). Now when the clock changes back to 1, Q still remains unaffected by the changes in D because it is now hindered by the second level of pass transistor. Thus we observe that Q remains unchanged for the entire clock cycle and changes only at the positive edge. Hence the above transistor level diagram implements positive edge triggerd flip flop. </p>\n</n>\n</n>\n<br>\n<br>\n<h4> APPLICATION AND ADVANTAGES OF D- FLIP FLOP </h4>\n<p>\nD flip flop can be considered as a basic memory cell because it stores the value on the data line with the advantage of the output being synchronised to a clock. D flip flops form the basis of shift registers that are used in many electronic device. Many logic synthesis tool use only D flip flop or D latch. FPGA contains edge triggered flip flops. D flip flops are also used in finite state machines.</p>\n</font>','1'),(66,'C006','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Spice</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<form name=\"quiz\">\n<ol>\n<li><b>\nWhat frequency clock source will produce clock waveforms having a period equal to 5 us (5 microseconds)? \n</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">5 MHz<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">0.2 MHz</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">2 MHz<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">10 MHz<br><br>\n</li>\n<hr>\n<br>\n<li><b>On what parameters do the output of D flip flop depend?</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">independent of both previous state and input<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">both on previous state and input<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">only on the previous state<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">only on input D</span><br><br>\n</li>\n<hr>\n<br>\n<li> <img src=\"d_latch_q.jpg\" width=\"400\" height=\"300\">\n<b>The timing diagram corresponds to:</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">D latch </span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">positive edge triggered D flip flop<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">negative edge triggered D flip flop <br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">none of them<br><br>\n</li>\n<hr>\n<br>\n<li> <img src=\"pos_edge_d.jpg\" width=\"400\" height=\"300\">\n<b>The timing diagram corresponds to</b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">D latch<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">negative edge triggered flip flop<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">positive edge triggered</span><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">None of them<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which statement is false about D latch<br></b>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">the output follows the input everytime<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">the output follows the input when clock is high</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">the output follows the input when the clock is low<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">the output never follows the input<br><br>\n</li>\n<hr>\n<br>\n\n<li><b>Which latch has the property of either retaining or toggling the previous value </b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">D-Latch<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">T-Latch</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">SR-Latch<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">None of the above<br><br>\n</li>\n<hr>\n<br>\n<li>\n<b>Which statement below is the apt definition of flip flop<br></b>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">latch</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">coupled latch<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">de-coupled latch<br><br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">clocked latch</span><br>\n</li>\n<hr>\n<br>\n<li>\n<b>The above figure is the gate level implementation of:</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">SR-Latch<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">D-Latch</span><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">T-Latch<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">none of the above<br><br>\n</li>\n<br>\n<hr>\n<li> \n<b> What kind of flip flop is generally preffered for constructing counters?<br></b>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">JK-flip flop<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">T flip flop</span><br>   \n<input type=\"radio\" name=\"q9\" value=\"wrong\">D flip flop <br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">none of the above<br><br>\n</li>\n<br>\n<hr>\n<li>\n<b> What is meant by the problem of metastability in flip flop </b> <br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">The data and the control input changes at the instant of clock pulse</span><br> \n  <input type=\"radio\" name=\"q10\" value=\"wrong\">The data and the control input does not change at all <br>\n\n  <input type=\"radio\" name=\"q10\" value=\"wrong\">The clock input does not change at all <br>\n  <input type=\"radio\" name=\"q10\" value=\"wrong\">None of the above <br>\n</ol>\n<br>\n<hr>\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(67,'C006','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\"\n<ol>\n<li><b>\"Principles of cmos vlsi design\"</b>\nby Weste-Eshraghian</li><br>\n<li><b>\"Digital design and computer architecture\"</b> by David Money Harris.Sarah L. Harris </li><br>\n<li><b>\"System integration:from transistor design to large scale integration\"</b> by Kurt Hoffman</li>\n</ol>','1'),(1125,'C006','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(160,'C007','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\"3\">\n<body>\n<h3>INTRODUCTION </h3><br>\n<p>\nIn this experiment, layout design platform feature is included with layout design rule check (DRC).\n</p>\n</font>\n</body>\n','1'),(161,'C007','T002','CN001','P001','Objective','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<br>\n(a)To design transistor level physical layout of different circuits.<br><br>\n(b)To check design rule violations present in layout design.<br>\n</font>\n</body>\n','1'),(162,'C007','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual/exp10.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(163,'C007','T004','CN001','P001','Procedure','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<h3>Procedure :</h3><br>\n\n<h3>1.Select and placing layers :</h3><br>\n<li>Select a layer from available icons on the left panel.\nThe layer selected appears on the top left box.</li><br>\n<li>Place the selected layer in the central grid.</li><br>\n<li>Stretch the selected layer by using mouse left click and follow the pixels on grid.</li><br>\n<li>Click on \"freeze component size\" button to fix the size of layer.\nNote: Once freezing the layer size, this will not change in future. </li><br>\n<li>Move this layer and place it.</li><br><br><br>\n\n<h3>2.Layout completion and DRC check</h3><br><br>\n<li>Place all required layers and check DRC rule every time while placing layers.</li><br>\n<li>Place wrong created layers outside the grid.\nNote: There is no delete option.</li><br>\n<li>Check DRC after completion of your layout design.</li><br>\n\n</font>\n</body>\n','1'),(164,'C007','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','\n<p style=\"font-family:serif;font-size:17px\">\n\n<b><u style=\"color:#B0171F;\">Pre-Quiz Questions</u>:</b><br><br></p>\n<p style=\"font-family:serif;font-size:17px\">\nTest your Understanding Layout Design, by going through the following quiz:<br />\n&nbsp;&nbsp;<a href=\"preQuiz7php\" target=\"_blank\"><i style=\"color:green\"><u><ul><li>Start the Quiz</li></ul></u></i></a>\n</p><br /><br />\n<p style=\"font-family:serif;font-size:17px\">\n<b><u style=\"color:#B0171F\">Virtual Experiment</u>:</b><br />\nPlease make sure that you are going to perform experiment only after going through the following sections:<br /><br />\n1. Manual<br />\n2. Procedure<br />\n3. Objectives<br />\n</p>\n <a href=\"./EXP_1sep2010/layout/exp1.html\"\nonclick=\"window.open(\'./EXP_1sep2010/layout/exp1.html\',\nnull,\'scrollbars=yes, width=\'  + (screen.availWidth)\n+\',height=\' + (screen.availHeight));return false;\"><br />\n<p style=\"font-family:serif;font-size:17px\">\n<i style=\"color:green\">&nbsp;&nbsp;&nbsp<u><ul><li>CLICK HERE TO START LAYOUT DESIGN EXPERIMENT</li></ul></u></i> \n </p></a>\n<!-- <object codetype=\"application/java\" classid=\"java:crc.emt.demos.CoulombsLaw$MyApplet.class\"  width=\"900\" height=\"660\" title=\"Electric field\">\n</object> -->\n','1'),(165,'C007','T006','CN001','P001','Theory','Sushanth Poojary','\n<font size=\"3\">\n<body>\n<h3>THEORY </h3><br>\n<p>\nThe physical mask layout of any circuit to be manufactured using a particular process must conform to a set of geometric constraints or rules, which are generally called layout design rules. These rules usually specify the minimum allowable line widths for physical objects on-chip such as metal and polysilicon interconnects or diffusion areas, minimum feature dimensions, and minimum allowable separations between two such features. If a metal line width is made too small, for example, it is possible for the line to break during the fabrication process or afterwards, resulting in an open circuit. If two lines are placed too close to each other in the layout, they may form an unwanted short circuit by merging during or after the fabrication process. The main objective of design rules is to achieve a high overall yield and reliability while using the smallest possible silicon area, for any circuit to be manufactured with a particular process. \n</p><br>\n<p>\n We can say, in general, that observing the layout design rules significantly increases the probability of fabricating a successful product with high yield.\n</p>\n<br>\n<p>\nThe design rules are usually described in two ways :<br><br>\n<li>Micron rules, in which the layout constraints such as minimum feature sizes and minimum allowable feature separations, are stated in terms of absolute dimensions in micrometers, or,</li>\n<li>Lambda rules, which specify the layout constraints in terms of a single parameter Lambda  and, thus, allow linear, proportional scaling of all geometrical constraints.</li>\n</p>\n\n<p>\n<br><br>\n<h3>SOME DEFINED RULES :</h3><br>\n			    Description	 :	                       L-Rule	<br><br>\n			Minimum active area width			:	3 L	<br>\n			Minimum active area spacing			:	3 L	<br>\n 			Minimum poly width				:	2 L	<br>\n			Minimum poly spacing				:	2 L	<br>\n			Minimum gate extension of poly over active 	:	2 L	<br>\n\n			Minimum poly-active edge spacing 		:	1 L	<br>\n			(poly outside active area)					<br>\n			Minimum poly-active edge spacing 		:	3 L 	<br>\n			(poly inside active area)					<br>\n			Minimum metal width				:	3 L	<br>\n			Minimum metal spacing				:	3 L	<br>\n			Poly contact size				:	2 L	<br>\n			Minimum poly contact spacing			:	2 L	<br>\n			Minimum poly contact to poly edge spacing	:	1 L	<br>\n			Minimum poly contact to metal edge spacing	:	1 L	<br>\n			Minimum poly contact to active edge spacing	:	3 L	<br>\n			Active contact size				:	2 L	<br>\n			Minimum active contact spacing			:	2 L	<br>\n			(on the same active region)					<br>\n			Minimum active contact to active edge spacing	:	1 L	<br>\n			Minimum active contact to metal edge spacing	:	1 L	<br>\n			Minimum active contact to poly edge spacing	:	3 L	<br>\n			Minimum active contact spacing			:	6 L	<br>\n<br><br>\n</p>\n<br>\n<h3> Pictorial presentation of Layout Design Rules (DRCs) : \nIntra Layer Design Rules\n</h3><br><br>\nFigure1: Intra Layer Design Rules. <br>\n<center><img src=\"LayoutExpTheroyImages/1.png\"></center><br><br>\nFigure2: Transistor Layout.<br>\n<center><img src=\"LayoutExpTheroyImages/2.png\"></center><br><br>\nFigure3: Vias and Contacts.<br>\n<center><img src=\"LayoutExpTheroyImages/3.png\"></center><br><br>\nFigure4: CMOS Inverter Layout.<br>\n<center><img src=\"LayoutExpTheroyImages/4.png\"></center><br><br>\n</font>\n</body>\n','1'),(166,'C007','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Spice</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\"\n\n}\n</script>\n</head>\n<body>\n<form name=\"quiz\">\n<ol>\n<li><b>\nWhat is the minimum width, minimum  spacing rule of same potential and different potential Well ?\n</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"> 10,9 and 10,6.<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\"> 10,6 and 10,9.</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"> 10,10 and 9,6.<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\"> 10,9 and 10,9.<br><br>\n</li>\n<hr>\n<br>\n<li><b>Transistor gate form when two layers overlap. These two layers are - </b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"> Polysilicon and Select.<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">Polysilicon and Contact. <br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\"> Polysilicon and Metal.<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">Polysilicon and Active.</span><br><br>\n</li>\n<hr>\n<br>\n<li><b> How many  physical  layers are used  in below given inverter layout design, excluding wells:</b><br>\n <img src=\"\" width=\"400\" height=\"300\"><br><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">6.</span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">7.<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">5.<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">8.<br><br>\n</li>\n<hr>\n<br>\n<li><b> The layout design rules are usually described by - </b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Separation rule.<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Distance  Rule.<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">Micron rule and Design Rule.</span><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Micron Rule.<br><br>\n</li>\n<hr>\n<br>\n<li><b> Lambda is known as -<br></b>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">sepaparation of layers.<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\"> minimum feature size.</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\"> distance of pixel.<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">all of these.<br><br>\n</li>\n<hr>\n<br>\n\n<li><b> The Length and width of a transistor are two most important dimensions of transistors that depend on - </b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">drain dimentions.<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\"> gate dimention.</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"> bulk dimention.<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\"> source dimention.<br><br>\n</li>\n<hr>\n<br>\n<li>\n\n<b> Which of these are wrong option regarding design rule - <br>\na. Width rule  <br>b. space rule <br>c. Overlap rule <br>d. pixel rule. </b><br><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">a, b, c, and d.<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">b and d.<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">a and b.<br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">a, b, and c.</span><br><br>\n</li>\n<hr>\n<br>\n<li>\n<b> Minimum spacing rule of metal layer is - </b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\"> 3 mm.<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\"> 3 lamada.</span><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\"> 6 lamada.<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">10 lamada.<br><br>\n</li>\n<br>\n<hr>\n<li>\n<b> DRC means - <br></b>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">Direct Rule Check.<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">Design Rule Check.</span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\"> Design Right Check.<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">Direct Right Check.<br><br>\n</li>\n<br>\n<hr>\n<li>\n<b>  Overlapping is allowed in layers : </b> <br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">Poly and Metal.</span><br>\n  <input type=\"radio\" name=\"q10\" value=\"wrong\">Metal 1 and Metal 2.<br>\n  <input type=\"radio\" name=\"q10\" value=\"wrong\">Active and Poly.<br>\n  <input type=\"radio\" name=\"q10\" value=\"wrong\">All Of These.<br>\n</ol>\n<br>\n<hr>\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(167,'C007','T008','CN001','P001','References','Sushanth Poojary','\n<body>\n<font size=\"3\"><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n1. <b>\"CMOS Layout , concept, methodology and tools\" </b>  by Dan Clein. <br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n2. <b>\"Priciples of CMOS VLSI design\"</b> by  Weste-Eshraghian.<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n3. <b>\"CMOS Circuit Design, Kayout, and Simulation\" Third Edition </b> by Baker, R. Jacob. Wiley-IEEE Press. <br><br>\n</font>\n</body>\n','1'),(11125,'C007','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(81,'C008','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\"3\">\n<p>In the experiments we have done till now we have designed gates by arranging transistors in various fashions .The simulation of these designs gave graphs of output voltages and we analyzed how these graph changes with varying different parameters of the transistor. Now when you place a transistor on screen there is a back end code which tells a simulator what are the points to which the transistor\'s substrate,gate,drain,source are connected. The language in which this information is conveyed is spice.</p><br><br>\n<h3>INTRODUCTION TO SPICE</h3><br>\n<p>\nSPICE (Simulation Program with Integrated Circuit Emphasis) is a powerful program that is used in integrated circuit and board-level design to check the integrity of circuit designs and to predict circuit behavior. SPICE was originally developed at the Electronics Research Laboratory of the University of California, Berkeley (1975).Simulating the circuit with SPICE is the industry-standard way to verify circuit operation at the transistor level before committing to manufacturing an integrated circuit. In spice program, circuit elements (transistors, resistors, capacitors, etc) and their connections being translated into a text netlist.  \n</p><br>\n<br><center><img src=\"Exp7_Intro_Image.png\"></center><br>\n<p>\nSeveral types of circuit analyses can be done using SPICE program. Here are the most important ones-  <br><br>\n<li>DC analysis: calculates the DC transfer curve.</li>\n<li>Transient analysis: calculates the voltage and current as a function of time when a large signal is applied.</li>\n\n<li>AC Analysis: calculates the output as a function of frequency. A bode plot is generated.</li>\n\n<li>Noise analysis.</li>\n\n<li>Sensitivity analysis.</li>\n\n<li>Distortion analysis.</li>\n\n<li>Fourier analysis: calculates and plots the frequency spectrum.</li>\n\n<li>Monte Carlo Analysis</li><br>\n\nAll analyses can be done at different temperatures. The default temperature is 300K\n\n</p>\n\n','1'),(82,'C008','T002','CN001','P001','Objective','Sushanth Poojary','\n<font size=\"3\">\n1. To write and simulate spice codes for:<br><br>\n\n	&nbsp &nbsp &nbsp i. Simple Inverter <br><br>\n	\n	&nbsp &nbsp &nbsp ii. Two input NAND gate <br><br>\n\n	&nbsp &nbsp &nbsp iii. Two input NOR gate<br><br><br>\n\n2. To write spice code for any transistor level schematic.<br><br>\n</font>','1'),(83,'C008','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual/exp7.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(84,'C008','T004','CN001','P001','Procedure','Sushanth Poojary','<h3>Spice Code Design <h3/><br>\n	 <img width=\"90%\" height=\"180%\" src=\"Exp7_Procedure.png\"/> ','1'),(85,'C008','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','<font size=\"3\"> \n<a href=\"./EXP_1sep2010/exp4/exp4.php\" target=\"_blank\">Experiment</a>\n</font> ','1'),(86,'C008','T006','CN001','P001','Theory','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<p>\nA spice input file, also called source file, consists\nof three parts:<br><br><br>\n1. Data statements: These statements are\ndescription of the components and their I\nnterconnections.<br><br>\n2. Control statements: These statements are\nresponsible to tell SPICE simulator what type of\nanalysis to perform on the circuit.<br><br>\n3. Output statements: These statements specify\nwhat outputs are to be printed or plotted.<br><br><br>\nAlthough these statements may appear in any order,\nit is recommended that they be given in the above\nsequence. Two other statements are required: the\ntitle statement and the end statement. The title\nstatement is the first line and can contain any\ninformation, while the end statement is always\n.END. The title statement must be a line or word.\nIn addition, you can insert comment statements,\nwhich must begin with an asterisk (*) and are\nignored by SPICE Simulator.\n\n<center><img src=\"Exp7_TheoryImages/1.png\"></center><br><br><br>\n\n<h3>1. Data Statements</h3><br><br><br>\n(A).Independent DC Sources\n<center><img src=\"Exp7_TheoryImages/2.png\"></center><br>\nN1 is the positive terminal node.\nN2 is the negative terminal node.\nType can be DC, AC or TRAN, depending on the\ntype of analysis.\nValue gives the value of the source.\nThe name of a voltage and current source must start\nwith V and I, respectively.<br>\n\n<center><img src=\"Exp7_TheoryImages/3.png\"></center><br>\nThe positive current direction through the current\nor voltage source is from the positive (N1) node to\nthe negative (N2) node:<br><br>\n(B) Elements: for example MOSFETS<br>\n\n<center><img src=\"Exp7_TheoryImages/4.png\"></center><br>\nThe MOS transistor name (Mname) has to start\nwith a M; ND, NG, NS and NB are the node\nnumbers of the Drain, Gate, Source and Bulk\nterminals, respectively. ModName is the name of\nthe transistor model (NMOS or PMOS). L and W\nare the length and width of the gate (in m).<br><br><br><br>\n<h3>2. Commands or Control Statements:</h3><br><br>\n.TRAN Statement<br>\n\n<center><img src=\"Exp7_TheoryImages/5.png\"></center><br>\n\nThis statement specifies the time interval over\nwhich the transient analysis takes place, and the\ntime increments. The format is as follows:\nTSTEP is the printing increment.\nTSTOP is the final time\nTSTART is the starting time (if omitted, TSTART\nis assumed to be zero)\nTMAX is the maximum step size.\nUIC stands for Use Initial Conditions. If UIC is\nspecified then simulator will use the initial\nconditions specified in the element statements.<br><br><br><br>\n<h3>3.Output Statements</h3><br><br>\nThese statements will instruct Simulator what\n<br>\n\n<center><img src=\"Exp7_TheoryImages/6.png\"></center><br>\n\noutput to generate. If you do not specify an output\nstatement, Simulator will always calculate the DC\noperating points. The two types of outputs are the\nprints and plots. A print is a table of data points and\na plot is a graphical representation. The format is as\nfollows:<br><br>\nIn above format TYPE specifies the type of\nanalysis to be printed or plotted and can be:\n<br>\n\n<center><img src=\"Exp7_TheoryImages/7.png\"></center><br>\n\nThe output variables are Y1, Y2 and can be voltage\nor currents in voltage sources. Node voltages and\ndevice currents can be specified as magnitude (M),\nphase (P), real (R) or imaginary (I) parts by adding\nthe suffix to V or I as follows:<br><br><br>\nM: Magnitude.<br><br>\nDB: Magnitude in dB (decibels).<br><br>\nP: Phase.<br><br>\nR: Real part.<br><br>\nI: Imaginary part.<br><br>\n\n\n<br><center><img src=\"Exp7_TheoryImages/8.png\"></center><br>\n\nComplete example (Inverter-Netlist):\n\n<br><center><img src=\"Exp7_TheoryImages/9.png\"></center><br>\n</p>\n\n<p>\nIn introduction of this experiment we have seen what is spice actually. In first experiment we have designed inverter, so as we have read in introduction that whenever you place anyting like transistor or capacitor etc., there is a code which is written at back end corresponding to the element placed on screen. So in this experiment we are going to learn what is taht code which is written in the back end, that is, we learn how to write that code directly, that is, we will learn basic inverter designing using spice coding.\n</p><br>\n<p>The following is the code for inverter in spice along with some of the explaination.</p><br><br>\n<center><img src=\"spice1.jpg\"></center><br>\n<p>Now we will be learning actually what parameters are specified by each of the element in every line in detail</p><br>\n<h3><u>FIRST LINE</u></h3><br>\n<p>First line of spice code is always a comment. So this line is always ignored by spice. Spice does not do any kind of processing on this line</p><br>\n\n<h3><u>.INCLUDE LINE</u></h3><br>\n<p>.include line includes the model file but you should confirm that your model file should be in your current directory in which you are working.</p><br>\n<h3><u>LINE CORRESPONDING TO TRANSISTOR</u></h3><br>\n</font>\n</body>\n','1'),(87,'C008','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Spice</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<ul>\n<li> What are various possible circuit analysis that can be implemented in SPICE?</li><br>\n<li> In declarartion of MOSFET other than the essential parameters of length and breadth, what are the other parameters supported by SPICE?</li><br>\n<li> A pulse voltage source is defined from 0 to VDD with 100ps delay, 100ps rise time, 100ps fall time, 2n pulse width, and 4ns repetition period.Write the declaration for such a source in SPICE?</li><br>\n<li> What is the basic unit in Spice coding?</li><br>\n<hr><br><br>\n<a name=\"post\"><b><h1><b>POST_QUIZ</b></h1></b></a><hr><br>\n<form name=\"quiz\">\n<ol>\n<li><b>Identify the correct order in which the nodes are specified in SPICE for a mosfet</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">Gate Source Drain Bulkterminal<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">Drain Gate Source Bulkterminal</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">Bulkterinal Source Gate Drain<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">None of the above<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which of the following is not a part of the SPICE input file?</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">Data statement<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">Control statement<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">Output statement<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">Behavourial statement</span><br><br>\n</li>\n<hr>\n<br>\n<li><b>What does this indicate .DC Vds 0 5 0.5 Vgs 0 5 1?</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">the voltage Vds will be swept from 0 to 5V in steps of 1V for every value of Vgs. </span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">he voltage Vgs will be swept from 0 to 5V in steps of 1V for every value of Vds.  ()<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">he voltage Vds will be swept from 0 to 1V in steps of 5V for every value of Vgs. <br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">none of them<br><br>\n</li>\n<hr>\n<br>\n<li><b>What are the analysis done to obtain the graphs for the experiments done so far?</b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">DC analysis<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">transient<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">both of them</span><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">None of them<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which statement is false about declaration of capacitor in SPICE<br></b>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">the positive node is followed by the negative node in declsration<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">there is no way to specify intial condition</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">both of the above<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">none of the above<br><br>\n</li>\n<hr>\n<br>\n\n<li><b>Among the following which of the analysis can neither be printed nor plotted </b><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">.DC<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">.NOISE</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">.TRAN<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">.AC<br><br>\n</li>\n<hr>\n<br>\n<li><b>The file extension which is not generated by spice?<br></b>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">.tr0</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">.st0<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">.ic<br><br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">none of the above</span><br>\n</li>\n<hr>\n<br>\n<li><b>What analysis should be performed to study variation of voltage over time?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">.op<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">.tran</span><br><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">.dc<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">.sens<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which of the following statement is false?</b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">First statement of a spice code is a comment<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">Comments in spice begin with *<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">Comments in spice begin with #</span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">None of the above<br><br>\n</li>\n<hr>\n<br>\n<li><b>What is the PC version of spice called?</b><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">HSPICE<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">PSPICE</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">TSPICE<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">NSPICE<br><br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(88,'C008','T008','CN001','P001','References','Sushanth Poojary','\n<font size=\"3\">\n\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n<li>The Spice Book, Andrei Vladimirescu, John Wiley & Sons, Inc.</li>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n<li>http://www.brunel.ac.uk/~eestmba/usergS.html</li>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n<li>http://www.seas.upenn.edu/~jan/spice/spice.overview.html</li>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n<li>http://users.ece.utexas.edu/~adnan/vlsi-05-backup/lec7Spice.ppt</li>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n<li>A Guide to Circuit Simulation and Analysis Using PSpice, Paul Tuinenga, 3rd Edition, Prentice-Hall.</li>\n</font>\n</body>\n\n','1'),(3125,'C008','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(49,'C009','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\'3\'>\n<h3>INTRODUCTION TO VERILOG</h3><br>\n<p>\nIn previous experiments, we have been dealt with transistor level analog and digital circuit design. This experiment lets you perform logic design at the functional level, which enables a designer to test his logic without going into gory details of the transistor level operations.\nVerilog is language commonly used in designing digital systems, which interpret only logic levels i.e. logic \'0\' and logic \'1\'.</p>\n\n</font>','1'),(50,'C009','T002','CN001','P001','Objective','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<br>\n(a)To learn the basic concepts of Verilog code through schematic.<br><br>\n(b)To design Positive Edge Trigger D-flip flop using Verilog code.<br><br>\n(c)To design Negative Edge Trigger D-flip flop using Verilog code.<br><br>\n\n</font>\n</body>','1'),(51,'C009','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual/exp8.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(52,'C009','T004','CN001','P001','Procedure','Sushanth Poojary','<h3>Positive Edge Triggered D-Flip Flop <h3/><br>\n	 <img width=\"90%\" height=\"180%\" src=\"procedure_pics/DFFP-Procedure.png\"> <br><br><br>\n	<h3>Negative Edge Triggered D-Flip Flop <h3/><br>\n	 <img width=\"90%\" height=\"180%\" src=\"procedure_pics/DFFN-Procedure.png\"> <br><br><br>\n\n	<h3>Waveform Viewer Installation Process <h3/><br>\n	 <img width=\"90%\" height=\"250%\" src=\"procedure_pics/GTK_installation.png\"/> ','1'),(53,'C009','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','<font size=\"3\"> \n<a href=\"./EXP_1sep2010/gtkwave.tar.gz\" target=\"_blank\">Download GTKWAVE Tool to view .vcd file generated by below given experiment. </a><br><br><br>\n<a href=\"./EXP_1sep2010/exp9/exp9_flipflop_positive_verilog.html\" target=\"_blank\" >Experiment On Positive Edge D FlipFlop</a><br><br>\n<a href=\"./EXP_1sep2010/exp9//exp9_negative/exp9_flipflop_negative_verilog.html\" target=\"_blank\" > Experiment On Negative Edge D FlipFlop</a>\n</font> ','1'),(54,'C009','T006','CN001','P001','Theory','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<br>\n<p>\n<center><img width=100% src=\"Exp8_TheoryImages/1.png\"></center><br>\n<center><img width=100% src=\"Exp8_TheoryImages/2.png\"></center><br>\n<center><img width=100% src=\"Exp8_TheoryImages/3.png\"></center><br>\n<center><img width=100% src=\"Exp8_TheoryImages/4.png\"></center><br>\n</p>\n</font>\n</body>','1'),(55,'C009','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Inverter</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br>\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<ul>\n<li> What is the relationship of input and output in T-FLip Flop?</li><br>\n<li> What will be the output of a 4-bit down counter?</li><br>\n<li> What is the difference between T-flip flop and D-flip flop?</li><br>\n<li> What is the difference between asynchronous and synchronous counter?</li><br>\n<li> Explain what do you mean by positive edge reset or negative edge clear?</li><br><br><br><br>\n<hr><br><br>\n<a name=\"post\"><b><h1><b>POST_QUIZ</b></h1></b></a><hr><br>\n<form name=\"quiz\">\n<ol>\n<li><b>Does the order of input and output ports in the argument of module matters?</b><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">yes<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">no</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">may matter in some situation<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">may not matter in certain conditions<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which of the following loops are supported by verilog?</b><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">if-else loop<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">for loop<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">while loop<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">all of these</span><br><br>\n</li>\n<hr>\n<br>\n<li><b>What defines the beginning and end of a loop</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\">begin----end</span><br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">curly brackets ()<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">none of these<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">both of them<br><br>\n</li>\n<hr>\n<br>\n<li><b>What defines high impedance state or floating state in verilog?</b><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">1<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">X<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">Z</span><br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">Both X and Z<br><br>\n</li>\n<hr>\n<br>\n<li><b>In the following figure A is input and B is output of inverter and C is clock. Tell whether inverter is working synchronously or asynchronously?</b><br><center><img src=\"syn.jpg\"></center><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">asynchronous<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">synchronous</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">unpredictable<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">sometimes synchronous and sometimes asynchronous<br><br>\n</li>\n<hr>\n<br>\n\n<li><b>In the above figure, tell whether inverter is working on positive edge or negative edge of clock?</b><br>\n<center><img src=\"syn.jpg\"></center><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">negative edge<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">positive edge</span><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">both on positive edge and negative edge<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">middle of positive and negative edge of clock<br><br>\n</li>\n<hr>\n<br>\n<li><b>In the following figure tell whether reset is synchronous or asynchronous?</b><br>\n<center><img src=\"asyn.jpg\"></center><br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">asynchronous</span><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">synchronous</sub><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">unpredictable<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">sometimes synchronous and sometimes asynchronous<br><br>\n</li>\n<hr>\n<br>\n<li><b>What is the similar system task in verilog as printf in C?</b><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">$monitor<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">$display</span><br><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">$print<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">all of these<br><br>\n</li>\n<hr>\n<br>\n<li><b>In the figure given in ques7, tell whether it is a positive edge reset or negative edge?</b><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">both positive and negative edge reset<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">negative edge reset<br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\">positive edge</span><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">unpredictable<br><br>\n</li>\n<hr>\n<br>\n<li><b>Can we include one source file in another in verilog?</b><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">no<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">yes using `include</span><br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">yes using `define<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">yes by just writing the name of file in another file<br><br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(56,'C009','T008','CN001','P001','References','Sushanth Poojary','\n<body>\n<font size=\"3\">\n\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n1. <b>\"Verilog HDL - A guide to Digital Design and Synthesis\"</b> by Samir Palnitkar<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n2. <b>\"Verilog Tutorial\"</b> by Deepak Kumar Tala<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n3. <b>\"Verilog tutorial based on Weste and Harris\"</b> edited by Lukasz Strozek<br>\n</font>\n</body>\n','1'),(156,'C009','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1'),(41,'C0091','T001','CN001','P001','Introduction','Sushanth Poojary','\n<font size=\"3\">\n<body>\n<h3>INTRODUCTION TO VERILOG</h3><br>\n<p>Verilog is language commonly used in designing digital systems. It is a hardware description language, which means that it is substantially different from any other language you might have encountered so far. Even though it does have control flow statements and variables, it relies primarily on logic functions.It is a textual format for describing electronic circuits and systems.</p><br>\n<p>Verilog has evolved as a standard hardware description language. Verilog offers many useful features for hardware design. it is easy to learn and easy to use as it is similar to C Programming language. Designers with C Programming experience will find it easy to learn Verilog.</p>\n</font>\n</body>\n','1'),(42,'C0091','T002','CN001','P001','Objective','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<br>\n(a)To learn the basic concepts of verilog programming<br><br>\n(b)To  design multiplexers, counters etc. using verilog coding.<br>\n</font>\n</body>\n','1'),(43,'C0091','T003','CN001','P001','Manual','Sushanth Poojary','<font size=\"3\"> \n<a href=\"EXP_1sep2010/Manual/exp9.swf\" target=\"_blank\">Click Here For Experiment Manual</a>\n</font> ','1'),(44,'C0091','T004','CN001','P001','Procedure','Sushanth Poojary',' <img width=\"90%\" height=\"180%\" src=\"Exp9_Procedure.png\"> <br><br><br>','1'),(45,'C0091','T005','CN001','P001','Virtual Experiment','Sushanth Poojary','<font size=\"3\"> \n<a href=\"./EXP_1sep2010/gtkwave.tar.gz\" target=\"_blank\">Download GTKWAVE Tool to view .vcd file generated by below given experiment. </a><br><br>\n<a href=\"./EXP_1sep2010/exp8/exp8.php\" target=\"_blank\">Experiment</a>\n</font> ','1'),(46,'C0091','T006','CN001','P001','Theory','Sushanth Poojary','\n<body>\n<font size=\"3\">\n<p>As we have seen in introduction what verilog is all about, why verilog was developed, what is its need, what is the advantages using verilog, now we are ready to make some digital designs using verilog. We will learn three basic designs which are listed below in this experiment.</p><br>\n<ol>\n<a href=\"#t\"><li><font color=\"green\"> T-Flip Flop</font></li></a><br>\n<a href=\"#c\"><li><font color=\"green\"> Counter</font></li></a><br>\n<a href=\"#f\"><li><font color=\"green\"> T-Flip Flop usind D-Flip Flop</font></li></a><br>\n</ol><br>\n<hr>\n<a name=\"t\"><h3><b><u> T-FLIP FLOP </b></u></h3></a><br>\nThe verilog code for T-flip flop is given below with explaination of different parts of code.<br><br><br>\n<center><img src=\"t.jpg\"></center><br>\n<p>Some of the following points which are not explained in detail in the above image are explained here below</p><br>\n<h4><u>MODULE</u></h4><br>\n<p>\nVerilog provides the concept of a <i>module</i>. A module is the basic building block in verilog. A module can be an element or a collection of lower-level design blocks. Typically, elements are grouped int mmodules to provide common functonality that is used at many places in the design. A module provides the necessary functionality to the higher-level block through its port interface (inputs and outputs), but hides the internal implementation. This allows the designer to modify module internals without affecting the rest of the design.</p><br>\n<h4><u>MODULE NAME</u></h4><br>\n<p>\nModule name can be anything accordig to our own choice. It is just another name consisting of characters and numbers. It is used when module is instantiated in another module. We instantiate by calling the module using the name given to it. Instiating the module is explained in the third example code given below.</p><br>\n<h4><u>ARGUMENTS IN MODULE</u></h4><br>\n<p>Just as in C function we give some arguments to function, here also we give arguments which consists of all the input and output ports which that module is using to take input fromthe user and give output to the user.\n</p><br>\n<h4><u>INPUT-OUTPUT PORTS - I/O PORTS</u></h4><br>\n<p>\nInput and Output ports are the ports through user can give inputs and take outputs. Whatever arguments we have given to module should be mentioned inside the\nmodule that which arguments correspond to input ports and which correspond to output ports as done in the image above.</p><br>\n<h4><u>DATA TYPES</u></h4><br>\n<p>\nHere in this example we have used <b>reg</b> data type and in upcoming examples we will be using some more as <b>wire</b> and all. So to know about various kinds of operators in verilog just read the following chart carefully.</p><br>\n<center><img src=\"data.jpg\"></center> \n<br>\n<h4><u>ALWAYS BLOCK</u></h4><br>\n<p>\nAll statements inside an always statement consists of always block. The always statement starts at time 0 and executes the always statement in the looping fashion continuously according to the condition given in the bracket of always block after \"@\".</p><br>\n<h4><u>POSEDGE CLOCK</u></h4><br>\n<p>\nPosedge clock is written in the bracket of always statement means that the statements inside the always block will be executed only at the positive edge of the clock, that is, only when clock goes from low level to high level or generally 0V level to 5V level.\n</p><br>\n<h4><u>NEGEDGE RESET</u></h4><br>\n<p>\nReset is also a pulse here when the negative edge of reset is encountered then asynchronously that means irrespective of the clock the output will be set to zero. Negative edge means reset will go from high level to low level.\n</p><br>\n<h4><u>OPERATORS AND OTHER LEXICAL CONVENTIONS</u></h4><br>\n<p>~ and ! opertars are used in the above code. Apart from these there are various operators, numbers and identifiers provided by verilog. All of these are shown in figure below</p><br>\n<center><img src=\"lex.jpg\"></center>\n<br>\n<h4><u>LOOPS</u></h4><br>\n<p>\nVerilog also supports <b>for, if-else, while</b> loops as in C. In the above example if and else are used. The syntax for all loops is same as C just the difference is that they have a <b>begin</b> and <b>end</b> to denote the statements inside a loop.\n</p><br>\n<h4><u>BLOCKING AND NON-BLOCKING ASSIGNMENT</u></h4><br>\n<p>Blocking statement is specified by <b>=</b> operator and Non-Blocking statement is specified by <b><=</b> operator. Suppose there are two statements<br>\n&nbsp;&nbsp;&nbsp;&nbsp; \n&nbsp;&nbsp;&nbsp;&nbsp;<b>a = b</b><br> \n&nbsp;&nbsp;&nbsp;&nbsp; \n&nbsp;&nbsp;&nbsp;&nbsp;<b>b = a</b><br>\nThen both a and b will get values equal to b but if in place of equal to sign we place less than equal to operator, that is, if we use non blocking assignment then bith statement will be executed at same time, that is a will get the value of b and b will get the value of a at the same time so the values will be swapped. Hence statements with non-blocking assignment is started executing simultaneously.</p><br>\n\n<hr><hr>\n\n\n\n<br>\n<a name=\"c\"><h3><b><u> COUNTER </b></u></h3></a><br>\nThe verilog code for counter is given below with explaination of different parts of code.<br>\n<center><img src=\"c.jpg\"></center><br>\n<p>\nIn tha above code, everything is pretty much explained in the box on right hand side given above. Just the <b>assign</b> statement is new so it is explained here. When we use assign before a statement like in above example Q=tmp, it means Q will be updated as soon as the value in tmp register changes whether or not it comes in the execution sequence or not. This is the speciality of assign keyword.\n</p><br>\n<hr><hr>\n<br>\n<a name=\"f\"><h3><b><u> T_FLIP FLOP USING D-FLIP FLOP </b></u></h3></a><br>\n<p>The verilog code for the T-flip flop using D-flip flop is given below with explaination of different parts of code.</p><br><br>\n<center><img src=\"td.jpg\"></center><br>\n<p>In the above example instantiation of module is used which is explained in detail here.</p><br>\n<h4><u>INSTANTIATION OF MODULE</u></h4><br>\n<p>\nWe does not use module inside a module, thats why we instantiate it that means we call it as we call some function. One important thing to not while instantiating is that we call module with same name as we have given it while coding for it separately but when we are using it in other module we give it some other name and if it is instantiated more than one time then we have to give different name each time. Here in above example we have called the module with same name <b>D_FF</b> but given a new name <b>dff0</b>.\n</p><br>\n<h4><u>NOT - VERILOG PROVIDED PRIMITIVE</u></h4><br>\n<p>\nThere are many primitives already defined in verilog which provides some particular functionalities. <b>not</b> is one of them. In not first argument is output value and second is input value. So in above example d is output and q is input.\n</p><br>\n<br>\n<hr><hr>\n<br>\n<p>Verilog also provides us with some compiler directives and system tasks. These are not used in above programs but if you want to know about these functionalities, read the following flowcharts.</p><br>\n<center><img src=\"task.jpg\"></center> <br><br>\n<center><img src=\"direc.jpg\"></center><br><br>\n</font>\n</body>\n','1'),(47,'C0091','T007','CN001','P001','Quiz','Sushanth Poojary','\n<html>\n<head>\n<font size=\"3\">\n<title>Quiz on Inverter</title>\n\n<script>\n\n\n//highlight color of answer - can change this color to a hex code or recognized color name\nvar highlightColor = \"#0066cc\";\n\n\n//this should not be changed\nfunction checkQuestionRadio(radioGroup) {\n\n//go through the radio group sent in and determine if radio button\n//checked is \"correct\".\n//return 1 for correct value, 0 for incorrect\n\n   for (i=0; i<radioGroup.length; i++) {\n     if (radioGroup[i].checked) {\n       if (radioGroup[i].value == \"correct\") {\n         return 1;\n       }\n       else {\n         return 0;\n       }\n     }\n   }\nreturn 0;\n}\n\n\n//this should not be changed\nfunction highlightCorrectButton(radioButton) {\n   document.getElementById(radioButton).style.backgroundColor = highlightColor;\n}\n\nfunction checkQuiz() {\n   numCorrect = 0;\n   numCorrect += checkQuestionRadio( document.quiz.q1);\n   numCorrect += checkQuestionRadio( document.quiz.q2);\n   numCorrect += checkQuestionRadio( document.quiz.q3);\n   numCorrect += checkQuestionRadio( document.quiz.q4);\n   numCorrect += checkQuestionRadio( document.quiz.q5);\n   numCorrect += checkQuestionRadio( document.quiz.q6);\n   numCorrect += checkQuestionRadio( document.quiz.q7);\n   numCorrect += checkQuestionRadio( document.quiz.q8);\n   numCorrect += checkQuestionRadio( document.quiz.q9);\n   numCorrect += checkQuestionRadio( document.quiz.q10);\n\n\n  //highlight correct answers from radio button groups...use span id name\n   highlightCorrectButton(\"correct1\");\n   highlightCorrectButton(\"correct2\");\n   highlightCorrectButton(\"correct3\");\n   highlightCorrectButton(\"correct4\");\n   highlightCorrectButton(\"correct5\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct6\");\n   highlightCorrectButton(\"correct7\");\n   highlightCorrectButton(\"correct8\");\n   highlightCorrectButton(\"correct9\");\n   highlightCorrectButton(\"correct10\");\n\n   //produce output in textarea.\n   document.quiz.output.value =\n     \"You got \" + numCorrect + \" out of 10 questions correct.\\n\" +\n     \"The correct answers are highlighted.\" \n\n}\n</script>\n</head>\n<body>\n<center><a href=\"#pre\"><img src=\"pre_quiz.jpg\"></a></center><br>\n<center><a href=\"#post\"><img src=\"post_quiz.jpg\"></a></center><br><br><hr><hr><br><br>\n<a name=\"pre\"><h1><b>PRE_QUIZ</b></h1></a><hr><br>\n<ul>\n<li>How is verilog different from software programming language?</li><br>\n<li> Explain what do you mean by positive edge reset or negative edge clear?</li><br><br><br><br>\n<hr><br><br>\n<a name=\"post\"><b><h1><b>POST_QUIZ</b></h1></b></a><hr><br>\n<form name=\"quiz\">\n<ol>\n<li><b>Which is correct assignment for two input and gate shown in Fig.1?</b><br>\n<center><img src=\"./exp9QuizFigures/image003.gif\"> </center><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Wire Y; assign Y = A x B ;<br>\n   <span id=\"correct1\"><input type=\"radio\" name=\"q1\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;Wire Y; assign Y = A & B ;</span><br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Wire Y; assign Y = A and B ;<br>\n   <input type=\"radio\" name=\"q1\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Wire Y; assign A & B = Y ;<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is correct assignment for try state buffer shown in Fig.2?</b><br>\n<center><img src=\"./exp9QuizFigures/image005.gif\"> </center><br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Tri Y ; assign Y = (ENB) : A : Z ;<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Y = (ENB) ? A : Z ;<br>\n   <input type=\"radio\" name=\"q2\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Tri Y ; assign Y = (ENB) ? A : Z ;<br>\n   <span id=\"correct2\"><input type=\"radio\" name=\"q2\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;Tri Y ;  Y = (ENB) ? A : Z ;</span><br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is not a logical operator ?</b><br>\n   <span id=\"correct3\"><input type=\"radio\" name=\"q3\" value=\"correct\"></span>&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;&nbsp;&nbsp;&nbsp;   logical  OR<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;||&nbsp;&nbsp;&nbsp;&nbsp; logical OR<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;&&&nbsp;&nbsp;&nbsp;&nbsp;  logical AND<br>\n   <input type=\"radio\" name=\"q3\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;!&nbsp;&nbsp;&nbsp;&nbsp;logical  NOT<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is/are bitwise operator ? <br>\n&nbsp;&nbsp;&nbsp;&nbsp;	A) & <br>\n&nbsp;&nbsp;&nbsp;&nbsp;	B) ~ <br>\n&nbsp;&nbsp;&nbsp;&nbsp;	C) | <br>\n&nbsp;&nbsp;&nbsp;&nbsp;	D) ~^ <br></b><br>\n\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only A. <br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A and B.<br>\n   <input type=\"radio\" name=\"q4\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A, B and C.<br>\n   <span id=\"correct4\"><input type=\"radio\" name=\"q4\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;All Of These.</span><br><br>\n</li>\n<hr>\n<br>\n\n\n<li><b>Which is not a correct statement?<br><br>\n\n&nbsp;&nbsp;&nbsp;&nbsp;(A)  >>    is a shift right operator. <br>\n\n&nbsp;&nbsp;&nbsp;&nbsp;(B)  &      is a reduction operator  <br>\n\n&nbsp;&nbsp;&nbsp;&nbsp;(C)  ===   is a case equality operator <br>\n\n&nbsp;&nbsp;&nbsp;&nbsp;(D)   Y = (sel) ? A : B;   is an example of conditional operator</b><br><br>\n\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A<br>\n   <span id=\"correct5\"><input type=\"radio\" name=\"q5\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;None</span><br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;All Of These.<br>\n   <input type=\"radio\" name=\"q5\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A, B and C.<br><br>\n</li>\n<hr>\n<br>\n\n<li><b>Which is/are correct verilog code for Fig.3?</b><br><br>\n<center><img src=\"exp9QuizFigures/Exp9-Q6.jpg\"></center><br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only A.<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only B.<br>\n   <input type=\"radio\" name=\"q6\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;C and D.<br>\n   <span id=\"correct6\"><input type=\"radio\" name=\"q6\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;A and B.</span><br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is correct verilog code for Fig.4?</b><br>\n<center><img src=\"exp9QuizFigures/image009.gif\"></center><br>\n<center><img src=\"exp9QuizFigures/Exp9-Q7.jpg\"></center><br><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only A.<br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only B.<br>\n   <span id=\"correct7\"><input type=\"radio\" name=\"q7\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;Only C.</span><br>\n   <input type=\"radio\" name=\"q7\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A and D.<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is not a correct port assignment for a module?</b><br>\n<center><img src=\"exp9QuizFigures/Exp9-Q8.jpg\"></center><br><br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;(i)<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;(ii)<br>\n   <input type=\"radio\" name=\"q8\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;(iii)<br>\n   <span id=\"correct8\"><input type=\"radio\" name=\"q8\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;(iv)</span><br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is/are not correct escaped characters?<br>\n&nbsp;&nbsp;&nbsp;&nbsp;(A)&nbsp;&nbsp; \\n for new line <br>\n&nbsp;&nbsp;&nbsp;&nbsp;(B)&nbsp;&nbsp; \\t for new tab  <br>\n&nbsp;&nbsp;&nbsp;&nbsp;(C)&nbsp;&nbsp; %% for %   <br>\n&nbsp;&nbsp;&nbsp;&nbsp;(D)&nbsp;&nbsp; \\ for \\ <br>\n&nbsp;&nbsp;&nbsp;&nbsp;(E)&nbsp;&nbsp; \\\" for \" <br>\n&nbsp;&nbsp;&nbsp;&nbsp;(F)&nbsp;&nbsp; \\s for string </b><br><br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;A and B.<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;C and D.<br>\n   <input type=\"radio\" name=\"q9\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only E. <br>\n   <span id=\"correct9\"><input type=\"radio\" name=\"q9\" value=\"correct\"></span>&nbsp;&nbsp;&nbsp;&nbsp;Only F.<br><br>\n</li>\n<hr>\n<br>\n<li><b>Which is/are showing incorrect result for given operands and operator ?</b><br>\n&nbsp;&nbsp;&nbsp;&nbsp;(i) 1 > 0 -> 1<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;     \'b1 x 1 <= 0 -> x<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;      10 < z -> x<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;(ii) 4\'b 1z0x == 4\'b 1z0x -> x<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;          4\'b 1z0x != 4\'b 1z0x -> x<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;(iii) One multi-bit operand -> One single-bit result<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;       a = 4\'b1001;<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        c = |a; // c = 1|0|0|1 = 1<br><br>\n&nbsp;&nbsp;&nbsp;&nbsp;(iv) 4\'b 1z0x === 4\'b 1z0x -> 1<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;          4\'b 1z0x !== 4\'b 1z0x -> 0<br><br>\n<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;(i), (ii) and (iii).<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;Only (i).<br>\n   <input type=\"radio\" name=\"q10\" value=\"wrong\">&nbsp;&nbsp;&nbsp;&nbsp;All of these<br>\n   <span id=\"correct10\"><input type=\"radio\" name=\"q10\" value=\"correct\">&nbsp;&nbsp;&nbsp;&nbsp;None</span><br><br>\n</li>\n<hr>\n\n</ol>\n\n<input type=\"button\" onClick=\"checkQuiz()\" value=\"check quiz\">\n<hr>\n<textarea cols=\"80\" rows=\"10\" name=\"output\"></textarea>\n</form>\n</font>\n</body>\n\n\n</html>\n','1'),(48,'C0091','T008','CN001','P001','References','Sushanth Poojary','\n<body>\n<font size=\"3\">\n\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n1. <b>\"Verilog HDL - A guide to Digital Design and Synthesis\"</b> by Samir Palnitkar<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n2. <b>\"Verilog Tutorial\"</b> by Deepak Kumar Tala<br>\n&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n3. <b>\"Verilog tutorial based on Weste and Harris\"</b> edited by Lukasz Strozek<br>\n</font>\n</body>\n','1'),(148,'C0091','T009','CN001','P001','Feedback','Sushanth Poojary','<iframe src=\"https://spreadsheets.google.com/embeddedform?formkey=dFk3Mnh2b1J0Y2Z6eVRvRWJEdThGRXc6MQ\" width=\"760\" height=\"2856\" frameborder=\"0\" marginheight=\"0\" marginwidth=\"0\">Loading...</iframe>','1');
/*!40000 ALTER TABLE `content` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `documentor`
--

DROP TABLE IF EXISTS `documentor`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `documentor` (
  `id` int(20) NOT NULL,
  `course` varchar(20) NOT NULL,
  `name` varchar(20) NOT NULL
) ENGINE=MyISAM DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `documentor`
--

LOCK TABLES `documentor` WRITE;
/*!40000 ALTER TABLE `documentor` DISABLE KEYS */;
/*!40000 ALTER TABLE `documentor` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `experiment`
--

DROP TABLE IF EXISTS `experiment`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `experiment` (
  `Srno` varchar(100) DEFAULT NULL,
  `title` varchar(300) DEFAULT NULL,
  `text` varchar(3000) DEFAULT NULL,
  `link` varchar(3000) DEFAULT NULL
) ENGINE=MyISAM DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `experiment`
--

LOCK TABLES `experiment` WRITE;
/*!40000 ALTER TABLE `experiment` DISABLE KEYS */;
INSERT INTO `experiment` VALUES ('C001','1. Schematic Design Of Transistor Level Inverter.','\n<br />\n<div class=\"panel1\">  \n<table >\n        <tr>\n               \n<td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp; <div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"> <p style=\"font-size:15px;color:rgb(51,51,51)\">\n\nIn this experiment we will learn the basic design of an inverter. Inverter is the most basic component which we can make out using one NMOS and one PMOS transistor. Here you will learn about the basics how inverter works internally, how the transistor are placed inside inverter and how we get the inverted output corresponding to the inputs we provide.\nWe will learn the layout designing and effects of capacitance and effects of width and length of transistor on the output of an inverter.<br />\n\n</div></font>\n<br/><br/><br/></td>\n      </tr>\n   </table>\n</div>\n','./Experiment.php?code=C001'),('C002','2. Schematic Design Of Transistor Level NAND & NOR Gate.','\n<br />\n<div class=\"panel2\">   \n   <table>\n	<tr>\n         <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\nIn this experiment, we will learn about the series and parallel combination of n-switches and p-switches. Then we will proceed to the transistor level designing of NAND and NOR gate using NMOS and PMOS and also layout designing of the same. \n</div> </div></p>\n <br/><br/><br/></td>\n	</tr>\n	</table>\n','./Experiment.php?code=C002'),('C003','3. Schematic Design Of Transistor Level XOR & XNOR Gate.','\n<br />   \n<div class=\"panel3\">\n   <table>\n	<tr>\n         <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\nIn this experiment, we will first learn how to deduce parallel and series combination of n and p-switches given a combinational logic and hence design them, specifically XOR and XNOR.\n</div></div></p>\n <br/><br/><br/></td>\n	</tr>\n	</table>\n','./Experiment.php?code=C003'),('C004','4. Schematic Design Of Pass Transistor Logic & Multiplexer.','\n<br />   \n<div class=\"panel4\">\n   <table>\n	<tr>\n         <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\n\nTransmission gates are used in digital circuits to pass or block particular signal from the components. In transmission gates, NMOS and PMOS are parallel connected to each other. Schematic representation of transmission gate and its circuit symbol are shown below.\n\n </div></p></div>\n <br/><br/><br/></td>\n	</tr>\n	</table>\n','./Experiment.php?code=C004'),('C005','5. Delay Estimation In Chain Of Inverters.','\n<br />   \n<div class=\"panel5\">\n   <table>\n        <tr>\n         <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\n\nThe method of logical effort is one of the methods used to estimate delay in a CMOS circuit. The model describes delay caused by the capacitive load that the logic gate drives and by the topology of the logic gate. As the gate increases delay also increases, but delay depends on the logic function of the gate also.\n\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C005'),('C006','6. Schematic Design Of D-Latch and D-Flip Flop.','\n<br />   \n<div class=\"panel6\">\n   <table>\n        <tr>\n         <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\n\nLatch is an electronic device that can be used to store one bit of information. The D latch is used to capture, or latch the logic level which is present on the Data line when the clock input is high. If the data on the D line changes state while the clock pulse is high, then the output, Q, follows the input, D. When the CLK input falls to logic 0, the last state of the D input is trapped and held in the latch.\n\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C006'),('C007','7. Spice Code Platform.','\n<br />   \n<div class=\"panel7\">\n   <table>\n        <tr>\n <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\nIn the experiments we have done till now we have designed gates by arranging transistors in various fashions .The simulation of these designs gave graphs of output voltages and we analyzed how these graph changes with varying different parameters of the transistor. Now when you place a transistor on screen there is a back end code which tells a simulator what are the points to which the transistor\'s substrate,gate,drain,source are connected. The language in which this information is conveyed is spice.\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C008'),('C008','8. Design Of D-Flip Flop Using Verilog.','\n<br />   \n<div class=\"panel8\">\n   <table>\n        <tr>\n <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\nTill now we have dealt with transistor level issues involved in designing a gate and studied the effects on the waveforms on changing various parameters of transistor(length and width) .The graphs we have seen till now will gives the corresponding analog output voltages. In the earlier experiments, when a transistor was placed and connections were made a spice code was written in the back end. We learned spice in the previous experiment . Now we proceed towards digital level designing of circuits for example lets take an or gate in the second experiment was we arranged pmos and nmos in a particular fashion and simulated to obtain a graph , changing the parameters we analyzed how the rise time ,fall time ,delay etc. changes. If you observe the graph you will find that the input changes from low value near 0 V to high value near 5V ,the rise is not steep one but gradual . In digital designing we will bother only about two levels 0 and 1(a threshold is determined i.e. voltages below threshold will be 0 and those above will be 1 )As we move towards digital designing we shift our concerns from how does the analog voltage changes to how to generate a desired output from a given sequence of inputs. For instance now we will visualize gate as an entity which will gives the desired truth table.\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C009'),('C009','9. Design Of Digital Circuits Using Verilog.','\n<br />   \n<div class=\"panel9\">\n   <table>\n        <tr>\n <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\nVerilog is language commonly used in designing digital systems. It is a hardware description language, which means that it is substantially different from any other language you might have encountered so far. Even though it does have control flow statements and variables, it relies primarily on logic functions.It is a textual format for describing electronic circuits and systems.\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C0091'),('C0091','10. Layout Design.','\n<br />   \n<div class=\"panel10\">\n   <table>\n        <tr>\n <td style=\"padding:10px;font-weight:lighter \"valign=\"top\"><font size=\"2.5\">&nbsp;&nbsp;<div style=\"background-color:#e5eecc;border:solid 1px #c3c3c3;padding:5px\"><p style = \"font-size:15px;color:rgb(51,51,51)\">\n\nUnder Construction.\n </div></p></div>\n <br/><br/><br/></td>\n        </tr>\n        </table>\n','./Experiment.php?code=C007');
/*!40000 ALTER TABLE `experiment` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `menu`
--

DROP TABLE IF EXISTS `menu`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `menu` (
  `Srno` int(11) NOT NULL AUTO_INCREMENT,
  `caption` varchar(30) NOT NULL,
  `clink` varchar(10) NOT NULL,
  `cid` varchar(10) NOT NULL,
  `tid` varchar(10) NOT NULL,
  `icon` varchar(25) NOT NULL,
  PRIMARY KEY (`Srno`)
) ENGINE=MyISAM AUTO_INCREMENT=18 DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `menu`
--

LOCK TABLES `menu` WRITE;
/*!40000 ALTER TABLE `menu` DISABLE KEYS */;
INSERT INTO `menu` VALUES (1,'Introduction','','','T001','submenu_pics/intro.jpeg'),(2,'Objective','','','T002','submenu_pics/object.jpeg'),(3,'Manual','','','T003','submenu_pics/manual.jpeg'),(4,'Procedure','','','T004','submenu_pics/pro.jpg'),(5,'Virtual Experiment','','','T005','submenu_pics/sim.jpg'),(6,'Theory','','','T006','submenu_pics/theory.jpg'),(7,'Quiz','','','T007','submenu_pics/quiz.jpeg'),(8,'References','','','T008','submenu_pics/books.jpg'),(9,'Feedback','','','T009','submenu_pics/feedback.jpg'),(17,'','CN0010','C001','T0010','theory.jpg');
/*!40000 ALTER TABLE `menu` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `people`
--

DROP TABLE IF EXISTS `people`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `people` (
  `id` int(11) DEFAULT NULL,
  `pic` varchar(500) DEFAULT NULL,
  `author` varchar(500) DEFAULT NULL,
  `posttext` varchar(500) DEFAULT NULL,
  `type` varchar(500) DEFAULT NULL,
  `weblink` varchar(500) DEFAULT NULL
) ENGINE=MyISAM DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `people`
--

LOCK TABLES `people` WRITE;
/*!40000 ALTER TABLE `people` DISABLE KEYS */;
INSERT INTO `people` VALUES (1,'http://faculty.iiit.ac.in/~Azeemuddin.s/azim-picture.jpg','Dr.Azeemuddin Syed','Areas of Interest : VLSI Design , RFID,Antennas,RFIC Design,Integrated Photonics â€“ All Optical Devices using ring lasers','faculty','http://faculty.iiit.ac.in/~Azeemuddin.s'),(2,'../../../images/quest.gif','Shashank Sharma','B.Tech (Honors) C.S.E, IIIT-Hyderabad.<br> VLSI Virtual Experiment Lab designer and developer. ','student','#');
/*!40000 ALTER TABLE `people` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `topmenu`
--

DROP TABLE IF EXISTS `topmenu`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!40101 SET character_set_client = utf8 */;
CREATE TABLE `topmenu` (
  `Srno` int(5) NOT NULL AUTO_INCREMENT,
  `caption` varchar(30) NOT NULL,
  `link` varchar(200) NOT NULL,
  PRIMARY KEY (`Srno`)
) ENGINE=MyISAM AUTO_INCREMENT=13 DEFAULT CHARSET=latin1;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `topmenu`
--

LOCK TABLES `topmenu` WRITE;
/*!40000 ALTER TABLE `topmenu` DISABLE KEYS */;
INSERT INTO `topmenu` VALUES (1,'Home','index.php'),(2,'FAQ','faqs.php'),(3,'Contact us','aboutus.php'),(4,'Vlab.co.in','http://vlab.co.in'),(12,'','');
/*!40000 ALTER TABLE `topmenu` ENABLE KEYS */;
UNLOCK TABLES;
/*!40103 SET TIME_ZONE=@OLD_TIME_ZONE */;

/*!40101 SET SQL_MODE=@OLD_SQL_MODE */;
/*!40014 SET FOREIGN_KEY_CHECKS=@OLD_FOREIGN_KEY_CHECKS */;
/*!40014 SET UNIQUE_CHECKS=@OLD_UNIQUE_CHECKS */;
/*!40101 SET CHARACTER_SET_CLIENT=@OLD_CHARACTER_SET_CLIENT */;
/*!40101 SET CHARACTER_SET_RESULTS=@OLD_CHARACTER_SET_RESULTS */;
/*!40101 SET COLLATION_CONNECTION=@OLD_COLLATION_CONNECTION */;
/*!40111 SET SQL_NOTES=@OLD_SQL_NOTES */;

-- Dump completed on 2015-02-06 18:08:21
