$date
	Tue Dec  8 16:18:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_serial_bit_sequence $end
$var wire 1 ! data_out $end
$var reg 1 " clock $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # Data_In $end
$var wire 1 $ Reset $end
$var reg 5 % Current_State [4:0] $end
$var reg 1 ! Data_Out $end
$var reg 5 & Next_State [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
bx %
1$
0#
0"
0!
$end
#1
b10 &
b1 %
1#
1"
#2
b100 &
0#
0"
#3
b10000 &
b100 %
1"
#4
0"
1#
#5
b1 &
b10000 %
1"
#6
0"
#7
b10 &
b1 %
1"
#8
0"
#9
b1000 &
b10 %
1"
#10
0"
#11
b1 &
1!
b1000 %
1"
#12
0"
#13
0!
b10 &
b1 %
1"
#14
0"
#15
b1000 &
b10 %
1"
#16
0"
#17
1!
b1 &
b1000 %
1"
#18
0"
#19
b10 &
0!
b1 %
1"
#20
0"
