<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/ruslancer/Desktop/hdmi/src/dvi_tx/dvi_tx.v<br>
/home/ruslancer/Desktop/hdmi/src/gowin_rpll/TMDS_rPLL.v<br>
/home/ruslancer/Desktop/hdmi/src/testpattern.v<br>
/home/ruslancer/Desktop/hdmi/src/video_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 14 17:18:45 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>video_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.11s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 1404.273MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.018s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.038s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 1404.273MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 1404.273MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.054s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.013s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 1404.273MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.118s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 1404.273MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.061s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 1404.273MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 1404.273MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>378</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>276</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>69</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>812</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>87</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>387</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>338</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>616</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>616</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>44</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1544(856 LUT, 616 ALU, 12 RAM16) / 20736</td>
<td>8%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>378 / 15750</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>378 / 15750</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>52.833(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/anim_med_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/anim_med_0_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>testpattern_inst/anim_med_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2685_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2685_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2684_s/CIN</td>
</tr>
<tr>
<td>2.447</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>testpattern_inst/n2684_s/SUM</td>
</tr>
<tr>
<td>2.921</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/I0</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/I3</td>
</tr>
<tr>
<td>4.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s1/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>testpattern_inst/n2807_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2817_s0/I2</td>
</tr>
<tr>
<td>7.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2817_s0/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2931_s/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2931_s/COUT</td>
</tr>
<tr>
<td>8.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2930_s/CIN</td>
</tr>
<tr>
<td>8.309</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n2930_s/COUT</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2929_s/CIN</td>
</tr>
<tr>
<td>8.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2929_s/COUT</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2928_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2928_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2927_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2927_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2926_s/CIN</td>
</tr>
<tr>
<td>8.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2926_s/COUT</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2925_s/CIN</td>
</tr>
<tr>
<td>8.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2925_s/COUT</td>
</tr>
<tr>
<td>8.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2924_s/CIN</td>
</tr>
<tr>
<td>8.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2924_s/COUT</td>
</tr>
<tr>
<td>8.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2923_s/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2923_s/SUM</td>
</tr>
<tr>
<td>9.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/I1</td>
</tr>
<tr>
<td>10.019</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3500_s5/I1</td>
</tr>
<tr>
<td>11.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3500_s5/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3499_s5/CIN</td>
</tr>
<tr>
<td>11.533</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n3499_s5/SUM</td>
</tr>
<tr>
<td>12.007</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3499_s4/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3499_s4/COUT</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/SUM</td>
</tr>
<tr>
<td>13.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/I3</td>
</tr>
<tr>
<td>14.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s16/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>16.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>17.292</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>17.745</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>18.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>18.322</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>18.796</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>18.899</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>19.373</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n1407_s0/A[6]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>13.914</td>
<td>-0.255</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.908, 53.065%; route: 8.532, 45.693%; tC2Q: 0.232, 1.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/anim_med_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/anim_med_0_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>testpattern_inst/anim_med_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2685_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2685_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2684_s/CIN</td>
</tr>
<tr>
<td>2.447</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>testpattern_inst/n2684_s/SUM</td>
</tr>
<tr>
<td>2.921</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/I0</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/I3</td>
</tr>
<tr>
<td>4.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s1/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>testpattern_inst/n2807_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2817_s0/I2</td>
</tr>
<tr>
<td>7.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2817_s0/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2931_s/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2931_s/COUT</td>
</tr>
<tr>
<td>8.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2930_s/CIN</td>
</tr>
<tr>
<td>8.309</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n2930_s/COUT</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2929_s/CIN</td>
</tr>
<tr>
<td>8.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2929_s/COUT</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2928_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2928_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2927_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2927_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2926_s/CIN</td>
</tr>
<tr>
<td>8.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2926_s/COUT</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2925_s/CIN</td>
</tr>
<tr>
<td>8.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2925_s/COUT</td>
</tr>
<tr>
<td>8.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2924_s/CIN</td>
</tr>
<tr>
<td>8.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2924_s/COUT</td>
</tr>
<tr>
<td>8.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2923_s/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2923_s/SUM</td>
</tr>
<tr>
<td>9.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/I1</td>
</tr>
<tr>
<td>10.019</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3500_s5/I1</td>
</tr>
<tr>
<td>11.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3500_s5/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3499_s5/CIN</td>
</tr>
<tr>
<td>11.533</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n3499_s5/SUM</td>
</tr>
<tr>
<td>12.007</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3499_s4/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3499_s4/COUT</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/SUM</td>
</tr>
<tr>
<td>13.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/I3</td>
</tr>
<tr>
<td>14.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s16/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>16.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>17.292</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>17.745</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>18.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>18.322</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>18.796</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>18.899</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>19.373</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n1362_s0/A[6]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>13.914</td>
<td>-0.255</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.908, 53.065%; route: 8.532, 45.693%; tC2Q: 0.232, 1.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/anim_med_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/anim_med_0_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>testpattern_inst/anim_med_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2685_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2685_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2684_s/CIN</td>
</tr>
<tr>
<td>2.447</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>testpattern_inst/n2684_s/SUM</td>
</tr>
<tr>
<td>2.921</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/I0</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/I3</td>
</tr>
<tr>
<td>4.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s1/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>testpattern_inst/n2807_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2817_s0/I2</td>
</tr>
<tr>
<td>7.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2817_s0/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2931_s/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2931_s/COUT</td>
</tr>
<tr>
<td>8.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2930_s/CIN</td>
</tr>
<tr>
<td>8.309</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n2930_s/COUT</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2929_s/CIN</td>
</tr>
<tr>
<td>8.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2929_s/COUT</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2928_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2928_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2927_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2927_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2926_s/CIN</td>
</tr>
<tr>
<td>8.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2926_s/COUT</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2925_s/CIN</td>
</tr>
<tr>
<td>8.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2925_s/COUT</td>
</tr>
<tr>
<td>8.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2924_s/CIN</td>
</tr>
<tr>
<td>8.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2924_s/COUT</td>
</tr>
<tr>
<td>8.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2923_s/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2923_s/SUM</td>
</tr>
<tr>
<td>9.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/I1</td>
</tr>
<tr>
<td>10.019</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3500_s5/I1</td>
</tr>
<tr>
<td>11.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3500_s5/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3499_s5/CIN</td>
</tr>
<tr>
<td>11.533</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n3499_s5/SUM</td>
</tr>
<tr>
<td>12.007</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3499_s4/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3499_s4/COUT</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/SUM</td>
</tr>
<tr>
<td>13.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/I3</td>
</tr>
<tr>
<td>14.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s16/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>16.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>17.292</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>17.745</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>18.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>18.322</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>18.796</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>18.899</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>19.373</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n1322_s0/A[6]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>13.914</td>
<td>-0.255</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.908, 53.065%; route: 8.532, 45.693%; tC2Q: 0.232, 1.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/anim_med_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/anim_med_0_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>testpattern_inst/anim_med_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2685_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2685_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2684_s/CIN</td>
</tr>
<tr>
<td>2.447</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>testpattern_inst/n2684_s/SUM</td>
</tr>
<tr>
<td>2.921</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/I0</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/I3</td>
</tr>
<tr>
<td>4.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s1/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>testpattern_inst/n2807_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2817_s0/I2</td>
</tr>
<tr>
<td>7.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2817_s0/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2931_s/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2931_s/COUT</td>
</tr>
<tr>
<td>8.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2930_s/CIN</td>
</tr>
<tr>
<td>8.309</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n2930_s/COUT</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2929_s/CIN</td>
</tr>
<tr>
<td>8.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2929_s/COUT</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2928_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2928_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2927_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2927_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2926_s/CIN</td>
</tr>
<tr>
<td>8.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2926_s/COUT</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2925_s/CIN</td>
</tr>
<tr>
<td>8.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2925_s/COUT</td>
</tr>
<tr>
<td>8.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2924_s/CIN</td>
</tr>
<tr>
<td>8.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2924_s/COUT</td>
</tr>
<tr>
<td>8.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2923_s/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2923_s/SUM</td>
</tr>
<tr>
<td>9.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/I1</td>
</tr>
<tr>
<td>10.019</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3500_s5/I1</td>
</tr>
<tr>
<td>11.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3500_s5/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3499_s5/CIN</td>
</tr>
<tr>
<td>11.533</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n3499_s5/SUM</td>
</tr>
<tr>
<td>12.007</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3499_s4/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3499_s4/COUT</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/SUM</td>
</tr>
<tr>
<td>13.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/I3</td>
</tr>
<tr>
<td>14.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s16/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>16.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>17.292</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>17.745</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>18.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>18.322</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>18.796</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>18.899</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>19.373</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/color_val_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/color_val_6_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>testpattern_inst/color_val_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.908, 53.065%; route: 8.532, 45.693%; tC2Q: 0.232, 1.242%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/anim_med_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/anim_med_0_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>testpattern_inst/anim_med_0_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2685_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2685_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2684_s/CIN</td>
</tr>
<tr>
<td>2.447</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>testpattern_inst/n2684_s/SUM</td>
</tr>
<tr>
<td>2.921</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/I0</td>
</tr>
<tr>
<td>3.438</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s11/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/I3</td>
</tr>
<tr>
<td>4.283</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s6/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/I0</td>
</tr>
<tr>
<td>5.274</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s3/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2807_s1/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>testpattern_inst/n2807_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2817_s0/I2</td>
</tr>
<tr>
<td>7.230</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2817_s0/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2931_s/I1</td>
</tr>
<tr>
<td>8.274</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n2931_s/COUT</td>
</tr>
<tr>
<td>8.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n2930_s/CIN</td>
</tr>
<tr>
<td>8.309</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n2930_s/COUT</td>
</tr>
<tr>
<td>8.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2929_s/CIN</td>
</tr>
<tr>
<td>8.344</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2929_s/COUT</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2928_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2928_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2927_s/CIN</td>
</tr>
<tr>
<td>8.415</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2927_s/COUT</td>
</tr>
<tr>
<td>8.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2926_s/CIN</td>
</tr>
<tr>
<td>8.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2926_s/COUT</td>
</tr>
<tr>
<td>8.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2925_s/CIN</td>
</tr>
<tr>
<td>8.485</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2925_s/COUT</td>
</tr>
<tr>
<td>8.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2924_s/CIN</td>
</tr>
<tr>
<td>8.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2924_s/COUT</td>
</tr>
<tr>
<td>8.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n2923_s/CIN</td>
</tr>
<tr>
<td>8.990</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2923_s/SUM</td>
</tr>
<tr>
<td>9.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/I1</td>
</tr>
<tr>
<td>10.019</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n2936_s0/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3500_s5/I1</td>
</tr>
<tr>
<td>11.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3500_s5/COUT</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3499_s5/CIN</td>
</tr>
<tr>
<td>11.533</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>testpattern_inst/n3499_s5/SUM</td>
</tr>
<tr>
<td>12.007</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>testpattern_inst/n3499_s4/I0</td>
</tr>
<tr>
<td>12.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>testpattern_inst/n3499_s4/COUT</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>testpattern_inst/n3498_s4/SUM</td>
</tr>
<tr>
<td>13.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/I1</td>
</tr>
<tr>
<td>14.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s27/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/I3</td>
</tr>
<tr>
<td>14.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s20/F</td>
</tr>
<tr>
<td>15.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4331_s16/I0</td>
</tr>
<tr>
<td>15.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4334_s9/I0</td>
</tr>
<tr>
<td>16.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4334_s9/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n4334_s8/I0</td>
</tr>
<tr>
<td>17.873</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>testpattern_inst/n4334_s8/F</td>
</tr>
<tr>
<td>18.347</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>testpattern_inst/n1407_s0/A[4]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>13.914</td>
<td>-0.255</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.830, 55.707%; route: 7.584, 42.978%; tC2Q: 0.232, 1.315%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
