<div>
    <p>
        <strong>EFFECT FROM THE ACADEMIC YEAR 2013 - 2014</strong>
    </p>
    <p>
        <strong>EC 463</strong>
    </p>
    <p>
        <strong>DESIGN OF FAULT TOLERANT SYSTEMS</strong>
    </p>
    <p>
        (ELECTIVE –II)
    </p>
    <table border="0" cellpadding="0" cellspacing="0">
        <tbody>
            <tr>
                <td valign="bottom" width="255">
                    <p>
                        Instruction
                    </p>
                </td>
                <td valign="bottom" width="63">
                    <p align="right">
                        4
                    </p>
                </td>
                <td valign="bottom" width="112">
                    <p>
                        Periods per week
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="255">
                    <p>
                        Duration of University Examination
                    </p>
                </td>
                <td valign="bottom" width="63">
                    <p align="right">
                        3
                    </p>
                </td>
                <td valign="bottom" width="112">
                    <p>
                        Hours
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="255">
                    <p>
                        University Examination
                    </p>
                </td>
                <td valign="bottom" width="63">
                    <p align="right">
                        75
                    </p>
                </td>
                <td valign="bottom" width="112">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
            <tr>
                <td valign="bottom" width="255">
                    <p>
                        Sessional
                    </p>
                </td>
                <td valign="bottom" width="63">
                    <p align="right">
                        25
                    </p>
                </td>
                <td valign="bottom" width="112">
                    <p>
                        Marks
                    </p>
                </td>
            </tr>
        </tbody>
    </table>
    <p>
        <strong>UNIT-I</strong>
    </p>
    <p>
        Basic concepts of Reliability: Failures and faults, Reliability and failure rate, Relation between reliability &amp; mean time between failure,
        Maintainability &amp; Availability, reliability of series and parallel systems. Modeling of faults. Test generation for combinational logic circuits
        :conventional methods (path sesitisation,Boolean difference), Random testing, transition count testing and signature analysis.
    </p>
    <p>
        <strong>UNIT-II</strong>
    </p>
    <p>
        Fault Tolerant Design-I: Basic concepts ,static,(NMR,use of error correcting codes), dynamic, hybrid and self purging redundancy, Sift-out Modular
        Redundancy (SMR), triple modular redundancy, SMR reconfiguration.
    </p>
    <p>
        <strong>UNIT-III</strong>
    </p>
    <p>
        Fault Tolerant Design-II: Time redundancy, software redundancy, fail-soft operation, examples of practical fault tolerant systems, introduction to
        fault tolerant design of VLSI chips.
    </p>
    <p>
        <strong>UNIT-IV</strong>
    </p>
    <p>
        Self checking circuits: Design of totally self checking checkers, checkers using m-out of a codes, Berger codes and low cost residue code,
        self-checking sequential machines, partially self-checking circuits. Fail safe Design: Strongly fault secure circuits, fail-safe design of sequential
        circuits using partition theory and Berger codes, totally self checking PLA design.
    </p>
    <p>
        <strong>UNIT-V</strong>
    </p>
    <p>
        Design for testable combination logic circuits: Basic concepts of testability, controllability and observability. The Read-Muller expansion technique,
        level OR-AND-OR design, use of control and syndrome-testing design.Built-in-test, built-in-test of VLSI chips, design for autonomous self-test, design in testability into logic boards.
</p>
<p>
    <strong><em>Suggested Reading:</em></strong>
</p>
<p>
    1. Parag K. Lala, <em>Fault Tolerant &amp; Fault Testable Hardware Design,</em>
</p>
<p>
    (PHI) 1985
</p>
<p>
    2. Parag K. Lala, <em>Digital systems Design using PLD’s,</em> PHI 1990.
</p>
<p>
    3. N.N. Biswas, <em>Logic Design Theory,</em> PHI 1990.
</p>
<p>
4. Konad Chakraborthy &amp; Pinaki Mazumdar, <em>Fault tolerance and</em>    <em>Reliability Techniques for high – density random – access memories Reason, </em>2002.<em> </em>
</p>

