Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 17 19:19:14 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   129 |
|    Minimum number of control sets                        |   129 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   425 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   129 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             404 |          136 |
| No           | No                    | Yes                    |              30 |           10 |
| No           | Yes                   | No                     |             503 |          187 |
| Yes          | No                    | No                     |             377 |          104 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             742 |          224 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                               Enable Signal                                                                                               |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                            |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                                   |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                        |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                |                1 |              1 |
| ~design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg_1                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg_0[0]                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                        |                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                   |                1 |              1 |
| ~design_1_i/mdm_0/U0/Dbg_Update_0                              |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__163_n_0               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__162_n_0                     |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_4                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_5                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_6                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_taken                                                                                                          |                1 |              1 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg_0                                                                                                        |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                                  |                1 |              1 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                               |                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              |                                                                                                                                                                                                           |                                                                                                                                                                                          |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in00                                                                                                                     |                1 |              2 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                 |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                  |                1 |              4 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/rst_clk_100M/U0/bus_struct_reset[0]                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |
| ~design_1_i/mdm_0/U0/Dbg_Update_0                              |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                                                                               |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                     |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0[0]                                                                                                              |                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | design_1_i/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/mem_float_operation_2                                                                                                  |                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                   |                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                           |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                          |                3 |              8 |
| ~design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0[0]                                                                                                                                                  |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                   |                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/mdm_0/U0/Dbg_Update_0                              | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[1]_i_1_n_0                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                                                                           | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                                                                           | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                                                                           | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                                                                            | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[31]                                                                                                                                     | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[23]                                                                                                                                     | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[7]                                                                                                                                      | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[15]                                                                                                                                     | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                      |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_gpu                             | design_1_i/BRAM_GPU_0/inst/timing_generator/clear                                                                                                                                                         | design_1_i/BRAM_GPU_0/inst/timing_generator/vcount[9]_i_1_n_0                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                3 |             10 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                           |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg1[5]_i_1_n_0                                                                                                                            | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_gpu                             |                                                                                                                                                                                                           | design_1_i/BRAM_GPU_0/inst/block_generator/SR[0]                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_gpu                             |                                                                                                                                                                                                           | design_1_i/BRAM_GPU_0/inst/timing_generator/hblank_out_reg_0[0]                                                                                                                          |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/dbg_pause_reg[0]                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                            |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                   |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_gpu                             |                                                                                                                                                                                                           | design_1_i/BRAM_GPU_0/inst/timing_generator/clear                                                                                                                                        |               11 |             23 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                           | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                         |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                         |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                                                                                 |                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                                                                                       |                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg_0[0]                                                                                                      |               12 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_gpu                             |                                                                                                                                                                                                           |                                                                                                                                                                                          |               11 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                            |                7 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |               10 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |               14 |             31 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg_rden__0                                                                                                                                | design_1_i/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                                                                           |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                         |                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/jump2_I_reg[0]                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg_0                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                      |                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div                                                                                                                                 |                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg_0[0]                                                                                                      |                9 |             33 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                                          |               11 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                                          |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               20 |             66 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                           |                                                                                                                                                                                          |               25 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               31 |             95 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                                          |               32 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               75 |            235 |
|  design_1_i/clk_wiz_0/inst/clk_cpu                             |                                                                                                                                                                                                           |                                                                                                                                                                                          |              104 |            325 |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


