git clone --depth 1 --no-tags https://github.com/pauloserrafh/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/132924689
git clone --depth 1 --no-tags https://github.com/tejas4812/hw_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/132095762
git clone --depth 1 --no-tags https://github.com/mpine123/551_Project.git f:/verilog_sva_gh_scraper/data/full_repos/131319417
git clone --depth 1 --no-tags https://github.com/JLippai/Micronaut.git f:/verilog_sva_gh_scraper/data/full_repos/130434217
git clone --depth 1 --no-tags https://github.com/bigmac34/VSN_Labo4.git f:/verilog_sva_gh_scraper/data/full_repos/130545974
git clone --depth 1 --no-tags https://github.com/DeadSasha/Control-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/132579199
git clone --depth 1 --no-tags https://github.com/unhexquadium/5-Stage-Pipelined-ARMv8-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/144947695
git clone --depth 1 --no-tags https://github.com/Taren-Ko/MIPS-Text-Editor.git f:/verilog_sva_gh_scraper/data/full_repos/135791673
git clone --depth 1 --no-tags https://github.com/Yodai1996/hardware-jikken.git f:/verilog_sva_gh_scraper/data/full_repos/137480988
git clone --depth 1 --no-tags https://github.com/sumedha1/systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/138447954
git clone --depth 1 --no-tags https://github.com/filipepiresg/Leites_LOAC-UFCG.git f:/verilog_sva_gh_scraper/data/full_repos/139157111
git clone --depth 1 --no-tags https://github.com/stonewinter/sv-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/134077523
git clone --depth 1 --no-tags https://github.com/dpc525/SystemVerilog-Gotcha.git f:/verilog_sva_gh_scraper/data/full_repos/130209056
git clone --depth 1 --no-tags https://github.com/lejh1/FPGA-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/112247445
git clone --depth 1 --no-tags https://github.com/chaseemory/Conway.git f:/verilog_sva_gh_scraper/data/full_repos/114080458
git clone --depth 1 --no-tags https://github.com/rekendahl/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/117136601
git clone --depth 1 --no-tags https://github.com/sparksfly000/riscv-rlwe.git f:/verilog_sva_gh_scraper/data/full_repos/115589065
git clone --depth 1 --no-tags https://github.com/kmui2/Cyclone-IV.git f:/verilog_sva_gh_scraper/data/full_repos/116440195
git clone --depth 1 --no-tags https://github.com/Busymeng/MyArduino.git f:/verilog_sva_gh_scraper/data/full_repos/118187529
git clone --depth 1 --no-tags https://github.com/KoenMaagdenberg/PROGH.git f:/verilog_sva_gh_scraper/data/full_repos/123587620
git clone --depth 1 --no-tags https://github.com/Parsley-Sage/sv-test.git f:/verilog_sva_gh_scraper/data/full_repos/122769390
git clone --depth 1 --no-tags https://github.com/monootc/Processor-Beta.git f:/verilog_sva_gh_scraper/data/full_repos/124135925
git clone --depth 1 --no-tags https://github.com/margosha280990/portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/115290140
git clone --depth 1 --no-tags https://github.com/sharvil111/aes128_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/115235801
git clone --depth 1 --no-tags https://github.com/EquipoVeri/Divider.git f:/verilog_sva_gh_scraper/data/full_repos/125291855
git clone --depth 1 --no-tags https://github.com/mrshllstock/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/130093932
git clone --depth 1 --no-tags https://github.com/rodrigoaugusto7/Concep.git f:/verilog_sva_gh_scraper/data/full_repos/130099572
git clone --depth 1 --no-tags https://github.com/nagarajpa/ASIC_assignments.git f:/verilog_sva_gh_scraper/data/full_repos/144478492
git clone --depth 1 --no-tags https://github.com/igormacedo/systemverilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/144295565
git clone --depth 1 --no-tags https://github.com/xuanya0/Pipelined-LC3.git f:/verilog_sva_gh_scraper/data/full_repos/144806136
git clone --depth 1 --no-tags https://github.com/DomenicoDella/ProjectDE.git f:/verilog_sva_gh_scraper/data/full_repos/132083355
git clone --depth 1 --no-tags https://github.com/MattShilling/FPGA-Team-03.git f:/verilog_sva_gh_scraper/data/full_repos/133201946
git clone --depth 1 --no-tags https://github.com/Hassan-Elseoudy/Mips-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/133452580
git clone --depth 1 --no-tags https://github.com/CathyAwad/MIPS-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/134328796
git clone --depth 1 --no-tags https://github.com/Ryan-Ding/CacheMoneyRecords.git f:/verilog_sva_gh_scraper/data/full_repos/134480630
git clone --depth 1 --no-tags https://github.com/jushio/SurveryOfRAM32M.git f:/verilog_sva_gh_scraper/data/full_repos/135693210
git clone --depth 1 --no-tags https://github.com/salaheddinhetalani/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/136252885
git clone --depth 1 --no-tags https://github.com/Vlad-The-Mad/ECE-271-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/135870817
git clone --depth 1 --no-tags https://github.com/efratcdn/e2hdl_check_alignment.git f:/verilog_sva_gh_scraper/data/full_repos/140697861
git clone --depth 1 --no-tags https://github.com/krahal/RC4-Decryption-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/116208443
git clone --depth 1 --no-tags https://github.com/sooknuan/i2c_translator.git f:/verilog_sva_gh_scraper/data/full_repos/116397890
git clone --depth 1 --no-tags https://github.com/cbresteau/INF8500.git f:/verilog_sva_gh_scraper/data/full_repos/118510898
git clone --depth 1 --no-tags https://github.com/renahn/trabalho_arquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/112031948
git clone --depth 1 --no-tags https://github.com/aunics/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/112151807
git clone --depth 1 --no-tags https://github.com/MacDeath667/PLL.git f:/verilog_sva_gh_scraper/data/full_repos/122366974
git clone --depth 1 --no-tags https://github.com/tpalit/babelfish.git f:/verilog_sva_gh_scraper/data/full_repos/121669829
git clone --depth 1 --no-tags https://github.com/anirudhSK/myverilog.git f:/verilog_sva_gh_scraper/data/full_repos/121891983
git clone --depth 1 --no-tags https://github.com/Wilsonl9/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/120976094
git clone --depth 1 --no-tags https://github.com/santiagovdk/arqui-mips-imagenes.git f:/verilog_sva_gh_scraper/data/full_repos/125687917
git clone --depth 1 --no-tags https://github.com/melt-umn/ableP.git f:/verilog_sva_gh_scraper/data/full_repos/125435773
git clone --depth 1 --no-tags https://github.com/sebastianardelean/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/124946404
git clone --depth 1 --no-tags https://github.com/kunalwadhwa22/multiply-and-accumulate-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/124937690
git clone --depth 1 --no-tags https://github.com/iamjerrchen/faculty_fighters.git f:/verilog_sva_gh_scraper/data/full_repos/129559018
git clone --depth 1 --no-tags https://github.com/matthewSkipworth/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/129904315
git clone --depth 1 --no-tags https://github.com/FarzanaHaque/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/129947009
git clone --depth 1 --no-tags https://github.com/adelmeleka/ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/131350977
git clone --depth 1 --no-tags https://github.com/javiergonzalezya13/Kalman-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/133840466
git clone --depth 1 --no-tags https://github.com/mohaimenhimu/RTL_06_04_2018.git f:/verilog_sva_gh_scraper/data/full_repos/133014825
git clone --depth 1 --no-tags https://github.com/aminarefzadeh/Project.git f:/verilog_sva_gh_scraper/data/full_repos/133685428
git clone --depth 1 --no-tags https://github.com/mhazizian/Computer_Architecture_CA_4_pipline.git f:/verilog_sva_gh_scraper/data/full_repos/134037346
git clone --depth 1 --no-tags https://github.com/mhazizian/Computer_Architecture_CA_5_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/136464694
git clone --depth 1 --no-tags https://github.com/smithd57/526OOOProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/136382287
git clone --depth 1 --no-tags https://github.com/ZhimingyuanLiu/UW-EE-469.git f:/verilog_sva_gh_scraper/data/full_repos/132542668
git clone --depth 1 --no-tags https://github.com/byburakyasar/cs223.git f:/verilog_sva_gh_scraper/data/full_repos/131908778
git clone --depth 1 --no-tags https://github.com/janchell/595_final.git f:/verilog_sva_gh_scraper/data/full_repos/135096854
git clone --depth 1 --no-tags https://github.com/jakemckenzie/16BitNotRISC.git f:/verilog_sva_gh_scraper/data/full_repos/135217747
git clone --depth 1 --no-tags https://github.com/hbhbts/fpga_bird_prj.git f:/verilog_sva_gh_scraper/data/full_repos/138837704
git clone --depth 1 --no-tags https://github.com/ujtakk/lstm.git f:/verilog_sva_gh_scraper/data/full_repos/129929480
git clone --depth 1 --no-tags https://github.com/xsokolikm/skuska2.git f:/verilog_sva_gh_scraper/data/full_repos/112122922
git clone --depth 1 --no-tags https://github.com/k155la3/slug8.git f:/verilog_sva_gh_scraper/data/full_repos/112063102
git clone --depth 1 --no-tags https://github.com/pegahsoltani/final_project_digital_design.git f:/verilog_sva_gh_scraper/data/full_repos/114538533
git clone --depth 1 --no-tags https://github.com/NileshBPatel/TestCodes.git f:/verilog_sva_gh_scraper/data/full_repos/115240049
git clone --depth 1 --no-tags https://github.com/asymansk/USB-to-Ethernet-Bridge-Final.git f:/verilog_sva_gh_scraper/data/full_repos/113783941
git clone --depth 1 --no-tags https://github.com/Jentzepeda/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/113927248
git clone --depth 1 --no-tags https://github.com/brady-aiello/AES_in_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/112808950
git clone --depth 1 --no-tags https://github.com/varmil/mipsIII-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/115086276
git clone --depth 1 --no-tags https://github.com/immextea/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/124982871
git clone --depth 1 --no-tags https://github.com/rdrabina/Projekt-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/125548976
git clone --depth 1 --no-tags https://github.com/thankidipesh2009/system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/120993104
git clone --depth 1 --no-tags https://github.com/LakshmanKamatham/UVM_BasicExample.git f:/verilog_sva_gh_scraper/data/full_repos/122636515
git clone --depth 1 --no-tags https://github.com/wonseobshin/DE1SoC-Baccarat.git f:/verilog_sva_gh_scraper/data/full_repos/117052862
git clone --depth 1 --no-tags https://github.com/sonminhtran1997/lab8.git f:/verilog_sva_gh_scraper/data/full_repos/123771211
git clone --depth 1 --no-tags https://github.com/sopin97/grupo8_lab_digitales2018.git f:/verilog_sva_gh_scraper/data/full_repos/128867688
git clone --depth 1 --no-tags https://github.com/AmareshSubburaj/ECE745_ASICVerification.git f:/verilog_sva_gh_scraper/data/full_repos/143910362
git clone --depth 1 --no-tags https://github.com/kencycheng/riscv_instruction_sv.git f:/verilog_sva_gh_scraper/data/full_repos/144216904
git clone --depth 1 --no-tags https://github.com/r-chance/CSE140L.git f:/verilog_sva_gh_scraper/data/full_repos/143897481
git clone --depth 1 --no-tags https://github.com/TallerDigitales/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/144024619
git clone --depth 1 --no-tags https://github.com/GkyHub/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/141543238
git clone --depth 1 --no-tags https://github.com/joabe88/Projeto_ULA_32bits.git f:/verilog_sva_gh_scraper/data/full_repos/129160720
git clone --depth 1 --no-tags https://github.com/torgeile/TFE4171.git f:/verilog_sva_gh_scraper/data/full_repos/130113763
git clone --depth 1 --no-tags https://github.com/LeandrodLima/LOAC1.git f:/verilog_sva_gh_scraper/data/full_repos/139447499
git clone --depth 1 --no-tags https://github.com/Spencer-Sawyer/TCES-330.git f:/verilog_sva_gh_scraper/data/full_repos/144305617
git clone --depth 1 --no-tags https://github.com/armguidon/dsp.git f:/verilog_sva_gh_scraper/data/full_repos/135955103
git clone --depth 1 --no-tags https://github.com/MehmetErenTuranboy/Minesweeper.git f:/verilog_sva_gh_scraper/data/full_repos/136712811
git clone --depth 1 --no-tags https://github.com/fengmzhu/ctag_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/136704086
git clone --depth 1 --no-tags https://github.com/CarlosW/Practica3_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/131187037
git clone --depth 1 --no-tags https://github.com/xver/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/137273148
git clone --depth 1 --no-tags https://github.com/Evdemonm/ECE-271-Group-Project.git f:/verilog_sva_gh_scraper/data/full_repos/135524891
git clone --depth 1 --no-tags https://github.com/Vlad-The-Mad/System-Verilog-Babies.git f:/verilog_sva_gh_scraper/data/full_repos/133698445
git clone --depth 1 --no-tags https://github.com/arvindvjkmr18/385.git f:/verilog_sva_gh_scraper/data/full_repos/114689844
