/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [3:0] _03_;
  reg [4:0] _04_;
  wire [9:0] _05_;
  reg [2:0] _06_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire [8:0] celloutsig_0_99z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [43:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_3z ? celloutsig_1_13z : in_data[149];
  assign celloutsig_0_11z = ~(celloutsig_0_5z & in_data[42]);
  assign celloutsig_1_13z = ~(_00_ & celloutsig_1_0z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] & in_data[54]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(in_data[59]);
  assign celloutsig_1_12z = celloutsig_1_9z[27] | ~(_01_);
  assign celloutsig_0_16z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_20z = celloutsig_0_0z[9] | ~(celloutsig_0_2z);
  assign celloutsig_0_3z = celloutsig_0_0z[14] | celloutsig_0_1z;
  assign celloutsig_0_28z = ~(celloutsig_0_9z ^ celloutsig_0_14z);
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 4'h0;
    else _17_ <= celloutsig_0_30z[6:3];
  assign { _02_[8:6], _03_[0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_42z[8:5], celloutsig_0_28z };
  reg [9:0] _19_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _19_ <= 10'h000;
    else _19_ <= in_data[109:100];
  assign { _05_[9:7], _00_, _05_[5], _01_, _05_[3:0] } = _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:2], celloutsig_0_3z } == in_data[92:87];
  assign celloutsig_0_98z = _04_[3:1] == { _06_[1:0], celloutsig_0_67z };
  assign celloutsig_1_1z = { in_data[190:188], celloutsig_1_0z } == in_data[168:165];
  assign celloutsig_0_14z = celloutsig_0_12z[21:0] == { celloutsig_0_0z[18:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_29z = _06_ == celloutsig_0_12z[23:21];
  assign celloutsig_1_4z = in_data[131:129] >= { in_data[111], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[113:106] <= in_data[151:144];
  assign celloutsig_0_18z = { celloutsig_0_13z[1:0], celloutsig_0_3z, celloutsig_0_3z } && celloutsig_0_0z[19:16];
  assign celloutsig_1_3z = { in_data[156:155], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } < in_data[117:113];
  assign celloutsig_1_6z = { in_data[137:131], celloutsig_1_1z } < { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_8z[9:6], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z } < { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < { celloutsig_0_0z[19:17], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = in_data[155:112] % { 1'h1, in_data[184:148], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_13z[7:1] % { 1'h1, celloutsig_0_12z[6:3], celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_0_4z = { celloutsig_0_0z[8:7], celloutsig_0_3z, celloutsig_0_3z } !== in_data[31:28];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } >> { in_data[13:10], celloutsig_0_5z };
  assign celloutsig_1_11z = celloutsig_1_9z[36:14] >> { celloutsig_1_9z[42:21], celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_11z[21:20], celloutsig_1_2z } >> { celloutsig_1_7z[3:2], celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_0z[14:2], celloutsig_0_8z } >> { celloutsig_0_8z[7:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_99z = { celloutsig_0_30z[3:0], celloutsig_0_46z, _02_[8:6], _03_[0] } >> in_data[72:64];
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_0z } >> { in_data[156:152], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[75:53] ~^ in_data[70:48];
  assign celloutsig_0_32z = { in_data[89:83], _06_ } ^ { in_data[93:85], celloutsig_0_18z };
  assign celloutsig_0_42z = { celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_28z } ^ in_data[70:58];
  assign celloutsig_0_8z = { in_data[50:42], celloutsig_0_5z, celloutsig_0_4z } ^ celloutsig_0_0z[13:3];
  assign celloutsig_1_19z = { celloutsig_1_9z[13:5], celloutsig_1_16z, celloutsig_1_14z } ^ { celloutsig_1_18z[6:4], celloutsig_1_13z, celloutsig_1_7z[3:1], celloutsig_1_7z[3], celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_13z = { celloutsig_0_0z[5:4], celloutsig_0_2z, celloutsig_0_6z } ^ in_data[10:3];
  assign celloutsig_0_46z = ~((celloutsig_0_9z & celloutsig_0_14z) | celloutsig_0_42z[9]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[2] & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_67z = ~((celloutsig_0_20z & _04_[1]) | celloutsig_0_42z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[0] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[166]) | celloutsig_1_0z);
  assign celloutsig_1_5z = ~((in_data[106] & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_7z[2] & celloutsig_1_4z) | celloutsig_1_2z);
  assign { celloutsig_1_7z[2:1], celloutsig_1_7z[3] } = ~ { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign _02_[0] = celloutsig_0_16z;
  assign _03_[3:1] = _02_[8:6];
  assign { _05_[6], _05_[4] } = { _00_, _01_ };
  assign celloutsig_1_7z[0] = celloutsig_1_7z[3];
  assign { out_data[135:128], out_data[108:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
