# I-riscv-core-implementation-using-Verilog-