--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.393 ns
From           : SONAR_ECHO
To             : SONAR:inst54|SONAR_RESULT[2][14]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.847 ns
From           : LEDS:inst59|BLED[2]
To             : LEDG[2]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.761 ns
From           : PWR_FAIL
To             : LEDG[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.064 ns
From           : SW[5]
To             : DIG_IN:inst5|B_DI[5]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.853 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|MOTOR_CMD[10]
To             : VEL_CONTROL:inst51|MOTOR_PHASE
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 6.081 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 29.48 MHz ( period = 33.919 ns )
From           : ODOMETRY:inst53|RPOS[0]
To             : ODOMETRY:inst53|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.895 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[14]
To             : SCOMP:inst8|AC[14]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 63.998 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : 256.21 MHz ( period = 3.903 ns )
From           : UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]
To             : UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]
To             : DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
To             : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -1.930 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst43|I2C_master:inst|inst7
To             : I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|running
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 26

Type           : Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : -1.912 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]
To             : UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~porta_datain_reg0
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 8

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -0.606 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|cntr_lkf:cntr1|safe_q[0]
To             : UART_INTERFACE:inst1|lpm_dff_uart0:inst3|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e0m:auto_generated|altsyncram_k681:altsyncram2|ram_block3a0~portb_address_reg0
From Clock     : altpll0:inst|altpll:altpll_component|_clk0
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 35

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.529 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 69

--------------------------------------------------------------------------------------

