# Verification Target

The verification target can be generated by creating the `IlaVerilogRefinemetChecker` object. 

The arguments of the constructors are:

1. The ILA object
2. A list of paths to search for Verilog include files
3. A list of Verilog design files
4. The Verilog top module
5. The variable mapping file \(first part of refinement map\)
6. The instruction start/ready conditions \(second part of refinement map\)
7. The output path of the verification targets
8. The choice of backend, which can be either `ModelCheckerSelection::JASPERGOLD` or `ModelCheckerSelection::PONO`
9. \(Optional\) Verilog generator configuration

