m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/sim
vfull_adder
Z1 !s110 1679160032
!i10b 1
!s100 ;az@7E5eAafe?2L[lYhHN3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IBJCdQM1>;fIKWI2oDSfYN0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1679159566
Z5 8C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/rtl/rca_4bit.v
Z6 FC:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/rtl/rca_4bit.v
!i122 5
L0 1 4
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1679160032.000000
Z9 !s107 C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/rtl/rca_4bit.v|
Z10 !s90 -reportprogress|300|-work|work|C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/rtl/rca_4bit.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
vrca_4bit
R1
!i10b 1
!s100 a[Ff[bPOOaM[jd@lBOD<:3
R2
IZQmF63hmGVF:W7nPaegTo0
R3
R0
R4
R5
R6
!i122 5
L0 6 7
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vrca_4bit_tb
!s110 1679161159
!i10b 1
!s100 <UmUAOjdYnEUWRBi9zeem0
R2
I@flObnbI]^jJz:J@BV9I_3
R3
R0
w1679161152
8C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/tb/rca_4bit_tb.v
FC:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/tb/rca_4bit_tb.v
!i122 8
L0 1 22
R7
r1
!s85 0
31
!s108 1679161159.000000
!s107 C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/tb/rca_4bit_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/dande/OneDrive/Documents/ModelSim practice/Verilog_practice/rca_4bit/tb/rca_4bit_tb.v|
!i113 1
R11
R12
