Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  5 15:17:06 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_test_timing_summary_routed.rpt -pb alu_test_timing_summary_routed.pb -rpx alu_test_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: F_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: F_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: F_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   40          inf        0.000                      0                   40           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 4.740ns (43.565%)  route 6.140ns (56.435%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  F_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  F_reg[1]/Q
                         net (fo=18, routed)          1.016     1.472    F[1]
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124     1.596 r  y_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.694     2.290    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y122         LUT5 (Prop_lut5_I1_O)        0.150     2.440 r  y_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.573     4.013    alu/y[2]_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.348     4.361 r  alu/y_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           1.133     5.493    alu/y_OBUF[5]_inst_i_6_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.124     5.617 r  alu/y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.725     7.342    y_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538    10.879 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.879    y[5]
    E17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.281ns  (logic 4.488ns (43.655%)  route 5.793ns (56.345%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  B_reg[1]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B_reg[1]/Q
                         net (fo=23, routed)          1.330     1.786    B_reg_n_0_[1]
    SLICE_X3Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.910 r  y_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.884     2.794    y_OBUF[4]_inst_i_7_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.124     2.918 r  y_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.811     3.729    y_OBUF[4]_inst_i_6_n_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124     3.853 r  y_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.897     4.750    alu/y[4]
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  alu/y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.745    y_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536    10.281 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.281    y[4]
    D17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 4.743ns (46.354%)  route 5.489ns (53.646%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  F_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  F_reg[1]/Q
                         net (fo=18, routed)          1.016     1.472    F[1]
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124     1.596 r  y_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.694     2.290    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y122         LUT5 (Prop_lut5_I1_O)        0.124     2.414 r  y_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.152     3.566    y_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I1_O)        0.146     3.712 r  y_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.690     4.402    alu/y[0]_2
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.328     4.730 r  alu/y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.937     6.667    y_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565    10.232 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.232    y[0]
    C17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 4.507ns (44.363%)  route 5.653ns (55.637%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  F_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  F_reg[1]/Q
                         net (fo=18, routed)          1.016     1.472    F[1]
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124     1.596 r  y_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.694     2.290    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y122         LUT5 (Prop_lut5_I1_O)        0.124     2.414 r  y_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.200     3.614    y_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I1_O)        0.124     3.738 r  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.804     4.542    alu/y[1]
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.666 r  alu/y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.938     6.605    y_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555    10.160 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.160    y[1]
    D18                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.752ns (47.250%)  route 5.305ns (52.750%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  F_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  F_reg[1]/Q
                         net (fo=18, routed)          1.016     1.472    F[1]
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124     1.596 r  y_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.864     2.460    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y120         LUT5 (Prop_lut5_I1_O)        0.152     2.612 r  y_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           1.011     3.623    y_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I1_O)        0.348     3.971 r  y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.494     4.465    alu/y[2]
    SLICE_X2Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.589 r  alu/y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.920     6.509    y_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548    10.057 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.057    y[2]
    E18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 4.725ns (47.596%)  route 5.202ns (52.404%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE                         0.000     0.000 r  F_reg[1]/C
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  F_reg[1]/Q
                         net (fo=18, routed)          1.016     1.472    F[1]
    SLICE_X3Y121         LUT6 (Prop_lut6_I3_O)        0.124     1.596 r  y_OBUF[5]_inst_i_8/O
                         net (fo=7, routed)           0.864     2.460    y_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y120         LUT5 (Prop_lut5_I1_O)        0.152     2.612 r  y_OBUF[5]_inst_i_7/O
                         net (fo=5, routed)           0.822     3.434    y_OBUF[5]_inst_i_7_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I1_O)        0.348     3.782 r  y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.784     4.566    alu/y[3]
    SLICE_X0Y119         LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  alu/y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717     6.406    y_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521     9.927 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.927    y[3]
    G17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/overflow_reg/G
                            (positive level-sensitive latch)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 4.103ns (67.863%)  route 1.943ns (32.137%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         LDCE                         0.000     0.000 r  alu/overflow_reg/G
    SLICE_X0Y118         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  alu/overflow_reg/Q
                         net (fo=1, routed)           1.943     2.502    overflow_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544     6.045 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     6.045    overflow
    G18                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.464ns  (logic 1.749ns (39.180%)  route 2.715ns (60.820%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE                         0.000     0.000 r  B_reg[0]/C
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B_reg[0]/Q
                         net (fo=20, routed)          1.375     1.831    alu/overflow_reg_i_1_0[0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.124     1.955 r  alu/overflow3__14_carry_i_4/O
                         net (fo=1, routed)           0.000     1.955    alu/overflow3__14_carry_i_4_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.487 r  alu/overflow3__14_carry/CO[3]
                         net (fo=1, routed)           0.000     2.487    alu/overflow3__14_carry_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.821 r  alu/overflow3__14_carry__0/O[1]
                         net (fo=2, routed)           0.658     3.479    alu/p_2_in
    SLICE_X0Y122         LUT5 (Prop_lut5_I1_O)        0.303     3.782 r  alu/overflow_reg_i_1/O
                         net (fo=1, routed)           0.682     4.464    alu/overflow_reg_i_1_n_0
    SLICE_X0Y118         LDCE                                         r  alu/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            F_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 1.599ns (36.065%)  route 2.834ns (63.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sel_IBUF[0]_inst/O
                         net (fo=3, routed)           2.004     3.479    sel_IBUF[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.124     3.603 r  F[3]_i_1/O
                         net (fo=4, routed)           0.830     4.433    enf[0]
    SLICE_X1Y120         FDRE                                         r  F_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            F_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.433ns  (logic 1.599ns (36.065%)  route 2.834ns (63.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sel_IBUF[0]_inst/O
                         net (fo=3, routed)           2.004     3.479    sel_IBUF[0]
    SLICE_X0Y124         LUT3 (Prop_lut3_I1_O)        0.124     3.603 r  F[3]_i_1/O
                         net (fo=4, routed)           0.830     4.433    enf[0]
    SLICE_X1Y120         FDRE                                         r  F_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.228ns (41.253%)  route 0.325ns (58.747%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.325     0.553    x_IBUF[2]
    SLICE_X0Y123         FDRE                                         r  A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.228ns (39.914%)  route 0.343ns (60.086%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.343     0.571    x_IBUF[2]
    SLICE_X0Y122         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.240ns (37.291%)  route 0.404ns (62.709%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  x_IBUF[3]_inst/O
                         net (fo=3, routed)           0.404     0.644    x_IBUF[3]
    SLICE_X1Y121         FDRE                                         r  A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            F_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.228ns (35.317%)  route 0.418ns (64.683%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.418     0.646    x_IBUF[2]
    SLICE_X2Y122         FDRE                                         r  F_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.235ns (36.088%)  route 0.416ns (63.912%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.416     0.652    x_IBUF[1]
    SLICE_X1Y121         FDRE                                         r  A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/overflow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.642%)  route 0.487ns (72.358%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  A_reg[5]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg[5]/Q
                         net (fo=14, routed)          0.228     0.369    alu/Q[5]
    SLICE_X0Y122         LUT5 (Prop_lut5_I2_O)        0.045     0.414 r  alu/overflow_reg_i_1/O
                         net (fo=1, routed)           0.259     0.673    alu/overflow_reg_i_1_n_0
    SLICE_X0Y118         LDCE                                         r  alu/overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            B_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.259ns (37.843%)  route 0.426ns (62.157%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.426     0.685    x_IBUF[4]
    SLICE_X0Y122         FDRE                                         r  B_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.259ns (37.685%)  route 0.428ns (62.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.428     0.687    x_IBUF[4]
    SLICE_X0Y123         FDRE                                         r  A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            B_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.235ns (33.236%)  route 0.472ns (66.764%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.472     0.708    x_IBUF[1]
    SLICE_X1Y122         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            B_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.240ns (33.207%)  route 0.483ns (66.793%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  x_IBUF[3]_inst/O
                         net (fo=3, routed)           0.483     0.723    x_IBUF[3]
    SLICE_X1Y122         FDRE                                         r  B_reg[3]/D
  -------------------------------------------------------------------    -------------------





