version: (200506)

available memory: 64M bytes
used memory: 73728 bytes [need 72K bytes if disable swap]

used block: 2 [memory(2) file(0)]
                 [ 8K(1) 64K(1) { total 72K bytes } ]
overhead: (9538) bytes for (2) blocks [Average: (4769) bytes/block]

write  => 0(times) 0K(bytes) [0K bytes to file]
read   => 1(times) 3K(bytes) [1K bytes compressed data from file]
access => 44537(times) 349M(bytes)
          [hit ratio: 99.9978%]

time: write(0) read(0)  unit: second

swap file directory: (/home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/counter_verification_uvm/sim/verdiLog)
used swap file number: (1)



swap file manager:
arrSize: (256)
idxCnt: (4)
closeHead: (1)
closeTail: (2)
openCnt: (2)
fid(3): fd(0) fileName(/home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/counter_verification_uvm/sim/simv.daidir/kdb.elab++/work.lib++/uvm_custom_install_verdi_recorder.sv.tdc)
	size(14879) lastModTime(1724318020) curModTime(1724318020)
	mode(rb)	hot(0) cool(0) pos(0)
fid(2): fd(20) fileName(/home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/counter_verification_uvm/sim/verdiLog/_swap_0001#8323328#3920051)
	size(0) lastModTime(0) curModTime(1724318101)
	mode(w+b)	hot(0) cool(1) pos(0)
fid(1): fd(1073741824) fileName(/home1/BPRN08/VegiJ/VLSI_RN/UVM_LABS/UVM_Verification_Projects/counter_verification_uvm/sim/simv.daidir/kdb.elab++/work.lib++/top.sv.tdc)
	size(1635) lastModTime(1724318020) curModTime(1724318020)
	mode(rb)	hot(2) cool(0) pos(0)
fid(0): fd(0) fileName(NULL)
	mode(NULL)	hot(0) cool(0) pos(0)
==================================================
mySelf(0x18e25ed0) pre(0x17d7be90) next((nil))
version(200506)
date(Aug 17 2022 23:21:43)
