
New.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047e8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080049d0  080049d0  000059d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a58  08004a58  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004a58  08004a58  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004a58  08004a58  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a58  08004a58  00005a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a5c  08004a5c  00005a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004a60  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000068  08004ac8  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08004ac8  0000648c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f5d  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002365  00000000  00000000  0000ffee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  00012358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000733  00000000  00000000  00012ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac3d  00000000  00000000  0001341b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8b9  00000000  00000000  0002e058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097f53  00000000  00000000  0003c911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4864  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d74  00000000  00000000  000d48a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000d761c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000068 	.word	0x20000068
 8000204:	00000000 	.word	0x00000000
 8000208:	080049b8 	.word	0x080049b8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000006c 	.word	0x2000006c
 8000224:	080049b8 	.word	0x080049b8

08000228 <__aeabi_dmul>:
 8000228:	b570      	push	{r4, r5, r6, lr}
 800022a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800022e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000232:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000236:	bf1d      	ittte	ne
 8000238:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800023c:	ea94 0f0c 	teqne	r4, ip
 8000240:	ea95 0f0c 	teqne	r5, ip
 8000244:	f000 f8de 	bleq	8000404 <__aeabi_dmul+0x1dc>
 8000248:	442c      	add	r4, r5
 800024a:	ea81 0603 	eor.w	r6, r1, r3
 800024e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000252:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000256:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800025a:	bf18      	it	ne
 800025c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000260:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000264:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000268:	d038      	beq.n	80002dc <__aeabi_dmul+0xb4>
 800026a:	fba0 ce02 	umull	ip, lr, r0, r2
 800026e:	f04f 0500 	mov.w	r5, #0
 8000272:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000276:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800027a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027e:	f04f 0600 	mov.w	r6, #0
 8000282:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000286:	f09c 0f00 	teq	ip, #0
 800028a:	bf18      	it	ne
 800028c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000290:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000294:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000298:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800029c:	d204      	bcs.n	80002a8 <__aeabi_dmul+0x80>
 800029e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002a2:	416d      	adcs	r5, r5
 80002a4:	eb46 0606 	adc.w	r6, r6, r6
 80002a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c0:	bf88      	it	hi
 80002c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002c6:	d81e      	bhi.n	8000306 <__aeabi_dmul+0xde>
 80002c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002cc:	bf08      	it	eq
 80002ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002d2:	f150 0000 	adcs.w	r0, r0, #0
 80002d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002da:	bd70      	pop	{r4, r5, r6, pc}
 80002dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e0:	ea46 0101 	orr.w	r1, r6, r1
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	ea81 0103 	eor.w	r1, r1, r3
 80002ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f0:	bfc2      	ittt	gt
 80002f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002fa:	bd70      	popgt	{r4, r5, r6, pc}
 80002fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000300:	f04f 0e00 	mov.w	lr, #0
 8000304:	3c01      	subs	r4, #1
 8000306:	f300 80ab 	bgt.w	8000460 <__aeabi_dmul+0x238>
 800030a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800030e:	bfde      	ittt	le
 8000310:	2000      	movle	r0, #0
 8000312:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000316:	bd70      	pople	{r4, r5, r6, pc}
 8000318:	f1c4 0400 	rsb	r4, r4, #0
 800031c:	3c20      	subs	r4, #32
 800031e:	da35      	bge.n	800038c <__aeabi_dmul+0x164>
 8000320:	340c      	adds	r4, #12
 8000322:	dc1b      	bgt.n	800035c <__aeabi_dmul+0x134>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f305 	lsl.w	r3, r0, r5
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f205 	lsl.w	r2, r1, r5
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000340:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000348:	fa21 f604 	lsr.w	r6, r1, r4
 800034c:	eb42 0106 	adc.w	r1, r2, r6
 8000350:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000354:	bf08      	it	eq
 8000356:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f1c4 040c 	rsb	r4, r4, #12
 8000360:	f1c4 0520 	rsb	r5, r4, #32
 8000364:	fa00 f304 	lsl.w	r3, r0, r4
 8000368:	fa20 f005 	lsr.w	r0, r0, r5
 800036c:	fa01 f204 	lsl.w	r2, r1, r4
 8000370:	ea40 0002 	orr.w	r0, r0, r2
 8000374:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000378:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f1c4 0520 	rsb	r5, r4, #32
 8000390:	fa00 f205 	lsl.w	r2, r0, r5
 8000394:	ea4e 0e02 	orr.w	lr, lr, r2
 8000398:	fa20 f304 	lsr.w	r3, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea43 0302 	orr.w	r3, r3, r2
 80003a4:	fa21 f004 	lsr.w	r0, r1, r4
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	fa21 f204 	lsr.w	r2, r1, r4
 80003b0:	ea20 0002 	bic.w	r0, r0, r2
 80003b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f094 0f00 	teq	r4, #0
 80003c8:	d10f      	bne.n	80003ea <__aeabi_dmul+0x1c2>
 80003ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003ce:	0040      	lsls	r0, r0, #1
 80003d0:	eb41 0101 	adc.w	r1, r1, r1
 80003d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3c01      	subeq	r4, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1a6>
 80003de:	ea41 0106 	orr.w	r1, r1, r6
 80003e2:	f095 0f00 	teq	r5, #0
 80003e6:	bf18      	it	ne
 80003e8:	4770      	bxne	lr
 80003ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003ee:	0052      	lsls	r2, r2, #1
 80003f0:	eb43 0303 	adc.w	r3, r3, r3
 80003f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f8:	bf08      	it	eq
 80003fa:	3d01      	subeq	r5, #1
 80003fc:	d0f7      	beq.n	80003ee <__aeabi_dmul+0x1c6>
 80003fe:	ea43 0306 	orr.w	r3, r3, r6
 8000402:	4770      	bx	lr
 8000404:	ea94 0f0c 	teq	r4, ip
 8000408:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800040c:	bf18      	it	ne
 800040e:	ea95 0f0c 	teqne	r5, ip
 8000412:	d00c      	beq.n	800042e <__aeabi_dmul+0x206>
 8000414:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000418:	bf18      	it	ne
 800041a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041e:	d1d1      	bne.n	80003c4 <__aeabi_dmul+0x19c>
 8000420:	ea81 0103 	eor.w	r1, r1, r3
 8000424:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000432:	bf06      	itte	eq
 8000434:	4610      	moveq	r0, r2
 8000436:	4619      	moveq	r1, r3
 8000438:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800043c:	d019      	beq.n	8000472 <__aeabi_dmul+0x24a>
 800043e:	ea94 0f0c 	teq	r4, ip
 8000442:	d102      	bne.n	800044a <__aeabi_dmul+0x222>
 8000444:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000448:	d113      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800044a:	ea95 0f0c 	teq	r5, ip
 800044e:	d105      	bne.n	800045c <__aeabi_dmul+0x234>
 8000450:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000454:	bf1c      	itt	ne
 8000456:	4610      	movne	r0, r2
 8000458:	4619      	movne	r1, r3
 800045a:	d10a      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800045c:	ea81 0103 	eor.w	r1, r1, r3
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd70      	pop	{r4, r5, r6, pc}
 8000472:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000476:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800047a:	bd70      	pop	{r4, r5, r6, pc}

0800047c <__aeabi_drsub>:
 800047c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	e002      	b.n	8000488 <__adddf3>
 8000482:	bf00      	nop

08000484 <__aeabi_dsub>:
 8000484:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000488 <__adddf3>:
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000492:	ea94 0f05 	teq	r4, r5
 8000496:	bf08      	it	eq
 8000498:	ea90 0f02 	teqeq	r0, r2
 800049c:	bf1f      	itttt	ne
 800049e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ae:	f000 80e2 	beq.w	8000676 <__adddf3+0x1ee>
 80004b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ba:	bfb8      	it	lt
 80004bc:	426d      	neglt	r5, r5
 80004be:	dd0c      	ble.n	80004da <__adddf3+0x52>
 80004c0:	442c      	add	r4, r5
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	ea82 0000 	eor.w	r0, r2, r0
 80004ce:	ea83 0101 	eor.w	r1, r3, r1
 80004d2:	ea80 0202 	eor.w	r2, r0, r2
 80004d6:	ea81 0303 	eor.w	r3, r1, r3
 80004da:	2d36      	cmp	r5, #54	@ 0x36
 80004dc:	bf88      	it	hi
 80004de:	bd30      	pophi	{r4, r5, pc}
 80004e0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x70>
 80004f2:	4240      	negs	r0, r0
 80004f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000500:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000504:	d002      	beq.n	800050c <__adddf3+0x84>
 8000506:	4252      	negs	r2, r2
 8000508:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800050c:	ea94 0f05 	teq	r4, r5
 8000510:	f000 80a7 	beq.w	8000662 <__adddf3+0x1da>
 8000514:	f1a4 0401 	sub.w	r4, r4, #1
 8000518:	f1d5 0e20 	rsbs	lr, r5, #32
 800051c:	db0d      	blt.n	800053a <__adddf3+0xb2>
 800051e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000522:	fa22 f205 	lsr.w	r2, r2, r5
 8000526:	1880      	adds	r0, r0, r2
 8000528:	f141 0100 	adc.w	r1, r1, #0
 800052c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000530:	1880      	adds	r0, r0, r2
 8000532:	fa43 f305 	asr.w	r3, r3, r5
 8000536:	4159      	adcs	r1, r3
 8000538:	e00e      	b.n	8000558 <__adddf3+0xd0>
 800053a:	f1a5 0520 	sub.w	r5, r5, #32
 800053e:	f10e 0e20 	add.w	lr, lr, #32
 8000542:	2a01      	cmp	r2, #1
 8000544:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000548:	bf28      	it	cs
 800054a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054e:	fa43 f305 	asr.w	r3, r3, r5
 8000552:	18c0      	adds	r0, r0, r3
 8000554:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	d507      	bpl.n	800056e <__adddf3+0xe6>
 800055e:	f04f 0e00 	mov.w	lr, #0
 8000562:	f1dc 0c00 	rsbs	ip, ip, #0
 8000566:	eb7e 0000 	sbcs.w	r0, lr, r0
 800056a:	eb6e 0101 	sbc.w	r1, lr, r1
 800056e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000572:	d31b      	bcc.n	80005ac <__adddf3+0x124>
 8000574:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000578:	d30c      	bcc.n	8000594 <__adddf3+0x10c>
 800057a:	0849      	lsrs	r1, r1, #1
 800057c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000580:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000584:	f104 0401 	add.w	r4, r4, #1
 8000588:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800058c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000590:	f080 809a 	bcs.w	80006c8 <__adddf3+0x240>
 8000594:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000598:	bf08      	it	eq
 800059a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059e:	f150 0000 	adcs.w	r0, r0, #0
 80005a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a6:	ea41 0105 	orr.w	r1, r1, r5
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b0:	4140      	adcs	r0, r0
 80005b2:	eb41 0101 	adc.w	r1, r1, r1
 80005b6:	3c01      	subs	r4, #1
 80005b8:	bf28      	it	cs
 80005ba:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005be:	d2e9      	bcs.n	8000594 <__adddf3+0x10c>
 80005c0:	f091 0f00 	teq	r1, #0
 80005c4:	bf04      	itt	eq
 80005c6:	4601      	moveq	r1, r0
 80005c8:	2000      	moveq	r0, #0
 80005ca:	fab1 f381 	clz	r3, r1
 80005ce:	bf08      	it	eq
 80005d0:	3320      	addeq	r3, #32
 80005d2:	f1a3 030b 	sub.w	r3, r3, #11
 80005d6:	f1b3 0220 	subs.w	r2, r3, #32
 80005da:	da0c      	bge.n	80005f6 <__adddf3+0x16e>
 80005dc:	320c      	adds	r2, #12
 80005de:	dd08      	ble.n	80005f2 <__adddf3+0x16a>
 80005e0:	f102 0c14 	add.w	ip, r2, #20
 80005e4:	f1c2 020c 	rsb	r2, r2, #12
 80005e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ec:	fa21 f102 	lsr.w	r1, r1, r2
 80005f0:	e00c      	b.n	800060c <__adddf3+0x184>
 80005f2:	f102 0214 	add.w	r2, r2, #20
 80005f6:	bfd8      	it	le
 80005f8:	f1c2 0c20 	rsble	ip, r2, #32
 80005fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000600:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000604:	bfdc      	itt	le
 8000606:	ea41 010c 	orrle.w	r1, r1, ip
 800060a:	4090      	lslle	r0, r2
 800060c:	1ae4      	subs	r4, r4, r3
 800060e:	bfa2      	ittt	ge
 8000610:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000614:	4329      	orrge	r1, r5
 8000616:	bd30      	popge	{r4, r5, pc}
 8000618:	ea6f 0404 	mvn.w	r4, r4
 800061c:	3c1f      	subs	r4, #31
 800061e:	da1c      	bge.n	800065a <__adddf3+0x1d2>
 8000620:	340c      	adds	r4, #12
 8000622:	dc0e      	bgt.n	8000642 <__adddf3+0x1ba>
 8000624:	f104 0414 	add.w	r4, r4, #20
 8000628:	f1c4 0220 	rsb	r2, r4, #32
 800062c:	fa20 f004 	lsr.w	r0, r0, r4
 8000630:	fa01 f302 	lsl.w	r3, r1, r2
 8000634:	ea40 0003 	orr.w	r0, r0, r3
 8000638:	fa21 f304 	lsr.w	r3, r1, r4
 800063c:	ea45 0103 	orr.w	r1, r5, r3
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f1c4 040c 	rsb	r4, r4, #12
 8000646:	f1c4 0220 	rsb	r2, r4, #32
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 f304 	lsl.w	r3, r1, r4
 8000652:	ea40 0003 	orr.w	r0, r0, r3
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	fa21 f004 	lsr.w	r0, r1, r4
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	f094 0f00 	teq	r4, #0
 8000666:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800066a:	bf06      	itte	eq
 800066c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000670:	3401      	addeq	r4, #1
 8000672:	3d01      	subne	r5, #1
 8000674:	e74e      	b.n	8000514 <__adddf3+0x8c>
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf18      	it	ne
 800067c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000680:	d029      	beq.n	80006d6 <__adddf3+0x24e>
 8000682:	ea94 0f05 	teq	r4, r5
 8000686:	bf08      	it	eq
 8000688:	ea90 0f02 	teqeq	r0, r2
 800068c:	d005      	beq.n	800069a <__adddf3+0x212>
 800068e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000692:	bf04      	itt	eq
 8000694:	4619      	moveq	r1, r3
 8000696:	4610      	moveq	r0, r2
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea91 0f03 	teq	r1, r3
 800069e:	bf1e      	ittt	ne
 80006a0:	2100      	movne	r1, #0
 80006a2:	2000      	movne	r0, #0
 80006a4:	bd30      	popne	{r4, r5, pc}
 80006a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006aa:	d105      	bne.n	80006b8 <__adddf3+0x230>
 80006ac:	0040      	lsls	r0, r0, #1
 80006ae:	4149      	adcs	r1, r1
 80006b0:	bf28      	it	cs
 80006b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd30      	pop	{r4, r5, pc}
 80006b8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006bc:	bf3c      	itt	cc
 80006be:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006c2:	bd30      	popcc	{r4, r5, pc}
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006cc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006da:	bf1a      	itte	ne
 80006dc:	4619      	movne	r1, r3
 80006de:	4610      	movne	r0, r2
 80006e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e4:	bf1c      	itt	ne
 80006e6:	460b      	movne	r3, r1
 80006e8:	4602      	movne	r2, r0
 80006ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ee:	bf06      	itte	eq
 80006f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f4:	ea91 0f03 	teqeq	r1, r3
 80006f8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006fc:	bd30      	pop	{r4, r5, pc}
 80006fe:	bf00      	nop

08000700 <__aeabi_ui2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000714:	f04f 0500 	mov.w	r5, #0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e750      	b.n	80005c0 <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_i2d>:
 8000720:	f090 0f00 	teq	r0, #0
 8000724:	bf04      	itt	eq
 8000726:	2100      	moveq	r1, #0
 8000728:	4770      	bxeq	lr
 800072a:	b530      	push	{r4, r5, lr}
 800072c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000730:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000734:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000738:	bf48      	it	mi
 800073a:	4240      	negmi	r0, r0
 800073c:	f04f 0100 	mov.w	r1, #0
 8000740:	e73e      	b.n	80005c0 <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_f2d>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800074a:	ea4f 0131 	mov.w	r1, r1, rrx
 800074e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000752:	bf1f      	itttt	ne
 8000754:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000758:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800075c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000760:	4770      	bxne	lr
 8000762:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000766:	bf08      	it	eq
 8000768:	4770      	bxeq	lr
 800076a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800076e:	bf04      	itt	eq
 8000770:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000774:	4770      	bxeq	lr
 8000776:	b530      	push	{r4, r5, lr}
 8000778:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	e71c      	b.n	80005c0 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_ul2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f04f 0500 	mov.w	r5, #0
 8000796:	e00a      	b.n	80007ae <__aeabi_l2d+0x16>

08000798 <__aeabi_l2d>:
 8000798:	ea50 0201 	orrs.w	r2, r0, r1
 800079c:	bf08      	it	eq
 800079e:	4770      	bxeq	lr
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007a6:	d502      	bpl.n	80007ae <__aeabi_l2d+0x16>
 80007a8:	4240      	negs	r0, r0
 80007aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ae:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ba:	f43f aed8 	beq.w	800056e <__adddf3+0xe6>
 80007be:	f04f 0203 	mov.w	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d6:	f1c2 0320 	rsb	r3, r2, #32
 80007da:	fa00 fc03 	lsl.w	ip, r0, r3
 80007de:	fa20 f002 	lsr.w	r0, r0, r2
 80007e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e6:	ea40 000e 	orr.w	r0, r0, lr
 80007ea:	fa21 f102 	lsr.w	r1, r1, r2
 80007ee:	4414      	add	r4, r2
 80007f0:	e6bd      	b.n	800056e <__adddf3+0xe6>
 80007f2:	bf00      	nop

080007f4 <__aeabi_d2f>:
 80007f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007fc:	bf24      	itt	cs
 80007fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000802:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000806:	d90d      	bls.n	8000824 <__aeabi_d2f+0x30>
 8000808:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800080c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000810:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000814:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000818:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800081c:	bf08      	it	eq
 800081e:	f020 0001 	biceq.w	r0, r0, #1
 8000822:	4770      	bx	lr
 8000824:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000828:	d121      	bne.n	800086e <__aeabi_d2f+0x7a>
 800082a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800082e:	bfbc      	itt	lt
 8000830:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000834:	4770      	bxlt	lr
 8000836:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800083a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800083e:	f1c2 0218 	rsb	r2, r2, #24
 8000842:	f1c2 0c20 	rsb	ip, r2, #32
 8000846:	fa10 f30c 	lsls.w	r3, r0, ip
 800084a:	fa20 f002 	lsr.w	r0, r0, r2
 800084e:	bf18      	it	ne
 8000850:	f040 0001 	orrne.w	r0, r0, #1
 8000854:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000858:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800085c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000860:	ea40 000c 	orr.w	r0, r0, ip
 8000864:	fa23 f302 	lsr.w	r3, r3, r2
 8000868:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800086c:	e7cc      	b.n	8000808 <__aeabi_d2f+0x14>
 800086e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000872:	d107      	bne.n	8000884 <__aeabi_d2f+0x90>
 8000874:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000878:	bf1e      	ittt	ne
 800087a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800087e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000882:	4770      	bxne	lr
 8000884:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000888:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800088c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop

08000894 <__aeabi_frsub>:
 8000894:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000898:	e002      	b.n	80008a0 <__addsf3>
 800089a:	bf00      	nop

0800089c <__aeabi_fsub>:
 800089c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080008a0 <__addsf3>:
 80008a0:	0042      	lsls	r2, r0, #1
 80008a2:	bf1f      	itttt	ne
 80008a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80008a8:	ea92 0f03 	teqne	r2, r3
 80008ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80008b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008b4:	d06a      	beq.n	800098c <__addsf3+0xec>
 80008b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80008ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80008be:	bfc1      	itttt	gt
 80008c0:	18d2      	addgt	r2, r2, r3
 80008c2:	4041      	eorgt	r1, r0
 80008c4:	4048      	eorgt	r0, r1
 80008c6:	4041      	eorgt	r1, r0
 80008c8:	bfb8      	it	lt
 80008ca:	425b      	neglt	r3, r3
 80008cc:	2b19      	cmp	r3, #25
 80008ce:	bf88      	it	hi
 80008d0:	4770      	bxhi	lr
 80008d2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80008d6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80008da:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80008de:	bf18      	it	ne
 80008e0:	4240      	negne	r0, r0
 80008e2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008e6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80008ea:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80008ee:	bf18      	it	ne
 80008f0:	4249      	negne	r1, r1
 80008f2:	ea92 0f03 	teq	r2, r3
 80008f6:	d03f      	beq.n	8000978 <__addsf3+0xd8>
 80008f8:	f1a2 0201 	sub.w	r2, r2, #1
 80008fc:	fa41 fc03 	asr.w	ip, r1, r3
 8000900:	eb10 000c 	adds.w	r0, r0, ip
 8000904:	f1c3 0320 	rsb	r3, r3, #32
 8000908:	fa01 f103 	lsl.w	r1, r1, r3
 800090c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000910:	d502      	bpl.n	8000918 <__addsf3+0x78>
 8000912:	4249      	negs	r1, r1
 8000914:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000918:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 800091c:	d313      	bcc.n	8000946 <__addsf3+0xa6>
 800091e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000922:	d306      	bcc.n	8000932 <__addsf3+0x92>
 8000924:	0840      	lsrs	r0, r0, #1
 8000926:	ea4f 0131 	mov.w	r1, r1, rrx
 800092a:	f102 0201 	add.w	r2, r2, #1
 800092e:	2afe      	cmp	r2, #254	@ 0xfe
 8000930:	d251      	bcs.n	80009d6 <__addsf3+0x136>
 8000932:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000936:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800093a:	bf08      	it	eq
 800093c:	f020 0001 	biceq.w	r0, r0, #1
 8000940:	ea40 0003 	orr.w	r0, r0, r3
 8000944:	4770      	bx	lr
 8000946:	0049      	lsls	r1, r1, #1
 8000948:	eb40 0000 	adc.w	r0, r0, r0
 800094c:	3a01      	subs	r2, #1
 800094e:	bf28      	it	cs
 8000950:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000954:	d2ed      	bcs.n	8000932 <__addsf3+0x92>
 8000956:	fab0 fc80 	clz	ip, r0
 800095a:	f1ac 0c08 	sub.w	ip, ip, #8
 800095e:	ebb2 020c 	subs.w	r2, r2, ip
 8000962:	fa00 f00c 	lsl.w	r0, r0, ip
 8000966:	bfaa      	itet	ge
 8000968:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800096c:	4252      	neglt	r2, r2
 800096e:	4318      	orrge	r0, r3
 8000970:	bfbc      	itt	lt
 8000972:	40d0      	lsrlt	r0, r2
 8000974:	4318      	orrlt	r0, r3
 8000976:	4770      	bx	lr
 8000978:	f092 0f00 	teq	r2, #0
 800097c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000980:	bf06      	itte	eq
 8000982:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000986:	3201      	addeq	r2, #1
 8000988:	3b01      	subne	r3, #1
 800098a:	e7b5      	b.n	80008f8 <__addsf3+0x58>
 800098c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000990:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000994:	bf18      	it	ne
 8000996:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800099a:	d021      	beq.n	80009e0 <__addsf3+0x140>
 800099c:	ea92 0f03 	teq	r2, r3
 80009a0:	d004      	beq.n	80009ac <__addsf3+0x10c>
 80009a2:	f092 0f00 	teq	r2, #0
 80009a6:	bf08      	it	eq
 80009a8:	4608      	moveq	r0, r1
 80009aa:	4770      	bx	lr
 80009ac:	ea90 0f01 	teq	r0, r1
 80009b0:	bf1c      	itt	ne
 80009b2:	2000      	movne	r0, #0
 80009b4:	4770      	bxne	lr
 80009b6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80009ba:	d104      	bne.n	80009c6 <__addsf3+0x126>
 80009bc:	0040      	lsls	r0, r0, #1
 80009be:	bf28      	it	cs
 80009c0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80009c4:	4770      	bx	lr
 80009c6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80009ca:	bf3c      	itt	cc
 80009cc:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80009d0:	4770      	bxcc	lr
 80009d2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80009d6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80009da:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009de:	4770      	bx	lr
 80009e0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80009e4:	bf16      	itet	ne
 80009e6:	4608      	movne	r0, r1
 80009e8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80009ec:	4601      	movne	r1, r0
 80009ee:	0242      	lsls	r2, r0, #9
 80009f0:	bf06      	itte	eq
 80009f2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80009f6:	ea90 0f01 	teqeq	r0, r1
 80009fa:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80009fe:	4770      	bx	lr

08000a00 <__aeabi_ui2f>:
 8000a00:	f04f 0300 	mov.w	r3, #0
 8000a04:	e004      	b.n	8000a10 <__aeabi_i2f+0x8>
 8000a06:	bf00      	nop

08000a08 <__aeabi_i2f>:
 8000a08:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000a0c:	bf48      	it	mi
 8000a0e:	4240      	negmi	r0, r0
 8000a10:	ea5f 0c00 	movs.w	ip, r0
 8000a14:	bf08      	it	eq
 8000a16:	4770      	bxeq	lr
 8000a18:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000a1c:	4601      	mov	r1, r0
 8000a1e:	f04f 0000 	mov.w	r0, #0
 8000a22:	e01c      	b.n	8000a5e <__aeabi_l2f+0x2a>

08000a24 <__aeabi_ul2f>:
 8000a24:	ea50 0201 	orrs.w	r2, r0, r1
 8000a28:	bf08      	it	eq
 8000a2a:	4770      	bxeq	lr
 8000a2c:	f04f 0300 	mov.w	r3, #0
 8000a30:	e00a      	b.n	8000a48 <__aeabi_l2f+0x14>
 8000a32:	bf00      	nop

08000a34 <__aeabi_l2f>:
 8000a34:	ea50 0201 	orrs.w	r2, r0, r1
 8000a38:	bf08      	it	eq
 8000a3a:	4770      	bxeq	lr
 8000a3c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000a40:	d502      	bpl.n	8000a48 <__aeabi_l2f+0x14>
 8000a42:	4240      	negs	r0, r0
 8000a44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a48:	ea5f 0c01 	movs.w	ip, r1
 8000a4c:	bf02      	ittt	eq
 8000a4e:	4684      	moveq	ip, r0
 8000a50:	4601      	moveq	r1, r0
 8000a52:	2000      	moveq	r0, #0
 8000a54:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000a58:	bf08      	it	eq
 8000a5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000a5e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000a62:	fabc f28c 	clz	r2, ip
 8000a66:	3a08      	subs	r2, #8
 8000a68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000a6c:	db10      	blt.n	8000a90 <__aeabi_l2f+0x5c>
 8000a6e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a72:	4463      	add	r3, ip
 8000a74:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a78:	f1c2 0220 	rsb	r2, r2, #32
 8000a7c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000a80:	fa20 f202 	lsr.w	r2, r0, r2
 8000a84:	eb43 0002 	adc.w	r0, r3, r2
 8000a88:	bf08      	it	eq
 8000a8a:	f020 0001 	biceq.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	f102 0220 	add.w	r2, r2, #32
 8000a94:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a98:	f1c2 0220 	rsb	r2, r2, #32
 8000a9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000aa0:	fa21 f202 	lsr.w	r2, r1, r2
 8000aa4:	eb43 0002 	adc.w	r0, r3, r2
 8000aa8:	bf08      	it	eq
 8000aaa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_fmul>:
 8000ab0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ab4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ab8:	bf1e      	ittt	ne
 8000aba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000abe:	ea92 0f0c 	teqne	r2, ip
 8000ac2:	ea93 0f0c 	teqne	r3, ip
 8000ac6:	d06f      	beq.n	8000ba8 <__aeabi_fmul+0xf8>
 8000ac8:	441a      	add	r2, r3
 8000aca:	ea80 0c01 	eor.w	ip, r0, r1
 8000ace:	0240      	lsls	r0, r0, #9
 8000ad0:	bf18      	it	ne
 8000ad2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ad6:	d01e      	beq.n	8000b16 <__aeabi_fmul+0x66>
 8000ad8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000adc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ae0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ae4:	fba0 3101 	umull	r3, r1, r0, r1
 8000ae8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000aec:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000af0:	bf3e      	ittt	cc
 8000af2:	0049      	lslcc	r1, r1, #1
 8000af4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000af8:	005b      	lslcc	r3, r3, #1
 8000afa:	ea40 0001 	orr.w	r0, r0, r1
 8000afe:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b02:	2afd      	cmp	r2, #253	@ 0xfd
 8000b04:	d81d      	bhi.n	8000b42 <__aeabi_fmul+0x92>
 8000b06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000b0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b0e:	bf08      	it	eq
 8000b10:	f020 0001 	biceq.w	r0, r0, #1
 8000b14:	4770      	bx	lr
 8000b16:	f090 0f00 	teq	r0, #0
 8000b1a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000b1e:	bf08      	it	eq
 8000b20:	0249      	lsleq	r1, r1, #9
 8000b22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b2a:	3a7f      	subs	r2, #127	@ 0x7f
 8000b2c:	bfc2      	ittt	gt
 8000b2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000b32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b36:	4770      	bxgt	lr
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	f04f 0300 	mov.w	r3, #0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	dc5d      	bgt.n	8000c00 <__aeabi_fmul+0x150>
 8000b44:	f112 0f19 	cmn.w	r2, #25
 8000b48:	bfdc      	itt	le
 8000b4a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bxle	lr
 8000b50:	f1c2 0200 	rsb	r2, r2, #0
 8000b54:	0041      	lsls	r1, r0, #1
 8000b56:	fa21 f102 	lsr.w	r1, r1, r2
 8000b5a:	f1c2 0220 	rsb	r2, r2, #32
 8000b5e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b62:	ea5f 0031 	movs.w	r0, r1, rrx
 8000b66:	f140 0000 	adc.w	r0, r0, #0
 8000b6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000b6e:	bf08      	it	eq
 8000b70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b74:	4770      	bx	lr
 8000b76:	f092 0f00 	teq	r2, #0
 8000b7a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000b7e:	bf02      	ittt	eq
 8000b80:	0040      	lsleq	r0, r0, #1
 8000b82:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000b86:	3a01      	subeq	r2, #1
 8000b88:	d0f9      	beq.n	8000b7e <__aeabi_fmul+0xce>
 8000b8a:	ea40 000c 	orr.w	r0, r0, ip
 8000b8e:	f093 0f00 	teq	r3, #0
 8000b92:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b96:	bf02      	ittt	eq
 8000b98:	0049      	lsleq	r1, r1, #1
 8000b9a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000b9e:	3b01      	subeq	r3, #1
 8000ba0:	d0f9      	beq.n	8000b96 <__aeabi_fmul+0xe6>
 8000ba2:	ea41 010c 	orr.w	r1, r1, ip
 8000ba6:	e78f      	b.n	8000ac8 <__aeabi_fmul+0x18>
 8000ba8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000bac:	ea92 0f0c 	teq	r2, ip
 8000bb0:	bf18      	it	ne
 8000bb2:	ea93 0f0c 	teqne	r3, ip
 8000bb6:	d00a      	beq.n	8000bce <__aeabi_fmul+0x11e>
 8000bb8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000bbc:	bf18      	it	ne
 8000bbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000bc2:	d1d8      	bne.n	8000b76 <__aeabi_fmul+0xc6>
 8000bc4:	ea80 0001 	eor.w	r0, r0, r1
 8000bc8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f090 0f00 	teq	r0, #0
 8000bd2:	bf17      	itett	ne
 8000bd4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000bd8:	4608      	moveq	r0, r1
 8000bda:	f091 0f00 	teqne	r1, #0
 8000bde:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000be2:	d014      	beq.n	8000c0e <__aeabi_fmul+0x15e>
 8000be4:	ea92 0f0c 	teq	r2, ip
 8000be8:	d101      	bne.n	8000bee <__aeabi_fmul+0x13e>
 8000bea:	0242      	lsls	r2, r0, #9
 8000bec:	d10f      	bne.n	8000c0e <__aeabi_fmul+0x15e>
 8000bee:	ea93 0f0c 	teq	r3, ip
 8000bf2:	d103      	bne.n	8000bfc <__aeabi_fmul+0x14c>
 8000bf4:	024b      	lsls	r3, r1, #9
 8000bf6:	bf18      	it	ne
 8000bf8:	4608      	movne	r0, r1
 8000bfa:	d108      	bne.n	8000c0e <__aeabi_fmul+0x15e>
 8000bfc:	ea80 0001 	eor.w	r0, r0, r1
 8000c00:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c04:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c08:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c0c:	4770      	bx	lr
 8000c0e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_fdiv>:
 8000c18:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c20:	bf1e      	ittt	ne
 8000c22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c26:	ea92 0f0c 	teqne	r2, ip
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d069      	beq.n	8000d04 <__aeabi_fdiv+0xec>
 8000c30:	eba2 0203 	sub.w	r2, r2, r3
 8000c34:	ea80 0c01 	eor.w	ip, r0, r1
 8000c38:	0249      	lsls	r1, r1, #9
 8000c3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c3e:	d037      	beq.n	8000cb0 <__aeabi_fdiv+0x98>
 8000c40:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000c4c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c50:	428b      	cmp	r3, r1
 8000c52:	bf38      	it	cc
 8000c54:	005b      	lslcc	r3, r3, #1
 8000c56:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000c5a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000c5e:	428b      	cmp	r3, r1
 8000c60:	bf24      	itt	cs
 8000c62:	1a5b      	subcs	r3, r3, r1
 8000c64:	ea40 000c 	orrcs.w	r0, r0, ip
 8000c68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000c6c:	bf24      	itt	cs
 8000c6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000c72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000c76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000c7a:	bf24      	itt	cs
 8000c7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000c80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000c84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000c88:	bf24      	itt	cs
 8000c8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000c8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000c92:	011b      	lsls	r3, r3, #4
 8000c94:	bf18      	it	ne
 8000c96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c9a:	d1e0      	bne.n	8000c5e <__aeabi_fdiv+0x46>
 8000c9c:	2afd      	cmp	r2, #253	@ 0xfd
 8000c9e:	f63f af50 	bhi.w	8000b42 <__aeabi_fmul+0x92>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca8:	bf08      	it	eq
 8000caa:	f020 0001 	biceq.w	r0, r0, #1
 8000cae:	4770      	bx	lr
 8000cb0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000cb4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cb8:	327f      	adds	r2, #127	@ 0x7f
 8000cba:	bfc2      	ittt	gt
 8000cbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000cc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cc4:	4770      	bxgt	lr
 8000cc6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cca:	f04f 0300 	mov.w	r3, #0
 8000cce:	3a01      	subs	r2, #1
 8000cd0:	e737      	b.n	8000b42 <__aeabi_fmul+0x92>
 8000cd2:	f092 0f00 	teq	r2, #0
 8000cd6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cda:	bf02      	ittt	eq
 8000cdc:	0040      	lsleq	r0, r0, #1
 8000cde:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ce2:	3a01      	subeq	r2, #1
 8000ce4:	d0f9      	beq.n	8000cda <__aeabi_fdiv+0xc2>
 8000ce6:	ea40 000c 	orr.w	r0, r0, ip
 8000cea:	f093 0f00 	teq	r3, #0
 8000cee:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cf2:	bf02      	ittt	eq
 8000cf4:	0049      	lsleq	r1, r1, #1
 8000cf6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000cfa:	3b01      	subeq	r3, #1
 8000cfc:	d0f9      	beq.n	8000cf2 <__aeabi_fdiv+0xda>
 8000cfe:	ea41 010c 	orr.w	r1, r1, ip
 8000d02:	e795      	b.n	8000c30 <__aeabi_fdiv+0x18>
 8000d04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d08:	ea92 0f0c 	teq	r2, ip
 8000d0c:	d108      	bne.n	8000d20 <__aeabi_fdiv+0x108>
 8000d0e:	0242      	lsls	r2, r0, #9
 8000d10:	f47f af7d 	bne.w	8000c0e <__aeabi_fmul+0x15e>
 8000d14:	ea93 0f0c 	teq	r3, ip
 8000d18:	f47f af70 	bne.w	8000bfc <__aeabi_fmul+0x14c>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	e776      	b.n	8000c0e <__aeabi_fmul+0x15e>
 8000d20:	ea93 0f0c 	teq	r3, ip
 8000d24:	d104      	bne.n	8000d30 <__aeabi_fdiv+0x118>
 8000d26:	024b      	lsls	r3, r1, #9
 8000d28:	f43f af4c 	beq.w	8000bc4 <__aeabi_fmul+0x114>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	e76e      	b.n	8000c0e <__aeabi_fmul+0x15e>
 8000d30:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d34:	bf18      	it	ne
 8000d36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d3a:	d1ca      	bne.n	8000cd2 <__aeabi_fdiv+0xba>
 8000d3c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000d40:	f47f af5c 	bne.w	8000bfc <__aeabi_fmul+0x14c>
 8000d44:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000d48:	f47f af3c 	bne.w	8000bc4 <__aeabi_fmul+0x114>
 8000d4c:	e75f      	b.n	8000c0e <__aeabi_fmul+0x15e>
 8000d4e:	bf00      	nop

08000d50 <__aeabi_f2uiz>:
 8000d50:	0042      	lsls	r2, r0, #1
 8000d52:	d20e      	bcs.n	8000d72 <__aeabi_f2uiz+0x22>
 8000d54:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d58:	d30b      	bcc.n	8000d72 <__aeabi_f2uiz+0x22>
 8000d5a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d5e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d62:	d409      	bmi.n	8000d78 <__aeabi_f2uiz+0x28>
 8000d64:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d6c:	fa23 f002 	lsr.w	r0, r3, r2
 8000d70:	4770      	bx	lr
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	4770      	bx	lr
 8000d78:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d7c:	d101      	bne.n	8000d82 <__aeabi_f2uiz+0x32>
 8000d7e:	0242      	lsls	r2, r0, #9
 8000d80:	d102      	bne.n	8000d88 <__aeabi_f2uiz+0x38>
 8000d82:	f04f 30ff 	mov.w	r0, #4294967295
 8000d86:	4770      	bx	lr
 8000d88:	f04f 0000 	mov.w	r0, #0
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000da0:	4b35      	ldr	r3, [pc, #212]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000da2:	4a36      	ldr	r2, [pc, #216]	@ (8000e7c <MX_ADC1_Init+0xec>)
 8000da4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000da6:	4b34      	ldr	r3, [pc, #208]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000da8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000dae:	4b32      	ldr	r3, [pc, #200]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000db4:	4b30      	ldr	r3, [pc, #192]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dba:	4b2f      	ldr	r3, [pc, #188]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000dbc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000dc0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8000dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000dca:	2205      	movs	r2, #5
 8000dcc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dce:	482a      	ldr	r0, [pc, #168]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000dd0:	f000 fc8a 	bl	80016e8 <HAL_ADC_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000dda:	f000 fa2a 	bl	8001232 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000de2:	2301      	movs	r3, #1
 8000de4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000de6:	2307      	movs	r3, #7
 8000de8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dea:	1d3b      	adds	r3, r7, #4
 8000dec:	4619      	mov	r1, r3
 8000dee:	4822      	ldr	r0, [pc, #136]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000df0:	f000 fe5e 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000dfa:	f000 fa1a 	bl	8001232 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e02:	2302      	movs	r3, #2
 8000e04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e06:	1d3b      	adds	r3, r7, #4
 8000e08:	4619      	mov	r1, r3
 8000e0a:	481b      	ldr	r0, [pc, #108]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000e0c:	f000 fe50 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000e16:	f000 fa0c 	bl	8001232 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000e28:	f000 fe42 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000e32:	f000 f9fe 	bl	8001232 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000e36:	2304      	movs	r3, #4
 8000e38:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000e3a:	2304      	movs	r3, #4
 8000e3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4619      	mov	r1, r3
 8000e42:	480d      	ldr	r0, [pc, #52]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000e44:	f000 fe34 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000e4e:	f000 f9f0 	bl	8001232 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000e52:	2305      	movs	r3, #5
 8000e54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000e56:	2305      	movs	r3, #5
 8000e58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	@ (8000e78 <MX_ADC1_Init+0xe8>)
 8000e60:	f000 fe26 	bl	8001ab0 <HAL_ADC_ConfigChannel>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000e6a:	f000 f9e2 	bl	8001232 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20000084 	.word	0x20000084
 8000e7c:	40012400 	.word	0x40012400

08000e80 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	f107 0310 	add.w	r3, r7, #16
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a2a      	ldr	r2, [pc, #168]	@ (8000f44 <HAL_ADC_MspInit+0xc4>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d14d      	bne.n	8000f3c <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ea0:	4b29      	ldr	r3, [pc, #164]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	4a28      	ldr	r2, [pc, #160]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000ea6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000eaa:	6193      	str	r3, [r2, #24]
 8000eac:	4b26      	ldr	r3, [pc, #152]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb8:	4b23      	ldr	r3, [pc, #140]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a22      	ldr	r2, [pc, #136]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000ebe:	f043 0304 	orr.w	r3, r3, #4
 8000ec2:	6193      	str	r3, [r2, #24]
 8000ec4:	4b20      	ldr	r3, [pc, #128]	@ (8000f48 <HAL_ADC_MspInit+0xc8>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000ed0:	233e      	movs	r3, #62	@ 0x3e
 8000ed2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed8:	f107 0310 	add.w	r3, r7, #16
 8000edc:	4619      	mov	r1, r3
 8000ede:	481b      	ldr	r0, [pc, #108]	@ (8000f4c <HAL_ADC_MspInit+0xcc>)
 8000ee0:	f001 fcdc 	bl	800289c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000ee6:	4a1b      	ldr	r2, [pc, #108]	@ (8000f54 <HAL_ADC_MspInit+0xd4>)
 8000ee8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eea:	4b19      	ldr	r3, [pc, #100]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef0:	4b17      	ldr	r3, [pc, #92]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ef6:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000ef8:	2280      	movs	r2, #128	@ 0x80
 8000efa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000efe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f02:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f04:	4b12      	ldr	r3, [pc, #72]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f0a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000f0c:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f12:	4b0f      	ldr	r3, [pc, #60]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f14:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f18:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f1a:	480d      	ldr	r0, [pc, #52]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f1c:	f001 f97e 	bl	800221c <HAL_DMA_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8000f26:	f000 f984 	bl	8001232 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a08      	ldr	r2, [pc, #32]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f2e:	621a      	str	r2, [r3, #32]
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_ADC_MspInit+0xd0>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */
    HAL_ADCEx_Calibration_Start(&hadc1);              /* ADC */
 8000f36:	4808      	ldr	r0, [pc, #32]	@ (8000f58 <HAL_ADC_MspInit+0xd8>)
 8000f38:	f000 ffb4 	bl	8001ea4 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3720      	adds	r7, #32
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40012400 	.word	0x40012400
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	40010800 	.word	0x40010800
 8000f50:	200000b4 	.word	0x200000b4
 8000f54:	40020008 	.word	0x40020008
 8000f58:	20000084 	.word	0x20000084

08000f5c <adc_dma_enable>:

    return temp_val / times;        /*  */
}

void adc_dma_enable(uint16_t cndtr)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]
    ADC1->CR2 &= ~(1 << 0);                 /* ADC */
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	4a15      	ldr	r2, [pc, #84]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000f6c:	f023 0301 	bic.w	r3, r3, #1
 8000f70:	6093      	str	r3, [r2, #8]

    DMA1_Channel1->CCR &= ~(1 << 0);      	/* DMA */
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a13      	ldr	r2, [pc, #76]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f78:	f023 0301 	bic.w	r3, r3, #1
 8000f7c:	6013      	str	r3, [r2, #0]
    while (DMA1_Channel1->CCR & (1 << 0)); 	/* DMA */
 8000f7e:	bf00      	nop
 8000f80:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0301 	and.w	r3, r3, #1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1f9      	bne.n	8000f80 <adc_dma_enable+0x24>
    DMA1_Channel1->CNDTR = cndtr;       	/* DMA */
 8000f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	6053      	str	r3, [r2, #4]
    DMA1_Channel1->CCR |= 1 << 0;         	/* DMA */
 8000f92:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc4 <adc_dma_enable+0x68>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6013      	str	r3, [r2, #0]

    ADC1->CR2 |= 1 << 0;                    /* ADC */
 8000f9e:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	4a07      	ldr	r2, [pc, #28]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= 1 << 22;                   /*  */
 8000faa:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <adc_dma_enable+0x64>)
 8000fb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fb4:	6093      	str	r3, [r2, #8]
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr
 8000fc0:	40012400 	.word	0x40012400
 8000fc4:	40020008 	.word	0x40020008

08000fc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fce:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <MX_DMA_Init+0x38>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <MX_DMA_Init+0x38>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6153      	str	r3, [r2, #20]
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <MX_DMA_Init+0x38>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2102      	movs	r1, #2
 8000fea:	200b      	movs	r0, #11
 8000fec:	f001 f8df 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ff0:	200b      	movs	r0, #11
 8000ff2:	f001 f8f8 	bl	80021e6 <HAL_NVIC_EnableIRQ>

}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000

08001004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <MX_GPIO_Init+0x40>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	4a0d      	ldr	r2, [pc, #52]	@ (8001044 <MX_GPIO_Init+0x40>)
 8001010:	f043 0310 	orr.w	r3, r3, #16
 8001014:	6193      	str	r3, [r2, #24]
 8001016:	4b0b      	ldr	r3, [pc, #44]	@ (8001044 <MX_GPIO_Init+0x40>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f003 0310 	and.w	r3, r3, #16
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b08      	ldr	r3, [pc, #32]	@ (8001044 <MX_GPIO_Init+0x40>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	4a07      	ldr	r2, [pc, #28]	@ (8001044 <MX_GPIO_Init+0x40>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6193      	str	r3, [r2, #24]
 800102e:	4b05      	ldr	r3, [pc, #20]	@ (8001044 <MX_GPIO_Init+0x40>)
 8001030:	699b      	ldr	r3, [r3, #24]
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	603b      	str	r3, [r7, #0]
 8001038:	683b      	ldr	r3, [r7, #0]

}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	40021000 	.word	0x40021000

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fac5 	bl	80015dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f891 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f7ff ffd5 	bl	8001004 <MX_GPIO_Init>
  MX_DMA_Init();
 800105a:	f7ff ffb5 	bl	8000fc8 <MX_DMA_Init>
  MX_ADC1_Init();
 800105e:	f7ff fe97 	bl	8000d90 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001062:	f000 f9f1 	bl	8001448 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_Start_IT(&hdma_adc1, (uint32_t)&ADC1->DR, (uint32_t)&g_adc_dma_buf, 0);	/* DMA */
 8001066:	4a3c      	ldr	r2, [pc, #240]	@ (8001158 <main+0x110>)
 8001068:	2300      	movs	r3, #0
 800106a:	493c      	ldr	r1, [pc, #240]	@ (800115c <main+0x114>)
 800106c:	483c      	ldr	r0, [pc, #240]	@ (8001160 <main+0x118>)
 800106e:	f001 f94b 	bl	8002308 <HAL_DMA_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&g_adc_dma_buf, 0);           	/* ADCDMA */
 8001072:	2200      	movs	r2, #0
 8001074:	4938      	ldr	r1, [pc, #224]	@ (8001158 <main+0x110>)
 8001076:	483b      	ldr	r0, [pc, #236]	@ (8001164 <main+0x11c>)
 8001078:	f000 fc20 	bl	80018bc <HAL_ADC_Start_DMA>
  adc_dma_enable(ADC_DMA_BUF_SIZE);   /* ADC DMA */
 800107c:	20fa      	movs	r0, #250	@ 0xfa
 800107e:	f7ff ff6d 	bl	8000f5c <adc_dma_enable>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (g_adc_dma_sta == 1)
 8001082:	4b39      	ldr	r3, [pc, #228]	@ (8001168 <main+0x120>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d15d      	bne.n	8001146 <main+0xfe>
	  	  {
	  		  /* 4~5 */
	  		  for(j = 0; j < 5; j++)  /* 5 */
 800108a:	2300      	movs	r3, #0
 800108c:	81bb      	strh	r3, [r7, #12]
 800108e:	e051      	b.n	8001134 <main+0xec>
	  		  {
	  			  sum = 0; /*  */
 8001090:	2300      	movs	r3, #0
 8001092:	60bb      	str	r3, [r7, #8]
	  			  for (i = 0; i < ADC_DMA_BUF_SIZE / 5; i++)  /* 10,10 */
 8001094:	2300      	movs	r3, #0
 8001096:	81fb      	strh	r3, [r7, #14]
 8001098:	e00f      	b.n	80010ba <main+0x72>
	  			  {
	  				  sum += g_adc_dma_buf[(5 * i) + j];      /*  */
 800109a:	89fa      	ldrh	r2, [r7, #14]
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	441a      	add	r2, r3
 80010a2:	89bb      	ldrh	r3, [r7, #12]
 80010a4:	4413      	add	r3, r2
 80010a6:	4a2c      	ldr	r2, [pc, #176]	@ (8001158 <main+0x110>)
 80010a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ac:	461a      	mov	r2, r3
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	4413      	add	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
	  			  for (i = 0; i < ADC_DMA_BUF_SIZE / 5; i++)  /* 10,10 */
 80010b4:	89fb      	ldrh	r3, [r7, #14]
 80010b6:	3301      	adds	r3, #1
 80010b8:	81fb      	strh	r3, [r7, #14]
 80010ba:	89fb      	ldrh	r3, [r7, #14]
 80010bc:	2b31      	cmp	r3, #49	@ 0x31
 80010be:	d9ec      	bls.n	800109a <main+0x52>
	  			  }
	  			  adcx = sum / (ADC_DMA_BUF_SIZE / 5);        /*  */
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	4a2a      	ldr	r2, [pc, #168]	@ (800116c <main+0x124>)
 80010c4:	fba2 2303 	umull	r2, r3, r2, r3
 80010c8:	091b      	lsrs	r3, r3, #4
 80010ca:	80fb      	strh	r3, [r7, #6]

	  			  /*  */
	  			  //lcd_show_xnum(108, 110 + (j * 30), adcx, 4, 12, 0, BLUE);   /* ADCC */
	  			  printf("channel%d = %d\r\n",j,adcx);
 80010cc:	89bb      	ldrh	r3, [r7, #12]
 80010ce:	88fa      	ldrh	r2, [r7, #6]
 80010d0:	4619      	mov	r1, r3
 80010d2:	4827      	ldr	r0, [pc, #156]	@ (8001170 <main+0x128>)
 80010d4:	f002 fdfa 	bl	8003ccc <iprintf>
	  			  temp = (float)adcx * (3.3 / 4096);  /* 3.1111 */
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fc90 	bl	8000a00 <__aeabi_ui2f>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fb2e 	bl	8000744 <__aeabi_f2d>
 80010e8:	a319      	add	r3, pc, #100	@ (adr r3, 8001150 <main+0x108>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	f7ff f89b 	bl	8000228 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4610      	mov	r0, r2
 80010f8:	4619      	mov	r1, r3
 80010fa:	f7ff fb7b 	bl	80007f4 <__aeabi_d2f>
 80010fe:	4603      	mov	r3, r0
 8001100:	603b      	str	r3, [r7, #0]
	  			  adcx = temp;                        /* adcxadcxu16 */
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f7ff fe24 	bl	8000d50 <__aeabi_f2uiz>
 8001108:	4603      	mov	r3, r0
 800110a:	80fb      	strh	r3, [r7, #6]
	  			  //lcd_show_xnum(108, 122 + (j * 30), adcx, 1, 12, 0, BLUE);   /* 3.11113 */

	  			  temp -= adcx;                       /* 3.1111-3=0.1111 */
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fc7a 	bl	8000a08 <__aeabi_i2f>
 8001114:	4603      	mov	r3, r0
 8001116:	4619      	mov	r1, r3
 8001118:	6838      	ldr	r0, [r7, #0]
 800111a:	f7ff fbbf 	bl	800089c <__aeabi_fsub>
 800111e:	4603      	mov	r3, r0
 8001120:	603b      	str	r3, [r7, #0]
	  			  temp *= 1000;                       /* 10000.1111111.1 */
 8001122:	4914      	ldr	r1, [pc, #80]	@ (8001174 <main+0x12c>)
 8001124:	6838      	ldr	r0, [r7, #0]
 8001126:	f7ff fcc3 	bl	8000ab0 <__aeabi_fmul>
 800112a:	4603      	mov	r3, r0
 800112c:	603b      	str	r3, [r7, #0]
	  		  for(j = 0; j < 5; j++)  /* 5 */
 800112e:	89bb      	ldrh	r3, [r7, #12]
 8001130:	3301      	adds	r3, #1
 8001132:	81bb      	strh	r3, [r7, #12]
 8001134:	89bb      	ldrh	r3, [r7, #12]
 8001136:	2b04      	cmp	r3, #4
 8001138:	d9aa      	bls.n	8001090 <main+0x48>
	  			  //lcd_show_xnum(120, 122 + (j * 30), temp, 3, 12, 0X80, BLUE);/* 111. */
	  		  }

	  		  g_adc_dma_sta = 0;                      /* DMA */
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <main+0x120>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
	  		  adc_dma_enable(ADC_DMA_BUF_SIZE);       /* ADC DMA */
 8001140:	20fa      	movs	r0, #250	@ 0xfa
 8001142:	f7ff ff0b 	bl	8000f5c <adc_dma_enable>
	  	  }
	  HAL_Delay(1000);
 8001146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800114a:	f000 faa9 	bl	80016a0 <HAL_Delay>
	  if (g_adc_dma_sta == 1)
 800114e:	e798      	b.n	8001082 <main+0x3a>
 8001150:	66666666 	.word	0x66666666
 8001154:	3f4a6666 	.word	0x3f4a6666
 8001158:	200000f8 	.word	0x200000f8
 800115c:	4001244c 	.word	0x4001244c
 8001160:	200000b4 	.word	0x200000b4
 8001164:	20000084 	.word	0x20000084
 8001168:	200002ec 	.word	0x200002ec
 800116c:	51eb851f 	.word	0x51eb851f
 8001170:	080049d0 	.word	0x080049d0
 8001174:	447a0000 	.word	0x447a0000

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b096      	sub	sp, #88	@ 0x58
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001182:	2228      	movs	r2, #40	@ 0x28
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f002 fdf5 	bl	8003d76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]
 80011aa:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ac:	2301      	movs	r3, #1
 80011ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ba:	2301      	movs	r3, #1
 80011bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011c8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80011cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011d2:	4618      	mov	r0, r3
 80011d4:	f001 fcf6 	bl	8002bc4 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80011de:	f000 f828 	bl	8001232 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
 80011e4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2302      	movs	r3, #2
 80011e8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	2102      	movs	r1, #2
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 ff62 	bl	80030c8 <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800120a:	f000 f812 	bl	8001232 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800120e:	2302      	movs	r3, #2
 8001210:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001216:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f002 f8e2 	bl	80033e4 <HAL_RCCEx_PeriphCLKConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001226:	f000 f804 	bl	8001232 <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3758      	adds	r7, #88	@ 0x58
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001236:	b672      	cpsid	i
}
 8001238:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123a:	bf00      	nop
 800123c:	e7fd      	b.n	800123a <Error_Handler+0x8>
	...

08001240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_MspInit+0x5c>)
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	4a14      	ldr	r2, [pc, #80]	@ (800129c <HAL_MspInit+0x5c>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6193      	str	r3, [r2, #24]
 8001252:	4b12      	ldr	r3, [pc, #72]	@ (800129c <HAL_MspInit+0x5c>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125e:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <HAL_MspInit+0x5c>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	4a0e      	ldr	r2, [pc, #56]	@ (800129c <HAL_MspInit+0x5c>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001268:	61d3      	str	r3, [r2, #28]
 800126a:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <HAL_MspInit+0x5c>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001276:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <HAL_MspInit+0x60>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	4a04      	ldr	r2, [pc, #16]	@ (80012a0 <HAL_MspInit+0x60>)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010000 	.word	0x40010000

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <NMI_Handler+0x4>

080012ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <MemManage_Handler+0x4>

080012bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr

080012d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f4:	f000 f9b8 	bl	8001668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if (ADC_ADCX_DMACx_IS_TC())
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <DMA1_Channel1_IRQHandler+0x2c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0302 	and.w	r3, r3, #2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d008      	beq.n	800131e <DMA1_Channel1_IRQHandler+0x22>
		{
			g_adc_dma_sta = 1;                      /* DMA */
 800130c:	4b07      	ldr	r3, [pc, #28]	@ (800132c <DMA1_Channel1_IRQHandler+0x30>)
 800130e:	2201      	movs	r2, #1
 8001310:	701a      	strb	r2, [r3, #0]
			ADC_ADCX_DMACx_CLR_TC();                /* DMA1 7  */
 8001312:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <DMA1_Channel1_IRQHandler+0x2c>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <DMA1_Channel1_IRQHandler+0x2c>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6053      	str	r3, [r2, #4]
		}
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800131e:	4804      	ldr	r0, [pc, #16]	@ (8001330 <DMA1_Channel1_IRQHandler+0x34>)
 8001320:	f001 f852 	bl	80023c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40020000 	.word	0x40020000
 800132c:	200002ec 	.word	0x200002ec
 8001330:	200000b4 	.word	0x200000b4

08001334 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	e00a      	b.n	800135c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001346:	f3af 8000 	nop.w
 800134a:	4601      	mov	r1, r0
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	60ba      	str	r2, [r7, #8]
 8001352:	b2ca      	uxtb	r2, r1
 8001354:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	3301      	adds	r3, #1
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	429a      	cmp	r2, r3
 8001362:	dbf0      	blt.n	8001346 <_read+0x12>
  }

  return len;
 8001364:	687b      	ldr	r3, [r7, #4]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <_close>:
  }
  return len;
}

int _close(int file)
{
 800136e:	b480      	push	{r7}
 8001370:	b083      	sub	sp, #12
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001394:	605a      	str	r2, [r3, #4]
  return 0;
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr

080013a2 <_isatty>:

int _isatty(int file)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013aa:	2301      	movs	r3, #1
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr

080013b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b085      	sub	sp, #20
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
	...

080013d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d8:	4a14      	ldr	r2, [pc, #80]	@ (800142c <_sbrk+0x5c>)
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <_sbrk+0x60>)
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <_sbrk+0x64>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <_sbrk+0x68>)
 80013f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <_sbrk+0x64>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4413      	add	r3, r2
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d207      	bcs.n	8001410 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001400:	f002 fd08 	bl	8003e14 <__errno>
 8001404:	4603      	mov	r3, r0
 8001406:	220c      	movs	r2, #12
 8001408:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	e009      	b.n	8001424 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <_sbrk+0x64>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4413      	add	r3, r2
 800141e:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <_sbrk+0x64>)
 8001420:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	2000c000 	.word	0x2000c000
 8001430:	00000400 	.word	0x00000400
 8001434:	200002f0 	.word	0x200002f0
 8001438:	20000490 	.word	0x20000490

0800143c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800144e:	4a12      	ldr	r2, [pc, #72]	@ (8001498 <MX_USART1_UART_Init+0x50>)
 8001450:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001480:	f002 f93e 	bl	8003700 <HAL_UART_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800148a:	f7ff fed2 	bl	8001232 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200002f4 	.word	0x200002f4
 8001498:	40013800 	.word	0x40013800

0800149c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001528 <HAL_UART_MspInit+0x8c>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d131      	bne.n	8001520 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014bc:	4b1b      	ldr	r3, [pc, #108]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	4a1a      	ldr	r2, [pc, #104]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c6:	6193      	str	r3, [r2, #24]
 80014c8:	4b18      	ldr	r3, [pc, #96]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	4b15      	ldr	r3, [pc, #84]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	4a14      	ldr	r2, [pc, #80]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6193      	str	r3, [r2, #24]
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_UART_MspInit+0x90>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	f003 0304 	and.w	r3, r3, #4
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014f6:	2303      	movs	r3, #3
 80014f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	4619      	mov	r1, r3
 8001500:	480b      	ldr	r0, [pc, #44]	@ (8001530 <HAL_UART_MspInit+0x94>)
 8001502:	f001 f9cb 	bl	800289c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800150a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001514:	f107 0310 	add.w	r3, r7, #16
 8001518:	4619      	mov	r1, r3
 800151a:	4805      	ldr	r0, [pc, #20]	@ (8001530 <HAL_UART_MspInit+0x94>)
 800151c:	f001 f9be 	bl	800289c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001520:	bf00      	nop
 8001522:	3720      	adds	r7, #32
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40013800 	.word	0x40013800
 800152c:	40021000 	.word	0x40021000
 8001530:	40010800 	.word	0x40010800

08001534 <__io_putchar>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit( & huart1, (uint8_t * ) & ch, 1, HAL_MAX_DELAY);
 800153c:	1d39      	adds	r1, r7, #4
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	2201      	movs	r2, #1
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <__io_putchar+0x20>)
 8001546:	f002 f92b 	bl	80037a0 <HAL_UART_Transmit>
    return ch;
 800154a:	687b      	ldr	r3, [r7, #4]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200002f4 	.word	0x200002f4

08001558 <_write>:

int _write(int file, char * ptr, int len) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	e009      	b.n	800157e <_write+0x26>
        __io_putchar( * ptr++);
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	1c5a      	adds	r2, r3, #1
 800156e:	60ba      	str	r2, [r7, #8]
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff ffde 	bl	8001534 <__io_putchar>
    for (int i = 0; i < len; i++) {
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3301      	adds	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	429a      	cmp	r2, r3
 8001584:	dbf1      	blt.n	800156a <_write+0x12>
    }
    return len;
 8001586:	687b      	ldr	r3, [r7, #4]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001590:	f7ff ff54 	bl	800143c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001594:	480b      	ldr	r0, [pc, #44]	@ (80015c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001596:	490c      	ldr	r1, [pc, #48]	@ (80015c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001598:	4a0c      	ldr	r2, [pc, #48]	@ (80015cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800159c:	e002      	b.n	80015a4 <LoopCopyDataInit>

0800159e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800159e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a2:	3304      	adds	r3, #4

080015a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a8:	d3f9      	bcc.n	800159e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015aa:	4a09      	ldr	r2, [pc, #36]	@ (80015d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015ac:	4c09      	ldr	r4, [pc, #36]	@ (80015d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b0:	e001      	b.n	80015b6 <LoopFillZerobss>

080015b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b4:	3204      	adds	r2, #4

080015b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b8:	d3fb      	bcc.n	80015b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ba:	f002 fc31 	bl	8003e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015be:	f7ff fd43 	bl	8001048 <main>
  bx lr
 80015c2:	4770      	bx	lr
  ldr r0, =_sdata
 80015c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80015cc:	08004a60 	.word	0x08004a60
  ldr r2, =_sbss
 80015d0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80015d4:	2000048c 	.word	0x2000048c

080015d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015d8:	e7fe      	b.n	80015d8 <ADC1_2_IRQHandler>
	...

080015dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <HAL_Init+0x28>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a07      	ldr	r2, [pc, #28]	@ (8001604 <HAL_Init+0x28>)
 80015e6:	f043 0310 	orr.w	r3, r3, #16
 80015ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f000 fdd3 	bl	8002198 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015f2:	200f      	movs	r0, #15
 80015f4:	f000 f808 	bl	8001608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015f8:	f7ff fe22 	bl	8001240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40022000 	.word	0x40022000

08001608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001610:	4b12      	ldr	r3, [pc, #72]	@ (800165c <HAL_InitTick+0x54>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <HAL_InitTick+0x58>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 fdeb 	bl	8002202 <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e00e      	b.n	8001654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b0f      	cmp	r3, #15
 800163a:	d80a      	bhi.n	8001652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800163c:	2200      	movs	r2, #0
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	f04f 30ff 	mov.w	r0, #4294967295
 8001644:	f000 fdb3 	bl	80021ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001648:	4a06      	ldr	r2, [pc, #24]	@ (8001664 <HAL_InitTick+0x5c>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	e000      	b.n	8001654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000000 	.word	0x20000000
 8001660:	20000008 	.word	0x20000008
 8001664:	20000004 	.word	0x20000004

08001668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800166c:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_IncTick+0x1c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <HAL_IncTick+0x20>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4413      	add	r3, r2
 8001678:	4a03      	ldr	r2, [pc, #12]	@ (8001688 <HAL_IncTick+0x20>)
 800167a:	6013      	str	r3, [r2, #0]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	20000008 	.word	0x20000008
 8001688:	2000033c 	.word	0x2000033c

0800168c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  return uwTick;
 8001690:	4b02      	ldr	r3, [pc, #8]	@ (800169c <HAL_GetTick+0x10>)
 8001692:	681b      	ldr	r3, [r3, #0]
}
 8001694:	4618      	mov	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr
 800169c:	2000033c 	.word	0x2000033c

080016a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a8:	f7ff fff0 	bl	800168c <HAL_GetTick>
 80016ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b8:	d005      	beq.n	80016c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ba:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <HAL_Delay+0x44>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4413      	add	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c6:	bf00      	nop
 80016c8:	f7ff ffe0 	bl	800168c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d8f7      	bhi.n	80016c8 <HAL_Delay+0x28>
  {
  }
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000008 	.word	0x20000008

080016e8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f0:	2300      	movs	r3, #0
 80016f2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e0ce      	b.n	80018a8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001714:	2b00      	cmp	r3, #0
 8001716:	d109      	bne.n	800172c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff fbaa 	bl	8000e80 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 fb11 	bl	8001d54 <ADC_ConversionStop_Disable>
 8001732:	4603      	mov	r3, r0
 8001734:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173a:	f003 0310 	and.w	r3, r3, #16
 800173e:	2b00      	cmp	r3, #0
 8001740:	f040 80a9 	bne.w	8001896 <HAL_ADC_Init+0x1ae>
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 80a5 	bne.w	8001896 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001750:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001754:	f023 0302 	bic.w	r3, r3, #2
 8001758:	f043 0202 	orr.w	r2, r3, #2
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4951      	ldr	r1, [pc, #324]	@ (80018b0 <HAL_ADC_Init+0x1c8>)
 800176a:	428b      	cmp	r3, r1
 800176c:	d10a      	bne.n	8001784 <HAL_ADC_Init+0x9c>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001776:	d002      	beq.n	800177e <HAL_ADC_Init+0x96>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69db      	ldr	r3, [r3, #28]
 800177c:	e004      	b.n	8001788 <HAL_ADC_Init+0xa0>
 800177e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001782:	e001      	b.n	8001788 <HAL_ADC_Init+0xa0>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001788:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	7b1b      	ldrb	r3, [r3, #12]
 800178e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001790:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	4313      	orrs	r3, r2
 8001796:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_Init+0xc2>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d102      	bne.n	80017b0 <HAL_ADC_Init+0xc8>
 80017aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017ae:	e000      	b.n	80017b2 <HAL_ADC_Init+0xca>
 80017b0:	2300      	movs	r3, #0
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7d1b      	ldrb	r3, [r3, #20]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d119      	bne.n	80017f4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	7b1b      	ldrb	r3, [r3, #12]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d109      	bne.n	80017dc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	035a      	lsls	r2, r3, #13
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	e00b      	b.n	80017f4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e0:	f043 0220 	orr.w	r2, r3, #32
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ec:	f043 0201 	orr.w	r2, r3, #1
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	430a      	orrs	r2, r1
 8001806:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	4b29      	ldr	r3, [pc, #164]	@ (80018b4 <HAL_ADC_Init+0x1cc>)
 8001810:	4013      	ands	r3, r2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6812      	ldr	r2, [r2, #0]
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	430b      	orrs	r3, r1
 800181a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001824:	d003      	beq.n	800182e <HAL_ADC_Init+0x146>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d104      	bne.n	8001838 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	3b01      	subs	r3, #1
 8001834:	051b      	lsls	r3, r3, #20
 8001836:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	430a      	orrs	r2, r1
 800184a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_ADC_Init+0x1d0>)
 8001854:	4013      	ands	r3, r2
 8001856:	68ba      	ldr	r2, [r7, #8]
 8001858:	429a      	cmp	r2, r3
 800185a:	d10b      	bne.n	8001874 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2200      	movs	r2, #0
 8001860:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001866:	f023 0303 	bic.w	r3, r3, #3
 800186a:	f043 0201 	orr.w	r2, r3, #1
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001872:	e018      	b.n	80018a6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	f023 0312 	bic.w	r3, r3, #18
 800187c:	f043 0210 	orr.w	r2, r3, #16
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001888:	f043 0201 	orr.w	r2, r3, #1
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001894:	e007      	b.n	80018a6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189a:	f043 0210 	orr.w	r2, r3, #16
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40013c00 	.word	0x40013c00
 80018b4:	ffe1f7fd 	.word	0xffe1f7fd
 80018b8:	ff1f0efe 	.word	0xff1f0efe

080018bc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a64      	ldr	r2, [pc, #400]	@ (8001a64 <HAL_ADC_Start_DMA+0x1a8>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d004      	beq.n	80018e0 <HAL_ADC_Start_DMA+0x24>
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a63      	ldr	r2, [pc, #396]	@ (8001a68 <HAL_ADC_Start_DMA+0x1ac>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d106      	bne.n	80018ee <HAL_ADC_Start_DMA+0x32>
 80018e0:	4b60      	ldr	r3, [pc, #384]	@ (8001a64 <HAL_ADC_Start_DMA+0x1a8>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f040 80b3 	bne.w	8001a54 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d101      	bne.n	80018fc <HAL_ADC_Start_DMA+0x40>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e0ae      	b.n	8001a5a <HAL_ADC_Start_DMA+0x19e>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2201      	movs	r2, #1
 8001900:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 f9cb 	bl	8001ca0 <ADC_Enable>
 800190a:	4603      	mov	r3, r0
 800190c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800190e:	7dfb      	ldrb	r3, [r7, #23]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f040 809a 	bne.w	8001a4a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800191a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800191e:	f023 0301 	bic.w	r3, r3, #1
 8001922:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a4e      	ldr	r2, [pc, #312]	@ (8001a68 <HAL_ADC_Start_DMA+0x1ac>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d105      	bne.n	8001940 <HAL_ADC_Start_DMA+0x84>
 8001934:	4b4b      	ldr	r3, [pc, #300]	@ (8001a64 <HAL_ADC_Start_DMA+0x1a8>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d115      	bne.n	800196c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001944:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001956:	2b00      	cmp	r3, #0
 8001958:	d026      	beq.n	80019a8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800195e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001962:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800196a:	e01d      	b.n	80019a8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001970:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a39      	ldr	r2, [pc, #228]	@ (8001a64 <HAL_ADC_Start_DMA+0x1a8>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d004      	beq.n	800198c <HAL_ADC_Start_DMA+0xd0>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a38      	ldr	r2, [pc, #224]	@ (8001a68 <HAL_ADC_Start_DMA+0x1ac>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d10d      	bne.n	80019a8 <HAL_ADC_Start_DMA+0xec>
 800198c:	4b35      	ldr	r3, [pc, #212]	@ (8001a64 <HAL_ADC_Start_DMA+0x1a8>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001994:	2b00      	cmp	r3, #0
 8001996:	d007      	beq.n	80019a8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d006      	beq.n	80019c2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b8:	f023 0206 	bic.w	r2, r3, #6
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019c0:	e002      	b.n	80019c8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2200      	movs	r2, #0
 80019c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	4a25      	ldr	r2, [pc, #148]	@ (8001a6c <HAL_ADC_Start_DMA+0x1b0>)
 80019d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <HAL_ADC_Start_DMA+0x1b4>)
 80019de:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	4a23      	ldr	r2, [pc, #140]	@ (8001a74 <HAL_ADC_Start_DMA+0x1b8>)
 80019e6:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 0202 	mvn.w	r2, #2
 80019f0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a00:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6a18      	ldr	r0, [r3, #32]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	334c      	adds	r3, #76	@ 0x4c
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f000 fc79 	bl	8002308 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001a20:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a24:	d108      	bne.n	8001a38 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001a34:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a36:	e00f      	b.n	8001a58 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001a46:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001a48:	e006      	b.n	8001a58 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001a52:	e001      	b.n	8001a58 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40012400 	.word	0x40012400
 8001a68:	40012800 	.word	0x40012800
 8001a6c:	08001dd7 	.word	0x08001dd7
 8001a70:	08001e53 	.word	0x08001e53
 8001a74:	08001e6f 	.word	0x08001e6f

08001a78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
	...

08001ab0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x20>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e0dc      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x1da>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b06      	cmp	r3, #6
 8001ade:	d81c      	bhi.n	8001b1a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	3b05      	subs	r3, #5
 8001af2:	221f      	movs	r2, #31
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	4019      	ands	r1, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6818      	ldr	r0, [r3, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	3b05      	subs	r3, #5
 8001b0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b18:	e03c      	b.n	8001b94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b0c      	cmp	r3, #12
 8001b20:	d81c      	bhi.n	8001b5c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	3b23      	subs	r3, #35	@ 0x23
 8001b34:	221f      	movs	r2, #31
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	4019      	ands	r1, r3
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	6818      	ldr	r0, [r3, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3b23      	subs	r3, #35	@ 0x23
 8001b4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	430a      	orrs	r2, r1
 8001b58:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b5a:	e01b      	b.n	8001b94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b41      	subs	r3, #65	@ 0x41
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4019      	ands	r1, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b41      	subs	r3, #65	@ 0x41
 8001b88:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b09      	cmp	r3, #9
 8001b9a:	d91c      	bls.n	8001bd6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68d9      	ldr	r1, [r3, #12]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	4413      	add	r3, r2
 8001bac:	3b1e      	subs	r3, #30
 8001bae:	2207      	movs	r2, #7
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	4019      	ands	r1, r3
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	6898      	ldr	r0, [r3, #8]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3b1e      	subs	r3, #30
 8001bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	e019      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6919      	ldr	r1, [r3, #16]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4613      	mov	r3, r2
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4413      	add	r3, r2
 8001be6:	2207      	movs	r2, #7
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4019      	ands	r1, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	6898      	ldr	r0, [r3, #8]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	4413      	add	r3, r2
 8001bfe:	fa00 f203 	lsl.w	r2, r0, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	430a      	orrs	r2, r1
 8001c08:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b10      	cmp	r3, #16
 8001c10:	d003      	beq.n	8001c1a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c16:	2b11      	cmp	r3, #17
 8001c18:	d132      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c94 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d125      	bne.n	8001c70 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d126      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c40:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2b10      	cmp	r3, #16
 8001c48:	d11a      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c4a:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a13      	ldr	r2, [pc, #76]	@ (8001c9c <HAL_ADC_ConfigChannel+0x1ec>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9a      	lsrs	r2, r3, #18
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c60:	e002      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	3b01      	subs	r3, #1
 8001c66:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f9      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x1b2>
 8001c6e:	e007      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c74:	f043 0220 	orr.w	r2, r3, #32
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	40012400 	.word	0x40012400
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	431bde83 	.word	0x431bde83

08001ca0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d040      	beq.n	8001d40 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f042 0201 	orr.w	r2, r2, #1
 8001ccc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cce:	4b1f      	ldr	r3, [pc, #124]	@ (8001d4c <ADC_Enable+0xac>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d50 <ADC_Enable+0xb0>)
 8001cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd8:	0c9b      	lsrs	r3, r3, #18
 8001cda:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001cdc:	e002      	b.n	8001ce4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f9      	bne.n	8001cde <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001cea:	f7ff fccf 	bl	800168c <HAL_GetTick>
 8001cee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cf0:	e01f      	b.n	8001d32 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cf2:	f7ff fccb 	bl	800168c <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d918      	bls.n	8001d32 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d011      	beq.n	8001d32 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d12:	f043 0210 	orr.w	r2, r3, #16
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1e:	f043 0201 	orr.w	r2, r3, #1
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e007      	b.n	8001d42 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d1d8      	bne.n	8001cf2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	431bde83 	.word	0x431bde83

08001d54 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d12e      	bne.n	8001dcc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0201 	bic.w	r2, r2, #1
 8001d7c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d7e:	f7ff fc85 	bl	800168c <HAL_GetTick>
 8001d82:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d84:	e01b      	b.n	8001dbe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d86:	f7ff fc81 	bl	800168c <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d914      	bls.n	8001dbe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d10d      	bne.n	8001dbe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da6:	f043 0210 	orr.w	r2, r3, #16
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	f043 0201 	orr.w	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e007      	b.n	8001dce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d0dc      	beq.n	8001d86 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b084      	sub	sp, #16
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d127      	bne.n	8001e40 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e06:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e0a:	d115      	bne.n	8001e38 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d111      	bne.n	8001e38 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d105      	bne.n	8001e38 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	f043 0201 	orr.w	r2, r3, #1
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f7ff fe1d 	bl	8001a78 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e3e:	e004      	b.n	8001e4a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	4798      	blx	r3
}
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f7ff fe12 	bl	8001a8a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b084      	sub	sp, #16
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e80:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8c:	f043 0204 	orr.w	r2, r3, #4
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	f7ff fe01 	bl	8001a9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e9a:	bf00      	nop
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001ea4:	b590      	push	{r4, r7, lr}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eac:	2300      	movs	r3, #0
 8001eae:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d101      	bne.n	8001ec2 <HAL_ADCEx_Calibration_Start+0x1e>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e097      	b.n	8001ff2 <HAL_ADCEx_Calibration_Start+0x14e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff ff42 	bl	8001d54 <ADC_ConversionStop_Disable>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff fee3 	bl	8001ca0 <ADC_Enable>
 8001eda:	4603      	mov	r3, r0
 8001edc:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f040 8081 	bne.w	8001fe8 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001eee:	f023 0302 	bic.w	r3, r3, #2
 8001ef2:	f043 0202 	orr.w	r2, r3, #2
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001efa:	4b40      	ldr	r3, [pc, #256]	@ (8001ffc <HAL_ADCEx_Calibration_Start+0x158>)
 8001efc:	681c      	ldr	r4, [r3, #0]
 8001efe:	2002      	movs	r0, #2
 8001f00:	f001 fb26 	bl	8003550 <HAL_RCCEx_GetPeriphCLKFreq>
 8001f04:	4603      	mov	r3, r0
 8001f06:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001f0a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001f0c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001f0e:	e002      	b.n	8001f16 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f9      	bne.n	8001f10 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f042 0208 	orr.w	r2, r2, #8
 8001f2a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001f2c:	f7ff fbae 	bl	800168c <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f32:	e01b      	b.n	8001f6c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001f34:	f7ff fbaa 	bl	800168c <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b0a      	cmp	r3, #10
 8001f40:	d914      	bls.n	8001f6c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 0308 	and.w	r3, r3, #8
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00d      	beq.n	8001f6c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	f023 0312 	bic.w	r3, r3, #18
 8001f58:	f043 0210 	orr.w	r2, r3, #16
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e042      	b.n	8001ff2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1dc      	bne.n	8001f34 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 0204 	orr.w	r2, r2, #4
 8001f88:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001f8a:	f7ff fb7f 	bl	800168c <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001f90:	e01b      	b.n	8001fca <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001f92:	f7ff fb7b 	bl	800168c <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b0a      	cmp	r3, #10
 8001f9e:	d914      	bls.n	8001fca <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00d      	beq.n	8001fca <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	f023 0312 	bic.w	r3, r3, #18
 8001fb6:	f043 0210 	orr.w	r2, r3, #16
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e013      	b.n	8001ff2 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1dc      	bne.n	8001f92 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fdc:	f023 0303 	bic.w	r3, r3, #3
 8001fe0:	f043 0201 	orr.w	r2, r3, #1
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	371c      	adds	r7, #28
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd90      	pop	{r4, r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000000 	.word	0x20000000

08002000 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002010:	4b0c      	ldr	r3, [pc, #48]	@ (8002044 <__NVIC_SetPriorityGrouping+0x44>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800201c:	4013      	ands	r3, r2
 800201e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002028:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800202c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002032:	4a04      	ldr	r2, [pc, #16]	@ (8002044 <__NVIC_SetPriorityGrouping+0x44>)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	60d3      	str	r3, [r2, #12]
}
 8002038:	bf00      	nop
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	e000ed00 	.word	0xe000ed00

08002048 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800204c:	4b04      	ldr	r3, [pc, #16]	@ (8002060 <__NVIC_GetPriorityGrouping+0x18>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	0a1b      	lsrs	r3, r3, #8
 8002052:	f003 0307 	and.w	r3, r3, #7
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	2b00      	cmp	r3, #0
 8002074:	db0b      	blt.n	800208e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	f003 021f 	and.w	r2, r3, #31
 800207c:	4906      	ldr	r1, [pc, #24]	@ (8002098 <__NVIC_EnableIRQ+0x34>)
 800207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	2001      	movs	r0, #1
 8002086:	fa00 f202 	lsl.w	r2, r0, r2
 800208a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	e000e100 	.word	0xe000e100

0800209c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	db0a      	blt.n	80020c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	490c      	ldr	r1, [pc, #48]	@ (80020e8 <__NVIC_SetPriority+0x4c>)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	0112      	lsls	r2, r2, #4
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	440b      	add	r3, r1
 80020c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c4:	e00a      	b.n	80020dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	4908      	ldr	r1, [pc, #32]	@ (80020ec <__NVIC_SetPriority+0x50>)
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	3b04      	subs	r3, #4
 80020d4:	0112      	lsls	r2, r2, #4
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	440b      	add	r3, r1
 80020da:	761a      	strb	r2, [r3, #24]
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000e100 	.word	0xe000e100
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	@ 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	f1c3 0307 	rsb	r3, r3, #7
 800210a:	2b04      	cmp	r3, #4
 800210c:	bf28      	it	cs
 800210e:	2304      	movcs	r3, #4
 8002110:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	3304      	adds	r3, #4
 8002116:	2b06      	cmp	r3, #6
 8002118:	d902      	bls.n	8002120 <NVIC_EncodePriority+0x30>
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3b03      	subs	r3, #3
 800211e:	e000      	b.n	8002122 <NVIC_EncodePriority+0x32>
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	f04f 32ff 	mov.w	r2, #4294967295
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43da      	mvns	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	401a      	ands	r2, r3
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002138:	f04f 31ff 	mov.w	r1, #4294967295
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	fa01 f303 	lsl.w	r3, r1, r3
 8002142:	43d9      	mvns	r1, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002148:	4313      	orrs	r3, r2
         );
}
 800214a:	4618      	mov	r0, r3
 800214c:	3724      	adds	r7, #36	@ 0x24
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3b01      	subs	r3, #1
 8002160:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002164:	d301      	bcc.n	800216a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002166:	2301      	movs	r3, #1
 8002168:	e00f      	b.n	800218a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <SysTick_Config+0x40>)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3b01      	subs	r3, #1
 8002170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002172:	210f      	movs	r1, #15
 8002174:	f04f 30ff 	mov.w	r0, #4294967295
 8002178:	f7ff ff90 	bl	800209c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800217c:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <SysTick_Config+0x40>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002182:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <SysTick_Config+0x40>)
 8002184:	2207      	movs	r2, #7
 8002186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	e000e010 	.word	0xe000e010

08002198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ff2d 	bl	8002000 <__NVIC_SetPriorityGrouping>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b086      	sub	sp, #24
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4603      	mov	r3, r0
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
 80021ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c0:	f7ff ff42 	bl	8002048 <__NVIC_GetPriorityGrouping>
 80021c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68b9      	ldr	r1, [r7, #8]
 80021ca:	6978      	ldr	r0, [r7, #20]
 80021cc:	f7ff ff90 	bl	80020f0 <NVIC_EncodePriority>
 80021d0:	4602      	mov	r2, r0
 80021d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff ff5f 	bl	800209c <__NVIC_SetPriority>
}
 80021de:	bf00      	nop
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4603      	mov	r3, r0
 80021ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff ff35 	bl	8002064 <__NVIC_EnableIRQ>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b082      	sub	sp, #8
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ffa2 	bl	8002154 <SysTick_Config>
 8002210:	4603      	mov	r3, r0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e059      	b.n	80022e6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	4b2d      	ldr	r3, [pc, #180]	@ (80022f0 <HAL_DMA_Init+0xd4>)
 800223a:	429a      	cmp	r2, r3
 800223c:	d80f      	bhi.n	800225e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	4b2b      	ldr	r3, [pc, #172]	@ (80022f4 <HAL_DMA_Init+0xd8>)
 8002246:	4413      	add	r3, r2
 8002248:	4a2b      	ldr	r2, [pc, #172]	@ (80022f8 <HAL_DMA_Init+0xdc>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	091b      	lsrs	r3, r3, #4
 8002250:	009a      	lsls	r2, r3, #2
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a28      	ldr	r2, [pc, #160]	@ (80022fc <HAL_DMA_Init+0xe0>)
 800225a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800225c:	e00e      	b.n	800227c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	4b26      	ldr	r3, [pc, #152]	@ (8002300 <HAL_DMA_Init+0xe4>)
 8002266:	4413      	add	r3, r2
 8002268:	4a23      	ldr	r2, [pc, #140]	@ (80022f8 <HAL_DMA_Init+0xdc>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	091b      	lsrs	r3, r3, #4
 8002270:	009a      	lsls	r2, r3, #2
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a22      	ldr	r2, [pc, #136]	@ (8002304 <HAL_DMA_Init+0xe8>)
 800227a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002292:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002296:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr
 80022f0:	40020407 	.word	0x40020407
 80022f4:	bffdfff8 	.word	0xbffdfff8
 80022f8:	cccccccd 	.word	0xcccccccd
 80022fc:	40020000 	.word	0x40020000
 8002300:	bffdfbf8 	.word	0xbffdfbf8
 8002304:	40020400 	.word	0x40020400

08002308 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002316:	2300      	movs	r3, #0
 8002318:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_DMA_Start_IT+0x20>
 8002324:	2302      	movs	r3, #2
 8002326:	e04b      	b.n	80023c0 <HAL_DMA_Start_IT+0xb8>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d13a      	bne.n	80023b2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2202      	movs	r2, #2
 8002340:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2200      	movs	r2, #0
 8002348:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 0201 	bic.w	r2, r2, #1
 8002358:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	68b9      	ldr	r1, [r7, #8]
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	f000 fa6d 	bl	8002840 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236a:	2b00      	cmp	r3, #0
 800236c:	d008      	beq.n	8002380 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 020e 	orr.w	r2, r2, #14
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	e00f      	b.n	80023a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0204 	bic.w	r2, r2, #4
 800238e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 020a 	orr.w	r2, r2, #10
 800239e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	e005      	b.n	80023be <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023ba:	2302      	movs	r3, #2
 80023bc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80023be:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e4:	2204      	movs	r2, #4
 80023e6:	409a      	lsls	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 80f1 	beq.w	80025d4 <HAL_DMA_IRQHandler+0x20c>
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 80eb 	beq.w	80025d4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0204 	bic.w	r2, r2, #4
 800241a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b5f      	ldr	r3, [pc, #380]	@ (80025a0 <HAL_DMA_IRQHandler+0x1d8>)
 8002424:	429a      	cmp	r2, r3
 8002426:	d958      	bls.n	80024da <HAL_DMA_IRQHandler+0x112>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a5d      	ldr	r2, [pc, #372]	@ (80025a4 <HAL_DMA_IRQHandler+0x1dc>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d04f      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x10a>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a5c      	ldr	r2, [pc, #368]	@ (80025a8 <HAL_DMA_IRQHandler+0x1e0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d048      	beq.n	80024ce <HAL_DMA_IRQHandler+0x106>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a5a      	ldr	r2, [pc, #360]	@ (80025ac <HAL_DMA_IRQHandler+0x1e4>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d040      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x100>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a59      	ldr	r2, [pc, #356]	@ (80025b0 <HAL_DMA_IRQHandler+0x1e8>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d038      	beq.n	80024c2 <HAL_DMA_IRQHandler+0xfa>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a57      	ldr	r2, [pc, #348]	@ (80025b4 <HAL_DMA_IRQHandler+0x1ec>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d030      	beq.n	80024bc <HAL_DMA_IRQHandler+0xf4>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a56      	ldr	r2, [pc, #344]	@ (80025b8 <HAL_DMA_IRQHandler+0x1f0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d028      	beq.n	80024b6 <HAL_DMA_IRQHandler+0xee>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4d      	ldr	r2, [pc, #308]	@ (80025a0 <HAL_DMA_IRQHandler+0x1d8>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d020      	beq.n	80024b0 <HAL_DMA_IRQHandler+0xe8>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a52      	ldr	r2, [pc, #328]	@ (80025bc <HAL_DMA_IRQHandler+0x1f4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d019      	beq.n	80024ac <HAL_DMA_IRQHandler+0xe4>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a50      	ldr	r2, [pc, #320]	@ (80025c0 <HAL_DMA_IRQHandler+0x1f8>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d012      	beq.n	80024a8 <HAL_DMA_IRQHandler+0xe0>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a4f      	ldr	r2, [pc, #316]	@ (80025c4 <HAL_DMA_IRQHandler+0x1fc>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d00a      	beq.n	80024a2 <HAL_DMA_IRQHandler+0xda>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a4d      	ldr	r2, [pc, #308]	@ (80025c8 <HAL_DMA_IRQHandler+0x200>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d102      	bne.n	800249c <HAL_DMA_IRQHandler+0xd4>
 8002496:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800249a:	e01b      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 800249c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80024a0:	e018      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024a6:	e015      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024a8:	2340      	movs	r3, #64	@ 0x40
 80024aa:	e013      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024ac:	2304      	movs	r3, #4
 80024ae:	e011      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024b0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80024b4:	e00e      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024ba:	e00b      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80024c0:	e008      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024c6:	e005      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024cc:	e002      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024ce:	2340      	movs	r3, #64	@ 0x40
 80024d0:	e000      	b.n	80024d4 <HAL_DMA_IRQHandler+0x10c>
 80024d2:	2304      	movs	r3, #4
 80024d4:	4a3d      	ldr	r2, [pc, #244]	@ (80025cc <HAL_DMA_IRQHandler+0x204>)
 80024d6:	6053      	str	r3, [r2, #4]
 80024d8:	e057      	b.n	800258a <HAL_DMA_IRQHandler+0x1c2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a31      	ldr	r2, [pc, #196]	@ (80025a4 <HAL_DMA_IRQHandler+0x1dc>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d04f      	beq.n	8002584 <HAL_DMA_IRQHandler+0x1bc>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a2f      	ldr	r2, [pc, #188]	@ (80025a8 <HAL_DMA_IRQHandler+0x1e0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d048      	beq.n	8002580 <HAL_DMA_IRQHandler+0x1b8>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a2e      	ldr	r2, [pc, #184]	@ (80025ac <HAL_DMA_IRQHandler+0x1e4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d040      	beq.n	800257a <HAL_DMA_IRQHandler+0x1b2>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a2c      	ldr	r2, [pc, #176]	@ (80025b0 <HAL_DMA_IRQHandler+0x1e8>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d038      	beq.n	8002574 <HAL_DMA_IRQHandler+0x1ac>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a2b      	ldr	r2, [pc, #172]	@ (80025b4 <HAL_DMA_IRQHandler+0x1ec>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d030      	beq.n	800256e <HAL_DMA_IRQHandler+0x1a6>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a29      	ldr	r2, [pc, #164]	@ (80025b8 <HAL_DMA_IRQHandler+0x1f0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d028      	beq.n	8002568 <HAL_DMA_IRQHandler+0x1a0>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a21      	ldr	r2, [pc, #132]	@ (80025a0 <HAL_DMA_IRQHandler+0x1d8>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d020      	beq.n	8002562 <HAL_DMA_IRQHandler+0x19a>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a25      	ldr	r2, [pc, #148]	@ (80025bc <HAL_DMA_IRQHandler+0x1f4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d019      	beq.n	800255e <HAL_DMA_IRQHandler+0x196>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a24      	ldr	r2, [pc, #144]	@ (80025c0 <HAL_DMA_IRQHandler+0x1f8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d012      	beq.n	800255a <HAL_DMA_IRQHandler+0x192>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a22      	ldr	r2, [pc, #136]	@ (80025c4 <HAL_DMA_IRQHandler+0x1fc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d00a      	beq.n	8002554 <HAL_DMA_IRQHandler+0x18c>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a21      	ldr	r2, [pc, #132]	@ (80025c8 <HAL_DMA_IRQHandler+0x200>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d102      	bne.n	800254e <HAL_DMA_IRQHandler+0x186>
 8002548:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800254c:	e01b      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 800254e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002552:	e018      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002558:	e015      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 800255a:	2340      	movs	r3, #64	@ 0x40
 800255c:	e013      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 800255e:	2304      	movs	r3, #4
 8002560:	e011      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002562:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002566:	e00e      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002568:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800256c:	e00b      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 800256e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002572:	e008      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002574:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002578:	e005      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 800257a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800257e:	e002      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002580:	2340      	movs	r3, #64	@ 0x40
 8002582:	e000      	b.n	8002586 <HAL_DMA_IRQHandler+0x1be>
 8002584:	2304      	movs	r3, #4
 8002586:	4a12      	ldr	r2, [pc, #72]	@ (80025d0 <HAL_DMA_IRQHandler+0x208>)
 8002588:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 8136 	beq.w	8002800 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800259c:	e130      	b.n	8002800 <HAL_DMA_IRQHandler+0x438>
 800259e:	bf00      	nop
 80025a0:	40020080 	.word	0x40020080
 80025a4:	40020008 	.word	0x40020008
 80025a8:	4002001c 	.word	0x4002001c
 80025ac:	40020030 	.word	0x40020030
 80025b0:	40020044 	.word	0x40020044
 80025b4:	40020058 	.word	0x40020058
 80025b8:	4002006c 	.word	0x4002006c
 80025bc:	40020408 	.word	0x40020408
 80025c0:	4002041c 	.word	0x4002041c
 80025c4:	40020430 	.word	0x40020430
 80025c8:	40020444 	.word	0x40020444
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	2202      	movs	r2, #2
 80025da:	409a      	lsls	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4013      	ands	r3, r2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	f000 80dd 	beq.w	80027a0 <HAL_DMA_IRQHandler+0x3d8>
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 80d7 	beq.w	80027a0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0320 	and.w	r3, r3, #32
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10b      	bne.n	8002618 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 020a 	bic.w	r2, r2, #10
 800260e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	4b7b      	ldr	r3, [pc, #492]	@ (800280c <HAL_DMA_IRQHandler+0x444>)
 8002620:	429a      	cmp	r2, r3
 8002622:	d958      	bls.n	80026d6 <HAL_DMA_IRQHandler+0x30e>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a79      	ldr	r2, [pc, #484]	@ (8002810 <HAL_DMA_IRQHandler+0x448>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d04f      	beq.n	80026ce <HAL_DMA_IRQHandler+0x306>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a78      	ldr	r2, [pc, #480]	@ (8002814 <HAL_DMA_IRQHandler+0x44c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d048      	beq.n	80026ca <HAL_DMA_IRQHandler+0x302>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a76      	ldr	r2, [pc, #472]	@ (8002818 <HAL_DMA_IRQHandler+0x450>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d040      	beq.n	80026c4 <HAL_DMA_IRQHandler+0x2fc>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a75      	ldr	r2, [pc, #468]	@ (800281c <HAL_DMA_IRQHandler+0x454>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d038      	beq.n	80026be <HAL_DMA_IRQHandler+0x2f6>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a73      	ldr	r2, [pc, #460]	@ (8002820 <HAL_DMA_IRQHandler+0x458>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d030      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x2f0>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a72      	ldr	r2, [pc, #456]	@ (8002824 <HAL_DMA_IRQHandler+0x45c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d028      	beq.n	80026b2 <HAL_DMA_IRQHandler+0x2ea>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a69      	ldr	r2, [pc, #420]	@ (800280c <HAL_DMA_IRQHandler+0x444>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d020      	beq.n	80026ac <HAL_DMA_IRQHandler+0x2e4>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a6e      	ldr	r2, [pc, #440]	@ (8002828 <HAL_DMA_IRQHandler+0x460>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d019      	beq.n	80026a8 <HAL_DMA_IRQHandler+0x2e0>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6c      	ldr	r2, [pc, #432]	@ (800282c <HAL_DMA_IRQHandler+0x464>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d012      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x2dc>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a6b      	ldr	r2, [pc, #428]	@ (8002830 <HAL_DMA_IRQHandler+0x468>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d00a      	beq.n	800269e <HAL_DMA_IRQHandler+0x2d6>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a69      	ldr	r2, [pc, #420]	@ (8002834 <HAL_DMA_IRQHandler+0x46c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d102      	bne.n	8002698 <HAL_DMA_IRQHandler+0x2d0>
 8002692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002696:	e01b      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 8002698:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800269c:	e018      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 800269e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026a2:	e015      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026a4:	2320      	movs	r3, #32
 80026a6:	e013      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e011      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026b0:	e00e      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026b2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80026b6:	e00b      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026bc:	e008      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026c2:	e005      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026c8:	e002      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026ca:	2320      	movs	r3, #32
 80026cc:	e000      	b.n	80026d0 <HAL_DMA_IRQHandler+0x308>
 80026ce:	2302      	movs	r3, #2
 80026d0:	4a59      	ldr	r2, [pc, #356]	@ (8002838 <HAL_DMA_IRQHandler+0x470>)
 80026d2:	6053      	str	r3, [r2, #4]
 80026d4:	e057      	b.n	8002786 <HAL_DMA_IRQHandler+0x3be>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a4d      	ldr	r2, [pc, #308]	@ (8002810 <HAL_DMA_IRQHandler+0x448>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d04f      	beq.n	8002780 <HAL_DMA_IRQHandler+0x3b8>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002814 <HAL_DMA_IRQHandler+0x44c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d048      	beq.n	800277c <HAL_DMA_IRQHandler+0x3b4>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002818 <HAL_DMA_IRQHandler+0x450>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d040      	beq.n	8002776 <HAL_DMA_IRQHandler+0x3ae>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a48      	ldr	r2, [pc, #288]	@ (800281c <HAL_DMA_IRQHandler+0x454>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d038      	beq.n	8002770 <HAL_DMA_IRQHandler+0x3a8>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a47      	ldr	r2, [pc, #284]	@ (8002820 <HAL_DMA_IRQHandler+0x458>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d030      	beq.n	800276a <HAL_DMA_IRQHandler+0x3a2>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a45      	ldr	r2, [pc, #276]	@ (8002824 <HAL_DMA_IRQHandler+0x45c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d028      	beq.n	8002764 <HAL_DMA_IRQHandler+0x39c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a3d      	ldr	r2, [pc, #244]	@ (800280c <HAL_DMA_IRQHandler+0x444>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d020      	beq.n	800275e <HAL_DMA_IRQHandler+0x396>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a41      	ldr	r2, [pc, #260]	@ (8002828 <HAL_DMA_IRQHandler+0x460>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d019      	beq.n	800275a <HAL_DMA_IRQHandler+0x392>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a40      	ldr	r2, [pc, #256]	@ (800282c <HAL_DMA_IRQHandler+0x464>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d012      	beq.n	8002756 <HAL_DMA_IRQHandler+0x38e>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a3e      	ldr	r2, [pc, #248]	@ (8002830 <HAL_DMA_IRQHandler+0x468>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d00a      	beq.n	8002750 <HAL_DMA_IRQHandler+0x388>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a3d      	ldr	r2, [pc, #244]	@ (8002834 <HAL_DMA_IRQHandler+0x46c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d102      	bne.n	800274a <HAL_DMA_IRQHandler+0x382>
 8002744:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002748:	e01b      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 800274a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800274e:	e018      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002750:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002754:	e015      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002756:	2320      	movs	r3, #32
 8002758:	e013      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 800275a:	2302      	movs	r3, #2
 800275c:	e011      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 800275e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002762:	e00e      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002764:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002768:	e00b      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 800276a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800276e:	e008      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002770:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002774:	e005      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002776:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800277a:	e002      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 800277c:	2320      	movs	r3, #32
 800277e:	e000      	b.n	8002782 <HAL_DMA_IRQHandler+0x3ba>
 8002780:	2302      	movs	r3, #2
 8002782:	4a2e      	ldr	r2, [pc, #184]	@ (800283c <HAL_DMA_IRQHandler+0x474>)
 8002784:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002792:	2b00      	cmp	r3, #0
 8002794:	d034      	beq.n	8002800 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800279e:	e02f      	b.n	8002800 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	2208      	movs	r2, #8
 80027a6:	409a      	lsls	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d028      	beq.n	8002802 <HAL_DMA_IRQHandler+0x43a>
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d023      	beq.n	8002802 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 020e 	bic.w	r2, r2, #14
 80027c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d2:	2101      	movs	r1, #1
 80027d4:	fa01 f202 	lsl.w	r2, r1, r2
 80027d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	4798      	blx	r3
    }
  }
  return;
 8002800:	bf00      	nop
 8002802:	bf00      	nop
}
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40020080 	.word	0x40020080
 8002810:	40020008 	.word	0x40020008
 8002814:	4002001c 	.word	0x4002001c
 8002818:	40020030 	.word	0x40020030
 800281c:	40020044 	.word	0x40020044
 8002820:	40020058 	.word	0x40020058
 8002824:	4002006c 	.word	0x4002006c
 8002828:	40020408 	.word	0x40020408
 800282c:	4002041c 	.word	0x4002041c
 8002830:	40020430 	.word	0x40020430
 8002834:	40020444 	.word	0x40020444
 8002838:	40020400 	.word	0x40020400
 800283c:	40020000 	.word	0x40020000

08002840 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002856:	2101      	movs	r1, #1
 8002858:	fa01 f202 	lsl.w	r2, r1, r2
 800285c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b10      	cmp	r3, #16
 800286c:	d108      	bne.n	8002880 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800287e:	e007      	b.n	8002890 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68ba      	ldr	r2, [r7, #8]
 8002886:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	60da      	str	r2, [r3, #12]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr
	...

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b08b      	sub	sp, #44	@ 0x2c
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028aa:	2300      	movs	r3, #0
 80028ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ae:	e179      	b.n	8002ba4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028b0:	2201      	movs	r2, #1
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69fa      	ldr	r2, [r7, #28]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	f040 8168 	bne.w	8002b9e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	4a96      	ldr	r2, [pc, #600]	@ (8002b2c <HAL_GPIO_Init+0x290>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d05e      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028d8:	4a94      	ldr	r2, [pc, #592]	@ (8002b2c <HAL_GPIO_Init+0x290>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d875      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028de:	4a94      	ldr	r2, [pc, #592]	@ (8002b30 <HAL_GPIO_Init+0x294>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d058      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028e4:	4a92      	ldr	r2, [pc, #584]	@ (8002b30 <HAL_GPIO_Init+0x294>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d86f      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028ea:	4a92      	ldr	r2, [pc, #584]	@ (8002b34 <HAL_GPIO_Init+0x298>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d052      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028f0:	4a90      	ldr	r2, [pc, #576]	@ (8002b34 <HAL_GPIO_Init+0x298>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d869      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028f6:	4a90      	ldr	r2, [pc, #576]	@ (8002b38 <HAL_GPIO_Init+0x29c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d04c      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028fc:	4a8e      	ldr	r2, [pc, #568]	@ (8002b38 <HAL_GPIO_Init+0x29c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d863      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 8002902:	4a8e      	ldr	r2, [pc, #568]	@ (8002b3c <HAL_GPIO_Init+0x2a0>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d046      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 8002908:	4a8c      	ldr	r2, [pc, #560]	@ (8002b3c <HAL_GPIO_Init+0x2a0>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d85d      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 800290e:	2b12      	cmp	r3, #18
 8002910:	d82a      	bhi.n	8002968 <HAL_GPIO_Init+0xcc>
 8002912:	2b12      	cmp	r3, #18
 8002914:	d859      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 8002916:	a201      	add	r2, pc, #4	@ (adr r2, 800291c <HAL_GPIO_Init+0x80>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	08002997 	.word	0x08002997
 8002920:	08002971 	.word	0x08002971
 8002924:	08002983 	.word	0x08002983
 8002928:	080029c5 	.word	0x080029c5
 800292c:	080029cb 	.word	0x080029cb
 8002930:	080029cb 	.word	0x080029cb
 8002934:	080029cb 	.word	0x080029cb
 8002938:	080029cb 	.word	0x080029cb
 800293c:	080029cb 	.word	0x080029cb
 8002940:	080029cb 	.word	0x080029cb
 8002944:	080029cb 	.word	0x080029cb
 8002948:	080029cb 	.word	0x080029cb
 800294c:	080029cb 	.word	0x080029cb
 8002950:	080029cb 	.word	0x080029cb
 8002954:	080029cb 	.word	0x080029cb
 8002958:	080029cb 	.word	0x080029cb
 800295c:	080029cb 	.word	0x080029cb
 8002960:	08002979 	.word	0x08002979
 8002964:	0800298d 	.word	0x0800298d
 8002968:	4a75      	ldr	r2, [pc, #468]	@ (8002b40 <HAL_GPIO_Init+0x2a4>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d013      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800296e:	e02c      	b.n	80029ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	623b      	str	r3, [r7, #32]
          break;
 8002976:	e029      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	3304      	adds	r3, #4
 800297e:	623b      	str	r3, [r7, #32]
          break;
 8002980:	e024      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	3308      	adds	r3, #8
 8002988:	623b      	str	r3, [r7, #32]
          break;
 800298a:	e01f      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	330c      	adds	r3, #12
 8002992:	623b      	str	r3, [r7, #32]
          break;
 8002994:	e01a      	b.n	80029cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d102      	bne.n	80029a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800299e:	2304      	movs	r3, #4
 80029a0:	623b      	str	r3, [r7, #32]
          break;
 80029a2:	e013      	b.n	80029cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d105      	bne.n	80029b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029ac:	2308      	movs	r3, #8
 80029ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69fa      	ldr	r2, [r7, #28]
 80029b4:	611a      	str	r2, [r3, #16]
          break;
 80029b6:	e009      	b.n	80029cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029b8:	2308      	movs	r3, #8
 80029ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	615a      	str	r2, [r3, #20]
          break;
 80029c2:	e003      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
          break;
 80029c8:	e000      	b.n	80029cc <HAL_GPIO_Init+0x130>
          break;
 80029ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2bff      	cmp	r3, #255	@ 0xff
 80029d0:	d801      	bhi.n	80029d6 <HAL_GPIO_Init+0x13a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	e001      	b.n	80029da <HAL_GPIO_Init+0x13e>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3304      	adds	r3, #4
 80029da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	2bff      	cmp	r3, #255	@ 0xff
 80029e0:	d802      	bhi.n	80029e8 <HAL_GPIO_Init+0x14c>
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	e002      	b.n	80029ee <HAL_GPIO_Init+0x152>
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	3b08      	subs	r3, #8
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	210f      	movs	r1, #15
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	fa01 f303 	lsl.w	r3, r1, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	401a      	ands	r2, r3
 8002a00:	6a39      	ldr	r1, [r7, #32]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 80c1 	beq.w	8002b9e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a1c:	4b49      	ldr	r3, [pc, #292]	@ (8002b44 <HAL_GPIO_Init+0x2a8>)
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	4a48      	ldr	r2, [pc, #288]	@ (8002b44 <HAL_GPIO_Init+0x2a8>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6193      	str	r3, [r2, #24]
 8002a28:	4b46      	ldr	r3, [pc, #280]	@ (8002b44 <HAL_GPIO_Init+0x2a8>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a34:	4a44      	ldr	r2, [pc, #272]	@ (8002b48 <HAL_GPIO_Init+0x2ac>)
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	089b      	lsrs	r3, r3, #2
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	220f      	movs	r2, #15
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4013      	ands	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a3c      	ldr	r2, [pc, #240]	@ (8002b4c <HAL_GPIO_Init+0x2b0>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d01f      	beq.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a3b      	ldr	r2, [pc, #236]	@ (8002b50 <HAL_GPIO_Init+0x2b4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d019      	beq.n	8002a9c <HAL_GPIO_Init+0x200>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a3a      	ldr	r2, [pc, #232]	@ (8002b54 <HAL_GPIO_Init+0x2b8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d013      	beq.n	8002a98 <HAL_GPIO_Init+0x1fc>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a39      	ldr	r2, [pc, #228]	@ (8002b58 <HAL_GPIO_Init+0x2bc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00d      	beq.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a38      	ldr	r2, [pc, #224]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d007      	beq.n	8002a90 <HAL_GPIO_Init+0x1f4>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a37      	ldr	r2, [pc, #220]	@ (8002b60 <HAL_GPIO_Init+0x2c4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d101      	bne.n	8002a8c <HAL_GPIO_Init+0x1f0>
 8002a88:	2305      	movs	r3, #5
 8002a8a:	e00a      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002a8c:	2306      	movs	r3, #6
 8002a8e:	e008      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002a90:	2304      	movs	r3, #4
 8002a92:	e006      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002a94:	2303      	movs	r3, #3
 8002a96:	e004      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e002      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <HAL_GPIO_Init+0x206>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aa4:	f002 0203 	and.w	r2, r2, #3
 8002aa8:	0092      	lsls	r2, r2, #2
 8002aaa:	4093      	lsls	r3, r2
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ab2:	4925      	ldr	r1, [pc, #148]	@ (8002b48 <HAL_GPIO_Init+0x2ac>)
 8002ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab6:	089b      	lsrs	r3, r3, #2
 8002ab8:	3302      	adds	r3, #2
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d006      	beq.n	8002ada <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002acc:	4b25      	ldr	r3, [pc, #148]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	4924      	ldr	r1, [pc, #144]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	608b      	str	r3, [r1, #8]
 8002ad8:	e006      	b.n	8002ae8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ada:	4b22      	ldr	r3, [pc, #136]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	4920      	ldr	r1, [pc, #128]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d006      	beq.n	8002b02 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002af4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	491a      	ldr	r1, [pc, #104]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	60cb      	str	r3, [r1, #12]
 8002b00:	e006      	b.n	8002b10 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b02:	4b18      	ldr	r3, [pc, #96]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	4916      	ldr	r1, [pc, #88]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d025      	beq.n	8002b68 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4910      	ldr	r1, [pc, #64]	@ (8002b64 <HAL_GPIO_Init+0x2c8>)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	604b      	str	r3, [r1, #4]
 8002b28:	e025      	b.n	8002b76 <HAL_GPIO_Init+0x2da>
 8002b2a:	bf00      	nop
 8002b2c:	10320000 	.word	0x10320000
 8002b30:	10310000 	.word	0x10310000
 8002b34:	10220000 	.word	0x10220000
 8002b38:	10210000 	.word	0x10210000
 8002b3c:	10120000 	.word	0x10120000
 8002b40:	10110000 	.word	0x10110000
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40010000 	.word	0x40010000
 8002b4c:	40010800 	.word	0x40010800
 8002b50:	40010c00 	.word	0x40010c00
 8002b54:	40011000 	.word	0x40011000
 8002b58:	40011400 	.word	0x40011400
 8002b5c:	40011800 	.word	0x40011800
 8002b60:	40011c00 	.word	0x40011c00
 8002b64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b68:	4b15      	ldr	r3, [pc, #84]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	4913      	ldr	r1, [pc, #76]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d006      	beq.n	8002b90 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b82:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	490e      	ldr	r1, [pc, #56]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]
 8002b8e:	e006      	b.n	8002b9e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b90:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	4909      	ldr	r1, [pc, #36]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f47f ae7e 	bne.w	80028b0 <HAL_GPIO_Init+0x14>
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	372c      	adds	r7, #44	@ 0x2c
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	40010400 	.word	0x40010400

08002bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e272      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8087 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002be4:	4b92      	ldr	r3, [pc, #584]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d00c      	beq.n	8002c0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bf0:	4b8f      	ldr	r3, [pc, #572]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f003 030c 	and.w	r3, r3, #12
 8002bf8:	2b08      	cmp	r3, #8
 8002bfa:	d112      	bne.n	8002c22 <HAL_RCC_OscConfig+0x5e>
 8002bfc:	4b8c      	ldr	r3, [pc, #560]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c08:	d10b      	bne.n	8002c22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c0a:	4b89      	ldr	r3, [pc, #548]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d06c      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x12c>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d168      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e24c      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x76>
 8002c2c:	4b80      	ldr	r3, [pc, #512]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a7f      	ldr	r2, [pc, #508]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	e02e      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x98>
 8002c42:	4b7b      	ldr	r3, [pc, #492]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a7a      	ldr	r2, [pc, #488]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	4b78      	ldr	r3, [pc, #480]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a77      	ldr	r2, [pc, #476]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	e01d      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c64:	d10c      	bne.n	8002c80 <HAL_RCC_OscConfig+0xbc>
 8002c66:	4b72      	ldr	r3, [pc, #456]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a71      	ldr	r2, [pc, #452]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	4b6f      	ldr	r3, [pc, #444]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a6e      	ldr	r2, [pc, #440]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c7c:	6013      	str	r3, [r2, #0]
 8002c7e:	e00b      	b.n	8002c98 <HAL_RCC_OscConfig+0xd4>
 8002c80:	4b6b      	ldr	r3, [pc, #428]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a6a      	ldr	r2, [pc, #424]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c8a:	6013      	str	r3, [r2, #0]
 8002c8c:	4b68      	ldr	r3, [pc, #416]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a67      	ldr	r2, [pc, #412]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d013      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca0:	f7fe fcf4 	bl	800168c <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7fe fcf0 	bl	800168c <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	@ 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e200      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cba:	4b5d      	ldr	r3, [pc, #372]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d0f0      	beq.n	8002ca8 <HAL_RCC_OscConfig+0xe4>
 8002cc6:	e014      	b.n	8002cf2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fce0 	bl	800168c <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd0:	f7fe fcdc 	bl	800168c <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b64      	cmp	r3, #100	@ 0x64
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e1ec      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ce2:	4b53      	ldr	r3, [pc, #332]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x10c>
 8002cee:	e000      	b.n	8002cf2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d063      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d0a:	4b49      	ldr	r3, [pc, #292]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 030c 	and.w	r3, r3, #12
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d11c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x18c>
 8002d16:	4b46      	ldr	r3, [pc, #280]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d116      	bne.n	8002d50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d22:	4b43      	ldr	r3, [pc, #268]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <HAL_RCC_OscConfig+0x176>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d001      	beq.n	8002d3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e1c0      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4939      	ldr	r1, [pc, #228]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4e:	e03a      	b.n	8002dc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d020      	beq.n	8002d9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d58:	4b36      	ldr	r3, [pc, #216]	@ (8002e34 <HAL_RCC_OscConfig+0x270>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe fc95 	bl	800168c <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d66:	f7fe fc91 	bl	800168c <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e1a1      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d78:	4b2d      	ldr	r3, [pc, #180]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	4927      	ldr	r1, [pc, #156]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	600b      	str	r3, [r1, #0]
 8002d98:	e015      	b.n	8002dc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d9a:	4b26      	ldr	r3, [pc, #152]	@ (8002e34 <HAL_RCC_OscConfig+0x270>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7fe fc74 	bl	800168c <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da8:	f7fe fc70 	bl	800168c <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e180      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dba:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d03a      	beq.n	8002e48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d019      	beq.n	8002e0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dda:	4b17      	ldr	r3, [pc, #92]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002ddc:	2201      	movs	r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de0:	f7fe fc54 	bl	800168c <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de8:	f7fe fc50 	bl	800168c <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e160      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002e30 <HAL_RCC_OscConfig+0x26c>)
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e06:	2001      	movs	r0, #1
 8002e08:	f000 face 	bl	80033a8 <RCC_Delay>
 8002e0c:	e01c      	b.n	8002e48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e38 <HAL_RCC_OscConfig+0x274>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e14:	f7fe fc3a 	bl	800168c <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1a:	e00f      	b.n	8002e3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1c:	f7fe fc36 	bl	800168c <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d908      	bls.n	8002e3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e146      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	42420000 	.word	0x42420000
 8002e38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e3c:	4b92      	ldr	r3, [pc, #584]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e9      	bne.n	8002e1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80a6 	beq.w	8002fa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e56:	2300      	movs	r3, #0
 8002e58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5a:	4b8b      	ldr	r3, [pc, #556]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10d      	bne.n	8002e82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e66:	4b88      	ldr	r3, [pc, #544]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4a87      	ldr	r2, [pc, #540]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e70:	61d3      	str	r3, [r2, #28]
 8002e72:	4b85      	ldr	r3, [pc, #532]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7a:	60bb      	str	r3, [r7, #8]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e82:	4b82      	ldr	r3, [pc, #520]	@ (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d118      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7e      	ldr	r2, [pc, #504]	@ (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002e94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e9a:	f7fe fbf7 	bl	800168c <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea2:	f7fe fbf3 	bl	800168c <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b64      	cmp	r3, #100	@ 0x64
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e103      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb4:	4b75      	ldr	r3, [pc, #468]	@ (800308c <HAL_RCC_OscConfig+0x4c8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0f0      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d106      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x312>
 8002ec8:	4b6f      	ldr	r3, [pc, #444]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4a6e      	ldr	r2, [pc, #440]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	6213      	str	r3, [r2, #32]
 8002ed4:	e02d      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10c      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x334>
 8002ede:	4b6a      	ldr	r3, [pc, #424]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	4a69      	ldr	r2, [pc, #420]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ee4:	f023 0301 	bic.w	r3, r3, #1
 8002ee8:	6213      	str	r3, [r2, #32]
 8002eea:	4b67      	ldr	r3, [pc, #412]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	4a66      	ldr	r2, [pc, #408]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ef0:	f023 0304 	bic.w	r3, r3, #4
 8002ef4:	6213      	str	r3, [r2, #32]
 8002ef6:	e01c      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	2b05      	cmp	r3, #5
 8002efe:	d10c      	bne.n	8002f1a <HAL_RCC_OscConfig+0x356>
 8002f00:	4b61      	ldr	r3, [pc, #388]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	4a60      	ldr	r2, [pc, #384]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f06:	f043 0304 	orr.w	r3, r3, #4
 8002f0a:	6213      	str	r3, [r2, #32]
 8002f0c:	4b5e      	ldr	r3, [pc, #376]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	4a5d      	ldr	r2, [pc, #372]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f12:	f043 0301 	orr.w	r3, r3, #1
 8002f16:	6213      	str	r3, [r2, #32]
 8002f18:	e00b      	b.n	8002f32 <HAL_RCC_OscConfig+0x36e>
 8002f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4a5a      	ldr	r2, [pc, #360]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	f023 0301 	bic.w	r3, r3, #1
 8002f24:	6213      	str	r3, [r2, #32]
 8002f26:	4b58      	ldr	r3, [pc, #352]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	4a57      	ldr	r2, [pc, #348]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	f023 0304 	bic.w	r3, r3, #4
 8002f30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d015      	beq.n	8002f66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3a:	f7fe fba7 	bl	800168c <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f40:	e00a      	b.n	8002f58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f42:	f7fe fba3 	bl	800168c <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e0b1      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f58:	4b4b      	ldr	r3, [pc, #300]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0ee      	beq.n	8002f42 <HAL_RCC_OscConfig+0x37e>
 8002f64:	e014      	b.n	8002f90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f66:	f7fe fb91 	bl	800168c <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f6c:	e00a      	b.n	8002f84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f6e:	f7fe fb8d 	bl	800168c <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e09b      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f84:	4b40      	ldr	r3, [pc, #256]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1ee      	bne.n	8002f6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f90:	7dfb      	ldrb	r3, [r7, #23]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d105      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f96:	4b3c      	ldr	r3, [pc, #240]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 8087 	beq.w	80030ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fac:	4b36      	ldr	r3, [pc, #216]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d061      	beq.n	800307c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d146      	bne.n	800304e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc0:	4b33      	ldr	r3, [pc, #204]	@ (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc6:	f7fe fb61 	bl	800168c <HAL_GetTick>
 8002fca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fce:	f7fe fb5d 	bl	800168c <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e06d      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fe0:	4b29      	ldr	r3, [pc, #164]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f0      	bne.n	8002fce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff4:	d108      	bne.n	8003008 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ff6:	4b24      	ldr	r3, [pc, #144]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	4921      	ldr	r1, [pc, #132]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003004:	4313      	orrs	r3, r2
 8003006:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003008:	4b1f      	ldr	r3, [pc, #124]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6a19      	ldr	r1, [r3, #32]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	430b      	orrs	r3, r1
 800301a:	491b      	ldr	r1, [pc, #108]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003020:	4b1b      	ldr	r3, [pc, #108]	@ (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8003022:	2201      	movs	r2, #1
 8003024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003026:	f7fe fb31 	bl	800168c <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302e:	f7fe fb2d 	bl	800168c <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e03d      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003040:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0f0      	beq.n	800302e <HAL_RCC_OscConfig+0x46a>
 800304c:	e035      	b.n	80030ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800304e:	4b10      	ldr	r3, [pc, #64]	@ (8003090 <HAL_RCC_OscConfig+0x4cc>)
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003054:	f7fe fb1a 	bl	800168c <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305c:	f7fe fb16 	bl	800168c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e026      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800306e:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f0      	bne.n	800305c <HAL_RCC_OscConfig+0x498>
 800307a:	e01e      	b.n	80030ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d107      	bne.n	8003094 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e019      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
 8003088:	40021000 	.word	0x40021000
 800308c:	40007000 	.word	0x40007000
 8003090:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_RCC_OscConfig+0x500>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d106      	bne.n	80030b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d001      	beq.n	80030ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e000      	b.n	80030bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80030ba:	2300      	movs	r3, #0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40021000 	.word	0x40021000

080030c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0d0      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d910      	bls.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ea:	4b67      	ldr	r3, [pc, #412]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 0207 	bic.w	r2, r3, #7
 80030f2:	4965      	ldr	r1, [pc, #404]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fa:	4b63      	ldr	r3, [pc, #396]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d001      	beq.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0b8      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003124:	4b59      	ldr	r3, [pc, #356]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	4a58      	ldr	r2, [pc, #352]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800312e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800313c:	4b53      	ldr	r3, [pc, #332]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	4a52      	ldr	r2, [pc, #328]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003142:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003146:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003148:	4b50      	ldr	r3, [pc, #320]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	494d      	ldr	r1, [pc, #308]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d040      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d107      	bne.n	800317e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	4b47      	ldr	r3, [pc, #284]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d115      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e07f      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d107      	bne.n	8003196 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	4b41      	ldr	r3, [pc, #260]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d109      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e073      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	4b3d      	ldr	r3, [pc, #244]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e06b      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031a6:	4b39      	ldr	r3, [pc, #228]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f023 0203 	bic.w	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	4936      	ldr	r1, [pc, #216]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031b8:	f7fe fa68 	bl	800168c <HAL_GetTick>
 80031bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031c0:	f7fe fa64 	bl	800168c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e053      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d6:	4b2d      	ldr	r3, [pc, #180]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 020c 	and.w	r2, r3, #12
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d1eb      	bne.n	80031c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031e8:	4b27      	ldr	r3, [pc, #156]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d210      	bcs.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f6:	4b24      	ldr	r3, [pc, #144]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f023 0207 	bic.w	r2, r3, #7
 80031fe:	4922      	ldr	r1, [pc, #136]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b20      	ldr	r3, [pc, #128]	@ (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d001      	beq.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e032      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	2b00      	cmp	r3, #0
 8003222:	d008      	beq.n	8003236 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003224:	4b19      	ldr	r3, [pc, #100]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4916      	ldr	r1, [pc, #88]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003232:	4313      	orrs	r3, r2
 8003234:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d009      	beq.n	8003256 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003242:	4b12      	ldr	r3, [pc, #72]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	490e      	ldr	r1, [pc, #56]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	4313      	orrs	r3, r2
 8003254:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003256:	f000 f821 	bl	800329c <HAL_RCC_GetSysClockFreq>
 800325a:	4602      	mov	r2, r0
 800325c:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	091b      	lsrs	r3, r3, #4
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	490a      	ldr	r1, [pc, #40]	@ (8003290 <HAL_RCC_ClockConfig+0x1c8>)
 8003268:	5ccb      	ldrb	r3, [r1, r3]
 800326a:	fa22 f303 	lsr.w	r3, r2, r3
 800326e:	4a09      	ldr	r2, [pc, #36]	@ (8003294 <HAL_RCC_ClockConfig+0x1cc>)
 8003270:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003272:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_RCC_ClockConfig+0x1d0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe f9c6 	bl	8001608 <HAL_InitTick>

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40022000 	.word	0x40022000
 800328c:	40021000 	.word	0x40021000
 8003290:	080049e4 	.word	0x080049e4
 8003294:	20000000 	.word	0x20000000
 8003298:	20000004 	.word	0x20000004

0800329c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x94>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d002      	beq.n	80032cc <HAL_RCC_GetSysClockFreq+0x30>
 80032c6:	2b08      	cmp	r3, #8
 80032c8:	d003      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0x36>
 80032ca:	e027      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032cc:	4b19      	ldr	r3, [pc, #100]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 80032ce:	613b      	str	r3, [r7, #16]
      break;
 80032d0:	e027      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	0c9b      	lsrs	r3, r3, #18
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	4a17      	ldr	r2, [pc, #92]	@ (8003338 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032dc:	5cd3      	ldrb	r3, [r2, r3]
 80032de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d010      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032ea:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <HAL_RCC_GetSysClockFreq+0x94>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	0c5b      	lsrs	r3, r3, #17
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	4a11      	ldr	r2, [pc, #68]	@ (800333c <HAL_RCC_GetSysClockFreq+0xa0>)
 80032f6:	5cd3      	ldrb	r3, [r2, r3]
 80032f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 80032fe:	fb03 f202 	mul.w	r2, r3, r2
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	e004      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a0c      	ldr	r2, [pc, #48]	@ (8003340 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	613b      	str	r3, [r7, #16]
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b05      	ldr	r3, [pc, #20]	@ (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 800331e:	613b      	str	r3, [r7, #16]
      break;
 8003320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003322:	693b      	ldr	r3, [r7, #16]
}
 8003324:	4618      	mov	r0, r3
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40021000 	.word	0x40021000
 8003334:	007a1200 	.word	0x007a1200
 8003338:	080049fc 	.word	0x080049fc
 800333c:	08004a0c 	.word	0x08004a0c
 8003340:	003d0900 	.word	0x003d0900

08003344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003348:	4b02      	ldr	r3, [pc, #8]	@ (8003354 <HAL_RCC_GetHCLKFreq+0x10>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	20000000 	.word	0x20000000

08003358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800335c:	f7ff fff2 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	@ (800337c <HAL_RCC_GetPCLK1Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	080049f4 	.word	0x080049f4

08003380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003384:	f7ff ffde 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	0adb      	lsrs	r3, r3, #11
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	@ (80033a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	080049f4 	.word	0x080049f4

080033a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033b0:	4b0a      	ldr	r3, [pc, #40]	@ (80033dc <RCC_Delay+0x34>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <RCC_Delay+0x38>)
 80033b6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ba:	0a5b      	lsrs	r3, r3, #9
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	fb02 f303 	mul.w	r3, r2, r3
 80033c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033c4:	bf00      	nop
  }
  while (Delay --);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1e5a      	subs	r2, r3, #1
 80033ca:	60fa      	str	r2, [r7, #12]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f9      	bne.n	80033c4 <RCC_Delay+0x1c>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr
 80033dc:	20000000 	.word	0x20000000
 80033e0:	10624dd3 	.word	0x10624dd3

080033e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b086      	sub	sp, #24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	2300      	movs	r3, #0
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0301 	and.w	r3, r3, #1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d07d      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003400:	2300      	movs	r3, #0
 8003402:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003404:	4b4f      	ldr	r3, [pc, #316]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10d      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003410:	4b4c      	ldr	r3, [pc, #304]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	4a4b      	ldr	r2, [pc, #300]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800341a:	61d3      	str	r3, [r2, #28]
 800341c:	4b49      	ldr	r3, [pc, #292]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003428:	2301      	movs	r3, #1
 800342a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800342c:	4b46      	ldr	r3, [pc, #280]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003434:	2b00      	cmp	r3, #0
 8003436:	d118      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003438:	4b43      	ldr	r3, [pc, #268]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a42      	ldr	r2, [pc, #264]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800343e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003442:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003444:	f7fe f922 	bl	800168c <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344a:	e008      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344c:	f7fe f91e 	bl	800168c <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b64      	cmp	r3, #100	@ 0x64
 8003458:	d901      	bls.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e06d      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345e:	4b3a      	ldr	r3, [pc, #232]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0f0      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800346a:	4b36      	ldr	r3, [pc, #216]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003472:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d02e      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	429a      	cmp	r2, r3
 8003486:	d027      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003488:	4b2e      	ldr	r3, [pc, #184]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003490:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003492:	4b2e      	ldr	r3, [pc, #184]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003494:	2201      	movs	r2, #1
 8003496:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003498:	4b2c      	ldr	r3, [pc, #176]	@ (800354c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800349a:	2200      	movs	r2, #0
 800349c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800349e:	4a29      	ldr	r2, [pc, #164]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d014      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ae:	f7fe f8ed 	bl	800168c <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b4:	e00a      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fe f8e9 	bl	800168c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d901      	bls.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e036      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0ee      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	4917      	ldr	r1, [pc, #92]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034ea:	7dfb      	ldrb	r3, [r7, #23]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4b14      	ldr	r3, [pc, #80]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003508:	4b0e      	ldr	r3, [pc, #56]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	490b      	ldr	r1, [pc, #44]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003516:	4313      	orrs	r3, r2
 8003518:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b00      	cmp	r3, #0
 8003524:	d008      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003526:	4b07      	ldr	r3, [pc, #28]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	4904      	ldr	r1, [pc, #16]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003534:	4313      	orrs	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000
 8003548:	40007000 	.word	0x40007000
 800354c:	42420440 	.word	0x42420440

08003550 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	2300      	movs	r3, #0
 800355e:	61fb      	str	r3, [r7, #28]
 8003560:	2300      	movs	r3, #0
 8003562:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	2300      	movs	r3, #0
 800356a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3b01      	subs	r3, #1
 8003570:	2b0f      	cmp	r3, #15
 8003572:	f200 80af 	bhi.w	80036d4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	08003653 	.word	0x08003653
 8003580:	080036b9 	.word	0x080036b9
 8003584:	080036d5 	.word	0x080036d5
 8003588:	08003643 	.word	0x08003643
 800358c:	080036d5 	.word	0x080036d5
 8003590:	080036d5 	.word	0x080036d5
 8003594:	080036d5 	.word	0x080036d5
 8003598:	0800364b 	.word	0x0800364b
 800359c:	080036d5 	.word	0x080036d5
 80035a0:	080036d5 	.word	0x080036d5
 80035a4:	080036d5 	.word	0x080036d5
 80035a8:	080036d5 	.word	0x080036d5
 80035ac:	080036d5 	.word	0x080036d5
 80035b0:	080036d5 	.word	0x080036d5
 80035b4:	080036d5 	.word	0x080036d5
 80035b8:	080035bd 	.word	0x080035bd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80035bc:	4b4a      	ldr	r3, [pc, #296]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80035c2:	4b49      	ldr	r3, [pc, #292]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8084 	beq.w	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	0c9b      	lsrs	r3, r3, #18
 80035d4:	f003 030f 	and.w	r3, r3, #15
 80035d8:	4a44      	ldr	r2, [pc, #272]	@ (80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80035da:	5cd3      	ldrb	r3, [r2, r3]
 80035dc:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d015      	beq.n	8003614 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035e8:	4b3f      	ldr	r3, [pc, #252]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	0c5b      	lsrs	r3, r3, #17
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	4a3f      	ldr	r2, [pc, #252]	@ (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80035f4:	5cd3      	ldrb	r3, [r2, r3]
 80035f6:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00d      	beq.n	800361e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003602:	4a3c      	ldr	r2, [pc, #240]	@ (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	fbb2 f2f3 	udiv	r2, r2, r3
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	fb02 f303 	mul.w	r3, r2, r3
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	e004      	b.n	800361e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	4a38      	ldr	r2, [pc, #224]	@ (80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8003618:	fb02 f303 	mul.w	r3, r2, r3
 800361c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800361e:	4b32      	ldr	r3, [pc, #200]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800362a:	d102      	bne.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8003630:	e052      	b.n	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	4a31      	ldr	r2, [pc, #196]	@ (80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8003638:	fba2 2303 	umull	r2, r3, r2, r3
 800363c:	085b      	lsrs	r3, r3, #1
 800363e:	61bb      	str	r3, [r7, #24]
      break;
 8003640:	e04a      	b.n	80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8003642:	f7ff fe2b 	bl	800329c <HAL_RCC_GetSysClockFreq>
 8003646:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003648:	e049      	b.n	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800364a:	f7ff fe27 	bl	800329c <HAL_RCC_GetSysClockFreq>
 800364e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003650:	e045      	b.n	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003652:	4b25      	ldr	r3, [pc, #148]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800365e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003662:	d108      	bne.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800366e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e01f      	b.n	80036b6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800367c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003680:	d109      	bne.n	8003696 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003682:	4b19      	ldr	r3, [pc, #100]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8003684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 800368e:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003692:	61bb      	str	r3, [r7, #24]
 8003694:	e00f      	b.n	80036b6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800369c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036a0:	d11c      	bne.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80036a2:	4b11      	ldr	r3, [pc, #68]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d016      	beq.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 80036ae:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80036b2:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80036b4:	e012      	b.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80036b6:	e011      	b.n	80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80036b8:	f7ff fe62 	bl	8003380 <HAL_RCC_GetPCLK2Freq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	0b9b      	lsrs	r3, r3, #14
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	3301      	adds	r3, #1
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d0:	61bb      	str	r3, [r7, #24]
      break;
 80036d2:	e004      	b.n	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80036d4:	bf00      	nop
 80036d6:	e002      	b.n	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80036d8:	bf00      	nop
 80036da:	e000      	b.n	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80036dc:	bf00      	nop
    }
  }
  return (frequency);
 80036de:	69bb      	ldr	r3, [r7, #24]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3720      	adds	r7, #32
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	08004a10 	.word	0x08004a10
 80036f0:	08004a20 	.word	0x08004a20
 80036f4:	007a1200 	.word	0x007a1200
 80036f8:	003d0900 	.word	0x003d0900
 80036fc:	aaaaaaab 	.word	0xaaaaaaab

08003700 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e042      	b.n	8003798 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d106      	bne.n	800372c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7fd feb8 	bl	800149c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2224      	movs	r2, #36	@ 0x24
 8003730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68da      	ldr	r2, [r3, #12]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003742:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f971 	bl	8003a2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003758:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003768:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003778:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2220      	movs	r2, #32
 800378c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3708      	adds	r7, #8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08a      	sub	sp, #40	@ 0x28
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	603b      	str	r3, [r7, #0]
 80037ac:	4613      	mov	r3, r2
 80037ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b20      	cmp	r3, #32
 80037be:	d175      	bne.n	80038ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_UART_Transmit+0x2c>
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e06e      	b.n	80038ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2221      	movs	r2, #33	@ 0x21
 80037da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037de:	f7fd ff55 	bl	800168c <HAL_GetTick>
 80037e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	88fa      	ldrh	r2, [r7, #6]
 80037e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	88fa      	ldrh	r2, [r7, #6]
 80037ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037f8:	d108      	bne.n	800380c <HAL_UART_Transmit+0x6c>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d104      	bne.n	800380c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	61bb      	str	r3, [r7, #24]
 800380a:	e003      	b.n	8003814 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003814:	e02e      	b.n	8003874 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2200      	movs	r2, #0
 800381e:	2180      	movs	r1, #128	@ 0x80
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f848 	bl	80038b6 <UART_WaitOnFlagUntilTimeout>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2220      	movs	r2, #32
 8003830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e03a      	b.n	80038ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10b      	bne.n	8003856 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	461a      	mov	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800384c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	3302      	adds	r3, #2
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e007      	b.n	8003866 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	781a      	ldrb	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	3301      	adds	r3, #1
 8003864:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003878:	b29b      	uxth	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1cb      	bne.n	8003816 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2200      	movs	r2, #0
 8003886:	2140      	movs	r1, #64	@ 0x40
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f000 f814 	bl	80038b6 <UART_WaitOnFlagUntilTimeout>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e006      	b.n	80038ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	e000      	b.n	80038ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3720      	adds	r7, #32
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b086      	sub	sp, #24
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	4613      	mov	r3, r2
 80038c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038c6:	e03b      	b.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ce:	d037      	beq.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d0:	f7fd fedc 	bl	800168c <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	6a3a      	ldr	r2, [r7, #32]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d302      	bcc.n	80038e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80038e0:	6a3b      	ldr	r3, [r7, #32]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e03a      	b.n	8003960 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d023      	beq.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b80      	cmp	r3, #128	@ 0x80
 80038fc:	d020      	beq.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2b40      	cmp	r3, #64	@ 0x40
 8003902:	d01d      	beq.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0308 	and.w	r3, r3, #8
 800390e:	2b08      	cmp	r3, #8
 8003910:	d116      	bne.n	8003940 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f81d 	bl	8003968 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2208      	movs	r2, #8
 8003932:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e00f      	b.n	8003960 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4013      	ands	r3, r2
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	429a      	cmp	r2, r3
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	461a      	mov	r2, r3
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	429a      	cmp	r2, r3
 800395c:	d0b4      	beq.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003968:	b480      	push	{r7}
 800396a:	b095      	sub	sp, #84	@ 0x54
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	330c      	adds	r3, #12
 8003976:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800397a:	e853 3f00 	ldrex	r3, [r3]
 800397e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003982:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	330c      	adds	r3, #12
 800398e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003990:	643a      	str	r2, [r7, #64]	@ 0x40
 8003992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003994:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003996:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003998:	e841 2300 	strex	r3, r2, [r1]
 800399c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800399e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1e5      	bne.n	8003970 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	3314      	adds	r3, #20
 80039aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	e853 3f00 	ldrex	r3, [r3]
 80039b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f023 0301 	bic.w	r3, r3, #1
 80039ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	3314      	adds	r3, #20
 80039c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039cc:	e841 2300 	strex	r3, r2, [r1]
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1e5      	bne.n	80039a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d119      	bne.n	8003a14 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	330c      	adds	r3, #12
 80039e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	e853 3f00 	ldrex	r3, [r3]
 80039ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f023 0310 	bic.w	r3, r3, #16
 80039f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	330c      	adds	r3, #12
 80039fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a00:	61ba      	str	r2, [r7, #24]
 8003a02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a04:	6979      	ldr	r1, [r7, #20]
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	e841 2300 	strex	r3, r2, [r1]
 8003a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1e5      	bne.n	80039e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2220      	movs	r2, #32
 8003a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a22:	bf00      	nop
 8003a24:	3754      	adds	r7, #84	@ 0x54
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr

08003a2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	431a      	orrs	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003a66:	f023 030c 	bic.w	r3, r3, #12
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	68b9      	ldr	r1, [r7, #8]
 8003a70:	430b      	orrs	r3, r1
 8003a72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699a      	ldr	r2, [r3, #24]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8003b40 <UART_SetConfig+0x114>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d103      	bne.n	8003a9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a94:	f7ff fc74 	bl	8003380 <HAL_RCC_GetPCLK2Freq>
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	e002      	b.n	8003aa2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a9c:	f7ff fc5c 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8003aa0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	009a      	lsls	r2, r3, #2
 8003aac:	441a      	add	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab8:	4a22      	ldr	r2, [pc, #136]	@ (8003b44 <UART_SetConfig+0x118>)
 8003aba:	fba2 2303 	umull	r2, r3, r2, r3
 8003abe:	095b      	lsrs	r3, r3, #5
 8003ac0:	0119      	lsls	r1, r3, #4
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	009a      	lsls	r2, r3, #2
 8003acc:	441a      	add	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8003b44 <UART_SetConfig+0x118>)
 8003ada:	fba3 0302 	umull	r0, r3, r3, r2
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	2064      	movs	r0, #100	@ 0x64
 8003ae2:	fb00 f303 	mul.w	r3, r0, r3
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	011b      	lsls	r3, r3, #4
 8003aea:	3332      	adds	r3, #50	@ 0x32
 8003aec:	4a15      	ldr	r2, [pc, #84]	@ (8003b44 <UART_SetConfig+0x118>)
 8003aee:	fba2 2303 	umull	r2, r3, r2, r3
 8003af2:	095b      	lsrs	r3, r3, #5
 8003af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003af8:	4419      	add	r1, r3
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	009a      	lsls	r2, r3, #2
 8003b04:	441a      	add	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b10:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <UART_SetConfig+0x118>)
 8003b12:	fba3 0302 	umull	r0, r3, r3, r2
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	2064      	movs	r0, #100	@ 0x64
 8003b1a:	fb00 f303 	mul.w	r3, r0, r3
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	3332      	adds	r3, #50	@ 0x32
 8003b24:	4a07      	ldr	r2, [pc, #28]	@ (8003b44 <UART_SetConfig+0x118>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	f003 020f 	and.w	r2, r3, #15
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	440a      	add	r2, r1
 8003b36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40013800 	.word	0x40013800
 8003b44:	51eb851f 	.word	0x51eb851f

08003b48 <std>:
 8003b48:	2300      	movs	r3, #0
 8003b4a:	b510      	push	{r4, lr}
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b56:	6083      	str	r3, [r0, #8]
 8003b58:	8181      	strh	r1, [r0, #12]
 8003b5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b5c:	81c2      	strh	r2, [r0, #14]
 8003b5e:	6183      	str	r3, [r0, #24]
 8003b60:	4619      	mov	r1, r3
 8003b62:	2208      	movs	r2, #8
 8003b64:	305c      	adds	r0, #92	@ 0x5c
 8003b66:	f000 f906 	bl	8003d76 <memset>
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba0 <std+0x58>)
 8003b6c:	6224      	str	r4, [r4, #32]
 8003b6e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba4 <std+0x5c>)
 8003b72:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba8 <std+0x60>)
 8003b76:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b78:	4b0c      	ldr	r3, [pc, #48]	@ (8003bac <std+0x64>)
 8003b7a:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003bb0 <std+0x68>)
 8003b7e:	429c      	cmp	r4, r3
 8003b80:	d006      	beq.n	8003b90 <std+0x48>
 8003b82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b86:	4294      	cmp	r4, r2
 8003b88:	d002      	beq.n	8003b90 <std+0x48>
 8003b8a:	33d0      	adds	r3, #208	@ 0xd0
 8003b8c:	429c      	cmp	r4, r3
 8003b8e:	d105      	bne.n	8003b9c <std+0x54>
 8003b90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b98:	f000 b966 	b.w	8003e68 <__retarget_lock_init_recursive>
 8003b9c:	bd10      	pop	{r4, pc}
 8003b9e:	bf00      	nop
 8003ba0:	08003cf1 	.word	0x08003cf1
 8003ba4:	08003d13 	.word	0x08003d13
 8003ba8:	08003d4b 	.word	0x08003d4b
 8003bac:	08003d6f 	.word	0x08003d6f
 8003bb0:	20000340 	.word	0x20000340

08003bb4 <stdio_exit_handler>:
 8003bb4:	4a02      	ldr	r2, [pc, #8]	@ (8003bc0 <stdio_exit_handler+0xc>)
 8003bb6:	4903      	ldr	r1, [pc, #12]	@ (8003bc4 <stdio_exit_handler+0x10>)
 8003bb8:	4803      	ldr	r0, [pc, #12]	@ (8003bc8 <stdio_exit_handler+0x14>)
 8003bba:	f000 b869 	b.w	8003c90 <_fwalk_sglue>
 8003bbe:	bf00      	nop
 8003bc0:	2000000c 	.word	0x2000000c
 8003bc4:	080046fd 	.word	0x080046fd
 8003bc8:	2000001c 	.word	0x2000001c

08003bcc <cleanup_stdio>:
 8003bcc:	6841      	ldr	r1, [r0, #4]
 8003bce:	4b0c      	ldr	r3, [pc, #48]	@ (8003c00 <cleanup_stdio+0x34>)
 8003bd0:	b510      	push	{r4, lr}
 8003bd2:	4299      	cmp	r1, r3
 8003bd4:	4604      	mov	r4, r0
 8003bd6:	d001      	beq.n	8003bdc <cleanup_stdio+0x10>
 8003bd8:	f000 fd90 	bl	80046fc <_fflush_r>
 8003bdc:	68a1      	ldr	r1, [r4, #8]
 8003bde:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <cleanup_stdio+0x38>)
 8003be0:	4299      	cmp	r1, r3
 8003be2:	d002      	beq.n	8003bea <cleanup_stdio+0x1e>
 8003be4:	4620      	mov	r0, r4
 8003be6:	f000 fd89 	bl	80046fc <_fflush_r>
 8003bea:	68e1      	ldr	r1, [r4, #12]
 8003bec:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <cleanup_stdio+0x3c>)
 8003bee:	4299      	cmp	r1, r3
 8003bf0:	d004      	beq.n	8003bfc <cleanup_stdio+0x30>
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bf8:	f000 bd80 	b.w	80046fc <_fflush_r>
 8003bfc:	bd10      	pop	{r4, pc}
 8003bfe:	bf00      	nop
 8003c00:	20000340 	.word	0x20000340
 8003c04:	200003a8 	.word	0x200003a8
 8003c08:	20000410 	.word	0x20000410

08003c0c <global_stdio_init.part.0>:
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <global_stdio_init.part.0+0x30>)
 8003c10:	4c0b      	ldr	r4, [pc, #44]	@ (8003c40 <global_stdio_init.part.0+0x34>)
 8003c12:	4a0c      	ldr	r2, [pc, #48]	@ (8003c44 <global_stdio_init.part.0+0x38>)
 8003c14:	4620      	mov	r0, r4
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	2104      	movs	r1, #4
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f7ff ff94 	bl	8003b48 <std>
 8003c20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c24:	2201      	movs	r2, #1
 8003c26:	2109      	movs	r1, #9
 8003c28:	f7ff ff8e 	bl	8003b48 <std>
 8003c2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c30:	2202      	movs	r2, #2
 8003c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c36:	2112      	movs	r1, #18
 8003c38:	f7ff bf86 	b.w	8003b48 <std>
 8003c3c:	20000478 	.word	0x20000478
 8003c40:	20000340 	.word	0x20000340
 8003c44:	08003bb5 	.word	0x08003bb5

08003c48 <__sfp_lock_acquire>:
 8003c48:	4801      	ldr	r0, [pc, #4]	@ (8003c50 <__sfp_lock_acquire+0x8>)
 8003c4a:	f000 b90e 	b.w	8003e6a <__retarget_lock_acquire_recursive>
 8003c4e:	bf00      	nop
 8003c50:	20000481 	.word	0x20000481

08003c54 <__sfp_lock_release>:
 8003c54:	4801      	ldr	r0, [pc, #4]	@ (8003c5c <__sfp_lock_release+0x8>)
 8003c56:	f000 b909 	b.w	8003e6c <__retarget_lock_release_recursive>
 8003c5a:	bf00      	nop
 8003c5c:	20000481 	.word	0x20000481

08003c60 <__sinit>:
 8003c60:	b510      	push	{r4, lr}
 8003c62:	4604      	mov	r4, r0
 8003c64:	f7ff fff0 	bl	8003c48 <__sfp_lock_acquire>
 8003c68:	6a23      	ldr	r3, [r4, #32]
 8003c6a:	b11b      	cbz	r3, 8003c74 <__sinit+0x14>
 8003c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c70:	f7ff bff0 	b.w	8003c54 <__sfp_lock_release>
 8003c74:	4b04      	ldr	r3, [pc, #16]	@ (8003c88 <__sinit+0x28>)
 8003c76:	6223      	str	r3, [r4, #32]
 8003c78:	4b04      	ldr	r3, [pc, #16]	@ (8003c8c <__sinit+0x2c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1f5      	bne.n	8003c6c <__sinit+0xc>
 8003c80:	f7ff ffc4 	bl	8003c0c <global_stdio_init.part.0>
 8003c84:	e7f2      	b.n	8003c6c <__sinit+0xc>
 8003c86:	bf00      	nop
 8003c88:	08003bcd 	.word	0x08003bcd
 8003c8c:	20000478 	.word	0x20000478

08003c90 <_fwalk_sglue>:
 8003c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c94:	4607      	mov	r7, r0
 8003c96:	4688      	mov	r8, r1
 8003c98:	4614      	mov	r4, r2
 8003c9a:	2600      	movs	r6, #0
 8003c9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ca0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ca4:	d505      	bpl.n	8003cb2 <_fwalk_sglue+0x22>
 8003ca6:	6824      	ldr	r4, [r4, #0]
 8003ca8:	2c00      	cmp	r4, #0
 8003caa:	d1f7      	bne.n	8003c9c <_fwalk_sglue+0xc>
 8003cac:	4630      	mov	r0, r6
 8003cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cb2:	89ab      	ldrh	r3, [r5, #12]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d907      	bls.n	8003cc8 <_fwalk_sglue+0x38>
 8003cb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	d003      	beq.n	8003cc8 <_fwalk_sglue+0x38>
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	47c0      	blx	r8
 8003cc6:	4306      	orrs	r6, r0
 8003cc8:	3568      	adds	r5, #104	@ 0x68
 8003cca:	e7e9      	b.n	8003ca0 <_fwalk_sglue+0x10>

08003ccc <iprintf>:
 8003ccc:	b40f      	push	{r0, r1, r2, r3}
 8003cce:	b507      	push	{r0, r1, r2, lr}
 8003cd0:	4906      	ldr	r1, [pc, #24]	@ (8003cec <iprintf+0x20>)
 8003cd2:	ab04      	add	r3, sp, #16
 8003cd4:	6808      	ldr	r0, [r1, #0]
 8003cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cda:	6881      	ldr	r1, [r0, #8]
 8003cdc:	9301      	str	r3, [sp, #4]
 8003cde:	f000 f9e5 	bl	80040ac <_vfiprintf_r>
 8003ce2:	b003      	add	sp, #12
 8003ce4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ce8:	b004      	add	sp, #16
 8003cea:	4770      	bx	lr
 8003cec:	20000018 	.word	0x20000018

08003cf0 <__sread>:
 8003cf0:	b510      	push	{r4, lr}
 8003cf2:	460c      	mov	r4, r1
 8003cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf8:	f000 f868 	bl	8003dcc <_read_r>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	bfab      	itete	ge
 8003d00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003d02:	89a3      	ldrhlt	r3, [r4, #12]
 8003d04:	181b      	addge	r3, r3, r0
 8003d06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003d0a:	bfac      	ite	ge
 8003d0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003d0e:	81a3      	strhlt	r3, [r4, #12]
 8003d10:	bd10      	pop	{r4, pc}

08003d12 <__swrite>:
 8003d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d16:	461f      	mov	r7, r3
 8003d18:	898b      	ldrh	r3, [r1, #12]
 8003d1a:	4605      	mov	r5, r0
 8003d1c:	05db      	lsls	r3, r3, #23
 8003d1e:	460c      	mov	r4, r1
 8003d20:	4616      	mov	r6, r2
 8003d22:	d505      	bpl.n	8003d30 <__swrite+0x1e>
 8003d24:	2302      	movs	r3, #2
 8003d26:	2200      	movs	r2, #0
 8003d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d2c:	f000 f83c 	bl	8003da8 <_lseek_r>
 8003d30:	89a3      	ldrh	r3, [r4, #12]
 8003d32:	4632      	mov	r2, r6
 8003d34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d38:	81a3      	strh	r3, [r4, #12]
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	463b      	mov	r3, r7
 8003d3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d46:	f000 b853 	b.w	8003df0 <_write_r>

08003d4a <__sseek>:
 8003d4a:	b510      	push	{r4, lr}
 8003d4c:	460c      	mov	r4, r1
 8003d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d52:	f000 f829 	bl	8003da8 <_lseek_r>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	89a3      	ldrh	r3, [r4, #12]
 8003d5a:	bf15      	itete	ne
 8003d5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d66:	81a3      	strheq	r3, [r4, #12]
 8003d68:	bf18      	it	ne
 8003d6a:	81a3      	strhne	r3, [r4, #12]
 8003d6c:	bd10      	pop	{r4, pc}

08003d6e <__sclose>:
 8003d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d72:	f000 b809 	b.w	8003d88 <_close_r>

08003d76 <memset>:
 8003d76:	4603      	mov	r3, r0
 8003d78:	4402      	add	r2, r0
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d100      	bne.n	8003d80 <memset+0xa>
 8003d7e:	4770      	bx	lr
 8003d80:	f803 1b01 	strb.w	r1, [r3], #1
 8003d84:	e7f9      	b.n	8003d7a <memset+0x4>
	...

08003d88 <_close_r>:
 8003d88:	b538      	push	{r3, r4, r5, lr}
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	4d05      	ldr	r5, [pc, #20]	@ (8003da4 <_close_r+0x1c>)
 8003d8e:	4604      	mov	r4, r0
 8003d90:	4608      	mov	r0, r1
 8003d92:	602b      	str	r3, [r5, #0]
 8003d94:	f7fd faeb 	bl	800136e <_close>
 8003d98:	1c43      	adds	r3, r0, #1
 8003d9a:	d102      	bne.n	8003da2 <_close_r+0x1a>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	b103      	cbz	r3, 8003da2 <_close_r+0x1a>
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	2000047c 	.word	0x2000047c

08003da8 <_lseek_r>:
 8003da8:	b538      	push	{r3, r4, r5, lr}
 8003daa:	4604      	mov	r4, r0
 8003dac:	4608      	mov	r0, r1
 8003dae:	4611      	mov	r1, r2
 8003db0:	2200      	movs	r2, #0
 8003db2:	4d05      	ldr	r5, [pc, #20]	@ (8003dc8 <_lseek_r+0x20>)
 8003db4:	602a      	str	r2, [r5, #0]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f7fd fafd 	bl	80013b6 <_lseek>
 8003dbc:	1c43      	adds	r3, r0, #1
 8003dbe:	d102      	bne.n	8003dc6 <_lseek_r+0x1e>
 8003dc0:	682b      	ldr	r3, [r5, #0]
 8003dc2:	b103      	cbz	r3, 8003dc6 <_lseek_r+0x1e>
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	2000047c 	.word	0x2000047c

08003dcc <_read_r>:
 8003dcc:	b538      	push	{r3, r4, r5, lr}
 8003dce:	4604      	mov	r4, r0
 8003dd0:	4608      	mov	r0, r1
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	4d05      	ldr	r5, [pc, #20]	@ (8003dec <_read_r+0x20>)
 8003dd8:	602a      	str	r2, [r5, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	f7fd faaa 	bl	8001334 <_read>
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d102      	bne.n	8003dea <_read_r+0x1e>
 8003de4:	682b      	ldr	r3, [r5, #0]
 8003de6:	b103      	cbz	r3, 8003dea <_read_r+0x1e>
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	bd38      	pop	{r3, r4, r5, pc}
 8003dec:	2000047c 	.word	0x2000047c

08003df0 <_write_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	4604      	mov	r4, r0
 8003df4:	4608      	mov	r0, r1
 8003df6:	4611      	mov	r1, r2
 8003df8:	2200      	movs	r2, #0
 8003dfa:	4d05      	ldr	r5, [pc, #20]	@ (8003e10 <_write_r+0x20>)
 8003dfc:	602a      	str	r2, [r5, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7fd fbaa 	bl	8001558 <_write>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_write_r+0x1e>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_write_r+0x1e>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	2000047c 	.word	0x2000047c

08003e14 <__errno>:
 8003e14:	4b01      	ldr	r3, [pc, #4]	@ (8003e1c <__errno+0x8>)
 8003e16:	6818      	ldr	r0, [r3, #0]
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	20000018 	.word	0x20000018

08003e20 <__libc_init_array>:
 8003e20:	b570      	push	{r4, r5, r6, lr}
 8003e22:	2600      	movs	r6, #0
 8003e24:	4d0c      	ldr	r5, [pc, #48]	@ (8003e58 <__libc_init_array+0x38>)
 8003e26:	4c0d      	ldr	r4, [pc, #52]	@ (8003e5c <__libc_init_array+0x3c>)
 8003e28:	1b64      	subs	r4, r4, r5
 8003e2a:	10a4      	asrs	r4, r4, #2
 8003e2c:	42a6      	cmp	r6, r4
 8003e2e:	d109      	bne.n	8003e44 <__libc_init_array+0x24>
 8003e30:	f000 fdc2 	bl	80049b8 <_init>
 8003e34:	2600      	movs	r6, #0
 8003e36:	4d0a      	ldr	r5, [pc, #40]	@ (8003e60 <__libc_init_array+0x40>)
 8003e38:	4c0a      	ldr	r4, [pc, #40]	@ (8003e64 <__libc_init_array+0x44>)
 8003e3a:	1b64      	subs	r4, r4, r5
 8003e3c:	10a4      	asrs	r4, r4, #2
 8003e3e:	42a6      	cmp	r6, r4
 8003e40:	d105      	bne.n	8003e4e <__libc_init_array+0x2e>
 8003e42:	bd70      	pop	{r4, r5, r6, pc}
 8003e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e48:	4798      	blx	r3
 8003e4a:	3601      	adds	r6, #1
 8003e4c:	e7ee      	b.n	8003e2c <__libc_init_array+0xc>
 8003e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e52:	4798      	blx	r3
 8003e54:	3601      	adds	r6, #1
 8003e56:	e7f2      	b.n	8003e3e <__libc_init_array+0x1e>
 8003e58:	08004a58 	.word	0x08004a58
 8003e5c:	08004a58 	.word	0x08004a58
 8003e60:	08004a58 	.word	0x08004a58
 8003e64:	08004a5c 	.word	0x08004a5c

08003e68 <__retarget_lock_init_recursive>:
 8003e68:	4770      	bx	lr

08003e6a <__retarget_lock_acquire_recursive>:
 8003e6a:	4770      	bx	lr

08003e6c <__retarget_lock_release_recursive>:
 8003e6c:	4770      	bx	lr
	...

08003e70 <_free_r>:
 8003e70:	b538      	push	{r3, r4, r5, lr}
 8003e72:	4605      	mov	r5, r0
 8003e74:	2900      	cmp	r1, #0
 8003e76:	d040      	beq.n	8003efa <_free_r+0x8a>
 8003e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e7c:	1f0c      	subs	r4, r1, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	bfb8      	it	lt
 8003e82:	18e4      	addlt	r4, r4, r3
 8003e84:	f000 f8de 	bl	8004044 <__malloc_lock>
 8003e88:	4a1c      	ldr	r2, [pc, #112]	@ (8003efc <_free_r+0x8c>)
 8003e8a:	6813      	ldr	r3, [r2, #0]
 8003e8c:	b933      	cbnz	r3, 8003e9c <_free_r+0x2c>
 8003e8e:	6063      	str	r3, [r4, #4]
 8003e90:	6014      	str	r4, [r2, #0]
 8003e92:	4628      	mov	r0, r5
 8003e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e98:	f000 b8da 	b.w	8004050 <__malloc_unlock>
 8003e9c:	42a3      	cmp	r3, r4
 8003e9e:	d908      	bls.n	8003eb2 <_free_r+0x42>
 8003ea0:	6820      	ldr	r0, [r4, #0]
 8003ea2:	1821      	adds	r1, r4, r0
 8003ea4:	428b      	cmp	r3, r1
 8003ea6:	bf01      	itttt	eq
 8003ea8:	6819      	ldreq	r1, [r3, #0]
 8003eaa:	685b      	ldreq	r3, [r3, #4]
 8003eac:	1809      	addeq	r1, r1, r0
 8003eae:	6021      	streq	r1, [r4, #0]
 8003eb0:	e7ed      	b.n	8003e8e <_free_r+0x1e>
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	b10b      	cbz	r3, 8003ebc <_free_r+0x4c>
 8003eb8:	42a3      	cmp	r3, r4
 8003eba:	d9fa      	bls.n	8003eb2 <_free_r+0x42>
 8003ebc:	6811      	ldr	r1, [r2, #0]
 8003ebe:	1850      	adds	r0, r2, r1
 8003ec0:	42a0      	cmp	r0, r4
 8003ec2:	d10b      	bne.n	8003edc <_free_r+0x6c>
 8003ec4:	6820      	ldr	r0, [r4, #0]
 8003ec6:	4401      	add	r1, r0
 8003ec8:	1850      	adds	r0, r2, r1
 8003eca:	4283      	cmp	r3, r0
 8003ecc:	6011      	str	r1, [r2, #0]
 8003ece:	d1e0      	bne.n	8003e92 <_free_r+0x22>
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	4408      	add	r0, r1
 8003ed6:	6010      	str	r0, [r2, #0]
 8003ed8:	6053      	str	r3, [r2, #4]
 8003eda:	e7da      	b.n	8003e92 <_free_r+0x22>
 8003edc:	d902      	bls.n	8003ee4 <_free_r+0x74>
 8003ede:	230c      	movs	r3, #12
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	e7d6      	b.n	8003e92 <_free_r+0x22>
 8003ee4:	6820      	ldr	r0, [r4, #0]
 8003ee6:	1821      	adds	r1, r4, r0
 8003ee8:	428b      	cmp	r3, r1
 8003eea:	bf01      	itttt	eq
 8003eec:	6819      	ldreq	r1, [r3, #0]
 8003eee:	685b      	ldreq	r3, [r3, #4]
 8003ef0:	1809      	addeq	r1, r1, r0
 8003ef2:	6021      	streq	r1, [r4, #0]
 8003ef4:	6063      	str	r3, [r4, #4]
 8003ef6:	6054      	str	r4, [r2, #4]
 8003ef8:	e7cb      	b.n	8003e92 <_free_r+0x22>
 8003efa:	bd38      	pop	{r3, r4, r5, pc}
 8003efc:	20000488 	.word	0x20000488

08003f00 <sbrk_aligned>:
 8003f00:	b570      	push	{r4, r5, r6, lr}
 8003f02:	4e0f      	ldr	r6, [pc, #60]	@ (8003f40 <sbrk_aligned+0x40>)
 8003f04:	460c      	mov	r4, r1
 8003f06:	6831      	ldr	r1, [r6, #0]
 8003f08:	4605      	mov	r5, r0
 8003f0a:	b911      	cbnz	r1, 8003f12 <sbrk_aligned+0x12>
 8003f0c:	f000 fcb2 	bl	8004874 <_sbrk_r>
 8003f10:	6030      	str	r0, [r6, #0]
 8003f12:	4621      	mov	r1, r4
 8003f14:	4628      	mov	r0, r5
 8003f16:	f000 fcad 	bl	8004874 <_sbrk_r>
 8003f1a:	1c43      	adds	r3, r0, #1
 8003f1c:	d103      	bne.n	8003f26 <sbrk_aligned+0x26>
 8003f1e:	f04f 34ff 	mov.w	r4, #4294967295
 8003f22:	4620      	mov	r0, r4
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	1cc4      	adds	r4, r0, #3
 8003f28:	f024 0403 	bic.w	r4, r4, #3
 8003f2c:	42a0      	cmp	r0, r4
 8003f2e:	d0f8      	beq.n	8003f22 <sbrk_aligned+0x22>
 8003f30:	1a21      	subs	r1, r4, r0
 8003f32:	4628      	mov	r0, r5
 8003f34:	f000 fc9e 	bl	8004874 <_sbrk_r>
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d1f2      	bne.n	8003f22 <sbrk_aligned+0x22>
 8003f3c:	e7ef      	b.n	8003f1e <sbrk_aligned+0x1e>
 8003f3e:	bf00      	nop
 8003f40:	20000484 	.word	0x20000484

08003f44 <_malloc_r>:
 8003f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f48:	1ccd      	adds	r5, r1, #3
 8003f4a:	f025 0503 	bic.w	r5, r5, #3
 8003f4e:	3508      	adds	r5, #8
 8003f50:	2d0c      	cmp	r5, #12
 8003f52:	bf38      	it	cc
 8003f54:	250c      	movcc	r5, #12
 8003f56:	2d00      	cmp	r5, #0
 8003f58:	4606      	mov	r6, r0
 8003f5a:	db01      	blt.n	8003f60 <_malloc_r+0x1c>
 8003f5c:	42a9      	cmp	r1, r5
 8003f5e:	d904      	bls.n	8003f6a <_malloc_r+0x26>
 8003f60:	230c      	movs	r3, #12
 8003f62:	6033      	str	r3, [r6, #0]
 8003f64:	2000      	movs	r0, #0
 8003f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004040 <_malloc_r+0xfc>
 8003f6e:	f000 f869 	bl	8004044 <__malloc_lock>
 8003f72:	f8d8 3000 	ldr.w	r3, [r8]
 8003f76:	461c      	mov	r4, r3
 8003f78:	bb44      	cbnz	r4, 8003fcc <_malloc_r+0x88>
 8003f7a:	4629      	mov	r1, r5
 8003f7c:	4630      	mov	r0, r6
 8003f7e:	f7ff ffbf 	bl	8003f00 <sbrk_aligned>
 8003f82:	1c43      	adds	r3, r0, #1
 8003f84:	4604      	mov	r4, r0
 8003f86:	d158      	bne.n	800403a <_malloc_r+0xf6>
 8003f88:	f8d8 4000 	ldr.w	r4, [r8]
 8003f8c:	4627      	mov	r7, r4
 8003f8e:	2f00      	cmp	r7, #0
 8003f90:	d143      	bne.n	800401a <_malloc_r+0xd6>
 8003f92:	2c00      	cmp	r4, #0
 8003f94:	d04b      	beq.n	800402e <_malloc_r+0xea>
 8003f96:	6823      	ldr	r3, [r4, #0]
 8003f98:	4639      	mov	r1, r7
 8003f9a:	4630      	mov	r0, r6
 8003f9c:	eb04 0903 	add.w	r9, r4, r3
 8003fa0:	f000 fc68 	bl	8004874 <_sbrk_r>
 8003fa4:	4581      	cmp	r9, r0
 8003fa6:	d142      	bne.n	800402e <_malloc_r+0xea>
 8003fa8:	6821      	ldr	r1, [r4, #0]
 8003faa:	4630      	mov	r0, r6
 8003fac:	1a6d      	subs	r5, r5, r1
 8003fae:	4629      	mov	r1, r5
 8003fb0:	f7ff ffa6 	bl	8003f00 <sbrk_aligned>
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	d03a      	beq.n	800402e <_malloc_r+0xea>
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	442b      	add	r3, r5
 8003fbc:	6023      	str	r3, [r4, #0]
 8003fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	bb62      	cbnz	r2, 8004020 <_malloc_r+0xdc>
 8003fc6:	f8c8 7000 	str.w	r7, [r8]
 8003fca:	e00f      	b.n	8003fec <_malloc_r+0xa8>
 8003fcc:	6822      	ldr	r2, [r4, #0]
 8003fce:	1b52      	subs	r2, r2, r5
 8003fd0:	d420      	bmi.n	8004014 <_malloc_r+0xd0>
 8003fd2:	2a0b      	cmp	r2, #11
 8003fd4:	d917      	bls.n	8004006 <_malloc_r+0xc2>
 8003fd6:	1961      	adds	r1, r4, r5
 8003fd8:	42a3      	cmp	r3, r4
 8003fda:	6025      	str	r5, [r4, #0]
 8003fdc:	bf18      	it	ne
 8003fde:	6059      	strne	r1, [r3, #4]
 8003fe0:	6863      	ldr	r3, [r4, #4]
 8003fe2:	bf08      	it	eq
 8003fe4:	f8c8 1000 	streq.w	r1, [r8]
 8003fe8:	5162      	str	r2, [r4, r5]
 8003fea:	604b      	str	r3, [r1, #4]
 8003fec:	4630      	mov	r0, r6
 8003fee:	f000 f82f 	bl	8004050 <__malloc_unlock>
 8003ff2:	f104 000b 	add.w	r0, r4, #11
 8003ff6:	1d23      	adds	r3, r4, #4
 8003ff8:	f020 0007 	bic.w	r0, r0, #7
 8003ffc:	1ac2      	subs	r2, r0, r3
 8003ffe:	bf1c      	itt	ne
 8004000:	1a1b      	subne	r3, r3, r0
 8004002:	50a3      	strne	r3, [r4, r2]
 8004004:	e7af      	b.n	8003f66 <_malloc_r+0x22>
 8004006:	6862      	ldr	r2, [r4, #4]
 8004008:	42a3      	cmp	r3, r4
 800400a:	bf0c      	ite	eq
 800400c:	f8c8 2000 	streq.w	r2, [r8]
 8004010:	605a      	strne	r2, [r3, #4]
 8004012:	e7eb      	b.n	8003fec <_malloc_r+0xa8>
 8004014:	4623      	mov	r3, r4
 8004016:	6864      	ldr	r4, [r4, #4]
 8004018:	e7ae      	b.n	8003f78 <_malloc_r+0x34>
 800401a:	463c      	mov	r4, r7
 800401c:	687f      	ldr	r7, [r7, #4]
 800401e:	e7b6      	b.n	8003f8e <_malloc_r+0x4a>
 8004020:	461a      	mov	r2, r3
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	42a3      	cmp	r3, r4
 8004026:	d1fb      	bne.n	8004020 <_malloc_r+0xdc>
 8004028:	2300      	movs	r3, #0
 800402a:	6053      	str	r3, [r2, #4]
 800402c:	e7de      	b.n	8003fec <_malloc_r+0xa8>
 800402e:	230c      	movs	r3, #12
 8004030:	4630      	mov	r0, r6
 8004032:	6033      	str	r3, [r6, #0]
 8004034:	f000 f80c 	bl	8004050 <__malloc_unlock>
 8004038:	e794      	b.n	8003f64 <_malloc_r+0x20>
 800403a:	6005      	str	r5, [r0, #0]
 800403c:	e7d6      	b.n	8003fec <_malloc_r+0xa8>
 800403e:	bf00      	nop
 8004040:	20000488 	.word	0x20000488

08004044 <__malloc_lock>:
 8004044:	4801      	ldr	r0, [pc, #4]	@ (800404c <__malloc_lock+0x8>)
 8004046:	f7ff bf10 	b.w	8003e6a <__retarget_lock_acquire_recursive>
 800404a:	bf00      	nop
 800404c:	20000480 	.word	0x20000480

08004050 <__malloc_unlock>:
 8004050:	4801      	ldr	r0, [pc, #4]	@ (8004058 <__malloc_unlock+0x8>)
 8004052:	f7ff bf0b 	b.w	8003e6c <__retarget_lock_release_recursive>
 8004056:	bf00      	nop
 8004058:	20000480 	.word	0x20000480

0800405c <__sfputc_r>:
 800405c:	6893      	ldr	r3, [r2, #8]
 800405e:	b410      	push	{r4}
 8004060:	3b01      	subs	r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	6093      	str	r3, [r2, #8]
 8004066:	da07      	bge.n	8004078 <__sfputc_r+0x1c>
 8004068:	6994      	ldr	r4, [r2, #24]
 800406a:	42a3      	cmp	r3, r4
 800406c:	db01      	blt.n	8004072 <__sfputc_r+0x16>
 800406e:	290a      	cmp	r1, #10
 8004070:	d102      	bne.n	8004078 <__sfputc_r+0x1c>
 8004072:	bc10      	pop	{r4}
 8004074:	f000 bb6a 	b.w	800474c <__swbuf_r>
 8004078:	6813      	ldr	r3, [r2, #0]
 800407a:	1c58      	adds	r0, r3, #1
 800407c:	6010      	str	r0, [r2, #0]
 800407e:	7019      	strb	r1, [r3, #0]
 8004080:	4608      	mov	r0, r1
 8004082:	bc10      	pop	{r4}
 8004084:	4770      	bx	lr

08004086 <__sfputs_r>:
 8004086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004088:	4606      	mov	r6, r0
 800408a:	460f      	mov	r7, r1
 800408c:	4614      	mov	r4, r2
 800408e:	18d5      	adds	r5, r2, r3
 8004090:	42ac      	cmp	r4, r5
 8004092:	d101      	bne.n	8004098 <__sfputs_r+0x12>
 8004094:	2000      	movs	r0, #0
 8004096:	e007      	b.n	80040a8 <__sfputs_r+0x22>
 8004098:	463a      	mov	r2, r7
 800409a:	4630      	mov	r0, r6
 800409c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a0:	f7ff ffdc 	bl	800405c <__sfputc_r>
 80040a4:	1c43      	adds	r3, r0, #1
 80040a6:	d1f3      	bne.n	8004090 <__sfputs_r+0xa>
 80040a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040ac <_vfiprintf_r>:
 80040ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b0:	460d      	mov	r5, r1
 80040b2:	4614      	mov	r4, r2
 80040b4:	4698      	mov	r8, r3
 80040b6:	4606      	mov	r6, r0
 80040b8:	b09d      	sub	sp, #116	@ 0x74
 80040ba:	b118      	cbz	r0, 80040c4 <_vfiprintf_r+0x18>
 80040bc:	6a03      	ldr	r3, [r0, #32]
 80040be:	b90b      	cbnz	r3, 80040c4 <_vfiprintf_r+0x18>
 80040c0:	f7ff fdce 	bl	8003c60 <__sinit>
 80040c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040c6:	07d9      	lsls	r1, r3, #31
 80040c8:	d405      	bmi.n	80040d6 <_vfiprintf_r+0x2a>
 80040ca:	89ab      	ldrh	r3, [r5, #12]
 80040cc:	059a      	lsls	r2, r3, #22
 80040ce:	d402      	bmi.n	80040d6 <_vfiprintf_r+0x2a>
 80040d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040d2:	f7ff feca 	bl	8003e6a <__retarget_lock_acquire_recursive>
 80040d6:	89ab      	ldrh	r3, [r5, #12]
 80040d8:	071b      	lsls	r3, r3, #28
 80040da:	d501      	bpl.n	80040e0 <_vfiprintf_r+0x34>
 80040dc:	692b      	ldr	r3, [r5, #16]
 80040de:	b99b      	cbnz	r3, 8004108 <_vfiprintf_r+0x5c>
 80040e0:	4629      	mov	r1, r5
 80040e2:	4630      	mov	r0, r6
 80040e4:	f000 fb70 	bl	80047c8 <__swsetup_r>
 80040e8:	b170      	cbz	r0, 8004108 <_vfiprintf_r+0x5c>
 80040ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040ec:	07dc      	lsls	r4, r3, #31
 80040ee:	d504      	bpl.n	80040fa <_vfiprintf_r+0x4e>
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	b01d      	add	sp, #116	@ 0x74
 80040f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040fa:	89ab      	ldrh	r3, [r5, #12]
 80040fc:	0598      	lsls	r0, r3, #22
 80040fe:	d4f7      	bmi.n	80040f0 <_vfiprintf_r+0x44>
 8004100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004102:	f7ff feb3 	bl	8003e6c <__retarget_lock_release_recursive>
 8004106:	e7f3      	b.n	80040f0 <_vfiprintf_r+0x44>
 8004108:	2300      	movs	r3, #0
 800410a:	9309      	str	r3, [sp, #36]	@ 0x24
 800410c:	2320      	movs	r3, #32
 800410e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004112:	2330      	movs	r3, #48	@ 0x30
 8004114:	f04f 0901 	mov.w	r9, #1
 8004118:	f8cd 800c 	str.w	r8, [sp, #12]
 800411c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80042c8 <_vfiprintf_r+0x21c>
 8004120:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004124:	4623      	mov	r3, r4
 8004126:	469a      	mov	sl, r3
 8004128:	f813 2b01 	ldrb.w	r2, [r3], #1
 800412c:	b10a      	cbz	r2, 8004132 <_vfiprintf_r+0x86>
 800412e:	2a25      	cmp	r2, #37	@ 0x25
 8004130:	d1f9      	bne.n	8004126 <_vfiprintf_r+0x7a>
 8004132:	ebba 0b04 	subs.w	fp, sl, r4
 8004136:	d00b      	beq.n	8004150 <_vfiprintf_r+0xa4>
 8004138:	465b      	mov	r3, fp
 800413a:	4622      	mov	r2, r4
 800413c:	4629      	mov	r1, r5
 800413e:	4630      	mov	r0, r6
 8004140:	f7ff ffa1 	bl	8004086 <__sfputs_r>
 8004144:	3001      	adds	r0, #1
 8004146:	f000 80a7 	beq.w	8004298 <_vfiprintf_r+0x1ec>
 800414a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800414c:	445a      	add	r2, fp
 800414e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004150:	f89a 3000 	ldrb.w	r3, [sl]
 8004154:	2b00      	cmp	r3, #0
 8004156:	f000 809f 	beq.w	8004298 <_vfiprintf_r+0x1ec>
 800415a:	2300      	movs	r3, #0
 800415c:	f04f 32ff 	mov.w	r2, #4294967295
 8004160:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004164:	f10a 0a01 	add.w	sl, sl, #1
 8004168:	9304      	str	r3, [sp, #16]
 800416a:	9307      	str	r3, [sp, #28]
 800416c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004170:	931a      	str	r3, [sp, #104]	@ 0x68
 8004172:	4654      	mov	r4, sl
 8004174:	2205      	movs	r2, #5
 8004176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800417a:	4853      	ldr	r0, [pc, #332]	@ (80042c8 <_vfiprintf_r+0x21c>)
 800417c:	f000 fb8a 	bl	8004894 <memchr>
 8004180:	9a04      	ldr	r2, [sp, #16]
 8004182:	b9d8      	cbnz	r0, 80041bc <_vfiprintf_r+0x110>
 8004184:	06d1      	lsls	r1, r2, #27
 8004186:	bf44      	itt	mi
 8004188:	2320      	movmi	r3, #32
 800418a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800418e:	0713      	lsls	r3, r2, #28
 8004190:	bf44      	itt	mi
 8004192:	232b      	movmi	r3, #43	@ 0x2b
 8004194:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004198:	f89a 3000 	ldrb.w	r3, [sl]
 800419c:	2b2a      	cmp	r3, #42	@ 0x2a
 800419e:	d015      	beq.n	80041cc <_vfiprintf_r+0x120>
 80041a0:	4654      	mov	r4, sl
 80041a2:	2000      	movs	r0, #0
 80041a4:	f04f 0c0a 	mov.w	ip, #10
 80041a8:	9a07      	ldr	r2, [sp, #28]
 80041aa:	4621      	mov	r1, r4
 80041ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041b0:	3b30      	subs	r3, #48	@ 0x30
 80041b2:	2b09      	cmp	r3, #9
 80041b4:	d94b      	bls.n	800424e <_vfiprintf_r+0x1a2>
 80041b6:	b1b0      	cbz	r0, 80041e6 <_vfiprintf_r+0x13a>
 80041b8:	9207      	str	r2, [sp, #28]
 80041ba:	e014      	b.n	80041e6 <_vfiprintf_r+0x13a>
 80041bc:	eba0 0308 	sub.w	r3, r0, r8
 80041c0:	fa09 f303 	lsl.w	r3, r9, r3
 80041c4:	4313      	orrs	r3, r2
 80041c6:	46a2      	mov	sl, r4
 80041c8:	9304      	str	r3, [sp, #16]
 80041ca:	e7d2      	b.n	8004172 <_vfiprintf_r+0xc6>
 80041cc:	9b03      	ldr	r3, [sp, #12]
 80041ce:	1d19      	adds	r1, r3, #4
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	9103      	str	r1, [sp, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bfbb      	ittet	lt
 80041d8:	425b      	neglt	r3, r3
 80041da:	f042 0202 	orrlt.w	r2, r2, #2
 80041de:	9307      	strge	r3, [sp, #28]
 80041e0:	9307      	strlt	r3, [sp, #28]
 80041e2:	bfb8      	it	lt
 80041e4:	9204      	strlt	r2, [sp, #16]
 80041e6:	7823      	ldrb	r3, [r4, #0]
 80041e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80041ea:	d10a      	bne.n	8004202 <_vfiprintf_r+0x156>
 80041ec:	7863      	ldrb	r3, [r4, #1]
 80041ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80041f0:	d132      	bne.n	8004258 <_vfiprintf_r+0x1ac>
 80041f2:	9b03      	ldr	r3, [sp, #12]
 80041f4:	3402      	adds	r4, #2
 80041f6:	1d1a      	adds	r2, r3, #4
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	9203      	str	r2, [sp, #12]
 80041fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004200:	9305      	str	r3, [sp, #20]
 8004202:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80042cc <_vfiprintf_r+0x220>
 8004206:	2203      	movs	r2, #3
 8004208:	4650      	mov	r0, sl
 800420a:	7821      	ldrb	r1, [r4, #0]
 800420c:	f000 fb42 	bl	8004894 <memchr>
 8004210:	b138      	cbz	r0, 8004222 <_vfiprintf_r+0x176>
 8004212:	2240      	movs	r2, #64	@ 0x40
 8004214:	9b04      	ldr	r3, [sp, #16]
 8004216:	eba0 000a 	sub.w	r0, r0, sl
 800421a:	4082      	lsls	r2, r0
 800421c:	4313      	orrs	r3, r2
 800421e:	3401      	adds	r4, #1
 8004220:	9304      	str	r3, [sp, #16]
 8004222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004226:	2206      	movs	r2, #6
 8004228:	4829      	ldr	r0, [pc, #164]	@ (80042d0 <_vfiprintf_r+0x224>)
 800422a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800422e:	f000 fb31 	bl	8004894 <memchr>
 8004232:	2800      	cmp	r0, #0
 8004234:	d03f      	beq.n	80042b6 <_vfiprintf_r+0x20a>
 8004236:	4b27      	ldr	r3, [pc, #156]	@ (80042d4 <_vfiprintf_r+0x228>)
 8004238:	bb1b      	cbnz	r3, 8004282 <_vfiprintf_r+0x1d6>
 800423a:	9b03      	ldr	r3, [sp, #12]
 800423c:	3307      	adds	r3, #7
 800423e:	f023 0307 	bic.w	r3, r3, #7
 8004242:	3308      	adds	r3, #8
 8004244:	9303      	str	r3, [sp, #12]
 8004246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004248:	443b      	add	r3, r7
 800424a:	9309      	str	r3, [sp, #36]	@ 0x24
 800424c:	e76a      	b.n	8004124 <_vfiprintf_r+0x78>
 800424e:	460c      	mov	r4, r1
 8004250:	2001      	movs	r0, #1
 8004252:	fb0c 3202 	mla	r2, ip, r2, r3
 8004256:	e7a8      	b.n	80041aa <_vfiprintf_r+0xfe>
 8004258:	2300      	movs	r3, #0
 800425a:	f04f 0c0a 	mov.w	ip, #10
 800425e:	4619      	mov	r1, r3
 8004260:	3401      	adds	r4, #1
 8004262:	9305      	str	r3, [sp, #20]
 8004264:	4620      	mov	r0, r4
 8004266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800426a:	3a30      	subs	r2, #48	@ 0x30
 800426c:	2a09      	cmp	r2, #9
 800426e:	d903      	bls.n	8004278 <_vfiprintf_r+0x1cc>
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0c6      	beq.n	8004202 <_vfiprintf_r+0x156>
 8004274:	9105      	str	r1, [sp, #20]
 8004276:	e7c4      	b.n	8004202 <_vfiprintf_r+0x156>
 8004278:	4604      	mov	r4, r0
 800427a:	2301      	movs	r3, #1
 800427c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004280:	e7f0      	b.n	8004264 <_vfiprintf_r+0x1b8>
 8004282:	ab03      	add	r3, sp, #12
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	462a      	mov	r2, r5
 8004288:	4630      	mov	r0, r6
 800428a:	4b13      	ldr	r3, [pc, #76]	@ (80042d8 <_vfiprintf_r+0x22c>)
 800428c:	a904      	add	r1, sp, #16
 800428e:	f3af 8000 	nop.w
 8004292:	4607      	mov	r7, r0
 8004294:	1c78      	adds	r0, r7, #1
 8004296:	d1d6      	bne.n	8004246 <_vfiprintf_r+0x19a>
 8004298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800429a:	07d9      	lsls	r1, r3, #31
 800429c:	d405      	bmi.n	80042aa <_vfiprintf_r+0x1fe>
 800429e:	89ab      	ldrh	r3, [r5, #12]
 80042a0:	059a      	lsls	r2, r3, #22
 80042a2:	d402      	bmi.n	80042aa <_vfiprintf_r+0x1fe>
 80042a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042a6:	f7ff fde1 	bl	8003e6c <__retarget_lock_release_recursive>
 80042aa:	89ab      	ldrh	r3, [r5, #12]
 80042ac:	065b      	lsls	r3, r3, #25
 80042ae:	f53f af1f 	bmi.w	80040f0 <_vfiprintf_r+0x44>
 80042b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042b4:	e71e      	b.n	80040f4 <_vfiprintf_r+0x48>
 80042b6:	ab03      	add	r3, sp, #12
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	462a      	mov	r2, r5
 80042bc:	4630      	mov	r0, r6
 80042be:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <_vfiprintf_r+0x22c>)
 80042c0:	a904      	add	r1, sp, #16
 80042c2:	f000 f87d 	bl	80043c0 <_printf_i>
 80042c6:	e7e4      	b.n	8004292 <_vfiprintf_r+0x1e6>
 80042c8:	08004a22 	.word	0x08004a22
 80042cc:	08004a28 	.word	0x08004a28
 80042d0:	08004a2c 	.word	0x08004a2c
 80042d4:	00000000 	.word	0x00000000
 80042d8:	08004087 	.word	0x08004087

080042dc <_printf_common>:
 80042dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042e0:	4616      	mov	r6, r2
 80042e2:	4698      	mov	r8, r3
 80042e4:	688a      	ldr	r2, [r1, #8]
 80042e6:	690b      	ldr	r3, [r1, #16]
 80042e8:	4607      	mov	r7, r0
 80042ea:	4293      	cmp	r3, r2
 80042ec:	bfb8      	it	lt
 80042ee:	4613      	movlt	r3, r2
 80042f0:	6033      	str	r3, [r6, #0]
 80042f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80042f6:	460c      	mov	r4, r1
 80042f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80042fc:	b10a      	cbz	r2, 8004302 <_printf_common+0x26>
 80042fe:	3301      	adds	r3, #1
 8004300:	6033      	str	r3, [r6, #0]
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	0699      	lsls	r1, r3, #26
 8004306:	bf42      	ittt	mi
 8004308:	6833      	ldrmi	r3, [r6, #0]
 800430a:	3302      	addmi	r3, #2
 800430c:	6033      	strmi	r3, [r6, #0]
 800430e:	6825      	ldr	r5, [r4, #0]
 8004310:	f015 0506 	ands.w	r5, r5, #6
 8004314:	d106      	bne.n	8004324 <_printf_common+0x48>
 8004316:	f104 0a19 	add.w	sl, r4, #25
 800431a:	68e3      	ldr	r3, [r4, #12]
 800431c:	6832      	ldr	r2, [r6, #0]
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	42ab      	cmp	r3, r5
 8004322:	dc2b      	bgt.n	800437c <_printf_common+0xa0>
 8004324:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004328:	6822      	ldr	r2, [r4, #0]
 800432a:	3b00      	subs	r3, #0
 800432c:	bf18      	it	ne
 800432e:	2301      	movne	r3, #1
 8004330:	0692      	lsls	r2, r2, #26
 8004332:	d430      	bmi.n	8004396 <_printf_common+0xba>
 8004334:	4641      	mov	r1, r8
 8004336:	4638      	mov	r0, r7
 8004338:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800433c:	47c8      	blx	r9
 800433e:	3001      	adds	r0, #1
 8004340:	d023      	beq.n	800438a <_printf_common+0xae>
 8004342:	6823      	ldr	r3, [r4, #0]
 8004344:	6922      	ldr	r2, [r4, #16]
 8004346:	f003 0306 	and.w	r3, r3, #6
 800434a:	2b04      	cmp	r3, #4
 800434c:	bf14      	ite	ne
 800434e:	2500      	movne	r5, #0
 8004350:	6833      	ldreq	r3, [r6, #0]
 8004352:	f04f 0600 	mov.w	r6, #0
 8004356:	bf08      	it	eq
 8004358:	68e5      	ldreq	r5, [r4, #12]
 800435a:	f104 041a 	add.w	r4, r4, #26
 800435e:	bf08      	it	eq
 8004360:	1aed      	subeq	r5, r5, r3
 8004362:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004366:	bf08      	it	eq
 8004368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800436c:	4293      	cmp	r3, r2
 800436e:	bfc4      	itt	gt
 8004370:	1a9b      	subgt	r3, r3, r2
 8004372:	18ed      	addgt	r5, r5, r3
 8004374:	42b5      	cmp	r5, r6
 8004376:	d11a      	bne.n	80043ae <_printf_common+0xd2>
 8004378:	2000      	movs	r0, #0
 800437a:	e008      	b.n	800438e <_printf_common+0xb2>
 800437c:	2301      	movs	r3, #1
 800437e:	4652      	mov	r2, sl
 8004380:	4641      	mov	r1, r8
 8004382:	4638      	mov	r0, r7
 8004384:	47c8      	blx	r9
 8004386:	3001      	adds	r0, #1
 8004388:	d103      	bne.n	8004392 <_printf_common+0xb6>
 800438a:	f04f 30ff 	mov.w	r0, #4294967295
 800438e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004392:	3501      	adds	r5, #1
 8004394:	e7c1      	b.n	800431a <_printf_common+0x3e>
 8004396:	2030      	movs	r0, #48	@ 0x30
 8004398:	18e1      	adds	r1, r4, r3
 800439a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800439e:	1c5a      	adds	r2, r3, #1
 80043a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043a4:	4422      	add	r2, r4
 80043a6:	3302      	adds	r3, #2
 80043a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043ac:	e7c2      	b.n	8004334 <_printf_common+0x58>
 80043ae:	2301      	movs	r3, #1
 80043b0:	4622      	mov	r2, r4
 80043b2:	4641      	mov	r1, r8
 80043b4:	4638      	mov	r0, r7
 80043b6:	47c8      	blx	r9
 80043b8:	3001      	adds	r0, #1
 80043ba:	d0e6      	beq.n	800438a <_printf_common+0xae>
 80043bc:	3601      	adds	r6, #1
 80043be:	e7d9      	b.n	8004374 <_printf_common+0x98>

080043c0 <_printf_i>:
 80043c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043c4:	7e0f      	ldrb	r7, [r1, #24]
 80043c6:	4691      	mov	r9, r2
 80043c8:	2f78      	cmp	r7, #120	@ 0x78
 80043ca:	4680      	mov	r8, r0
 80043cc:	460c      	mov	r4, r1
 80043ce:	469a      	mov	sl, r3
 80043d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043d6:	d807      	bhi.n	80043e8 <_printf_i+0x28>
 80043d8:	2f62      	cmp	r7, #98	@ 0x62
 80043da:	d80a      	bhi.n	80043f2 <_printf_i+0x32>
 80043dc:	2f00      	cmp	r7, #0
 80043de:	f000 80d1 	beq.w	8004584 <_printf_i+0x1c4>
 80043e2:	2f58      	cmp	r7, #88	@ 0x58
 80043e4:	f000 80b8 	beq.w	8004558 <_printf_i+0x198>
 80043e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80043f0:	e03a      	b.n	8004468 <_printf_i+0xa8>
 80043f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80043f6:	2b15      	cmp	r3, #21
 80043f8:	d8f6      	bhi.n	80043e8 <_printf_i+0x28>
 80043fa:	a101      	add	r1, pc, #4	@ (adr r1, 8004400 <_printf_i+0x40>)
 80043fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004400:	08004459 	.word	0x08004459
 8004404:	0800446d 	.word	0x0800446d
 8004408:	080043e9 	.word	0x080043e9
 800440c:	080043e9 	.word	0x080043e9
 8004410:	080043e9 	.word	0x080043e9
 8004414:	080043e9 	.word	0x080043e9
 8004418:	0800446d 	.word	0x0800446d
 800441c:	080043e9 	.word	0x080043e9
 8004420:	080043e9 	.word	0x080043e9
 8004424:	080043e9 	.word	0x080043e9
 8004428:	080043e9 	.word	0x080043e9
 800442c:	0800456b 	.word	0x0800456b
 8004430:	08004497 	.word	0x08004497
 8004434:	08004525 	.word	0x08004525
 8004438:	080043e9 	.word	0x080043e9
 800443c:	080043e9 	.word	0x080043e9
 8004440:	0800458d 	.word	0x0800458d
 8004444:	080043e9 	.word	0x080043e9
 8004448:	08004497 	.word	0x08004497
 800444c:	080043e9 	.word	0x080043e9
 8004450:	080043e9 	.word	0x080043e9
 8004454:	0800452d 	.word	0x0800452d
 8004458:	6833      	ldr	r3, [r6, #0]
 800445a:	1d1a      	adds	r2, r3, #4
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6032      	str	r2, [r6, #0]
 8004460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004464:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004468:	2301      	movs	r3, #1
 800446a:	e09c      	b.n	80045a6 <_printf_i+0x1e6>
 800446c:	6833      	ldr	r3, [r6, #0]
 800446e:	6820      	ldr	r0, [r4, #0]
 8004470:	1d19      	adds	r1, r3, #4
 8004472:	6031      	str	r1, [r6, #0]
 8004474:	0606      	lsls	r6, r0, #24
 8004476:	d501      	bpl.n	800447c <_printf_i+0xbc>
 8004478:	681d      	ldr	r5, [r3, #0]
 800447a:	e003      	b.n	8004484 <_printf_i+0xc4>
 800447c:	0645      	lsls	r5, r0, #25
 800447e:	d5fb      	bpl.n	8004478 <_printf_i+0xb8>
 8004480:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004484:	2d00      	cmp	r5, #0
 8004486:	da03      	bge.n	8004490 <_printf_i+0xd0>
 8004488:	232d      	movs	r3, #45	@ 0x2d
 800448a:	426d      	negs	r5, r5
 800448c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004490:	230a      	movs	r3, #10
 8004492:	4858      	ldr	r0, [pc, #352]	@ (80045f4 <_printf_i+0x234>)
 8004494:	e011      	b.n	80044ba <_printf_i+0xfa>
 8004496:	6821      	ldr	r1, [r4, #0]
 8004498:	6833      	ldr	r3, [r6, #0]
 800449a:	0608      	lsls	r0, r1, #24
 800449c:	f853 5b04 	ldr.w	r5, [r3], #4
 80044a0:	d402      	bmi.n	80044a8 <_printf_i+0xe8>
 80044a2:	0649      	lsls	r1, r1, #25
 80044a4:	bf48      	it	mi
 80044a6:	b2ad      	uxthmi	r5, r5
 80044a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80044aa:	6033      	str	r3, [r6, #0]
 80044ac:	bf14      	ite	ne
 80044ae:	230a      	movne	r3, #10
 80044b0:	2308      	moveq	r3, #8
 80044b2:	4850      	ldr	r0, [pc, #320]	@ (80045f4 <_printf_i+0x234>)
 80044b4:	2100      	movs	r1, #0
 80044b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044ba:	6866      	ldr	r6, [r4, #4]
 80044bc:	2e00      	cmp	r6, #0
 80044be:	60a6      	str	r6, [r4, #8]
 80044c0:	db05      	blt.n	80044ce <_printf_i+0x10e>
 80044c2:	6821      	ldr	r1, [r4, #0]
 80044c4:	432e      	orrs	r6, r5
 80044c6:	f021 0104 	bic.w	r1, r1, #4
 80044ca:	6021      	str	r1, [r4, #0]
 80044cc:	d04b      	beq.n	8004566 <_printf_i+0x1a6>
 80044ce:	4616      	mov	r6, r2
 80044d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80044d4:	fb03 5711 	mls	r7, r3, r1, r5
 80044d8:	5dc7      	ldrb	r7, [r0, r7]
 80044da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80044de:	462f      	mov	r7, r5
 80044e0:	42bb      	cmp	r3, r7
 80044e2:	460d      	mov	r5, r1
 80044e4:	d9f4      	bls.n	80044d0 <_printf_i+0x110>
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d10b      	bne.n	8004502 <_printf_i+0x142>
 80044ea:	6823      	ldr	r3, [r4, #0]
 80044ec:	07df      	lsls	r7, r3, #31
 80044ee:	d508      	bpl.n	8004502 <_printf_i+0x142>
 80044f0:	6923      	ldr	r3, [r4, #16]
 80044f2:	6861      	ldr	r1, [r4, #4]
 80044f4:	4299      	cmp	r1, r3
 80044f6:	bfde      	ittt	le
 80044f8:	2330      	movle	r3, #48	@ 0x30
 80044fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004502:	1b92      	subs	r2, r2, r6
 8004504:	6122      	str	r2, [r4, #16]
 8004506:	464b      	mov	r3, r9
 8004508:	4621      	mov	r1, r4
 800450a:	4640      	mov	r0, r8
 800450c:	f8cd a000 	str.w	sl, [sp]
 8004510:	aa03      	add	r2, sp, #12
 8004512:	f7ff fee3 	bl	80042dc <_printf_common>
 8004516:	3001      	adds	r0, #1
 8004518:	d14a      	bne.n	80045b0 <_printf_i+0x1f0>
 800451a:	f04f 30ff 	mov.w	r0, #4294967295
 800451e:	b004      	add	sp, #16
 8004520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	f043 0320 	orr.w	r3, r3, #32
 800452a:	6023      	str	r3, [r4, #0]
 800452c:	2778      	movs	r7, #120	@ 0x78
 800452e:	4832      	ldr	r0, [pc, #200]	@ (80045f8 <_printf_i+0x238>)
 8004530:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004534:	6823      	ldr	r3, [r4, #0]
 8004536:	6831      	ldr	r1, [r6, #0]
 8004538:	061f      	lsls	r7, r3, #24
 800453a:	f851 5b04 	ldr.w	r5, [r1], #4
 800453e:	d402      	bmi.n	8004546 <_printf_i+0x186>
 8004540:	065f      	lsls	r7, r3, #25
 8004542:	bf48      	it	mi
 8004544:	b2ad      	uxthmi	r5, r5
 8004546:	6031      	str	r1, [r6, #0]
 8004548:	07d9      	lsls	r1, r3, #31
 800454a:	bf44      	itt	mi
 800454c:	f043 0320 	orrmi.w	r3, r3, #32
 8004550:	6023      	strmi	r3, [r4, #0]
 8004552:	b11d      	cbz	r5, 800455c <_printf_i+0x19c>
 8004554:	2310      	movs	r3, #16
 8004556:	e7ad      	b.n	80044b4 <_printf_i+0xf4>
 8004558:	4826      	ldr	r0, [pc, #152]	@ (80045f4 <_printf_i+0x234>)
 800455a:	e7e9      	b.n	8004530 <_printf_i+0x170>
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	f023 0320 	bic.w	r3, r3, #32
 8004562:	6023      	str	r3, [r4, #0]
 8004564:	e7f6      	b.n	8004554 <_printf_i+0x194>
 8004566:	4616      	mov	r6, r2
 8004568:	e7bd      	b.n	80044e6 <_printf_i+0x126>
 800456a:	6833      	ldr	r3, [r6, #0]
 800456c:	6825      	ldr	r5, [r4, #0]
 800456e:	1d18      	adds	r0, r3, #4
 8004570:	6961      	ldr	r1, [r4, #20]
 8004572:	6030      	str	r0, [r6, #0]
 8004574:	062e      	lsls	r6, r5, #24
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	d501      	bpl.n	800457e <_printf_i+0x1be>
 800457a:	6019      	str	r1, [r3, #0]
 800457c:	e002      	b.n	8004584 <_printf_i+0x1c4>
 800457e:	0668      	lsls	r0, r5, #25
 8004580:	d5fb      	bpl.n	800457a <_printf_i+0x1ba>
 8004582:	8019      	strh	r1, [r3, #0]
 8004584:	2300      	movs	r3, #0
 8004586:	4616      	mov	r6, r2
 8004588:	6123      	str	r3, [r4, #16]
 800458a:	e7bc      	b.n	8004506 <_printf_i+0x146>
 800458c:	6833      	ldr	r3, [r6, #0]
 800458e:	2100      	movs	r1, #0
 8004590:	1d1a      	adds	r2, r3, #4
 8004592:	6032      	str	r2, [r6, #0]
 8004594:	681e      	ldr	r6, [r3, #0]
 8004596:	6862      	ldr	r2, [r4, #4]
 8004598:	4630      	mov	r0, r6
 800459a:	f000 f97b 	bl	8004894 <memchr>
 800459e:	b108      	cbz	r0, 80045a4 <_printf_i+0x1e4>
 80045a0:	1b80      	subs	r0, r0, r6
 80045a2:	6060      	str	r0, [r4, #4]
 80045a4:	6863      	ldr	r3, [r4, #4]
 80045a6:	6123      	str	r3, [r4, #16]
 80045a8:	2300      	movs	r3, #0
 80045aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045ae:	e7aa      	b.n	8004506 <_printf_i+0x146>
 80045b0:	4632      	mov	r2, r6
 80045b2:	4649      	mov	r1, r9
 80045b4:	4640      	mov	r0, r8
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	47d0      	blx	sl
 80045ba:	3001      	adds	r0, #1
 80045bc:	d0ad      	beq.n	800451a <_printf_i+0x15a>
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	079b      	lsls	r3, r3, #30
 80045c2:	d413      	bmi.n	80045ec <_printf_i+0x22c>
 80045c4:	68e0      	ldr	r0, [r4, #12]
 80045c6:	9b03      	ldr	r3, [sp, #12]
 80045c8:	4298      	cmp	r0, r3
 80045ca:	bfb8      	it	lt
 80045cc:	4618      	movlt	r0, r3
 80045ce:	e7a6      	b.n	800451e <_printf_i+0x15e>
 80045d0:	2301      	movs	r3, #1
 80045d2:	4632      	mov	r2, r6
 80045d4:	4649      	mov	r1, r9
 80045d6:	4640      	mov	r0, r8
 80045d8:	47d0      	blx	sl
 80045da:	3001      	adds	r0, #1
 80045dc:	d09d      	beq.n	800451a <_printf_i+0x15a>
 80045de:	3501      	adds	r5, #1
 80045e0:	68e3      	ldr	r3, [r4, #12]
 80045e2:	9903      	ldr	r1, [sp, #12]
 80045e4:	1a5b      	subs	r3, r3, r1
 80045e6:	42ab      	cmp	r3, r5
 80045e8:	dcf2      	bgt.n	80045d0 <_printf_i+0x210>
 80045ea:	e7eb      	b.n	80045c4 <_printf_i+0x204>
 80045ec:	2500      	movs	r5, #0
 80045ee:	f104 0619 	add.w	r6, r4, #25
 80045f2:	e7f5      	b.n	80045e0 <_printf_i+0x220>
 80045f4:	08004a33 	.word	0x08004a33
 80045f8:	08004a44 	.word	0x08004a44

080045fc <__sflush_r>:
 80045fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004602:	0716      	lsls	r6, r2, #28
 8004604:	4605      	mov	r5, r0
 8004606:	460c      	mov	r4, r1
 8004608:	d454      	bmi.n	80046b4 <__sflush_r+0xb8>
 800460a:	684b      	ldr	r3, [r1, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	dc02      	bgt.n	8004616 <__sflush_r+0x1a>
 8004610:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004612:	2b00      	cmp	r3, #0
 8004614:	dd48      	ble.n	80046a8 <__sflush_r+0xac>
 8004616:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004618:	2e00      	cmp	r6, #0
 800461a:	d045      	beq.n	80046a8 <__sflush_r+0xac>
 800461c:	2300      	movs	r3, #0
 800461e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004622:	682f      	ldr	r7, [r5, #0]
 8004624:	6a21      	ldr	r1, [r4, #32]
 8004626:	602b      	str	r3, [r5, #0]
 8004628:	d030      	beq.n	800468c <__sflush_r+0x90>
 800462a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800462c:	89a3      	ldrh	r3, [r4, #12]
 800462e:	0759      	lsls	r1, r3, #29
 8004630:	d505      	bpl.n	800463e <__sflush_r+0x42>
 8004632:	6863      	ldr	r3, [r4, #4]
 8004634:	1ad2      	subs	r2, r2, r3
 8004636:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004638:	b10b      	cbz	r3, 800463e <__sflush_r+0x42>
 800463a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800463c:	1ad2      	subs	r2, r2, r3
 800463e:	2300      	movs	r3, #0
 8004640:	4628      	mov	r0, r5
 8004642:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004644:	6a21      	ldr	r1, [r4, #32]
 8004646:	47b0      	blx	r6
 8004648:	1c43      	adds	r3, r0, #1
 800464a:	89a3      	ldrh	r3, [r4, #12]
 800464c:	d106      	bne.n	800465c <__sflush_r+0x60>
 800464e:	6829      	ldr	r1, [r5, #0]
 8004650:	291d      	cmp	r1, #29
 8004652:	d82b      	bhi.n	80046ac <__sflush_r+0xb0>
 8004654:	4a28      	ldr	r2, [pc, #160]	@ (80046f8 <__sflush_r+0xfc>)
 8004656:	40ca      	lsrs	r2, r1
 8004658:	07d6      	lsls	r6, r2, #31
 800465a:	d527      	bpl.n	80046ac <__sflush_r+0xb0>
 800465c:	2200      	movs	r2, #0
 800465e:	6062      	str	r2, [r4, #4]
 8004660:	6922      	ldr	r2, [r4, #16]
 8004662:	04d9      	lsls	r1, r3, #19
 8004664:	6022      	str	r2, [r4, #0]
 8004666:	d504      	bpl.n	8004672 <__sflush_r+0x76>
 8004668:	1c42      	adds	r2, r0, #1
 800466a:	d101      	bne.n	8004670 <__sflush_r+0x74>
 800466c:	682b      	ldr	r3, [r5, #0]
 800466e:	b903      	cbnz	r3, 8004672 <__sflush_r+0x76>
 8004670:	6560      	str	r0, [r4, #84]	@ 0x54
 8004672:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004674:	602f      	str	r7, [r5, #0]
 8004676:	b1b9      	cbz	r1, 80046a8 <__sflush_r+0xac>
 8004678:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800467c:	4299      	cmp	r1, r3
 800467e:	d002      	beq.n	8004686 <__sflush_r+0x8a>
 8004680:	4628      	mov	r0, r5
 8004682:	f7ff fbf5 	bl	8003e70 <_free_r>
 8004686:	2300      	movs	r3, #0
 8004688:	6363      	str	r3, [r4, #52]	@ 0x34
 800468a:	e00d      	b.n	80046a8 <__sflush_r+0xac>
 800468c:	2301      	movs	r3, #1
 800468e:	4628      	mov	r0, r5
 8004690:	47b0      	blx	r6
 8004692:	4602      	mov	r2, r0
 8004694:	1c50      	adds	r0, r2, #1
 8004696:	d1c9      	bne.n	800462c <__sflush_r+0x30>
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d0c6      	beq.n	800462c <__sflush_r+0x30>
 800469e:	2b1d      	cmp	r3, #29
 80046a0:	d001      	beq.n	80046a6 <__sflush_r+0xaa>
 80046a2:	2b16      	cmp	r3, #22
 80046a4:	d11d      	bne.n	80046e2 <__sflush_r+0xe6>
 80046a6:	602f      	str	r7, [r5, #0]
 80046a8:	2000      	movs	r0, #0
 80046aa:	e021      	b.n	80046f0 <__sflush_r+0xf4>
 80046ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046b0:	b21b      	sxth	r3, r3
 80046b2:	e01a      	b.n	80046ea <__sflush_r+0xee>
 80046b4:	690f      	ldr	r7, [r1, #16]
 80046b6:	2f00      	cmp	r7, #0
 80046b8:	d0f6      	beq.n	80046a8 <__sflush_r+0xac>
 80046ba:	0793      	lsls	r3, r2, #30
 80046bc:	bf18      	it	ne
 80046be:	2300      	movne	r3, #0
 80046c0:	680e      	ldr	r6, [r1, #0]
 80046c2:	bf08      	it	eq
 80046c4:	694b      	ldreq	r3, [r1, #20]
 80046c6:	1bf6      	subs	r6, r6, r7
 80046c8:	600f      	str	r7, [r1, #0]
 80046ca:	608b      	str	r3, [r1, #8]
 80046cc:	2e00      	cmp	r6, #0
 80046ce:	ddeb      	ble.n	80046a8 <__sflush_r+0xac>
 80046d0:	4633      	mov	r3, r6
 80046d2:	463a      	mov	r2, r7
 80046d4:	4628      	mov	r0, r5
 80046d6:	6a21      	ldr	r1, [r4, #32]
 80046d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80046dc:	47e0      	blx	ip
 80046de:	2800      	cmp	r0, #0
 80046e0:	dc07      	bgt.n	80046f2 <__sflush_r+0xf6>
 80046e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046ea:	f04f 30ff 	mov.w	r0, #4294967295
 80046ee:	81a3      	strh	r3, [r4, #12]
 80046f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046f2:	4407      	add	r7, r0
 80046f4:	1a36      	subs	r6, r6, r0
 80046f6:	e7e9      	b.n	80046cc <__sflush_r+0xd0>
 80046f8:	20400001 	.word	0x20400001

080046fc <_fflush_r>:
 80046fc:	b538      	push	{r3, r4, r5, lr}
 80046fe:	690b      	ldr	r3, [r1, #16]
 8004700:	4605      	mov	r5, r0
 8004702:	460c      	mov	r4, r1
 8004704:	b913      	cbnz	r3, 800470c <_fflush_r+0x10>
 8004706:	2500      	movs	r5, #0
 8004708:	4628      	mov	r0, r5
 800470a:	bd38      	pop	{r3, r4, r5, pc}
 800470c:	b118      	cbz	r0, 8004716 <_fflush_r+0x1a>
 800470e:	6a03      	ldr	r3, [r0, #32]
 8004710:	b90b      	cbnz	r3, 8004716 <_fflush_r+0x1a>
 8004712:	f7ff faa5 	bl	8003c60 <__sinit>
 8004716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0f3      	beq.n	8004706 <_fflush_r+0xa>
 800471e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004720:	07d0      	lsls	r0, r2, #31
 8004722:	d404      	bmi.n	800472e <_fflush_r+0x32>
 8004724:	0599      	lsls	r1, r3, #22
 8004726:	d402      	bmi.n	800472e <_fflush_r+0x32>
 8004728:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800472a:	f7ff fb9e 	bl	8003e6a <__retarget_lock_acquire_recursive>
 800472e:	4628      	mov	r0, r5
 8004730:	4621      	mov	r1, r4
 8004732:	f7ff ff63 	bl	80045fc <__sflush_r>
 8004736:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004738:	4605      	mov	r5, r0
 800473a:	07da      	lsls	r2, r3, #31
 800473c:	d4e4      	bmi.n	8004708 <_fflush_r+0xc>
 800473e:	89a3      	ldrh	r3, [r4, #12]
 8004740:	059b      	lsls	r3, r3, #22
 8004742:	d4e1      	bmi.n	8004708 <_fflush_r+0xc>
 8004744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004746:	f7ff fb91 	bl	8003e6c <__retarget_lock_release_recursive>
 800474a:	e7dd      	b.n	8004708 <_fflush_r+0xc>

0800474c <__swbuf_r>:
 800474c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800474e:	460e      	mov	r6, r1
 8004750:	4614      	mov	r4, r2
 8004752:	4605      	mov	r5, r0
 8004754:	b118      	cbz	r0, 800475e <__swbuf_r+0x12>
 8004756:	6a03      	ldr	r3, [r0, #32]
 8004758:	b90b      	cbnz	r3, 800475e <__swbuf_r+0x12>
 800475a:	f7ff fa81 	bl	8003c60 <__sinit>
 800475e:	69a3      	ldr	r3, [r4, #24]
 8004760:	60a3      	str	r3, [r4, #8]
 8004762:	89a3      	ldrh	r3, [r4, #12]
 8004764:	071a      	lsls	r2, r3, #28
 8004766:	d501      	bpl.n	800476c <__swbuf_r+0x20>
 8004768:	6923      	ldr	r3, [r4, #16]
 800476a:	b943      	cbnz	r3, 800477e <__swbuf_r+0x32>
 800476c:	4621      	mov	r1, r4
 800476e:	4628      	mov	r0, r5
 8004770:	f000 f82a 	bl	80047c8 <__swsetup_r>
 8004774:	b118      	cbz	r0, 800477e <__swbuf_r+0x32>
 8004776:	f04f 37ff 	mov.w	r7, #4294967295
 800477a:	4638      	mov	r0, r7
 800477c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	6922      	ldr	r2, [r4, #16]
 8004782:	b2f6      	uxtb	r6, r6
 8004784:	1a98      	subs	r0, r3, r2
 8004786:	6963      	ldr	r3, [r4, #20]
 8004788:	4637      	mov	r7, r6
 800478a:	4283      	cmp	r3, r0
 800478c:	dc05      	bgt.n	800479a <__swbuf_r+0x4e>
 800478e:	4621      	mov	r1, r4
 8004790:	4628      	mov	r0, r5
 8004792:	f7ff ffb3 	bl	80046fc <_fflush_r>
 8004796:	2800      	cmp	r0, #0
 8004798:	d1ed      	bne.n	8004776 <__swbuf_r+0x2a>
 800479a:	68a3      	ldr	r3, [r4, #8]
 800479c:	3b01      	subs	r3, #1
 800479e:	60a3      	str	r3, [r4, #8]
 80047a0:	6823      	ldr	r3, [r4, #0]
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	6022      	str	r2, [r4, #0]
 80047a6:	701e      	strb	r6, [r3, #0]
 80047a8:	6962      	ldr	r2, [r4, #20]
 80047aa:	1c43      	adds	r3, r0, #1
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d004      	beq.n	80047ba <__swbuf_r+0x6e>
 80047b0:	89a3      	ldrh	r3, [r4, #12]
 80047b2:	07db      	lsls	r3, r3, #31
 80047b4:	d5e1      	bpl.n	800477a <__swbuf_r+0x2e>
 80047b6:	2e0a      	cmp	r6, #10
 80047b8:	d1df      	bne.n	800477a <__swbuf_r+0x2e>
 80047ba:	4621      	mov	r1, r4
 80047bc:	4628      	mov	r0, r5
 80047be:	f7ff ff9d 	bl	80046fc <_fflush_r>
 80047c2:	2800      	cmp	r0, #0
 80047c4:	d0d9      	beq.n	800477a <__swbuf_r+0x2e>
 80047c6:	e7d6      	b.n	8004776 <__swbuf_r+0x2a>

080047c8 <__swsetup_r>:
 80047c8:	b538      	push	{r3, r4, r5, lr}
 80047ca:	4b29      	ldr	r3, [pc, #164]	@ (8004870 <__swsetup_r+0xa8>)
 80047cc:	4605      	mov	r5, r0
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	460c      	mov	r4, r1
 80047d2:	b118      	cbz	r0, 80047dc <__swsetup_r+0x14>
 80047d4:	6a03      	ldr	r3, [r0, #32]
 80047d6:	b90b      	cbnz	r3, 80047dc <__swsetup_r+0x14>
 80047d8:	f7ff fa42 	bl	8003c60 <__sinit>
 80047dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e0:	0719      	lsls	r1, r3, #28
 80047e2:	d422      	bmi.n	800482a <__swsetup_r+0x62>
 80047e4:	06da      	lsls	r2, r3, #27
 80047e6:	d407      	bmi.n	80047f8 <__swsetup_r+0x30>
 80047e8:	2209      	movs	r2, #9
 80047ea:	602a      	str	r2, [r5, #0]
 80047ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047f0:	f04f 30ff 	mov.w	r0, #4294967295
 80047f4:	81a3      	strh	r3, [r4, #12]
 80047f6:	e033      	b.n	8004860 <__swsetup_r+0x98>
 80047f8:	0758      	lsls	r0, r3, #29
 80047fa:	d512      	bpl.n	8004822 <__swsetup_r+0x5a>
 80047fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047fe:	b141      	cbz	r1, 8004812 <__swsetup_r+0x4a>
 8004800:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004804:	4299      	cmp	r1, r3
 8004806:	d002      	beq.n	800480e <__swsetup_r+0x46>
 8004808:	4628      	mov	r0, r5
 800480a:	f7ff fb31 	bl	8003e70 <_free_r>
 800480e:	2300      	movs	r3, #0
 8004810:	6363      	str	r3, [r4, #52]	@ 0x34
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004818:	81a3      	strh	r3, [r4, #12]
 800481a:	2300      	movs	r3, #0
 800481c:	6063      	str	r3, [r4, #4]
 800481e:	6923      	ldr	r3, [r4, #16]
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	89a3      	ldrh	r3, [r4, #12]
 8004824:	f043 0308 	orr.w	r3, r3, #8
 8004828:	81a3      	strh	r3, [r4, #12]
 800482a:	6923      	ldr	r3, [r4, #16]
 800482c:	b94b      	cbnz	r3, 8004842 <__swsetup_r+0x7a>
 800482e:	89a3      	ldrh	r3, [r4, #12]
 8004830:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004838:	d003      	beq.n	8004842 <__swsetup_r+0x7a>
 800483a:	4621      	mov	r1, r4
 800483c:	4628      	mov	r0, r5
 800483e:	f000 f85c 	bl	80048fa <__smakebuf_r>
 8004842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004846:	f013 0201 	ands.w	r2, r3, #1
 800484a:	d00a      	beq.n	8004862 <__swsetup_r+0x9a>
 800484c:	2200      	movs	r2, #0
 800484e:	60a2      	str	r2, [r4, #8]
 8004850:	6962      	ldr	r2, [r4, #20]
 8004852:	4252      	negs	r2, r2
 8004854:	61a2      	str	r2, [r4, #24]
 8004856:	6922      	ldr	r2, [r4, #16]
 8004858:	b942      	cbnz	r2, 800486c <__swsetup_r+0xa4>
 800485a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800485e:	d1c5      	bne.n	80047ec <__swsetup_r+0x24>
 8004860:	bd38      	pop	{r3, r4, r5, pc}
 8004862:	0799      	lsls	r1, r3, #30
 8004864:	bf58      	it	pl
 8004866:	6962      	ldrpl	r2, [r4, #20]
 8004868:	60a2      	str	r2, [r4, #8]
 800486a:	e7f4      	b.n	8004856 <__swsetup_r+0x8e>
 800486c:	2000      	movs	r0, #0
 800486e:	e7f7      	b.n	8004860 <__swsetup_r+0x98>
 8004870:	20000018 	.word	0x20000018

08004874 <_sbrk_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	2300      	movs	r3, #0
 8004878:	4d05      	ldr	r5, [pc, #20]	@ (8004890 <_sbrk_r+0x1c>)
 800487a:	4604      	mov	r4, r0
 800487c:	4608      	mov	r0, r1
 800487e:	602b      	str	r3, [r5, #0]
 8004880:	f7fc fda6 	bl	80013d0 <_sbrk>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_sbrk_r+0x1a>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	b103      	cbz	r3, 800488e <_sbrk_r+0x1a>
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	2000047c 	.word	0x2000047c

08004894 <memchr>:
 8004894:	4603      	mov	r3, r0
 8004896:	b510      	push	{r4, lr}
 8004898:	b2c9      	uxtb	r1, r1
 800489a:	4402      	add	r2, r0
 800489c:	4293      	cmp	r3, r2
 800489e:	4618      	mov	r0, r3
 80048a0:	d101      	bne.n	80048a6 <memchr+0x12>
 80048a2:	2000      	movs	r0, #0
 80048a4:	e003      	b.n	80048ae <memchr+0x1a>
 80048a6:	7804      	ldrb	r4, [r0, #0]
 80048a8:	3301      	adds	r3, #1
 80048aa:	428c      	cmp	r4, r1
 80048ac:	d1f6      	bne.n	800489c <memchr+0x8>
 80048ae:	bd10      	pop	{r4, pc}

080048b0 <__swhatbuf_r>:
 80048b0:	b570      	push	{r4, r5, r6, lr}
 80048b2:	460c      	mov	r4, r1
 80048b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048b8:	4615      	mov	r5, r2
 80048ba:	2900      	cmp	r1, #0
 80048bc:	461e      	mov	r6, r3
 80048be:	b096      	sub	sp, #88	@ 0x58
 80048c0:	da0c      	bge.n	80048dc <__swhatbuf_r+0x2c>
 80048c2:	89a3      	ldrh	r3, [r4, #12]
 80048c4:	2100      	movs	r1, #0
 80048c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80048ca:	bf14      	ite	ne
 80048cc:	2340      	movne	r3, #64	@ 0x40
 80048ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80048d2:	2000      	movs	r0, #0
 80048d4:	6031      	str	r1, [r6, #0]
 80048d6:	602b      	str	r3, [r5, #0]
 80048d8:	b016      	add	sp, #88	@ 0x58
 80048da:	bd70      	pop	{r4, r5, r6, pc}
 80048dc:	466a      	mov	r2, sp
 80048de:	f000 f849 	bl	8004974 <_fstat_r>
 80048e2:	2800      	cmp	r0, #0
 80048e4:	dbed      	blt.n	80048c2 <__swhatbuf_r+0x12>
 80048e6:	9901      	ldr	r1, [sp, #4]
 80048e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80048ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80048f0:	4259      	negs	r1, r3
 80048f2:	4159      	adcs	r1, r3
 80048f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048f8:	e7eb      	b.n	80048d2 <__swhatbuf_r+0x22>

080048fa <__smakebuf_r>:
 80048fa:	898b      	ldrh	r3, [r1, #12]
 80048fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048fe:	079d      	lsls	r5, r3, #30
 8004900:	4606      	mov	r6, r0
 8004902:	460c      	mov	r4, r1
 8004904:	d507      	bpl.n	8004916 <__smakebuf_r+0x1c>
 8004906:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	6123      	str	r3, [r4, #16]
 800490e:	2301      	movs	r3, #1
 8004910:	6163      	str	r3, [r4, #20]
 8004912:	b003      	add	sp, #12
 8004914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004916:	466a      	mov	r2, sp
 8004918:	ab01      	add	r3, sp, #4
 800491a:	f7ff ffc9 	bl	80048b0 <__swhatbuf_r>
 800491e:	9f00      	ldr	r7, [sp, #0]
 8004920:	4605      	mov	r5, r0
 8004922:	4639      	mov	r1, r7
 8004924:	4630      	mov	r0, r6
 8004926:	f7ff fb0d 	bl	8003f44 <_malloc_r>
 800492a:	b948      	cbnz	r0, 8004940 <__smakebuf_r+0x46>
 800492c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004930:	059a      	lsls	r2, r3, #22
 8004932:	d4ee      	bmi.n	8004912 <__smakebuf_r+0x18>
 8004934:	f023 0303 	bic.w	r3, r3, #3
 8004938:	f043 0302 	orr.w	r3, r3, #2
 800493c:	81a3      	strh	r3, [r4, #12]
 800493e:	e7e2      	b.n	8004906 <__smakebuf_r+0xc>
 8004940:	89a3      	ldrh	r3, [r4, #12]
 8004942:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800494a:	81a3      	strh	r3, [r4, #12]
 800494c:	9b01      	ldr	r3, [sp, #4]
 800494e:	6020      	str	r0, [r4, #0]
 8004950:	b15b      	cbz	r3, 800496a <__smakebuf_r+0x70>
 8004952:	4630      	mov	r0, r6
 8004954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004958:	f000 f81e 	bl	8004998 <_isatty_r>
 800495c:	b128      	cbz	r0, 800496a <__smakebuf_r+0x70>
 800495e:	89a3      	ldrh	r3, [r4, #12]
 8004960:	f023 0303 	bic.w	r3, r3, #3
 8004964:	f043 0301 	orr.w	r3, r3, #1
 8004968:	81a3      	strh	r3, [r4, #12]
 800496a:	89a3      	ldrh	r3, [r4, #12]
 800496c:	431d      	orrs	r5, r3
 800496e:	81a5      	strh	r5, [r4, #12]
 8004970:	e7cf      	b.n	8004912 <__smakebuf_r+0x18>
	...

08004974 <_fstat_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	2300      	movs	r3, #0
 8004978:	4d06      	ldr	r5, [pc, #24]	@ (8004994 <_fstat_r+0x20>)
 800497a:	4604      	mov	r4, r0
 800497c:	4608      	mov	r0, r1
 800497e:	4611      	mov	r1, r2
 8004980:	602b      	str	r3, [r5, #0]
 8004982:	f7fc fcff 	bl	8001384 <_fstat>
 8004986:	1c43      	adds	r3, r0, #1
 8004988:	d102      	bne.n	8004990 <_fstat_r+0x1c>
 800498a:	682b      	ldr	r3, [r5, #0]
 800498c:	b103      	cbz	r3, 8004990 <_fstat_r+0x1c>
 800498e:	6023      	str	r3, [r4, #0]
 8004990:	bd38      	pop	{r3, r4, r5, pc}
 8004992:	bf00      	nop
 8004994:	2000047c 	.word	0x2000047c

08004998 <_isatty_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	2300      	movs	r3, #0
 800499c:	4d05      	ldr	r5, [pc, #20]	@ (80049b4 <_isatty_r+0x1c>)
 800499e:	4604      	mov	r4, r0
 80049a0:	4608      	mov	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fc fcfd 	bl	80013a2 <_isatty>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d102      	bne.n	80049b2 <_isatty_r+0x1a>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	b103      	cbz	r3, 80049b2 <_isatty_r+0x1a>
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	bd38      	pop	{r3, r4, r5, pc}
 80049b4:	2000047c 	.word	0x2000047c

080049b8 <_init>:
 80049b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ba:	bf00      	nop
 80049bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049be:	bc08      	pop	{r3}
 80049c0:	469e      	mov	lr, r3
 80049c2:	4770      	bx	lr

080049c4 <_fini>:
 80049c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049c6:	bf00      	nop
 80049c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ca:	bc08      	pop	{r3}
 80049cc:	469e      	mov	lr, r3
 80049ce:	4770      	bx	lr
