#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 24 16:33:31 2020
# Process ID: 1915
# Current directory: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs
# Command line: vivado
# Log file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.log
# Journal file: /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'm_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj m_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m_ext_test_behav xil_defaultlib.m_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m_ext_test_behav xil_defaultlib.m_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "m_ext_test_behav -key {Behavioral:sim_1:Functional:m_ext_test} -tclbatch {m_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
source m_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'm_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6672.562 ; gain = 102.828 ; free physical = 6086 ; free virtual = 17824
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'm_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj m_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m_ext_test_behav xil_defaultlib.m_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m_ext_test_behav xil_defaultlib.m_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "m_ext_test_behav -key {Behavioral:sim_1:Functional:m_ext_test} -tclbatch {m_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
source m_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'm_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
add_files -fileset sim_1 -norecurse -scan_for_includes /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.sv
WARNING: [filemgmt 56-12] File '/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property top d_ext_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ext_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.d_ext_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_ext_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/xsim.dir/d_ext_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/xsim.dir/d_ext_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 24 17:02:17 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 24 17:02:17 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6709.578 ; gain = 0.000 ; free physical = 5966 ; free virtual = 17734
save_wave_config {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {500ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
save_wave_config {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ext_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/srcs/Divider.sv" Line 1. Module Divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.d_ext_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_ext_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_wave_config {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg}
set_property -name {xsim.simulate.runtime} -value {2500ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'd_ext_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim/div_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj d_ext_test_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e9b9dece88d24ea3954e3375971afb57 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot d_ext_test_behav xil_defaultlib.d_ext_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jting/Projects/senecautk/RISCV-Nexys/RISCV-Nexys.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_ext_test_behav -key {Behavioral:sim_1:Functional:d_ext_test} -tclbatch {d_ext_test.tcl} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg} -view {/home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs-CR/sims/tb_rvtop_behav.wcfg
WARNING: Simulation object /tb_rvtop/clk was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/pres_addr was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u1/bus/ins was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/div/index was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop1 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u3/ALUop2 was not found in the design.
WARNING: Simulation object /tb_rvtop/dut/rv_core/u0/regdata was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/m_ext_test.wcfg
WARNING: Simulation object /m_ext_test/clk was not found in the design.
WARNING: Simulation object /m_ext_test/rst was not found in the design.
WARNING: Simulation object /m_ext_test/mulsel was not found in the design.
WARNING: Simulation object /m_ext_test/a was not found in the design.
WARNING: Simulation object /m_ext_test/b was not found in the design.
WARNING: Simulation object /m_ext_test/ready was not found in the design.
WARNING: Simulation object /m_ext_test/res was not found in the design.
open_wave_config /home/jting/Projects/senecautk/Mini-Risc-V-Uart-Srcs/sims/d_ext_test.wcfg
source d_ext_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2500ns
                   0 << Starting the Simulation >> 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_ext_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2500ns
