INFO:sim:172 - Generating IP...
Resolving generics for 'RAM_8_16'...
Applying external generics to 'RAM_8_16'...
Delivering associated files for 'RAM_8_16'...
Delivering EJava files for 'RAM_8_16'...
Generating implementation netlist for 'RAM_8_16'...
INFO:sim - Pre-processing HDL files for 'RAM_8_16'...
Running synthesis for 'RAM_8_16'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_8_16'...
Writing Verilog behavioral simulation model for 'RAM_8_16'...
WARNING:sim - Overwriting existing file
   D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16/doc/blk_mem_gen_v7_3_vinfo.h
   tml with file from view xilinx_documentation
Delivered 1 file into directory D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_8_16'...
Generating metadata file...
Generating ISE project file for 'RAM_8_16'...
Generating ISE project...
XCO file found: RAM_8_16.xco
XMDF file found: RAM_8_16_xmdf.tcl
Adding D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.asy -view all
-origin_type imported
Adding D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.ngc -view all
-origin_type created
Checking file "D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.ngc" for project
device match ...
File "D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.ngc" device information
matches project device.
Adding D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.sym -view all
-origin_type imported
Adding D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/ISE/Exp05-RAM_zxd/ipcore_dir/tmp/_cg/RAM_8_16.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_8_16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_8_16'.
