--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stop_watch.twx stop_watch.ncd -o stop_watch.twr
stop_watch.pcf -ucf nexys3.ucf

Design file:              stop_watch.ncd
Physical constraint file: stop_watch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3057 paths analyzed, 290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.770ns.
--------------------------------------------------------------------------------

Paths for end point clk_div/two_hz_temp (SLICE_X23Y29.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_1 (FF)
  Destination:          clk_div/two_hz_temp (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.429 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_1 to clk_div/two_hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.BQ      Tcko                  0.391   clk_div/oneHz_counter<3>
                                                       clk_div/oneHz_counter_1
    SLICE_X17Y38.D2      net (fanout=8)        1.178   clk_div/oneHz_counter<1>
    SLICE_X17Y38.D       Tilo                  0.259   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>3
    SLICE_X13Y40.A3      net (fanout=2)        0.757   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
    SLICE_X13Y40.A       Tilo                  0.259   clk_div/twoHz_counter<15>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5_1
    SLICE_X23Y29.CE      net (fanout=9)        1.551   clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X23Y29.CLK     Tceck                 0.316   clk_div/two_hz_temp
                                                       clk_div/two_hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (1.225ns logic, 3.486ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_4 (FF)
  Destination:          clk_div/two_hz_temp (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.429 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_4 to clk_div/two_hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y38.AQ      Tcko                  0.391   clk_div/oneHz_counter<7>
                                                       clk_div/oneHz_counter_4
    SLICE_X16Y41.D2      net (fanout=6)        1.236   clk_div/oneHz_counter<4>
    SLICE_X16Y41.D       Tilo                  0.205   clk_div/twoHz_counter<24>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>1
    SLICE_X13Y40.A5      net (fanout=2)        0.623   clk_div/GND_2_o_GND_2_o_equal_7_o<25>
    SLICE_X13Y40.A       Tilo                  0.259   clk_div/twoHz_counter<15>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5_1
    SLICE_X23Y29.CE      net (fanout=9)        1.551   clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X23Y29.CLK     Tceck                 0.316   clk_div/two_hz_temp
                                                       clk_div/two_hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.171ns logic, 3.410ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_3 (FF)
  Destination:          clk_div/two_hz_temp (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.429 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_3 to clk_div/two_hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.DQ      Tcko                  0.391   clk_div/oneHz_counter<3>
                                                       clk_div/oneHz_counter_3
    SLICE_X17Y38.D1      net (fanout=6)        1.039   clk_div/oneHz_counter<3>
    SLICE_X17Y38.D       Tilo                  0.259   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>3
    SLICE_X13Y40.A3      net (fanout=2)        0.757   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
    SLICE_X13Y40.A       Tilo                  0.259   clk_div/twoHz_counter<15>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5_1
    SLICE_X23Y29.CE      net (fanout=9)        1.551   clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X23Y29.CLK     Tceck                 0.316   clk_div/two_hz_temp
                                                       clk_div/two_hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.225ns logic, 3.347ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_div/oneHz_counter_2_1 (SLICE_X25Y37.A2), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_13 (FF)
  Destination:          clk_div/oneHz_counter_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.252 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_13 to clk_div/oneHz_counter_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.DQ      Tcko                  0.447   clk_div/oneHz_counter<13>
                                                       clk_div/oneHz_counter_13
    SLICE_X23Y40.D2      net (fanout=2)        1.193   clk_div/oneHz_counter<13>
    SLICE_X23Y40.D       Tilo                  0.259   clk_div/oneHz_counter<25>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>2
    SLICE_X22Y40.A2      net (fanout=3)        0.607   clk_div/GND_2_o_GND_2_o_equal_2_o<26>1
    SLICE_X22Y40.A       Tilo                  0.203   clk_div/oneHz_counter<13>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>5_1
    SLICE_X25Y37.C5      net (fanout=12)       0.824   clk_div/GND_2_o_GND_2_o_equal_2_o<26>5
    SLICE_X25Y37.C       Tilo                  0.259   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_21
    SLICE_X25Y37.A2      net (fanout=1)        0.437   clk_div/Mcount_oneHz_counter_eqn_2
    SLICE_X25Y37.CLK     Tas                   0.227   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_2_rt
                                                       clk_div/oneHz_counter_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (1.395ns logic, 3.061ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_20 (FF)
  Destination:          clk_div/oneHz_counter_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.252 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_20 to clk_div/oneHz_counter_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.CQ      Tcko                  0.391   clk_div/oneHz_counter<21>
                                                       clk_div/oneHz_counter_20
    SLICE_X23Y40.C3      net (fanout=2)        0.746   clk_div/oneHz_counter<20>
    SLICE_X23Y40.C       Tilo                  0.259   clk_div/oneHz_counter<25>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>1
    SLICE_X22Y40.A1      net (fanout=3)        0.866   clk_div/GND_2_o_GND_2_o_equal_2_o<26>
    SLICE_X22Y40.A       Tilo                  0.203   clk_div/oneHz_counter<13>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>5_1
    SLICE_X25Y37.C5      net (fanout=12)       0.824   clk_div/GND_2_o_GND_2_o_equal_2_o<26>5
    SLICE_X25Y37.C       Tilo                  0.259   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_21
    SLICE_X25Y37.A2      net (fanout=1)        0.437   clk_div/Mcount_oneHz_counter_eqn_2
    SLICE_X25Y37.CLK     Tas                   0.227   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_2_rt
                                                       clk_div/oneHz_counter_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.339ns logic, 2.873ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_25 (FF)
  Destination:          clk_div/oneHz_counter_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.252 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_25 to clk_div/oneHz_counter_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.BQ      Tcko                  0.391   clk_div/oneHz_counter<25>
                                                       clk_div/oneHz_counter_25
    SLICE_X23Y40.C2      net (fanout=2)        0.659   clk_div/oneHz_counter<25>
    SLICE_X23Y40.C       Tilo                  0.259   clk_div/oneHz_counter<25>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>1
    SLICE_X22Y40.A1      net (fanout=3)        0.866   clk_div/GND_2_o_GND_2_o_equal_2_o<26>
    SLICE_X22Y40.A       Tilo                  0.203   clk_div/oneHz_counter<13>
                                                       clk_div/GND_2_o_GND_2_o_equal_2_o<26>5_1
    SLICE_X25Y37.C5      net (fanout=12)       0.824   clk_div/GND_2_o_GND_2_o_equal_2_o<26>5
    SLICE_X25Y37.C       Tilo                  0.259   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_21
    SLICE_X25Y37.A2      net (fanout=1)        0.437   clk_div/Mcount_oneHz_counter_eqn_2
    SLICE_X25Y37.CLK     Tas                   0.227   clk_div/oneHz_counter<3>
                                                       clk_div/Mcount_oneHz_counter_eqn_2_rt
                                                       clk_div/oneHz_counter_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.339ns logic, 2.786ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_div/twoHz_counter_23 (SLICE_X13Y42.D2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_1 (FF)
  Destination:          clk_div/twoHz_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.338 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_1 to clk_div/twoHz_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.BQ      Tcko                  0.391   clk_div/oneHz_counter<3>
                                                       clk_div/oneHz_counter_1
    SLICE_X17Y38.D2      net (fanout=8)        1.178   clk_div/oneHz_counter<1>
    SLICE_X17Y38.D       Tilo                  0.259   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>3
    SLICE_X16Y41.A1      net (fanout=2)        0.825   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
    SLICE_X16Y41.A       Tilo                  0.205   clk_div/twoHz_counter<24>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X13Y42.D2      net (fanout=11)       1.076   clk_div/GND_2_o_GND_2_o_equal_7_o
    SLICE_X13Y42.CLK     Tas                   0.322   clk_div/twoHz_counter<23>
                                                       clk_div/Mcount_twoHz_counter_eqn_231
                                                       clk_div/twoHz_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.177ns logic, 3.079ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_3 (FF)
  Destination:          clk_div/twoHz_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.338 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_3 to clk_div/twoHz_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.DQ      Tcko                  0.391   clk_div/oneHz_counter<3>
                                                       clk_div/oneHz_counter_3
    SLICE_X17Y38.D1      net (fanout=6)        1.039   clk_div/oneHz_counter<3>
    SLICE_X17Y38.D       Tilo                  0.259   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>3
    SLICE_X16Y41.A1      net (fanout=2)        0.825   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
    SLICE_X16Y41.A       Tilo                  0.205   clk_div/twoHz_counter<24>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X13Y42.D2      net (fanout=11)       1.076   clk_div/GND_2_o_GND_2_o_equal_7_o
    SLICE_X13Y42.CLK     Tas                   0.322   clk_div/twoHz_counter<23>
                                                       clk_div/Mcount_twoHz_counter_eqn_231
                                                       clk_div/twoHz_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.177ns logic, 2.940ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div/oneHz_counter_2 (FF)
  Destination:          clk_div/twoHz_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.338 - 0.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_div/oneHz_counter_2 to clk_div/twoHz_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.CQ      Tcko                  0.391   clk_div/oneHz_counter<3>
                                                       clk_div/oneHz_counter_2
    SLICE_X17Y38.D3      net (fanout=21)       0.893   clk_div/oneHz_counter<2>
    SLICE_X17Y38.D       Tilo                  0.259   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>3
    SLICE_X16Y41.A1      net (fanout=2)        0.825   clk_div/GND_2_o_GND_2_o_equal_7_o<25>2
    SLICE_X16Y41.A       Tilo                  0.205   clk_div/twoHz_counter<24>
                                                       clk_div/GND_2_o_GND_2_o_equal_7_o<25>5
    SLICE_X13Y42.D2      net (fanout=11)       1.076   clk_div/GND_2_o_GND_2_o_equal_7_o
    SLICE_X13Y42.CLK     Tas                   0.322   clk_div/twoHz_counter<23>
                                                       clk_div/Mcount_twoHz_counter_eqn_231
                                                       clk_div/twoHz_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.177ns logic, 2.794ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_div/two_hz_temp (SLICE_X23Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div/two_hz_temp (FF)
  Destination:          clk_div/two_hz_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div/two_hz_temp to clk_div/two_hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.DQ      Tcko                  0.198   clk_div/two_hz_temp
                                                       clk_div/two_hz_temp
    SLICE_X23Y29.D6      net (fanout=2)        0.022   clk_div/two_hz_temp
    SLICE_X23Y29.CLK     Tah         (-Th)    -0.215   clk_div/two_hz_temp
                                                       clk_div/two_hz_clock_INV_4_o1_INV_0
                                                       clk_div/two_hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clk_div/one_hz_temp (SLICE_X23Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div/one_hz_temp (FF)
  Destination:          clk_div/one_hz_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div/one_hz_temp to clk_div/one_hz_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.AQ      Tcko                  0.198   clk_div/one_hz_temp
                                                       clk_div/one_hz_temp
    SLICE_X23Y39.A6      net (fanout=2)        0.025   clk_div/one_hz_temp
    SLICE_X23Y39.CLK     Tah         (-Th)    -0.215   clk_div/one_hz_temp
                                                       clk_div/one_hz_temp_dpot
                                                       clk_div/one_hz_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_div/blink_temp (SLICE_X30Y40.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div/blink_temp (FF)
  Destination:          clk_div/blink_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div/blink_temp to clk_div/blink_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.DQ      Tcko                  0.234   clk_div/blink_temp
                                                       clk_div/blink_temp
    SLICE_X30Y40.D6      net (fanout=2)        0.025   clk_div/blink_temp
    SLICE_X30Y40.CLK     Tah         (-Th)    -0.197   clk_div/blink_temp
                                                       clk_div/blink_temp_dpot
                                                       clk_div/blink_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_div/twoHz_counter<12>/CLK
  Logical resource: clk_div/twoHz_counter_10/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clk_div/twoHz_counter<12>/SR
  Logical resource: clk_div/twoHz_counter_10/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.770|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3057 paths, 0 nets, and 542 connections

Design statistics:
   Minimum period:   4.770ns{1}   (Maximum frequency: 209.644MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 05 17:21:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



