# Computer-Organisation
Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003 (Computer Organisation) .

## Contents
- [Implementation of ALU](https://github.com/princeofpython/Computer-Organisation/tree/master/1.%20ALU)
- [Implementations of Data Memory, Instruction Memory, and Register File](https://github.com/princeofpython/Computer-Organisation/tree/master/2.%20IMEM%2C%20DMEM%2C%20REGFILE)
- [Implementation of RISC-V Single-Cycle CPU](https://github.com/princeofpython/Computer-Organisation/tree/master/3.%20Single%20Cycle%20CPU)

Final codes for each part is commented denoting the use of particular code block and each part contains a README.md file explaining the problem statement and the approach to solve it. 
