[View]
Entity=tb
Architecture=behavior
TopLevelType=1
[file:.\src\Instruction.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\Register File.vhd]
Enabled=1
[file:.\src\Data Memory.vhd]
Enabled=1
[file:.\src\ALU Control Unit.vhd]
Enabled=1
[file:.\src\Control Unit.vhd]
Enabled=1
[file:.\src\Instruction Memory.vhd]
Enabled=1
[file:.\src\Instruction Decode Execute.vhd]
Enabled=1
[file:.\src\tb.vhd]
Enabled=1
[file:.\src\Testbench\tb.vhd]
Enabled=1
[file:.\src\half_adder.vhd]
Enabled=1
[file:.\src\full_adder.vhd]
Enabled=1
[file:.\src\sixteen_bit_adder.vhd]
Enabled=1
[file:.\src\sixteen_bit_subtractor.vhd]
Enabled=1
[file:.\src\sixteen_bit_multiplier.vhd]
Enabled=1
[file:.\src\sixteen_bit_multiplexer.vhd]
Enabled=1
[file:.\src\Instruction Fetch.vhd]
Enabled=1
[file:.\src\Testbench\processor_TB.vhd]
Enabled=1
LIB=
[file:.\src\Testbench\processor_TB_runtest.do]
Enabled=1
[file:.\src\Instruction Fetch.vhd]
Enabled=1
[file:.\src\Instruction Fetch.vhd]
Enabled=1
[file:.\src\processor.vhd]
Enabled=1
