Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "26_0.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/26_0.ll -o../Release/chesswork/26_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.46 s  /     0.46 s 	26_0
chess-clang system time =    0.02 s  /     0.01 s 	26_0
chess-clang real time   =    0.48 s  /     0.48 s 	26_0

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/26_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/26_0.sfg

Translating ...

        unsigned main()
        void _GLOBAL__sub_I_entropy_vect___cpp()
        void log_kernel_function(unsigned, unsigned)
        void entropy_vec_kernel_function(unsigned, unsigned)
        void entropy_vec_pass_kernel_function(unsigned, unsigned, unsigned)
        void marginal_entropy_kernel_function(unsigned, unsigned)

Finishing ...


noodle user time   =    2.69 s  /     2.62 s 	26_0
noodle system time =    0.39 s  /     0.35 s 	26_0
noodle real time   =    3.08 s  /     2.97 s 	26_0

chess-backend 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
chess-backend 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
chess-backend 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
chess-backend 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Collecting static variable register operations...


**** Bundling `F_GLOBAL__sub_I_entropy_vect___cpp' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading DSFG from: 26_0-F_main_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_main' ****
Applying long jump data
Collecting static variable register operations...



   macro #51 (93 opn)
      matching... Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
**** Bundling `F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data
Reading DSFG from: 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
Applying long jump data

   macro #153 (16 opn)
      matching... 
   macro #192 (4 opn)
      matching... 
   macro #138 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #447 (7 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #1842 (288 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #188 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #3085 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #3044 (17 opn)
      matching... (63 p) (343 P)
      covering... (38 its) (cost 33954.254)


Total cost = 33954.254

cosel user time   =    0.16 s  /     0.11 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel system time =    0.04 s  /     0.01 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel real time   =    0.19 s  /     0.10 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
(10 p) (23 P)
      covering... (8 its) (cost 5850.054)

   macro #2354 (338 opn)
      matching... 
application DSFG routing:

**** Routing 'F_GLOBAL__sub_I_entropy_vect___cpp' ****
analysing connectivity in ISG
(11 p) (24 P)
      covering... (8 its) (cost 5950.154)

   macro #2798 (338 opn)
      matching... initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (51)

sync/offset hazards solving


time (after hazard solving) =   0.100 s

routing control inputs

routing

1 of 1 ( 51 )
# uses: 99 +1 +1 +1 +1 +1 +1 +2 +1 +2 +1 +2 +1 +1 +2 (VCH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +4 +5 +3 +4 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +3 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 8 complex patterns (8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.14 s  /     0.14 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia system time =    0.00 s  /     0.00 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia real time   =    0.15 s  /     0.14 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist1 -v -k110 --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 35 

Total number of cycles = 35

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.08 s  /     0.08 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 system time =    0.00 s  /     0.00 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 real time   =    0.08 s  /     0.08 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--showcolor -v -b --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_26329088.672 to CLH
collect coupled operands: ................................................
  35 couplings found
collect RMW pairs: C LR M P R SP W
register: C {CL CH}
	rmw pairs: 1
	coalescing      : .
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1]
	postbalancing   : none
	rematerialising : + 1 dr_move

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 7
	coalescing      : .......
                          0 rmw fanout splits
	assigning fields: 10 11 8 9 12 13 4 0
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 0
	assigning fields: VL[0] VL[6] VL[4]
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CH CL M P R {VH VL}
	updating reassigned offsets in sfg

collect coupled operands: ................................................
  21 couplings found
solving cycles: none

solving cycles: none

1 dr_move rematerialised

Writing LIB (with interprocedural optimisation data) to: 26_0-F_GLOBAL__sub_I_entropy_vect___cpp__ra.lib

showcolor user time   =    0.07 s  /     0.06 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor system time =    0.00 s  /     0.00 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor real time   =    0.07 s  /     0.07 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 30 

Total number of cycles = 30

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.mic'' ...

mist2 user time   =    0.41 s  /     0.41 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 system time =    0.01 s  /     0.01 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 real time   =    0.42 s  /     0.42 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.02 s  /     0.02 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale system time =    0.00 s  /     0.00 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale real time   =    0.02 s  /     0.01 s 	26_0-F_GLOBAL__sub_I_entropy_vect___cpp_

chess-backend 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
Applying long jump data

   macro #165 (29 opn)
      matching... (18 p) (66 P)
      covering... (13 its) (cost 11706.143)

   macro #2475 (334 opn)
      matching... (203 p) (1080 P)
      covering... 1 2 3 4 5 6 7 8 (8284 its) (cost 102746.551)

   macro #1691 (58 opn)
      matching... (250 p) (1340 P)
      covering... 1 2 3 4 (62 p) (160 P)
      covering... (35 its) (cost 28076.450)


Total cost = 134332.953

cosel user time   =    1.70 s  /     1.62 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel system time =    0.05 s  /     0.03 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel real time   =    1.76 s  /     1.65 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
5 
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
6 7 8 9 10 (10003 its) (cost 135718.897)

   macro #2596 (45 opn)
      matching... analysing connectivity in ISG
(250 p) (1340 P)
      covering... 1 2 (33 p) (155 P)
      covering... (19 its) (cost 13088.398)
3 
   macro #2599 (7 opn)
      matching... (4 p) (11 P)
      covering... (4 its) (cost 3573.065)

   macro #3025 (5 opn)
      matching... 4 (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #2616 (46 opn)
      matching... 5 6 7 8 9 10 (10003 its) (cost 133458.897)

   macro #2166 (71 opn)
      matching... (42 p) (53 P)
      covering... (23 its) (cost 22230.281)


Total cost = 192330.927

cosel user time   =    2.01 s  /     1.92 s 	26_0-F_main_
cosel system time =    0.08 s  /     0.06 s 	26_0-F_main_
cosel real time   =    2.11 s  /     2.00 s 	26_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
(57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2169 (18 opn)
      matching... (14 p) (26 P)
      covering... (12 its) (cost 11702.162)


Total cost = 175582.630

cosel user time   =    2.11 s  /     2.06 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.06 s  /     0.03 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    2.17 s  /     2.08 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initial DSFG transformations

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.450 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +analysing connectivity in ISG
/ +/ +/ +/ +288 +1 +1 +2 +64 +1 +1 +2 +32 +1 +1 +2 +16 +1 +1 +2 +8 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +/ +initial DSFG transformations
initial DSFG transformations
/ +initial timing
initialise routing
initial timing
dependency hazard solving

1 of 2: (4 13 2354)
initialise routing
(250 p) (1342 P)
      covering... 
2 of 2: (2166 2169 2170 153)
(fanout-hzds) (splits:1) 
sync/offset hazards solving
dependency hazard solving

1 of 5: (28 2798 19)


time (after hazard solving) =   0.560 s

routing control inputs

routing

1 of 2 ( 4 2354 13 )
# uses: 281 +
2 of 5: (35 2596 3044 2599 2600 14)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 12 
3 of 5: (36 9 10 3085 3086)
(fanout-hzds) (splits:1) 
4 of 5: (3025 4 447 185 44 189 184 188)

5 of 5: (2616 192)

sync/offset hazards solving
1 +1 

time (after hazard solving) =   0.620 s
+
routing control inputs
1 
routing
+1 +
1 of 5 ( 19 2798 28 )
# uses: 281 +2 12 3 +1 +1 +1 +4 5 / +6 7 8 / +9 10 (10003 its) (cost 133462.897)
/ +
   macro #2287 (71 opn)
      matching... / +288 678 / +258 / +678 / +102 +1 +1 +2 +258 / +102 (57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2290 (17 opn)
      matching... / ++1 +1 (15 p) (28 P)
      covering... +(12 its) (cost 11702.162)
+1 1 ++1 

Total cost = 181442.719
+1 
cosel user time   =    1.99 s  /     1.92 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel system time =    0.04 s  /     0.02 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel real time   =    2.04 s  /     1.95 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

+--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
/ +857 / +analysing connectivity in ISG
857 / +/ +307 / +32 113 307 / ++1 +1 +2 +113 / ++4 +1 +1 +1 ++4 +1 +1 +1 +/ +729 / +729 / +/ +243 32 243 +1 +1 +2 +576 / +576 / +initial DSFG transformations
576 / +initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2475)

2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.420 s

routing control inputs

routing
576 / +
1 of 2 ( 4 2475 13 )
# uses: 281 +8 12 +1 +1 +2 ++1 +1 +1 +152 +4 +1 +1 +1 ++4 +1 +1 +1 +/ +243 / +243 / +243 243 +1 +1 +2 +40 678 / ++1 +1 +2 +10 +1 +1 +1 +1 +1 +2 258 / ++1 +1 +1 +1 +2 102 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +4 +2 +1 +6 +3 +1 +1 ++1 +1 +1 +857 / +/ +307 / +113 +4 +1 +1 +1 +81 +4 +1 +1 +1 ++4 678 / ++1 +1 +1 +81 258 / +729 / +102 243 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 ++4 4 +1 ++1 1 +1 +1 ++1 3 ++2 +1 +1 27 +1 +1 +2 +4 +1 +1 +2 ++2 +1 +1 +1 +9 +4 +1 +1 ++1 1 ++1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +857 / ++4 +1 +1 +1 +/ +307 / +113 243 / +/ +243 / ++4 +1 +1 +1 +/ +729 / +243 / +/ +288 / ++4 +1 +1 +1 +288 81 +1 +1 +2 ++4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ ++4 +1 +1 +1 ++1 +1 +2 +/ +/ +486 / +243 / +/ +/ +/ +1024 / +/ +64 +1 +1 +2 +/ +288 / +/ +1024 / +64 / ++1 +1 +1 +2 ++1 +2 ++4 +1 +1 +1 +162 / +/ +/ +/ +/ +1024 / +64 +1 / ++1 +2 +/ +256 1024 / +64 1024 / ++1 +1 +2 +64 +1 +1 +2 +/ +256 / ++4 +1 +1 +1 +54 / +1024 / +64 +1 +1 +2 +64 +4 +1 +1 ++1 1 +1 +2 ++18 +1 +1 +2 +256 16 +4 +1 +1 +1 +6 +1 +2 ++2 4 +4 +1 +1 +(RS)4 +1 +1 +1 +1 +2 (VDH0)(VDH)+(VCH)(RS)(R)+1 +1 +1 ++1 1 ++2 +8 64 +2 +1 ++++++++++++++2 (RS)(R)++1 +2 +++++++++1 (R)++++++++1 ++++++++1 (R)++++++++1 ++++++1 ++1 +1 ++1 ++1 1 +2 +1 +16 +1 / ++1 +1 (VBH)-1 1 1 +1 ++1 2 (VCH)+-2 1 1 +1 4 2 +1 (VDH)+1 ++2 4 +(VDH)-1 +2 1 1 +2 2 +2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)(VRH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 / +(VBH)+2 (VBH)-2 1 2 1 (VBH)/ ++1 (check) (VDH)(VRH)


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +/ +/ ++1 / ++1 +2 +64 / ++1 / ++1 +2 +16 128 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +288 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +/ +/ +288 / +/ ++1 +1 +2 ++1 +1 +2 +/ +/ +/ +/ +576 / +96 / ++/ +/ +/ +32 / +/ +32 288 +1 +1 +2 ++1 +1 +2 +/ +/ +/ +864 / +/ +/ +96 +1 +1 +2 ++/ +/ +32 32 / ++1 +1 +2 ++1 +1 +2 +/ +/ +576 / +576 / +576 / +/ +144 / +576 / +576 / ++576 / +216 576 / +8 +1 +1 +2 +/ +152 32 576 / +8 +1 +1 +2 ++1 +1 +2 +152 +36 +6 +3 +3 +3 +3 +3 +3 +4 (VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
/ +Creating 'dr_move' opns ...+1 +1 +2 +40 
number of 'reduced cluster size' : 12

amnesia user time   =    4.33 s  /     4.32 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    4.40 s  /     4.40 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
+1 +1 +2 +10 +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
1 +1 +2 +40 / ++1 +2 +1 +1 +1 +2 
Compiling all mappings: 0%..+1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 ++1 1 +1 +2 +1 +2 +10 +1 +1 +1 +1 +2 +1 +1 +2 +1 +1 +1 ++2 1 +1 +1 +2 +/ +4 +1 +1 +2 +1 ++1 1 +2 +32 36 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 ++1 +1 +1 +2 +1 ++2 108 +1 +1 +1 +1 +2 +4 +2 +1 +36 576 / ++6 +1 +1 ++108 576 / +576 / ++6 +1 +1 +/ +576 / +8 +1 +1 +2 +152 10%../ +20%..30%..40%..50%..678 / +258 / +102 678 / +258 / ++1 +1 +2 +102 40 +1 +1 +2 +10 +1 60%..+2 70%..80%..+1 +1 +1 +2 90%..+1 100%

+adding manifest flow nodes ...
1 
Constructing flow graphs ...
+1 ++1 1 +1 +1 ++2 Scheduling basic blocks ...
+1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: +1 +1 +1 +1 +2 +4 +2 +1 +36 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
+108 857 / +scheduling macro #1691     	-> # cycles: +1 +1 +1 +307 / ++6 +1 +1 +113 26 
857 / +scheduling macro #138     	-> # cycles: 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.59 s  /     0.59 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.60 s  /     0.60 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
307 / +initialisation
113 / +upgraded carrier of signal _cst.3292 to CLH
upgraded carrier of signal _cst.3294 to CLH
upgraded carrier of signal __ct_9437184.3296 to CLH
upgraded carrier of signal __ct_11534336.3298 to CLH
upgraded carrier of signal __ct_1687552.3300 to CLH
collect coupled operands: ..+.4 ..+1 +1 .+.1 ..+.....678 / +729 / +258 / +102 +4 243 +1 +1 +1 +729 / +243 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +486 / ++4 +1 +1 +1 ++4 243 +1 +1 +1 +729 / +486 / +243 243 ........................................................................+4 +6 .+6 .+.1 +.1 ..+..........................162 ..........................................
  38 couplings found
collect RMW pairs:+ BM C4  LC LE LR LS M MD0 P+6 +6 + R1 +1 +162 +4 +1 +1 +1 +486 / +243 +4 +1 +1 +1 +54 +4 +6 +6 +1 +1 ++4 +1 +1 +1 +54 162 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 +(VCH)4 +1 (VBH)+1 ++1 1 +1 +1 ++1 18 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 ++4 2 +++++++++++1 1 +1 +1 ++++++6 +++1 (R)+++++++++1 4 (R)(RS)++++++++1 +1 +1 ++2 (VDH0)(VDH)(VCH)(VRH)(VRL)(RS)(WR)-2 2 1 (R)2 +1 3 +1 +1 9 +1 4 +2 (VCH)(VCH)+1 +1 +1 (VBH)+1 +1 +1 +1 +1 +1  S SP+1  W+1 ++++++++++++++++(VBH)++-1 1 1 1 1 +++2 +++++++++++++1 1 (VBH)-1 (R)1 2 ++1 1 (VBH)(RS)(VDH)-6 (R)6 +1 +2 4 +++++++1 +++1 ++++++++1 2 (R)4 2 ++++++++1 (VDH)(VCH)(R)(WR)+1 (VCH)-++1 ++++++1 1 1 1 1 2 ++2 (VCH)(VRH)(VRL)-1 1 (WR)1 -2 2 2 1 2 3 9 +1 4 (VBH)-1 1 (VCH)1 1 1 1 2 +1 (VBH)+1 -1 1 1 1 +1 +(VBH)1 (VCH)-1 1 +1 1 1 1 2 +1 (VCH)(VBH)-1 1 1 1 2 +1 1 (VBH)-(VBH)-1 1 1 1 1 2 1 1 1 1 2 (VBH)(VDH)(VBH)--1 1 1 6 1 (VBH)(VCH)-1 6 1 1 1 1 2 (VCH)4 (VBH)+1 1 2 (VBH)-1 1 1 1 1 1 4 1 (VBH)2 -1 1 1 1 (VDH)(VCH)(VBH)(WR)(VCH)-1 +1 1 1 1 1 2 (VCH)-1 1 1 (VCH)1 1 (VBH)2 +1 (VCH)-1 (VBH)1 -1 1 1 1 2 1 1 1 1 (VBH)+-1 1 1 1 1 (VBH)-1 (VBH)1 1 (VCH)1 -1 1 1 1 2 1 1 1 (VBH)-1 1 1 1 1 1 1 1 (VBH)(VCH)2 -1 1 1 1 1 (VCH)2 (WR)(VRL)+1 (VCH)(VBH)-1 +1 1 1 1 1 1 1 (VBH)-1 1 +1 4 1 (VBH)1 1 2 ++1 1 +1 +1 (VBH)+-1 (VBH)1 -1 1 1 1 1 1 1 54 1 1 (VBH)(VCH)-1 1 (VBH)1 1 1 2 +1 (VCH)(check) (VBH)+1 (VBH)-1 (VDH)1 1 1 1 1 1 (WR)(VBH)(VRH)-1 1 (VRL)1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 

1 
2 of 2 ( 2169 2166 153 )
# uses: 70 1 +1 1 +2 1 +1 1 +1 1 +1 +1 +1 +1 +1 +1 (S2:t)(VBH)-1 -1 1 1 1 1 +1 1 +1 +1 (R:t)-1 1 1 +1 (VBH)(R:t)-1 (VCH)1 1 2 -1 1 1 1 1 1 1 +1 1 (R:t)-1 1 1 1 2 1 1 1 1 1 +1 +1 +1 (rlx +1)1 1 +1 1 12 2 +1 +1 +1 (VCH)+1 +(WR)6 (VRL)++1 (VBH)-1 1 1 1 1 1 1 +4 (VBH)+1 ++1 1 +1 +(VBH)18 -1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)+4 (WR)+1 +1 +(VRH)1 +(VRL)6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)

(R)
2 of 5 ( 14 2599 2596 3044 35 )
# uses: 65 +1 ++1 1 ++1 +1 3 +1 +1 ++1 2 +1 +1 +1 +(VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)/ +(R)+1 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-/ +1 1 2 1 (VBH)(VDH)-6 / +6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 576 / +1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 144 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 / +(VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 +(VBH)+1 (check) / +(VDH)(WR)(VRH)(VRL)

288 / +
2 of 2 ( 2290 2287 165 )
# uses: 85 +1 +2 +1 48 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 +1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +/ +/ +/ +/ +576 / +144 864 / +96 ++/ +288 / +/ + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
	coalescing      : .....
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CH[4] CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
/ +	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10/ +/ ++144 864 / +96 ++/ +/ +216  11 8 9 12 13 14 15 7 6 4 0 1 2 3 5
	postbalancing   : 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 22
/ +	coalescing      : ......................
                          0 rmw fanout splits
	assigning fields:/ + VL[7] VH[7] VL[6]/ + VL[1] VH[1] VL[4]144  VH[4] VL[5] VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
+	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
432 / +36 	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 48 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!)+ CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)6 
	updating reassigned offsets in sfg

collect coupled operands: ..+3 .+3 +3 ..+.3 ...(VDH)..+3 ..(VCH).+3 (VDH)+3 (VCH)+1 +1 ++2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+16 216 +216 +8 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +2 +1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 +1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 +36 +4 36 20 +6 +3 +3 +3 +3 (VDH)++3 6 1 (VCH)++1 3 +1 3 +(VDH)2 3 +3 1 +3 (VCH)1 ++3 1 (R:t)1 -(VDH)+1 ++2 4 1 +2 ++2 2 (VDH)(VCH)(VDH)+(VCH)3 +20 +3 4 +1 (VCH0)(VCH)+3 +(VRH)+8 4 (R:t)-+4 1 2 1 1 +1 1 1 (R:t)-1 1 20 1 2 1 1 1 1 (R:t)-1 (R:t)-1 1 1 1 1 (R:t)1 -1 1 1 1 1 2 (rlx +1)1 1 1 1 1 1 1 (R:t)-1 1 2 1 1 1 1 1 1 +1 1 1 +1 2 ++1 +1 1 (mdSS:t)+1 1 -1 +4 1 (R:t)-1 (VDH)1 16 1 +(rlx +1)2 1 1 1 4 +++1 16 8 (CL:t)-+1 4 1 ++1 1 1 +1 +1 ++1 1 ++1 1 ++3 1 +1 (CH:t)-+1 1 +1 ++1 4 8 1 +4 +1 (R:t)-1 +1 4 1 +1 2 1 1 +1 2 1 +1 3 1 +(R:t)+-+1 (check) 1 1 1 1 1 +1 1 2 1 1 1 +(R:t)-1 1 1 1 1 


final flow graph transformations
1 +1 1 2 +Removing dead operations ...1 1 Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
1 +1 1 (mdMS:t)-1 5 +8 ++1 (mdSS:t)-1 4 +2 +2 Creating 'dr_move' opns ...+1 +1 +1 (S2:t)-+1 1 (LR:t)-1 1 1 +1 +(RS:t)-4 4 +10 8 +3 +15 1 1 (R:t)-1 +1 1 +1 1 1 +2 
number of 'reduced cluster size' : 18
+4 +1 
amnesia user time   =    6.91 s  /     6.90 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    7.01 s  /     7.00 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

+1 (CH:t)-1 1 +++1 (R:t)-3 +1 12 +1 (CL:t)-1 1 --mist1 -v -k110 --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
1 1 +1 1 Using nop instruction classes specified in me_chess.lib
1 (CL:t)-1 1 1 1 2 1 (R:t)-3 +12 1 (CL:t)-1 1 1 1 1 1 1 +1 1 (R:t)-2 2 1 (R:t)-3 6 12 1 1 1 1 1 1 1 1 1 2 1 1 1 1 +1 ++1 1 (S0:t)-1 +1 1 +1 ++1 1 (S:t)-1 +1 3 +1 +1 +(CH:t)-1 4 1 +4 +1 (CL:t)-1 1 +4 +1 +(CL:t)-1 1 1 +3 (check) (check) 


final flow graph transformations


Removing dead operations ...
3 of 5 ( 4 3025 9 3086 3085 36 184 188 447 44 )
# uses: 25 +Expanding complex patterns ...
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
expanding 10 complex patterns (1 load 1 store 8 constants )
4 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +Creating 'dr_move' opns ...1 +1 +1 +1 (P:t)-1 1 1 1 +1 +1 +1 +4 (check) 
# floating moves to bind: 1



4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 
Compiling all mappings: 0%..


5 of 5 ( 2616 192 )
# uses: 39 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 10%..+4 +1 +1 +1 +1 +1 +1 +1 +1 +2 +2 +2 +2 
number of 'reduced cluster size' : 18
+1 +2 
amnesia user time   =    6.04 s  /     6.03 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.08 s  /     0.08 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    6.22 s  /     6.22 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

+2 +1 +4 +1 +4 +4 +3 +4 +1 --mist1 -v -k110 --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
+1 Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
+3 +4 +4 (check) Using nop instruction classes specified in me_chess.lib
(R)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.96 s  /     6.96 s 	26_0-F_main_
amnesia system time =    0.16 s  /     0.14 s 	26_0-F_main_
amnesia real time   =    7.21 s  /     7.18 s 	26_0-F_main_


NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
--mist1 -v -k110 --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

Compiling all mappings: 0%..10%..20%..
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
60%..70%..80%..Scheduling basic blocks ...
90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b384 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b427 -> b162 -> b335 -> b163 -> b418 -> b164 -> b410 -> b165 -> b402 -> b166 -> b394 -> b167 -> b168 -> b169 -> b384
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: ...
HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b372 -> b328 -> b86 -> b87 -> b88 -> b105 -> b106 -> b108 -> b97 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b116 -> b132 -> b148 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b322 -> b415 -> b156 -> b323 -> b157 -> b406 -> b158 -> b398 -> b159 -> b390 -> b160 -> b382 -> b161 -> b162 -> b163 -> b372
minimum length due to resources: 42
scheduling HW do-loop #2354     	-> # cycles: ...............................................................121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
......121 
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
................................scheduling macro #2290     	-> # cycles: .20%..17 
30%..scheduling macro #2287     	-> # cycles: 40%...........................................
  3 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.96 s  /     2.96 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.07 s  /     0.07 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.06 s  /     3.06 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

29 
Reading interprocedural optimisation data from: 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
scheduling macro #2169     	-> # cycles: 
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
scheduling macro #165     	-> # cycles: 15 
23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
scheduling macro #2166     	-> # cycles: 
mist1 user time   =    0.56 s  /     0.56 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.03 s  /     0.02 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.61 s  /     0.60 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4377 to R
upgraded carrier of signal __tmp.2812,__tmp.4379 to R
upgraded carrier of signal img_size.4180,b.4369 to R
29 
50%..60%..70%..analysing connectivity in ISG
upgraded carrier of signal _cst.4333,a.4368 to R
80%..upgraded carrier of signal _cst.4479 to CLH
upgraded carrier of signal _cst.4481 to CLH
upgraded carrier of signal __ct_9437184.4483 to CLH
upgraded carrier of signal __ct_11534336.4485 to CLH
upgraded carrier of signal __ct_26329088.4487 to CLH
90%..upgraded carrier of signal __ct_1687552.4489 to CLH
scheduling macro #153     	-> # cycles: collect coupled operands: ..100%

.adding manifest flow nodes ...

Constructing flow graphs ...
.10 

Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
.....Scheduling basic blocks ...

mist1 user time   =    0.75 s  /     0.75 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.76 s  /     0.76 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
..............initialisation
...upgraded carrier of signal __arg0.419 to R
upgraded carrier of signal __arg1.421 to R
upgraded carrier of signal __tmp.2700,__tmp.4197 to R
......upgraded carrier of signal img_size.4036,b.4188 to R
..............upgraded carrier of signal _cst.4137,a.4187 to R

HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 91 : b693 -> b649 -> b183 -> b184 -> b185 -> b202 -> b203 -> b205 -> b194 -> b195 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b213 -> b229 -> b245 -> b246 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b643 -> b736 -> b253 -> b644 -> b254 -> b727 -> b255 -> b719 -> b256 -> b711 -> b257 -> b703 -> b258 -> b259 -> b260 -> b693
minimum length due to resources: 42
scheduling HW do-loop #2798     	-> # cycles: upgraded carrier of signal _cst.4297 to CLH
upgraded carrier of signal _cst.4299 to CLH
upgraded carrier of signal __ct_9437184.4301 to CLH
upgraded carrier of signal __ct_11534336.4303 to CLH
upgraded carrier of signal __ct_26329088.4305 to CLH
upgraded carrier of signal __ct_1687552.4307 to CLH
collect coupled operands: .........................................121 
  -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 121 cycles
scheduling macro #2599     	-> # cycles: 7 
scheduling macro #2596     	-> # cycles: 24 
scheduling macro #3044     	-> # cycles: 10 
scheduling macro #3025     	-> # cycles: 14 
scheduling macro #3085     	-> # cycles: 6 
scheduling macro #188     	-> # cycles: 9 
scheduling macro #447     	-> # cycles: 20 
scheduling macro #2616     	-> # cycles: 27 
scheduling macro #192     	-> # cycles: 14 

Total number of cycles = 252

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.81 s  /     0.81 s 	26_0-F_main_
mist1 system time =    0.03 s  /     0.03 s 	26_0-F_main_
mist1 real time   =    0.84 s  /     0.84 s 	26_0-F_main_

--showcolor -v -b --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __tmp.3296,__tmp.5677 to R
upgraded carrier of signal img_size.4960,b.5670 to R
upgraded carrier of signal _cst.5167,_cst.5168,_cst.5170,_cst.5169,_cst.5341,_cst.5342,_cst.5490,_cst.5343,_cst.5772,a.5669 to R
upgraded carrier of signal __ct_1.5641 to R
upgraded carrier of signal _cst.5665,__rt.5667 to R
upgraded carrier of signal _cst.5773 to R
collect coupled operands: .................................................initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.490 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +/ +.....................................................................................................................................................................................
  50 couplings found
/ +collect RMW pairs: BM C LC LE LR LS M MD0 P R/ +.........................................................................../ +...............................................288 ......................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R+1 +1 +2 +64  S SP W.....................................................................................+1 ........+....1 ...+..2 ..+............32 .............................................................................................
  53 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R+1 +1 +2 +16 +1 +1 +2 +8 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +/ +/ + S SP W/ + S SP W/ +288  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
+1 	rematerialising : 0 moves

register: LR
+1 +	assigning fields:
	postbalancing   : none
2 	rematerialising : +0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13/ + 14/ +/ +32 (limit 1)  15 10 11x 8 9 6 7 5 4x 0 1 2+1  3
	extra splits during assignment: 2
	postbalancing   : +1 +2 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
+	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
	coalescing      : ............................../ +
                          0 rmw fanout splits
	assigning fields: VL[7]/ + VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: .. mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
..	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
/ +	coalescing      : ......
                          0 rmw fanout splits
.....	assigning fields:. CL[0]........ CH[0]........32 . CH[1]......... CL[1]......... CH[2]. CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
+1 	assigning fields:
	rematerialising : +0 moves

register: P
1 	rmw pairs: 10
+	coalescing      : 2 ..........
                          0 rmw fanout splits
+	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 3 splits
	assigning fields: 12576 / + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] 13 CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +576 / +
	  -> 1 splits
	assigning fields: 12 13576 / +576 / +8 +1 +1 +2 +152  14 15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2354 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
+1 +1 +2 +40 (limit 1)  14	assigning fields: 15 VL[7] VH[7] 10 VL[4] 11 8 9 VH[4] 6 VL[5] 7 5 4 VL[0] 0 1 2 3
	postbalancing   :  VH[0]
           #2798 (#18)	: moved 21   mean max sdev 0.29 0.35 0.08 -> 0.28 0.32 0.04
 VL[1]+1 + VH[1]1         recycled splits: 1 ra, 0 dr
+	rematerialising : 2 0 moves

+register: S
	rmw pairs: 0
 VL[6]10 	assigning fields: 1 3
	postbalancing   : none
	rematerialising : 0 moves

register: SP
 VL[2]	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
 VH[2] VL[3]+1  VH[3]+1 
	postbalancing   : +1 +1 +1 
           #2354 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
+2 	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : +0 moves

register: mcFPCnvFx2Fl
1 	assigning fields:
	postbalancing   : none
	rematerialising : +0 moves
1 
register: mcFPMul
+1 	assigning fields:
+	postbalancing   : none
1 	rematerialising : +0 moves

2 register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
+	coalescing      : 	assigning fields:1 . 0..........
	postbalancing   : none
.....	rematerialising : .....0 moves
....+...1 .
register: mcCarry
+1 	assigning fields:
	postbalancing   : none
+1 	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..+
	handle assignment constraints
	reassign aligned offsets:2  AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: .....+1 ........+.1 ...+..1 ..+1 ....+.2 ........
.                          0 rmw fanout splits
......+1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +4 +2 +1 +6 	assigning fields: VL[7] VH[7]+3  VL[4]+1 +1 + VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2798 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ............................................................../ +..........................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.59 s  /     2.58 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.03 s  /     0.03 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    2.65 s  /     2.65 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
678 / +258 / +102 analysing connectivity in ISG
+1 +1 +1 +857 / +307 / +113 ..................................................................................................+....4 ...+1 +.1 .+1 +..................................................................................................................
  6 couplings found

violated couplings: 1
.
Iteration required: enforce operand locations to satisfy coupled operand constraints
.Please run RA1 again.

showcolor user time   =    2.75 s  /     2.75 s 	26_0-F_main_
showcolor system time =    0.02 s  /     0.02 s 	26_0-F_main_
showcolor real time   =    2.79 s  /     2.79 s 	26_0-F_main_

...--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

........................Reading interprocedural optimisation data from: 26_0-F_main_.flc
.Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
....................
application DSFG routing:

**** Routing 'F_main' ****
.............729 / +..........................................243 .......................analysing connectivity in ISG
.................initial DSFG transformations
........................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.02 s  /     3.01 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.07 s  /     3.07 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2475)

2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.520 s

routing control inputs

routing

1 of 2 ( 4 2475 13 )
# uses: 281 +12 +1 +1 +1 +analysing connectivity in ISG
/ +678 / +258 / +102 +4 +1 +1 ++1 1 +1 ++1 +857 / +initial DSFG transformations
486 / +243 307 / +113 initial timing
initialise routing
dependency hazard solving

1 of 5: (28 2798 19)

2 of 5: (35 2596 3044 2599 2600 14)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 5: (36 9 10 3085 3086)
(fanout-hzds) (splits:1) 
4 of 5: (3025 4 447 185 44 189 184 188)

5 of 5: (2616 192)

sync/offset hazards solving


time (after hazard solving) =   0.470 s

routing control inputs

routing

1 of 5 ( 19 2798 28 )
# uses: 281 +12 +1 +1 +1 ++4 +1 +1 +1 +/ +initial DSFG transformations
729 / +initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2354)

2 of 2: (2166 2169 2170 153)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.530 s

routing control inputs
243 
routing

1 of 2 ( 4 2354 13 )
# uses: 281 +12 +1 +1 +1 +678 / +258 / +102 / ++1 +1 +1 +857 / +678 / ++4 +1 +1 +1 +307 / +162 258 / +113 102 +4 +1 +1 +1 ++4 +1 +1 +1 +243 / +243 +1 +1 +1 +729 / +243 857 / +307 / +113 +4 +1 +1 +1 ++4 +1 +1 +1 ++4 +243 / +1 +1 +1 +729 / +81 243 +4 +1 +1 +1 +243 54 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 ++4 +1 +1 +1 +18 +4 +1 +1 +1 +6 / ++4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +8 +2 +2 +++++++++++++++4 2 +1 +1 +1 +(RS)/ +81 (R)++2 +2 +++++++++1 (R)++++++++1 ++++++++1 (R)++++++++1 ++++++1 ++1 ++1 +1 +1 +1 ++4 1 ++1 1 +1 +1 (VBH)+-1 1 1 27 +1 +4 (VCH)-1 +1 1 1 +2 1 +1 ++2 (VDH)+1 +1 +1 +2 +9 (VDH)-+2 4 1 2 +1 2 +1 +1 +3 +2 (VDH)-2 1 +1 +2 1 +1 2 +1 +2 +4 (VCH)-+1 1 +1 1 1 +2 2 +/ +(VCH)(VRH)243 / ++2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 243 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 / +1 2 1 (VBH)+1 (check) (VDH)(VRH)/ +


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 +288 / +/ +/ +/ +128 +1 +1 +2 ++4 +1 +1 +1 +81 / +/ +288 +1 +1 +1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 ++4 +1 +1 +1 +27 / ++2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ ++1 +1 +2 +/ +/ +1024 / +64 / ++1 / ++1 +2 +/ +/ +/ +/ +/ +576 / +/ +1024 / +96 64 +1 +1 +2 ++/ +/ +/ +288 1024 / +64 / ++1 +1 +2 +256 / +/ +1024 / ++1 +1 +2 +64 +1 +1 +2 +256 / +/ +/ +864 / +96 / ++1 +1 +2 +64 ++1 +1 +2 ++1 1024 / ++1 +2 64 +16 64 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 ++1 +1 / ++2 +16 +1 +1 +2 ++1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +/ +/ +/ +/ +/ +144 / +/ +/ +1024 / ++64 216 +1 / ++1 +2 +/ +288 256 288 +1 +1 +2 ++36 +6 +3 +3 +3 +3 +3 +3 +4 (VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 ++1 1 (check) +1 +2 +


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns .../ +
number of 'reduced cluster size' : 12

amnesia user time   =    5.74 s  /     5.73 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.05 s  /     0.03 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    5.84 s  /     5.81 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
/ +/ +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
+1 +1 +2 +
Compiling all mappings: 0%..64 / +/ +32 +1 +1 +2 +16 +1 +1 +2 ++1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +32 / ++1 +1 +2 +/ +/ +/ +/ +32 +1 +1 +2 +/ +10%..20%..30%..40%..50%../ +576 / +/ +32 576 / +/ ++1 +1 +2 +288 576 / +576 / +576 / +8 +1 +1 +2 +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
152 Scheduling basic blocks ...
576 / +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: +1 100 
+  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
1 +2 +scheduling macro #1691     	-> # cycles: 576 / +26 
scheduling macro #138     	-> # cycles: 8 

Total number of cycles = 134

576 / +Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
8 +1 ++1 
mist1 user time   =    0.51 s  /     0.51 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.53 s  /     0.53 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

1 / +--showcolor -v -b --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
+Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+2 1 ++2 +40 initialisation
152 upgraded carrier of signal _cst.3299 to CLH
upgraded carrier of signal _cst.3301 to CLH
upgraded carrier of signal __ct_9437184.3303 to CLH
upgraded carrier of signal __ct_11534336.3305 to CLH
upgraded carrier of signal __ct_1687552.3307 to CLH
Reading operand couplings: 1 coupling
collect coupled operands: ..............+1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 / ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 / +32 +1 +1 +2 ++1 40 +1 +2 ++108 +1 +1 +2 +10 +1 / ++2 +1 +1 +6 +1 ++1 2 +1 ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 / ++2 +1 +/ +36 / +32 678 / ++1 +1 +2 +258 / +102 +108 576 / ++6 +1 +1 +576 / ++1 +1 +1 +576 / +/ +576 / +857 / +8 +1 +1 +2 +152 307 / +113 678 / +258 / +102 +4 +1 +1 +1 ++1 729 / ++1 +2 +40 243 +1 +1 +2 +10 +1 +1 +1 ++1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 ..+1 ...+1 ..+1 ..+..2 ..........+.....857 / +.4 ......+2 ...........+.1 ......+................36 .307 / +...113 ...........................................................................
  38 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R+108 +4 +1 +1 +1 ++4 +1 +1 +1 ++6 +1 +1 +486 / +243 729 / +243 / +678 / +258 / +102 +4 +6 +6 +1 +1 +162 +1 +1 +1 ++4 +1 +1 +1 + S SP W857 / +307 / +113 486 / +243 +4 ++4 1 +1 +1 ++1 +1 +1 +54 729 / +243 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 +4 +6 (VCH)-1 1 1 2 +6 +1 +1 +1 +(VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)162 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 5 ( 14 2599 2596 3044 35 )
# uses: 66 +1 +1 +3 +1 +1 +1 +1 +1 ++4 +1 +1 +1 +/ +486 / +243 / +/ +288 / +48 ++4 +1 +1 +1 +54 / ++4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields:(RS) AML[0]+
	postbalancing   : none
1 +	rematerialising : 1 0 moves

register: C {CL CH}
	rmw pairs: 5
(VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 ++4 	coalescing      : 1 .+2 +6 .+6 (VCH)+1 ++1 1 +(VBH).+1 +1 +1 +.1 ++2 .162 / +++++++++++++++++1 ++++++++++++++++1 
                          0 rmw fanout splits
(R)++1 (RS)(R)288 +2 +2 	assigning fields: CH[5]+++++++ CH[1]+++1  CH[2]++++++++1  CL[1](R) CL[2]
	postbalancing   : none
	rematerialising : ++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 +0 moves

register: LC
2 	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
(VDH)	assigning fields:
	postbalancing   : none
	rematerialising : (VCH)0 moves

register: LS
(WR)	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
+1 	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
(VCH)	rematerialising : -0 moves

1 register: P
	rmw pairs: 6
1 	coalescing      : 1 ......
                          0 rmw fanout splits
1 1 	assigning fields: 62  7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
(VCH)	coalescing      : ..
-                          0 rmw fanout splits
1 1 1 	assigning fields:2  10+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)++1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)/ ++1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2290 2287 165 )
# uses: 86 +1 +2 +2 +1 +/ +1 +1 +3 (mdSS:t)-1 1 1 +1 +2 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1  11+1 (R:t)-1 1 1 1 1 2 1 1 +1  8+1 432 / ++1 +3 +1 +1 +1  9+48 1 +1 +1 +6  12+ 13 14 15 7 6 4+ 0 1 2 3 5
	postbalancing   : 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 216 0 moves

register: S
	rmw pairs: 0
+4 	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
+	rematerialising : 0 moves
1 
register: W {VL VH}
+	rmw pairs: 22
1 +1 +54 	coalescing      : ......................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[6]/ + VL[1] VH[1] VL[4] VH[4] VL[5] VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

+register: mcCarry
	assigning fields:+
	postbalancing   : none
4 	rematerialising : 0 moves
36 
align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..+1 .+1 +1 ....+....+6 ..18 +1 +3 .+3 +3 +3 (VDH)+1 +2 +2 (VCH)(VDH)+3 +3 +1 +3 (VRH)+4 +2 +1 (R:t)-1 1 1 (R:t)-1 / +1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +1 +1 +1 +1 +1 (VDH)+2 +++4 2 +1 +(CL0:t)-1 1 +1 1 +1 6 +2 (CH0:t)-1 1 1 +4 +2 +2 ++(RS)+1 +1 +1 +1 +1 (VDH0)+1 (VDH)576 / +(VCH)+1 +1 (mdMS:t)-(RS)1 5 ++1 (mdSS:t)-1 4 (R)+1 +1 +1 +1 +(S2:t)-1 1 +1 1 +1 (RS:t)-4 +2 144 8 (VCH)+1 1 1 (R:t)-(VBH)1 1 1 1 +1 +1 +1 +1 +1 (CH2:t)-1 1 +1 +1 (CL:t)-+1 1 1 +1 ++(CL1:t)-1 1 2 +1 (CL2:t)-1 1 +1 (CL:t)-1 1 +1 (R:t)-2 6 ++++++++++++++++1 1 1 1 1 ++++++++++++++++1 1 1 +1 (S0:t)-1 1 (R)+1 (S:t)-1 1 +++1 (CH1:t)-1 1 1 +1 (CL2:t)-1 1 (CL2)+1 (CL:t)-1 1 (check) (RS)


3 of 5 ( 4 3025 9 3086 3085 36 184 188 447 44 )
# uses: 25 +(R)4 +1 +1 +1 +1 +2 +1 +1 +1 +1 ++1 +1 +1 +1 +1 2 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 +1 +1 +1 +4 (check) 
# floating moves to bind: 1
+2 


4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 +1 +1 ++1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


5 of 5 ( 2616 192 )
# uses: 39 +2 +1 +++++++++++1 1 +1 +1 +1 +1 +1 +1 +1 +6 ++++++4 +++1 +1 +1 +1 +1 +1 +1 +(R)1 +1 +2 +2 +2 +2 +1 +2 +2 +1 +4 ++++++++1 +1 +4 +4 +3 (R)+4 +1 +1 +3 +4 +4 (check) ++++++++(R)1 


final flow graph transformations
++2 Removing dead operations ...(VRH)Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
(VRL)(WR)-2 2 1 2 3 9 Creating 'dr_move' opns ...4 (VCH)+1 +1 +1 +1 +1 +1 
number of 'reduced cluster size' : 18
(VBH)-1 1 1 1 2 
amnesia user time   =    5.98 s  /     5.97 s 	26_0-F_main_
amnesia system time =    0.00 s  /     0.00 s 	26_0-F_main_
amnesia real time   =    6.02 s  /     6.01 s 	26_0-F_main_

1 (VBH)-1 1 2 1 (VBH)(VDH)---mist1 -v -k110 --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
6 Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
6 4 1 2 4 2 (VDH)(VCH)(WR)
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
+1 (VCH)-1 1 1 1 1 2 (VCH)-/ +1 1 1 2 +1 
Compiling all mappings: 0%..(VBH)-1 1 1 1 1 1 2 10%..(VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 / +(VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2169 2166 153 )
# uses: 71 +1 +2 +2 +1 +1 +1 +1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 864 / +(R:t)-1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 96 +1 +1 +1 (rlx +1)1 +12 +1 +1 +1 +1 +6 ++/ +/ +/ +/ +576 / +144 / +144 ++216 20%..30%..40%../ ++36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +/ +120 864 / +50%..60%..70%..96 80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
+
HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 91 : b695 -> b649 -> b183 -> b184 -> b185 -> b202 -> b203 -> b205 -> b194 -> b195 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b213 -> b229 -> b245 -> b246 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b643 -> b738 -> b253 -> b644 -> b254 -> b729 -> b255 -> b721 -> b256 -> b713 -> b257 -> b705 -> b258 -> b259 -> b260 -> b695
minimum length due to resources: 42
scheduling HW do-loop #2798     	-> # cycles: ...................................................................+6 .+.6 .(CL1)(VDH)/ +(VCH).+4 (VCH0)(VCH)+.8 (R:t)-1 1 1211  
  -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 121 cycles
1 1 ..1 ..2 ...1 .1 ...1 .(R:t).-1 ...1 .1 ..scheduling macro #2599     	-> # cycles: ..1 ...1 ..7 
.....1 2 1 1 1 (R:t)-1 scheduling macro #2596     	-> # cycles: 1 1 .1 1 1 2 .1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +8 +4 +1 +1 +1 +2 +1 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)/ +-1 1 1 ..1 ..1 ..1 .....2 ....1 ..1 ...1 ....(R:t)...-.1 ..1 ...1 ....1 1 .24 
scheduling macro #3044     	-> # cycles: ...1 
  3 couplings found
solving cycles: 102 none 
scheduling macro #3025     	-> # cycles: 
14 1 
scheduling macro #3085     	-> # cycles: 61  
scheduling macro #188     	-> # cycles: 1 9 
scheduling macro #447     	-> # cycles: 20 
+8 scheduling macro #2616     	-> # cycles: +2 +2 +1 +1 (LR:t)-1 1 +4 +27 
/ +scheduling macro #192     	-> # cycles: 
memory: __spill_DM_stack
	assigning field:  0 3214 

Total number of cycles = 252

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
 64 96144  128 160 192 224


mist1 user time   =    0.69 s  /     0.68 s 	26_0-F_main_
mist1 system time =    0.00 s  /     0.00 s 	26_0-F_main_
mist1 real time   =    0.69 s  /     0.69 s 	26_0-F_main_

--showcolor -v -b --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
solving cycles: none

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE__ra.lib

showcolor user time   =    3.43 s  /     3.41 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.47 s  /     3.46 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

initialisation
--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
upgraded carrier of signal __tmp.3296,__tmp.5699 to R
upgraded carrier of signal img_size.4963,b.5682 to R
190 upgraded carrier of signal _cst.5170,_cst.5171,_cst.5173,_cst.5172,_cst.5353,_cst.5354,_cst.5502,_cst.5355,_cst.5794,a.5681 to R

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
upgraded carrier of signal __ct_26329088.5225,__ct_26329088.5692 to CL
upgraded carrier of signal __ct_1.5653 to R
+
NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction
upgraded carrier of signal _cst.5677,__rt.5679 to R
upgraded carrier of signal _cst.5795 to R
Reading operand couplings: 2 couplings
collect coupled operands: ..216 ...............................................
Compiling all mappings: 0%..+36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +45 ++6 +6 90 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+16 +8 +1 (LR:t)-1 1 +4 ++6 +6 +6 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 190 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.40 s  /     7.39 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    7.52 s  /     7.50 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..10%..20%..+20%..30%..45 40%..50%..+90 +6 +6 +6 +2 +1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 +1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 ++1 (mdSS:t)-4 16 4 16 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    7.23 s  /     7.22 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.01 s  /     0.01 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    7.27 s  /     7.26 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
60%..
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
70%..
Compiling all mappings: 0%..80%..10%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
30%..40%..............50%........................................................................................................................................................................................................
  53 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b386 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b169 -> b386
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: 121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles

HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 73 : b258 -> b50 -> b51 -> b52 -> b110 -> b95 -> b72 -> b96 -> b112 -> b97 -> b74 -> b98 -> b114 -> b99 -> b76 -> b100 -> b116 -> b252 -> b117 -> b118 -> b253 -> b119 -> b254 -> b120 -> b255 -> b121 -> b256 -> b122 -> b257 -> b123 -> b93 -> b82 -> b90 -> b106 -> b107 -> b108 -> b109 -> b259 -> b124 -> b125 -> b126 -> b258
minimum length due to resources: 32
scheduling HW do-loop #1842
(algo 2)	-> # cycles: scheduling macro #2290     	-> # cycles: 17 
20%..scheduling macro #2287     	-> # cycles: 30%..40%..50%..29 
scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.70 s  /     0.70 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.71 s  /     0.70 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4392 to R
upgraded carrier of signal __tmp.2812,__tmp.4394 to R
upgraded carrier of signal img_size.4184,b.4374 to R
60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b374 -> b328 -> b86 -> b87 -> b88 -> b105 -> b106 -> b108 -> b97 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b116 -> b132 -> b148 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b322 -> b417 -> b156 -> b323 -> b157 -> b408 -> b158 -> b400 -> b159 -> b392 -> b160 -> b384 -> b161 -> b162 -> b163 -> b374
minimum length due to resources: 42
scheduling HW do-loop #2354     	-> # cycles: upgraded carrier of signal _cst.4337,a.4373 to R
upgraded carrier of signal __ct_65536.4346,__ct_65536.4384 to CH
upgraded carrier of signal __ct_26329088.4381,__ct_26329088.4501 to CL
upgraded carrier of signal _cst.4494 to CLH
upgraded carrier of signal _cst.4496 to CLH
upgraded carrier of signal __ct_9437184.4498 to CLH
upgraded carrier of signal __ct_11534336.4500 to CLH
121 
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
upgraded carrier of signal __ct_26329088.4502 to CLH
upgraded carrier of signal __ct_1687552.4504 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ..............................................scheduling macro #2169     	-> # cycles: 15 
scheduling macro #2166     	-> # cycles:  S SP W29 
scheduling macro #153     	-> # cycles: 10 

Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.72 s  /     0.72 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.73 s  /     0.73 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg0.419 to R
upgraded carrier of signal __arg1.421 to R
upgraded carrier of signal __tmp.2700,__tmp.4212 to R
upgraded carrier of signal img_size.4040,b.4193 to R
upgraded carrier of signal _cst.4141,a.4192 to R
upgraded carrier of signal __ct_65536.4165,__ct_65536.4203 to CH
upgraded carrier of signal __ct_26329088.4200,__ct_26329088.4319 to CL
upgraded carrier of signal _cst.4312 to CLH
upgraded carrier of signal _cst.4314 to CLH
upgraded carrier of signal __ct_9437184.4316 to CLH
upgraded carrier of signal __ct_11534336.4318 to CLH
upgraded carrier of signal __ct_26329088.4320 to CLH
upgraded carrier of signal __ct_1687552.4322 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: .........................................82 
(modulo)	-> # cycles: 73i 74i 75 ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 75  (folded over 1 iterations)
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 75 cycles
NOTICE: postamble created
.......................................................................................................................................................................................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R......................................................................... mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
.register: BM {AML AMH}
	rmw pairs: 0
	assigning fields:. AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
...........................	coalescing      : ..............
                          0 rmw fanout splits
....................................................................
  49 couplings found
collect RMW pairs: BM	assigning fields: C CH[3] LC LE LR LS M MD0 P CH[4] CH[5] R CH[6] CH[7] CH[0] CL[3] CL[4] CL[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 3 splits
	assigning fields: 12removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
 S SP W 13Scheduling basic blocks ...
scheduling macro #1844     	-> # cycles:  S SP W(limit 1)  14 15 10 11 8 9 6 7 5 4 0 1 2 3
	postbalancing   : 
           #2798 (#18)	: moved 21   mean max sdev 0.29 0.35 0.08 -> 0.28 0.32 0.04
        recycled splits: 1 ra, 0 dr
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 3
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2798 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ................................................. mcFPAdd mcFPAdd mcFPCnvFx2Fl mcFPMul mcFPCnvFx2Fl mdMS mcFPMul mdSS mdMS mcCarry mdSS mcCarry
register: BM {AML AMH}

	rmw pairs: 0
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	assigning fields:	rematerialising :  AML[0]0 moves


	postbalancing   : none
register: C {CL CH}
	rmw pairs: 6
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : .	coalescing      : ...........
                          0 rmw fanout splits

                          0 rmw fanout splits
	assigning fields: CH[2] CL[2] CL[3]	assigning fields: CH[2] CL[5]
	postbalancing   : none
	rematerialising :  CL[2] CL[3] CL[5]+0 moves

register: LC

	postbalancing   : none
	assigning fields:
	rematerialising : 	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
+	solving hazards : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
+	assigning fields:
	  -> 2 splits

	postbalancing   : none
	rematerialising : 	assigning fields:0 moves

register: LS
 12	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising :  130 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14 14(limit 1)  15 10 11x 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 2
	postbalancing   : 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
(limit 1) 	coalescing      : .............................. 15 10 11 8 9
                          0 rmw fanout splits
 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2354 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0]	coalescing      : ............................. VH[0]93 
 VL[1] VH[1] VL[6] VL[2]
                          0 rmw fanout splits
 VH[2] VL[3] VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................scheduling macro #138     	-> # cycles: 	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2354 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................................................................................................................................................................................................................................
  6 couplings found
solving cycles: none
7 

Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352 356 360 364 368 372 376 380 384 388 392 396 400 404 408 412 416

solving cycles: none

3 ra_moves inserted
1 dr_move recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 26_0-F_main__ra.lib

showcolor user time   =    4.02 s  /     3.99 s 	26_0-F_main_
showcolor system time =    0.01 s  /     0.01 s 	26_0-F_main_
showcolor real time   =    4.07 s  /     4.04 s 	26_0-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%......................................................................................................................Filling in loop counts in instruction enabling ...
..Re-filling in 'a', 'r' values in instruction enabling ...
..Adjusting target addresses ...
.Filling in target addresses in instruction enabling ...
.....Writing micro-code to ``26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.mic'' ...
...........................................................
  6 couplings found
solving cycles: none

mist2 user time   =    4.28 s  /     4.28 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 system time =    0.04 s  /     0.04 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 real time   =    4.36 s  /     4.36 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

4 ra_moves inserted
2 dr_moves recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE__ra.lib

showcolor user time   =    3.29 s  /     3.28 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.00 s  /     0.00 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.35 s  /     3.34 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
20%..30%..40%..
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

tale user time   =    0.07 s  /     0.07 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale real time   =    0.09 s  /     0.07 s 	26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%...................................................chess-backend 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
.........................NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
..........................................................................................Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
................
  6 couplings found
solving cycles: none
50%..60%..70%..
memory: __spill_DM_stack
	assigning field:  0 4 8 12 1680%.. 20 24 28 32 36 40 44 48 52 56 60 64 6890%.. 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136100%

 140review chess_separator_scheduler(offset > 0)
 144 148 152 156 160 164 168 172removing chess_separator blocks up to strength 2in foldable loops
 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

solving cycles: none
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg

2 ra_moves inserted

Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    3.18 s  /     3.16 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.05 s  /     0.05 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.32 s  /     3.29 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

Reading DSFG from: 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib
Collecting static variable register operations...


**** Bundling `F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

   macro #155 (23 opn)
      matching... 30%..
Compiling all mappings: 0%..40%..10%..50%..(13 p) (44 P)
      covering... (11 its) (cost 9368.127)

   macro #2424 (334 opn)
      matching... 
HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 90 : b148 -> b149 -> b150 -> b158 -> b151 -> b159 -> b152 -> b160 -> b153 -> b161 -> b154 -> b162 -> b155 -> b163 -> b171 -> b172 -> b173 -> b174 -> b649 -> b183 -> b184 -> b185 -> b194 -> b195 -> b196 -> b197 -> b213 -> b229 -> b245 -> b230 -> b215 -> b231 -> b216 -> b232 -> b217 -> b233 -> b218 -> b234 -> b219 -> b235 -> b220 -> b236 -> b252 -> b643 -> b738 -> b253 -> b644 -> b254 -> b729 -> b255 -> b721 -> b256 -> b713 -> b257 -> b705 -> b258 -> b259 -> b148
minimum length due to resources: 42
scheduling HW do-loop #2798
(algo 2)	-> # cycles: 60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
20%..30%..40%..50%..
HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 89 : b57 -> b58 -> b59 -> b67 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b81 -> b82 -> b83 -> b84 -> b95 -> b85 -> b96 -> b86 -> b97 -> b87 -> b98 -> b88 -> b99 -> b89 -> b100 -> b90 -> b101 -> b91 -> b93 -> b94 -> b103 -> b104 -> b105 -> b106 -> b122 -> b138 -> b154 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b127 -> b143 -> b128 -> b144 -> b129 -> b145 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b57
minimum length due to resources: 42
scheduling HW do-loop #2475
(algo 2)	-> # cycles: 60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 90 : b51 -> b52 -> b53 -> b61 -> b69 -> b70 -> b71 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b328 -> b86 -> b87 -> b88 -> b97 -> b98 -> b99 -> b100 -> b116 -> b132 -> b148 -> b133 -> b118 -> b134 -> b119 -> b135 -> b120 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b155 -> b322 -> b417 -> b156 -> b323 -> b157 -> b408 -> b158 -> b400 -> b159 -> b392 -> b160 -> b384 -> b161 -> b162 -> b51
minimum length due to resources: 42
scheduling HW do-loop #2354
(algo 2)	-> # cycles: ......107 
(modulo)	-> # cycles:(250 p) (1342 P)
      covering... 1 2 3 4  895 i 906 7 i 918 i 929 10 (10003 its) (cost 133462.897)

   macro #2236 (71 opn)
      matching... i 93108 i 94
(modulo)	-> # cycles:.(57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2239 (17 opn)
      matching...  90i 91i 92(15 p) (28 P)
      covering... (12 its) (cost 11702.162)


Total cost = 179104.703

cosel user time   =    2.22 s  /     2.11 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.11 s  /     0.09 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    2.36 s  /     2.22 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

i 93--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
i 94analysing connectivity in ISG
i 95 ok (required budget ratio: 67)  
(resume algo)	  -> after folding: 94  (folded over 1 iterations)
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 94 cycles
NOTICE: loop #2475 contains folded negative data-flow edges
NOTICE: postamble created
.108 
(modulo)	-> # cycles: 90i 91i 96i 92i 93i 94 ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 96  (folded over 1 iterations)
  -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 96 cycles
NOTICE: loop #2798 contains folded negative data-flow edges
NOTICE: postamble created
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.610 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 i 95+1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
307 / +113  ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 95 cycles
NOTICE: loop #2354 contains folded negative data-flow edges
NOTICE: postamble created
+4 +1 +1 +1 +Scheduling basic blocks ...
729 / +243 scheduling macro #2290     	-> # cycles: removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
+4 +1 +1 +1 +243 / +15243  
Scheduling basic blocks ...
scheduling macro #2477     	-> # cycles: scheduling macro #2599     	-> # cycles: 6 
scheduling macro #3092     	-> # cycles: +4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +Scheduling basic blocks ...
./ +scheduling macro #2169     	-> # cycles: 10 
/ +scheduling macro #2356     	-> # cycles: / +288 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +/ +./ +/ +1024 / +64 +1 +1 +2 +256 109 
scheduling macro #153     	-> # cycles: .18+1 +1 +2  +
64 
Total number of cycles = 232

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
111 
+1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +scheduling macro #165     	-> # cycles: / +24 

Total number of cycles = 244

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
/ +/ +288 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    5.22 s  /     5.22 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.05 s  /     0.05 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    5.32 s  /     5.32 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
+1 +1 +
Dumping object file '26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
2 +105 
scheduling macro #3044     	-> # cycles: 18/ + 

tale user time   =    0.08 s  /     0.07 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.08 s  /     0.07 s 	26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

scheduling macro #3025     	-> # cycles: 14 
scheduling macro #3088     	-> # cycles: 8 
scheduling macro #188     	-> # cycles: 1 
scheduling macro #3090     	-> # cycles: 5 
scheduling macro #447     	-> # cycles: 15/ + 
chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.mic'' ...
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena

mist2 user time   =    5.68 s  /     5.68 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 real time   =    5.71 s  /     5.71 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
/ +scheduling macro #2616     	-> # cycles: 32 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
+1 +1 +2 +Reading LIB/ISG from: 26_0.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

tale user time   =    0.07 s  /     0.06 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale system time =    0.01 s  /     0.01 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale real time   =    0.08 s  /     0.06 s 	26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading initial values from: 26_0.ini
Reading initial values from: 26_0.sfg
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0.gvt.o' in ELF format with DWARF debug information (1)
/ +
tale user time   =    0.07 s  /     0.01 s 	26_0
tale system time =    0.05 s  /     0.01 s 	26_0
tale real time   =    0.12 s  /     0.02 s 	26_0

/ +/ +32 +1 +1 +2 +576 / +576 / +576 / +27 
576 / +8 +1 +1 +2 +152 scheduling macro #192     	-> # cycles: +1 +1 +2 +40 20 

Total number of cycles = 315

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
+1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``26_0-F_main_.mic'' ...

mist2 user time   =    7.40 s  /     7.40 s 	26_0-F_main_
mist2 system time =    0.02 s  /     0.02 s 	26_0-F_main_
mist2 real time   =    7.45 s  /     7.45 s 	26_0-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0-F_main_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.11 s  /     0.11 s 	26_0-F_main_
tale system time =    0.00 s  /     0.00 s 	26_0-F_main_
tale real time   =    0.13 s  /     0.11 s 	26_0-F_main_

+4 +1 +1 +1 +486 / +243 +4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2239 2236 155 )
# uses: 81 +1 +2 +1 +1 +1 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +1 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    6.26 s  /     6.26 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.09 s  /     0.07 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    6.38 s  /     6.36 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b378 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b421 -> b159 -> b329 -> b160 -> b412 -> b161 -> b404 -> b162 -> b396 -> b163 -> b388 -> b164 -> b165 -> b166 -> b378
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.47 s  /     0.47 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.02 s  /     0.02 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.48 s  /     0.48 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4268 to R
upgraded carrier of signal __tmp.2753,__tmp.4269 to R
upgraded carrier of signal img_size.4110,b.4260 to R
upgraded carrier of signal _cst.4224,a.4259 to R
upgraded carrier of signal _cst.4369 to CLH
upgraded carrier of signal _cst.4371 to CLH
upgraded carrier of signal __ct_9437184.4373 to CLH
upgraded carrier of signal __ct_11534336.4375 to CLH
upgraded carrier of signal __ct_26329088.4377 to CLH
upgraded carrier of signal __ct_1687552.4379 to CLH
collect coupled operands: .............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ................................................................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    1.95 s  /     1.95 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    1.97 s  /     1.96 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.360 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 +1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +243 / +243 +4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +256 +1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +576 / +576 / +576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +486 / +243 +4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2239 2236 155 )
# uses: 82 +1 +2 +2 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +2 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +2 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +190 +45 +90 +6 +6 +6 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    5.28 s  /     5.27 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.01 s  /     0.01 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    5.30 s  /     5.29 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b380 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b166 -> b380
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.46 s  /     0.46 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.47 s  /     0.46 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4283 to R
upgraded carrier of signal __tmp.2753,__tmp.4284 to R
upgraded carrier of signal img_size.4114,b.4265 to R
upgraded carrier of signal _cst.4228,a.4264 to R
upgraded carrier of signal __ct_65536.4237,__ct_65536.4275 to CH
upgraded carrier of signal __ct_26329088.4272,__ct_26329088.4391 to CL
upgraded carrier of signal _cst.4384 to CLH
upgraded carrier of signal _cst.4386 to CLH
upgraded carrier of signal __ct_9437184.4388 to CLH
upgraded carrier of signal __ct_11534336.4390 to CLH
upgraded carrier of signal __ct_26329088.4392 to CLH
upgraded carrier of signal __ct_1687552.4394 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ...............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..................................................................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

3 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    2.13 s  /     2.11 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.13 s  /     2.12 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 90 : b54 -> b55 -> b56 -> b64 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b334 -> b89 -> b90 -> b91 -> b100 -> b101 -> b102 -> b103 -> b119 -> b135 -> b151 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b54
minimum length due to resources: 42
scheduling HW do-loop #2424
(algo 2)	-> # cycles: ....108 
(modulo)	-> # cycles: 90i 91i 92i 93i 94i 95 ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 95 cycles
NOTICE: loop #2424 contains folded negative data-flow edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #2239     	-> # cycles: 13 
scheduling macro #2426     	-> # cycles: 110 
scheduling macro #155     	-> # cycles: 25 

Total number of cycles = 243

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    3.24 s  /     3.24 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    3.25 s  /     3.24 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V26_0 -L --common 26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 26_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.07 s  /     0.06 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.07 s  /     0.06 s 	26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 26_0.objlist -o../26_0.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '26_0.objlist' ...
    Adding '26_0-F_main_.o' with source reference offset 0
    Adding '26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with source reference offset 0
    Adding '26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with source reference offset 0
    Adding '26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with source reference offset 0
    Adding '26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '26_0.gvt.o' with source reference offset 0
Reading objectfile '26_0-F_main_.o' with Dwarf info...
Reading objectfile '26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with Dwarf info...
Reading objectfile '26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '26_0.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '26_0.aliases'
Creating object file '../26_0.o'...
    Adding '26_0.gvt.o'...
    Adding '26_0-F_main_.o'...
    Adding '26_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o'...
    Adding '26_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o'...
    Adding '26_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
    Adding '26_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o'...
    Adding '26_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
Writing object file '../26_0.o' (1) ...

bridge user time   =    0.21 s  /     0.06 s 	../26_0.o
bridge system time =    0.05 s  /     0.01 s 	../26_0.o
bridge real time   =    0.26 s  /     0.07 s 	../26_0.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/26_0.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/26_0.o''
Writing results to ``../Release/26_0.o.lst''

darts user time   =    1.02 s  /     0.76 s 	../Release/26_0.o
darts system time =    0.03 s  /     0.01 s 	../Release/26_0.o
darts real time   =    1.05 s  /     0.77 s 	../Release/26_0.o

Linking "../Release/26_0"
bridge -o../Release/26_0 ../Release/26_0.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c26_0.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '26_0.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/26_0.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (1880) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x38000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 20 text and data symbol(s) and 1 space symbol(s)...
    '_ZL1c' (224, DMb, > 0/0)
    '_GLOBAL__sub_I_entropy_vect___cpp' (260, PM)
    '_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' (skipped)
    '_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    '_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' (skipped)
    '_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
    '_Z7f32_divjj' (1448, PM)
    '_Z25softfloat_approxRecip32_1j' (558, PM)
    'softfloat_approxRecip_1k0s' (32, DMb)
    'softfloat_approxRecip_1k1s' (32, DMb)
    'softfloat_countLeadingZeros8' (256, DMb)
    '_Z29softfloat_normSubnormalF32Sigj' (172, PM)
    '_Z24softfloat_roundPackToF32bij' (362, PM)
    '_Z27softfloat_propagateNaNF32UIjj' (24, PM)
Applying relocators found in objectfiles...
    '../Release/26_0.o' (10143)
    '../Release/chesswork/.ear.work.2FR2Dxz' (6)
    '../Release/chesswork/.ear.work.3J7x1qC' (26)
    '../Release/chesswork/.ear.work.4HVAOUA' (89)
    '../Release/chesswork/.ear.work.9VexbhB' (86)
    '../Release/chesswork/.ear.work.27ELqA7C' (311)
    '../Release/chesswork/.ear.work.119CvvgGB' (32)
    '../Release/chesswork/.ear.work.120pHdkcA' (6)
    '../Release/chesswork/.ear.work.125TkiJCB' (4)
    '../Release/chesswork/.ear.work.146gk8iqB' (35)
    '../Release/chesswork/.ear.work.1540vRxIy' (77)
    '../Release/chesswork/.ear.work.200F8pp6A' (25)
Creating physical data...
Creating executable file '../Release/26_0'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.41 s  /     0.25 s 	../Release/26_0
bridge system time =    0.29 s  /     0.00 s 	../Release/26_0
bridge real time   =    1.71 s  /     0.25 s 	../Release/26_0

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/26_0 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/26_0''
Writing results to ``../Release/26_0.lst''
Writing results to ``../Release/26_0.srv''

darts user time   =    1.14 s  /     0.86 s 	../Release/26_0
darts system time =    0.05 s  /     0.01 s 	../Release/26_0
darts real time   =    1.20 s  /     0.88 s 	../Release/26_0

Compilation finished successfully (0 errors, 12 warnings) (55.22 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 26_0 -s 4096 -pm 16384
