/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 352 208)
	(text "RAM" (rect 5 0 29 12)(font "Arial" ))
	(text "inst" (rect 8 128 28 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 12)(font "Arial" ))
		(text "clk" (rect 21 27 37 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "we" (rect 0 0 15 12)(font "Arial" ))
		(text "we" (rect 21 43 36 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rst" (rect 0 0 14 12)(font "Arial" ))
		(text "rst" (rect 21 59 35 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "Adress[(address_width-1)..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "Adress[(address_width-1)..0]" (rect 21 75 174 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "AdressB[(address_width-1)..0]" (rect 0 0 160 12)(font "Arial" ))
		(text "AdressB[(address_width-1)..0]" (rect 21 107 181 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Data_in[31..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "Data_in[31..0]" (rect 21 91 97 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 288 32)
		(output)
		(text "Data_out[31..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "Data_out[31..0]" (rect 197 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "Data_outB[31..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "Data_outB[31..0]" (rect 191 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 3))
	)
	(parameter
		"address_width"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 272 128))
	)
	(annotation_block (parameter)(rect 304 -16 504 16))
)
