<!doctype html>
<head>
<meta charset="utf-8">
<title>Core_Control_Register_Write</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_hap_core_control_register_read.html">Core_Control_Register_Read</a>
<a href="__rm_hap_core_device_access_memop.html">Core_Device_Access_Memop</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="haps-chapter.html">12 Haps</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_hap_Core_Control_Register_Write">Core_Control_Register_Write</a></h1>
<p>

<a name="Core_Control_Register_Write"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Triggered when a control register is written. Note that <i>value</i> is not (necessarily) the final contents in the register. When the callback is called, the processor register has not yet been updated with the new value.
<p>
If the callback routine breaks to the frontend by raising an exception, the instruction will be replayed possibly causing repeated memory operations.
</p><p>
For x86 processors, this hap is triggered by <code>clts</code>, <code>lmsw</code>, and <code>mov</code>. Also the hap is triggered when MSRs are written with <code>wrmsr</code> instruction. Page fault updates of CR2 should be caught with the Core_Exception hap.
</p><p>
For PowerPC processors, this hap is triggered by the <code>mtspr</code>, <code>mtmsr</code>, <code>mtsr</code> and <code>mtsrin</code> instructions (i.e. only explicit writes).</p></dd>
<dt class="jdocu_descitem"><b>Callback Type</b></dt><dd class="jdocu_descitem"><pre class="jdocu_small">void (*)(lang_void *callback_data, 
         conf_object_t *trigger_obj, int64 register_number, 
         int64 value);</pre><p>
</p></dd>
<dt class="jdocu_descitem"><b>Index</b></dt><dd class="jdocu_descitem">register_number</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_hap_core_control_register_read.html">Core_Control_Register_Read</a>
<a href="__rm_hap_core_device_access_memop.html">Core_Device_Access_Memop</a>
</div>