Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: CLOCK_FINAL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CLOCK_FINAL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CLOCK_FINAL"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : CLOCK_FINAL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "CLOCK_FINAL.v" in library work
Compiling verilog include file "CLOCK_FPGA.v"
Compiling verilog include file "CLOCK.v"
Compiling verilog include file "SECOND_CONTROL.v"
Compiling verilog include file "MINUTE_CONTROL.v"
Module <SECOND_CONTROL> compiled
Compiling verilog include file "HOUR_CONTROL.v"
Module <MINUTE_CONTROL> compiled
Module <HOUR_CONTROL> compiled
Compiling verilog include file "CHOOSE.v"
Module <CLOCK_CONTROL> compiled
Module <CHOOSE> compiled
Compiling verilog include file "FREQ_DIV.v"
Module <CLOCK_FPGA> compiled
Compiling verilog include file "TM1638.v"
Module <FREQ_DIV> compiled
Module <TM1638> compiled
WARNING:HDLCompilers:301 - "CLOCK_FINAL.v" line 54 Too many digits specified in hex constant
WARNING:HDLCompilers:301 - "CLOCK_FINAL.v" line 57 Too many digits specified in hex constant
Module <CLOCK_FINAL> compiled
No errors in compilation
Analysis of file <"CLOCK_FINAL.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CLOCK_FINAL> in library <work>.

Analyzing hierarchy for module <FREQ_DIV> in library <work>.

Analyzing hierarchy for module <TM1638> in library <work>.

Analyzing hierarchy for module <CLOCK_FPGA> in library <work>.

Analyzing hierarchy for module <CHOOSE> in library <work>.

Analyzing hierarchy for module <CLOCK_CONTROL> in library <work>.

Analyzing hierarchy for module <SECOND_CONTROL> in library <work>.

Analyzing hierarchy for module <MINUTE_CONTROL> in library <work>.

Analyzing hierarchy for module <HOUR_CONTROL> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CLOCK_FINAL>.
Module <CLOCK_FINAL> is correct for synthesis.
 
Analyzing module <FREQ_DIV> in library <work>.
Module <FREQ_DIV> is correct for synthesis.
 
Analyzing module <TM1638> in library <work>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
Module <TM1638> is correct for synthesis.
 
Analyzing module <CLOCK_FPGA> in library <work>.
Module <CLOCK_FPGA> is correct for synthesis.
 
Analyzing module <CHOOSE> in library <work>.
Module <CHOOSE> is correct for synthesis.
 
Analyzing module <CLOCK_CONTROL> in library <work>.
Module <CLOCK_CONTROL> is correct for synthesis.
 
Analyzing module <SECOND_CONTROL> in library <work>.
Module <SECOND_CONTROL> is correct for synthesis.
 
Analyzing module <MINUTE_CONTROL> in library <work>.
Module <MINUTE_CONTROL> is correct for synthesis.
 
Analyzing module <HOUR_CONTROL> in library <work>.
Module <HOUR_CONTROL> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FREQ_DIV>.
    Related source file is "FREQ_DIV.v".
    Found 1-bit register for signal <O_CLK>.
    Found 32-bit register for signal <COUNT>.
    Found 32-bit 4-to-1 multiplexer for signal <COUNT$mux0000>.
    Found 32-bit adder for signal <COUNT$share0000>.
    Found 32-bit comparator greater for signal <old_COUNT_2$cmp_gt0000> created at line 21.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <FREQ_DIV> synthesized.


Synthesizing Unit <TM1638>.
    Related source file is "TM1638.v".
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 16x8-bit ROM for signal <sseg/1/sseg>.
    Found 16x8-bit ROM for signal <sseg/2/sseg>.
    Found 16x8-bit ROM for signal <sseg/4/sseg>.
    Found 16x8-bit ROM for signal <sseg/5/sseg>.
    Found 16x8-bit ROM for signal <sseg/7/sseg>.
    Found 16x8-bit ROM for signal <sseg/8/sseg>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <dio>.
    Found 1-bit register for signal <stb>.
    Found 8-bit register for signal <command1>.
    Found 33-bit comparator greater for signal <command1$cmp_gt0000> created at line 72.
    Found 33-bit comparator less for signal <command1$cmp_lt0000> created at line 72.
    Found 8-bit register for signal <command2>.
    Found 33-bit comparator greater for signal <command2$cmp_gt0000> created at line 84.
    Found 33-bit comparator less for signal <command2$cmp_lt0000> created at line 84.
    Found 8-bit register for signal <command3>.
    Found 33-bit comparator greater for signal <command3$cmp_gt0000> created at line 104.
    Found 33-bit comparator less for signal <command3$cmp_lt0000> created at line 104.
    Found 32-bit register for signal <cs>.
    Found 32-bit adder for signal <cs$add0000> created at line 115.
    Found 128-bit register for signal <leddatahold>.
    Found 33-bit comparator greater for signal <leddatahold$cmp_gt0000> created at line 91.
    Found 33-bit comparator less for signal <leddatahold$cmp_lt0000> created at line 91.
    Found 33-bit comparator greatequal for signal <old_cs_4$cmp_ge0000> created at line 72.
    Found 33-bit comparator greatequal for signal <old_cs_4$cmp_ge0001> created at line 84.
    Found 33-bit comparator greatequal for signal <old_cs_4$cmp_ge0002> created at line 91.
    Found 33-bit comparator greatequal for signal <old_cs_4$cmp_ge0003> created at line 104.
    Found 33-bit comparator lessequal for signal <old_cs_4$cmp_le0000> created at line 72.
    Found 33-bit comparator lessequal for signal <old_cs_4$cmp_le0001> created at line 84.
    Found 33-bit comparator lessequal for signal <old_cs_4$cmp_le0002> created at line 91.
    Found 33-bit comparator lessequal for signal <old_cs_4$cmp_le0003> created at line 104.
    Summary:
	inferred   6 ROM(s).
	inferred 187 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <TM1638> synthesized.


Synthesizing Unit <CHOOSE>.
    Related source file is "CHOOSE.v".
    Found 3-bit register for signal <O>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <CHOOSE> synthesized.


Synthesizing Unit <SECOND_CONTROL>.
    Related source file is "SECOND_CONTROL.v".
    Found 1-bit register for signal <CARRY>.
    Found 8-bit register for signal <SECOND>.
    Found 4-bit adder for signal <$add0000> created at line 33.
    Found 4-bit adder for signal <$add0001> created at line 38.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SECOND_CONTROL> synthesized.


Synthesizing Unit <MINUTE_CONTROL>.
    Related source file is "MINUTE_CONTROL.v".
    Found 8-bit register for signal <MINUTE>.
    Found 1-bit register for signal <CARRY>.
    Found 4-bit adder for signal <$add0000> created at line 36.
    Found 4-bit adder for signal <$add0001> created at line 41.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <MINUTE_CONTROL> synthesized.


Synthesizing Unit <HOUR_CONTROL>.
    Related source file is "HOUR_CONTROL.v".
    Found 1-bit register for signal <CARRY>.
    Found 8-bit register for signal <HOUR>.
    Found 4-bit adder for signal <$add0000> created at line 29.
    Found 4-bit adder for signal <$add0001> created at line 36.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <HOUR_CONTROL> synthesized.


Synthesizing Unit <CLOCK_CONTROL>.
    Related source file is "CLOCK.v".
Unit <CLOCK_CONTROL> synthesized.


Synthesizing Unit <CLOCK_FPGA>.
    Related source file is "CLOCK_FPGA.v".
WARNING:Xst:653 - Signal <GND> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <CLOCK_FPGA> synthesized.


Synthesizing Unit <CLOCK_FINAL>.
    Related source file is "CLOCK_FINAL.v".
Unit <CLOCK_FINAL> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 3
 4-bit adder                                           : 6
# Registers                                            : 40
 1-bit register                                        : 32
 128-bit register                                      : 1
 3-bit register                                        : 1
 32-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 18
 32-bit comparator greater                             : 2
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_125> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_126> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_127> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<127:127>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<126:126>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<125:125>> (without init value) have a constant value of 0 in block <TM1638>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 3
 4-bit adder                                           : 6
# Registers                                            : 280
 Flip-Flops                                            : 280
# Comparators                                          : 18
 32-bit comparator greater                             : 2
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CLOCK_FINAL> ...

Optimizing unit <FREQ_DIV> ...

Optimizing unit <TM1638> ...

Optimizing unit <SECOND_CONTROL> ...

Optimizing unit <MINUTE_CONTROL> ...

Optimizing unit <HOUR_CONTROL> ...
WARNING:Xst:2677 - Node <clock_fpga/clock_ctl/hour_ctl/CARRY> of sequential type is unconnected in block <CLOCK_FINAL>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CLOCK_FINAL, actual ratio is 26.

Final Macro Processing ...

Processing Unit <CLOCK_FINAL> :
	Found 4-bit shift register for signal <tm1638/command3_0>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command2_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command1_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <CLOCK_FINAL> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 270
 Flip-Flops                                            : 270
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CLOCK_FINAL.ngr
Top Level Output File Name         : CLOCK_FINAL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 784
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 53
#      LUT2                        : 133
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 68
#      LUT3_D                      : 1
#      LUT4                        : 177
#      LUT4_D                      : 5
#      LUT4_L                      : 4
#      MUXCY                       : 220
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 275
#      FD                          : 35
#      FDE                         : 136
#      FDE_1                       : 2
#      FDR                         : 14
#      FDR_1                       : 64
#      FDRE                        : 16
#      FDSE                        : 8
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      252  out of    960    26%  
 Number of Slice Flip Flops:            275  out of   1920    14%  
 Number of 4 input LUTs:                466  out of   1920    24%  
    Number used as logic:               465
    Number used as Shift registers:       1
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of     66     9%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                         | Load  |
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
CLOCK_SET                                                                        | BUFGP                                         | 3     |
_50MHz_CLK                                                                       | BUFGP                                         | 66    |
_transfer_fd/O_CLK1                                                              | BUFG                                          | 181   |
clock_fpga/clock_ctl/sec_ctl/__triger(clock_fpga/clock_ctl/sec_ctl/__triger1:O)  | NONE(*)(clock_fpga/clock_ctl/sec_ctl/SECOND_3)| 9     |
clock_fpga/clock_ctl/min_ctl/__triger(clock_fpga/clock_ctl/min_ctl/__triger1:O)  | NONE(*)(clock_fpga/clock_ctl/min_ctl/MINUTE_3)| 9     |
clock_fpga/clock_ctl/hour_ctl/__triger(clock_fpga/clock_ctl/hour_ctl/__triger1:O)| NONE(*)(clock_fpga/clock_ctl/hour_ctl/HOUR_5) | 8     |
---------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.757ns (Maximum Frequency: 102.489MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.252ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_SET'
  Clock period: 1.962ns (frequency: 509.697MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               1.962ns (Levels of Logic = 1)
  Source:            clock_fpga/choose/O_1 (FF)
  Destination:       clock_fpga/choose/O_0 (FF)
  Source Clock:      CLOCK_SET rising
  Destination Clock: CLOCK_SET rising

  Data Path: clock_fpga/choose/O_1 to clock_fpga/choose/O_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.568  clock_fpga/choose/O_1 (clock_fpga/choose/O_1)
     LUT3:I1->O            1   0.612   0.000  clock_fpga/choose/O_cmp_eq00001 (clock_fpga/choose/N01)
     FDR:D                     0.268          clock_fpga/choose/O_0
    ----------------------------------------
    Total                      1.962ns (1.394ns logic, 0.568ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_50MHz_CLK'
  Clock period: 7.698ns (frequency: 129.904MHz)
  Total number of paths / destination ports: 21122 / 132
-------------------------------------------------------------------------
Delay:               7.698ns (Levels of Logic = 44)
  Source:            _transfer_fd/COUNT_0 (FF)
  Destination:       _transfer_fd/COUNT_31 (FF)
  Source Clock:      _50MHz_CLK falling
  Destination Clock: _50MHz_CLK falling

  Data Path: _transfer_fd/COUNT_0 to _transfer_fd/COUNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            3   0.514   0.603  _transfer_fd/COUNT_0 (_transfer_fd/COUNT_0)
     LUT4:I0->O            1   0.612   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_lut<0> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<0> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<1> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<2> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<3> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<4> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<5> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<6> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<7> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<8> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<9> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<9>)
     MUXCY:CI->O          33   0.399   1.225  _transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<10> (_transfer_fd/Mcompar_old_COUNT_2_cmp_gt0000_cy<10>)
     LUT2:I0->O            1   0.612   0.000  _transfer_fd/COUNT_mux0001<1>1 (_transfer_fd/COUNT_mux0001<1>)
     MUXCY:S->O            1   0.404   0.000  _transfer_fd/Madd_COUNT_share0000_cy<1> (_transfer_fd/Madd_COUNT_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<2> (_transfer_fd/Madd_COUNT_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<3> (_transfer_fd/Madd_COUNT_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<4> (_transfer_fd/Madd_COUNT_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<5> (_transfer_fd/Madd_COUNT_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<6> (_transfer_fd/Madd_COUNT_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<7> (_transfer_fd/Madd_COUNT_share0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<8> (_transfer_fd/Madd_COUNT_share0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<9> (_transfer_fd/Madd_COUNT_share0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  _transfer_fd/Madd_COUNT_share0000_cy<10> (_transfer_fd/Madd_COUNT_share0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<11> (_transfer_fd/Madd_COUNT_share0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<12> (_transfer_fd/Madd_COUNT_share0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<13> (_transfer_fd/Madd_COUNT_share0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<14> (_transfer_fd/Madd_COUNT_share0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<15> (_transfer_fd/Madd_COUNT_share0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<16> (_transfer_fd/Madd_COUNT_share0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<17> (_transfer_fd/Madd_COUNT_share0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<18> (_transfer_fd/Madd_COUNT_share0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<19> (_transfer_fd/Madd_COUNT_share0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<20> (_transfer_fd/Madd_COUNT_share0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<21> (_transfer_fd/Madd_COUNT_share0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<22> (_transfer_fd/Madd_COUNT_share0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<23> (_transfer_fd/Madd_COUNT_share0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<24> (_transfer_fd/Madd_COUNT_share0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<25> (_transfer_fd/Madd_COUNT_share0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<26> (_transfer_fd/Madd_COUNT_share0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<27> (_transfer_fd/Madd_COUNT_share0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<28> (_transfer_fd/Madd_COUNT_share0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<29> (_transfer_fd/Madd_COUNT_share0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  _transfer_fd/Madd_COUNT_share0000_cy<30> (_transfer_fd/Madd_COUNT_share0000_cy<30>)
     XORCY:CI->O           1   0.699   0.000  _transfer_fd/Madd_COUNT_share0000_xor<31> (_transfer_fd/COUNT_share0000<31>)
     FDR_1:D                   0.268          _transfer_fd/COUNT_31
    ----------------------------------------
    Total                      7.698ns (5.869ns logic, 1.828ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_transfer_fd/O_CLK1'
  Clock period: 9.757ns (frequency: 102.489MHz)
  Total number of paths / destination ports: 159688 / 350
-------------------------------------------------------------------------
Delay:               9.757ns (Levels of Logic = 40)
  Source:            tm1638/cs_26 (FF)
  Destination:       tm1638/cs_31 (FF)
  Source Clock:      _transfer_fd/O_CLK1 rising
  Destination Clock: _transfer_fd/O_CLK1 rising

  Data Path: tm1638/cs_26 to tm1638/cs_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.902  tm1638/cs_26 (tm1638/cs_26)
     LUT2:I0->O            1   0.612   0.000  tm1638/old_cs_4_cmp_eq00001_wg_lut<0> (tm1638/old_cs_4_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<0> (tm1638/old_cs_4_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<1> (tm1638/old_cs_4_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<2> (tm1638/old_cs_4_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<3> (tm1638/old_cs_4_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<4> (tm1638/old_cs_4_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/old_cs_4_cmp_eq00001_wg_cy<5> (tm1638/old_cs_4_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           5   0.399   0.541  tm1638/old_cs_4_cmp_eq00001_wg_cy<6> (tm1638/old_cs_4_cmp_eq00001_wg_cy<6>)
     LUT4:I3->O           21   0.612   0.989  tm1638/old_cs_4_cmp_eq00001 (tm1638/old_cs_4_cmp_eq0000)
     LUT4:I2->O            5   0.612   0.541  tm1638/_old_cs_4<10>1139_SW1 (N140)
     LUT4:I3->O            1   0.612   0.000  tm1638/_old_cs_4<3>1 (tm1638/_old_cs_4<3>)
     MUXCY:S->O            1   0.404   0.000  tm1638/Madd_cs_add0000_cy<3> (tm1638/Madd_cs_add0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<4> (tm1638/Madd_cs_add0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<5> (tm1638/Madd_cs_add0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<6> (tm1638/Madd_cs_add0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<7> (tm1638/Madd_cs_add0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<8> (tm1638/Madd_cs_add0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<9> (tm1638/Madd_cs_add0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  tm1638/Madd_cs_add0000_cy<10> (tm1638/Madd_cs_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<11> (tm1638/Madd_cs_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<12> (tm1638/Madd_cs_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<13> (tm1638/Madd_cs_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<14> (tm1638/Madd_cs_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<15> (tm1638/Madd_cs_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<16> (tm1638/Madd_cs_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<17> (tm1638/Madd_cs_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<18> (tm1638/Madd_cs_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<19> (tm1638/Madd_cs_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<20> (tm1638/Madd_cs_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<21> (tm1638/Madd_cs_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<22> (tm1638/Madd_cs_add0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<23> (tm1638/Madd_cs_add0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<24> (tm1638/Madd_cs_add0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<25> (tm1638/Madd_cs_add0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<26> (tm1638/Madd_cs_add0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<27> (tm1638/Madd_cs_add0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<28> (tm1638/Madd_cs_add0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  tm1638/Madd_cs_add0000_cy<29> (tm1638/Madd_cs_add0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  tm1638/Madd_cs_add0000_cy<30> (tm1638/Madd_cs_add0000_cy<30>)
     XORCY:CI->O           1   0.699   0.000  tm1638/Madd_cs_add0000_xor<31> (tm1638/cs_add0000<31>)
     FD:D                      0.268          tm1638/cs_31
    ----------------------------------------
    Total                      9.757ns (6.785ns logic, 2.973ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_fpga/clock_ctl/sec_ctl/__triger'
  Clock period: 5.639ns (frequency: 177.335MHz)
  Total number of paths / destination ports: 63 / 17
-------------------------------------------------------------------------
Delay:               5.639ns (Levels of Logic = 3)
  Source:            clock_fpga/clock_ctl/sec_ctl/SECOND_1 (FF)
  Destination:       clock_fpga/clock_ctl/sec_ctl/CARRY (FF)
  Source Clock:      clock_fpga/clock_ctl/sec_ctl/__triger rising
  Destination Clock: clock_fpga/clock_ctl/sec_ctl/__triger rising

  Data Path: clock_fpga/clock_ctl/sec_ctl/SECOND_1 to clock_fpga/clock_ctl/sec_ctl/CARRY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.862  clock_fpga/clock_ctl/sec_ctl/SECOND_1 (clock_fpga/clock_ctl/sec_ctl/SECOND_1)
     LUT4:I1->O            9   0.612   0.766  clock_fpga/clock_ctl/sec_ctl/SECOND_3_cmp_eq00001 (clock_fpga/clock_ctl/sec_ctl/SECOND_3_cmp_eq0000)
     LUT3:I1->O            1   0.612   0.509  clock_fpga/clock_ctl/sec_ctl/CARRY_or0000_SW0 (N0)
     LUT4:I0->O            1   0.612   0.357  clock_fpga/clock_ctl/sec_ctl/CARRY_or0000 (clock_fpga/clock_ctl/sec_ctl/CARRY_or0000)
     FDR:R                     0.795          clock_fpga/clock_ctl/sec_ctl/CARRY
    ----------------------------------------
    Total                      5.639ns (3.145ns logic, 2.494ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_fpga/clock_ctl/min_ctl/__triger'
  Clock period: 5.639ns (frequency: 177.335MHz)
  Total number of paths / destination ports: 63 / 17
-------------------------------------------------------------------------
Delay:               5.639ns (Levels of Logic = 3)
  Source:            clock_fpga/clock_ctl/min_ctl/MINUTE_1 (FF)
  Destination:       clock_fpga/clock_ctl/min_ctl/CARRY (FF)
  Source Clock:      clock_fpga/clock_ctl/min_ctl/__triger rising
  Destination Clock: clock_fpga/clock_ctl/min_ctl/__triger rising

  Data Path: clock_fpga/clock_ctl/min_ctl/MINUTE_1 to clock_fpga/clock_ctl/min_ctl/CARRY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.862  clock_fpga/clock_ctl/min_ctl/MINUTE_1 (clock_fpga/clock_ctl/min_ctl/MINUTE_1)
     LUT4:I1->O            9   0.612   0.766  clock_fpga/clock_ctl/min_ctl/MINUTE_3_cmp_eq00001 (clock_fpga/clock_ctl/min_ctl/MINUTE_3_cmp_eq0000)
     LUT3:I1->O            1   0.612   0.509  clock_fpga/clock_ctl/min_ctl/CARRY_or0000_SW0 (N2)
     LUT4:I0->O            1   0.612   0.357  clock_fpga/clock_ctl/min_ctl/CARRY_or0000 (clock_fpga/clock_ctl/min_ctl/CARRY_or0000)
     FDR:R                     0.795          clock_fpga/clock_ctl/min_ctl/CARRY
    ----------------------------------------
    Total                      5.639ns (3.145ns logic, 2.494ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_fpga/clock_ctl/hour_ctl/__triger'
  Clock period: 4.600ns (frequency: 217.384MHz)
  Total number of paths / destination ports: 81 / 12
-------------------------------------------------------------------------
Delay:               4.600ns (Levels of Logic = 3)
  Source:            clock_fpga/clock_ctl/hour_ctl/HOUR_0 (FF)
  Destination:       clock_fpga/clock_ctl/hour_ctl/HOUR_2 (FF)
  Source Clock:      clock_fpga/clock_ctl/hour_ctl/__triger rising
  Destination Clock: clock_fpga/clock_ctl/hour_ctl/__triger rising

  Data Path: clock_fpga/clock_ctl/hour_ctl/HOUR_0 to clock_fpga/clock_ctl/hour_ctl/HOUR_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.969  clock_fpga/clock_ctl/hour_ctl/HOUR_0 (clock_fpga/clock_ctl/hour_ctl/HOUR_0)
     LUT2:I0->O            2   0.612   0.410  clock_fpga/clock_ctl/hour_ctl/HOUR_1_mux00001_SW0 (N6)
     LUT4:I2->O            3   0.612   0.603  clock_fpga/clock_ctl/hour_ctl/HOUR_1_mux00001 (clock_fpga/clock_ctl/hour_ctl/N01)
     LUT4:I0->O            1   0.612   0.000  clock_fpga/clock_ctl/hour_ctl/HOUR_2_mux00001 (clock_fpga/clock_ctl/hour_ctl/HOUR_2_mux0000)
     FD:D                      0.268          clock_fpga/clock_ctl/hour_ctl/HOUR_2
    ----------------------------------------
    Total                      4.600ns (2.618ns logic, 1.982ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_transfer_fd/O_CLK1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            tm1638/clk (FF)
  Destination:       clk (PAD)
  Source Clock:      _transfer_fd/O_CLK1 rising

  Data Path: tm1638/clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.514   0.569  tm1638/clk (tm1638/clk)
     OBUF:I->O                 3.169          clk_OBUF (clk)
    ----------------------------------------
    Total                      4.252ns (3.683ns logic, 0.569ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.64 secs
 
--> 


Total memory usage is 525728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

