Warning (10268): Verilog HDL information at screen.v(41): always construct contains both blocking and non-blocking assignments File: D:/NJU/3rd semester/digital logical circuit experiments/lab11/screen.v Line: 41
