{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736133146302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736133146304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 06 11:12:25 2025 " "Processing started: Mon Jan 06 11:12:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736133146304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736133146304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wr_ctrl -c wr_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off wr_ctrl -c wr_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736133146304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1736133146804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_dly.v 1 1 " "Found 1 design units, including 1 entities, in source file sig_dly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sig_dly " "Found entity 1: Sig_dly" {  } { { "Sig_dly.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Sig_dly.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_pulse " "Found entity 1: DAC_pulse" {  } { { "DAC_pulse.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_pulse.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_loop " "Found entity 1: ADC_loop" {  } { { "ADC_loop.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_loop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_ctrl " "Found entity 1: wr_ctrl" {  } { { "wr_ctrl.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_tx " "Found entity 1: Uart_tx" {  } { { "Uart_tx.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_send " "Found entity 1: UART_send" {  } { { "UART_send.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/UART_send.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "Uart_rx.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Uart_rx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_recv " "Found entity 1: UART_recv" {  } { { "UART_recv.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/UART_recv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_param.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_driver " "Found entity 1: DAC_driver" {  } { { "DAC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_set.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_set " "Found entity 1: ADC_set" {  } { { "ADC_set.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_set.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_driver " "Found entity 1: ADC_driver" {  } { { "ADC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_driver.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fifo " "Found entity 1: Fifo" {  } { { "ip_core/Fifo.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133146957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133146957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wr_ctrl " "Elaborating entity \"wr_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736133147277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_recv UART_recv:U_UART_recv " "Elaborating entity \"UART_recv\" for hierarchy \"UART_recv:U_UART_recv\"" {  } { { "wr_ctrl.v" "U_UART_recv" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx UART_recv:U_UART_recv\|Uart_rx:U_Uart_rx " "Elaborating entity \"Uart_rx\" for hierarchy \"UART_recv:U_UART_recv\|Uart_rx:U_Uart_rx\"" {  } { { "UART_recv.v" "U_Uart_rx" { Text "G:/verilog/work/20240925_wr_ctrl/UART_recv.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_pulse DAC_pulse:U_DAC_bias " "Elaborating entity \"DAC_pulse\" for hierarchy \"DAC_pulse:U_DAC_bias\"" {  } { { "wr_ctrl.v" "U_DAC_bias" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_driver DAC_pulse:U_DAC_bias\|DAC_driver:U_DAC_driver " "Elaborating entity \"DAC_driver\" for hierarchy \"DAC_pulse:U_DAC_bias\|DAC_driver:U_DAC_driver\"" {  } { { "DAC_pulse.v" "U_DAC_driver" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_pulse.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_dly Sig_dly:U_Sig_dly " "Elaborating entity \"Sig_dly\" for hierarchy \"Sig_dly:U_Sig_dly\"" {  } { { "wr_ctrl.v" "U_Sig_dly" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_loop ADC_loop:U_ADC_loop " "Elaborating entity \"ADC_loop\" for hierarchy \"ADC_loop:U_ADC_loop\"" {  } { { "wr_ctrl.v" "U_ADC_loop" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_set ADC_loop:U_ADC_loop\|ADC_set:U_ADC_set " "Elaborating entity \"ADC_set\" for hierarchy \"ADC_loop:U_ADC_loop\|ADC_set:U_ADC_set\"" {  } { { "ADC_loop.v" "U_ADC_set" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_loop.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_driver ADC_loop:U_ADC_loop\|ADC_set:U_ADC_set\|ADC_driver:U_ADC_driver " "Elaborating entity \"ADC_driver\" for hierarchy \"ADC_loop:U_ADC_loop\|ADC_set:U_ADC_set\|ADC_driver:U_ADC_driver\"" {  } { { "ADC_set.v" "U_ADC_driver" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_set.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fifo Fifo:U_Fifo " "Elaborating entity \"Fifo\" for hierarchy \"Fifo:U_Fifo\"" {  } { { "wr_ctrl.v" "U_Fifo" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133147816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Fifo:U_Fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\"" {  } { { "ip_core/Fifo.v" "scfifo_component" { Text "G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fifo:U_Fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Fifo:U_Fifo\|scfifo:scfifo_component\"" {  } { { "ip_core/Fifo.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736133148216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fifo:U_Fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Fifo:U_Fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148217 ""}  } { { "ip_core/Fifo.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ip_core/Fifo.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1736133148217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b031 " "Found entity 1: scfifo_b031" {  } { { "db/scfifo_b031.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/scfifo_b031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133148523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133148523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b031 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated " "Elaborating entity \"scfifo_b031\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/softdata/quartus ii 13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i631.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i631.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i631 " "Found entity 1: a_dpfifo_i631" {  } { { "db/a_dpfifo_i631.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133148549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133148549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i631 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo " "Elaborating entity \"a_dpfifo_i631\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\"" {  } { { "db/scfifo_b031.tdf" "dpfifo" { Text "G:/verilog/work/20240925_wr_ctrl/db/scfifo_b031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e81 " "Found entity 1: altsyncram_3e81" {  } { { "db/altsyncram_3e81.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/altsyncram_3e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133148709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133148709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3e81 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|altsyncram_3e81:FIFOram " "Elaborating entity \"altsyncram_3e81\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|altsyncram_3e81:FIFOram\"" {  } { { "db/a_dpfifo_i631.tdf" "FIFOram" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133148817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133148817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_i631.tdf" "almost_full_comparer" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_i631.tdf" "three_comparison" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133148963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133148963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_i631.tdf" "rd_ptr_msb" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133148965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133149065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133149065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_i631.tdf" "usedw_counter" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133149067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "G:/verilog/work/20240925_wr_ctrl/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736133149166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736133149166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"Fifo:U_Fifo\|scfifo:scfifo_component\|scfifo_b031:auto_generated\|a_dpfifo_i631:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_i631.tdf" "wr_ptr" { Text "G:/verilog/work/20240925_wr_ctrl/db/a_dpfifo_i631.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133149169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_send UART_send:U_UART_send " "Elaborating entity \"UART_send\" for hierarchy \"UART_send:U_UART_send\"" {  } { { "wr_ctrl.v" "U_UART_send" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133149177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_tx UART_send:U_UART_send\|Uart_tx:U_Uart_tx " "Elaborating entity \"Uart_tx\" for hierarchy \"UART_send:U_UART_send\|Uart_tx:U_Uart_tx\"" {  } { { "UART_send.v" "U_Uart_tx" { Text "G:/verilog/work/20240925_wr_ctrl/UART_send.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736133149181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Uart_tx.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Uart_tx.v" 28 -1 0 } } { "DAC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_driver.v" 8 -1 0 } } { "DAC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_driver.v" 11 -1 0 } } { "ADC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_driver.v" 20 -1 0 } } { "wr_ctrl.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 23 -1 0 } } { "wr_ctrl.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/wr_ctrl.v" 101 -1 0 } } { "Uart_tx.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Uart_tx.v" 34 -1 0 } } { "DAC_driver.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/DAC_driver.v" 17 -1 0 } } { "UART_send.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/UART_send.v" 28 -1 0 } } { "Sig_dly.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Sig_dly.v" 12 -1 0 } } { "ADC_loop.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_loop.v" 20 -1 0 } } { "Uart_rx.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/Uart_rx.v" 67 -1 0 } } { "ADC_loop.v" "" { Text "G:/verilog/work/20240925_wr_ctrl/ADC_loop.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1736133152934 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1736133152935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736133154071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736133155300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736133156185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736133156185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1006 " "Implemented 1006 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736133157104 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736133157104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "961 " "Implemented 961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736133157104 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1736133157104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736133157104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736133157143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 11:12:37 2025 " "Processing ended: Mon Jan 06 11:12:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736133157143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736133157143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736133157143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736133157143 ""}
