Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Aug 22 14:20:43 2016
| Host         : roozbeh-ThinkPad-T520 running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file myip2_v1_0_control_sets_placed.rpt
| Design       : myip2_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal      |                 Enable Signal                 |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/axi_arready_i_1_n_0   | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/axi_awready0          | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                               | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              5 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0   | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0   | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0  | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0   | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/p_1_in[7]             | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/p_1_in[15]            | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/p_1_in[23]            | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/p_1_in[31]            | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                               |                                             |               12 |             32 |
|  s00_axi_aclk_IBUF_BUFG | myip2_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0 | myip2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               11 |             32 |
+-------------------------+-----------------------------------------------+---------------------------------------------+------------------+----------------+


