0.6
2016.4
Jan 23 2017
19:19:20
/home/yamaguchi/CPU-Adelie/core/src/core_alu.v,1509404537,verilog,,,,core_alu,,,,,,,,
/home/yamaguchi/CPU-Adelie/core/src/core_decode.v,1509976113,verilog,,,,core_decode,,,,,,,,
/home/yamaguchi/CPU-Adelie/core/src/core_reg.v,1510028215,verilog,,,,core_reg,,,,,,,,
/home/yamaguchi/CPU-Adelie/core/src/core_top.v,1511239681,verilog,,,,core_top,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/hdl/design_1.v,1511551299,verilog,,,,design_1;design_1_core_top_0_axi_periph_0;s00_couplers_imp_1T2I6AR,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0_1/sim/design_1_axi_uartlite_0_0.vhd,1511551043,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v,1511551299,verilog,,,,design_1_blk_mem_gen_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0_1/sim/design_1_blk_mem_gen_1_0.v,1511240017,verilog,,,,design_1_blk_mem_gen_1_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_core_top_0_0_1/sim/design_1_core_top_0_0.v,1511551060,verilog,,,,design_1_core_top_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_floating_point_0_0/sim/design_1_floating_point_0_0.vhd,1511551043,vhdl,,,,design_1_floating_point_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0_1/sim/design_1_sim_clk_gen_0_0.v,1511240017,verilog,,,,design_1_sim_clk_gen_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1511240017,verilog,,,,design_1_xlconstant_0_0,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,1511240017,verilog,,,,design_1_xlconstant_0_1,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v,1511240017,verilog,,,,sim_clk_gen,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ipshared/e147/xlconstant.v,1511240017,verilog,,,,xlconstant,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1511551299,verilog,,,,design_1_wrapper,,,,,,,,
