$date
	Fri Dec 26 12:08:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FFT_Testbench $end
$var parameter 32 ! N $end
$var parameter 32 " W $end
$var parameter 32 # fraction $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$var integer 32 & input_file [31:0] $end
$var real 1 ' temp $end
$scope module dut $end
$var wire 1 $ clk $end
$var parameter 32 ( N $end
$var parameter 32 ) STAGES $end
$var parameter 32 * TW $end
$var parameter 32 + W $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 +
b1000 *
b100 )
b10000 (
b1000 #
b10000 "
b10000 !
$end
#0
$dumpvars
r-3 '
b10000000000000000000000000000011 &
b10000 %
0$
$end
#5
1$
#10
0$
#15
1$
#20
0$
b10000 %
