#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 18:40:54 2025
# Process ID: 22916
# Current directory: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/clk_gen_synth_1
# Command line: vivado.exe -log clk_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_gen.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/clk_gen_synth_1/clk_gen.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/SobelEdge____/project/project.runs/clk_gen_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_gen.tcl -notrace
