
Bai9-TongQuanVeNgoaiViSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bb8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d4c  08000d54  00010d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d4c  08000d4c  00010d54  2**0
                  CONTENTS
  4 .ARM          00000000  08000d4c  08000d4c  00010d54  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d4c  08000d54  00010d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d4c  08000d4c  00010d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d50  08000d50  00010d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010d54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000d54  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000d54  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010d54  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003330  00000000  00000000  00010d84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a39  00000000  00000000  000140b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f8  00000000  00000000  00014af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000390  00000000  00000000  00014ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011061  00000000  00000000  00015278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002ce1  00000000  00000000  000262d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003eb81  00000000  00000000  00028fba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  00067b3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001060  00000000  00000000  00067c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000d34 	.word	0x08000d34

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000d34 	.word	0x08000d34

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	; (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	; (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f80d 	bl	8000240 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000240:	b480      	push	{r7}
 8000242:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000244:	4b23      	ldr	r3, [pc, #140]	; (80002d4 <SetSysClock+0x94>)
 8000246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000248:	4a22      	ldr	r2, [pc, #136]	; (80002d4 <SetSysClock+0x94>)
 800024a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800024e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000250:	4b21      	ldr	r3, [pc, #132]	; (80002d8 <SetSysClock+0x98>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a20      	ldr	r2, [pc, #128]	; (80002d8 <SetSysClock+0x98>)
 8000256:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800025a:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800025c:	4b1d      	ldr	r3, [pc, #116]	; (80002d4 <SetSysClock+0x94>)
 800025e:	4a1d      	ldr	r2, [pc, #116]	; (80002d4 <SetSysClock+0x94>)
 8000260:	689b      	ldr	r3, [r3, #8]
 8000262:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000264:	4b1b      	ldr	r3, [pc, #108]	; (80002d4 <SetSysClock+0x94>)
 8000266:	4a1b      	ldr	r2, [pc, #108]	; (80002d4 <SetSysClock+0x94>)
 8000268:	689b      	ldr	r3, [r3, #8]
 800026a:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 800026c:	4b19      	ldr	r3, [pc, #100]	; (80002d4 <SetSysClock+0x94>)
 800026e:	689b      	ldr	r3, [r3, #8]
 8000270:	4a18      	ldr	r2, [pc, #96]	; (80002d4 <SetSysClock+0x94>)
 8000272:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000276:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000278:	4b16      	ldr	r3, [pc, #88]	; (80002d4 <SetSysClock+0x94>)
 800027a:	4a18      	ldr	r2, [pc, #96]	; (80002dc <SetSysClock+0x9c>)
 800027c:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 800027e:	4b15      	ldr	r3, [pc, #84]	; (80002d4 <SetSysClock+0x94>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a14      	ldr	r2, [pc, #80]	; (80002d4 <SetSysClock+0x94>)
 8000284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000288:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800028a:	bf00      	nop
 800028c:	4b11      	ldr	r3, [pc, #68]	; (80002d4 <SetSysClock+0x94>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000294:	2b00      	cmp	r3, #0
 8000296:	d0f9      	beq.n	800028c <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 8000298:	4b11      	ldr	r3, [pc, #68]	; (80002e0 <SetSysClock+0xa0>)
 800029a:	f240 6202 	movw	r2, #1538	; 0x602
 800029e:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <SetSysClock+0x94>)
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	4a0b      	ldr	r2, [pc, #44]	; (80002d4 <SetSysClock+0x94>)
 80002a6:	f023 0303 	bic.w	r3, r3, #3
 80002aa:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002ac:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <SetSysClock+0x94>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	4a08      	ldr	r2, [pc, #32]	; (80002d4 <SetSysClock+0x94>)
 80002b2:	f043 0302 	orr.w	r3, r3, #2
 80002b6:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80002b8:	bf00      	nop
 80002ba:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <SetSysClock+0x94>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	f003 030c 	and.w	r3, r3, #12
 80002c2:	2b08      	cmp	r3, #8
 80002c4:	d1f9      	bne.n	80002ba <SetSysClock+0x7a>
}
 80002c6:	bf00      	nop
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40007000 	.word	0x40007000
 80002dc:	08015410 	.word	0x08015410
 80002e0:	40023c00 	.word	0x40023c00

080002e4 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80002ec:	2300      	movs	r3, #0
 80002ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <RCC_HCLKConfig+0x34>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80002fc:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80002fe:	68fa      	ldr	r2, [r7, #12]
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	4313      	orrs	r3, r2
 8000304:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000306:	4a04      	ldr	r2, [pc, #16]	; (8000318 <RCC_HCLKConfig+0x34>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	6093      	str	r3, [r2, #8]
}
 800030c:	bf00      	nop
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40023800 	.word	0x40023800

0800031c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000328:	78fb      	ldrb	r3, [r7, #3]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d006      	beq.n	800033c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800032e:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000330:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000332:	4909      	ldr	r1, [pc, #36]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4313      	orrs	r3, r2
 8000338:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800033a:	e006      	b.n	800034a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 800033e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	43db      	mvns	r3, r3
 8000344:	4904      	ldr	r1, [pc, #16]	; (8000358 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000346:	4013      	ands	r3, r2
 8000348:	630b      	str	r3, [r1, #48]	; 0x30
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40023800 	.word	0x40023800

0800035c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000368:	78fb      	ldrb	r3, [r7, #3]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d006      	beq.n	800037c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000370:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000372:	4909      	ldr	r1, [pc, #36]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4313      	orrs	r3, r2
 8000378:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800037a:	e006      	b.n	800038a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800037c:	4b06      	ldr	r3, [pc, #24]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 800037e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	43db      	mvns	r3, r3
 8000384:	4904      	ldr	r1, [pc, #16]	; (8000398 <RCC_APB1PeriphClockCmd+0x3c>)
 8000386:	4013      	ands	r3, r2
 8000388:	640b      	str	r3, [r1, #64]	; 0x40
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	40023800 	.word	0x40023800

0800039c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
 80003a4:	460b      	mov	r3, r1
 80003a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003a8:	78fb      	ldrb	r3, [r7, #3]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d006      	beq.n	80003bc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80003b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80003b2:	4909      	ldr	r1, [pc, #36]	; (80003d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4313      	orrs	r3, r2
 80003b8:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80003ba:	e006      	b.n	80003ca <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80003bc:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80003be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	43db      	mvns	r3, r3
 80003c4:	4904      	ldr	r1, [pc, #16]	; (80003d8 <RCC_APB2PeriphClockCmd+0x3c>)
 80003c6:	4013      	ands	r3, r2
 80003c8:	644b      	str	r3, [r1, #68]	; 0x44
}
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800

080003dc <SystemClock_Config_8MHz>:
volatile uint8_t Recive_Data = 0;

// ==========================================
// HÀM ÉP XUNG VÀ DELAY
// ==========================================
void SystemClock_Config_8MHz(void) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
    RCC_HCLKConfig(RCC_SYSCLK_Div2);
 80003e0:	2080      	movs	r0, #128	; 0x80
 80003e2:	f7ff ff7f 	bl	80002e4 <RCC_HCLKConfig>
}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}

080003ea <delay_ms>:

void delay_ms(volatile uint32_t ms) {
 80003ea:	b480      	push	{r7}
 80003ec:	b085      	sub	sp, #20
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < (ms * 1000); i++);
 80003f2:	2300      	movs	r3, #0
 80003f4:	60fb      	str	r3, [r7, #12]
 80003f6:	e002      	b.n	80003fe <delay_ms+0x14>
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	3301      	adds	r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000404:	fb02 f203 	mul.w	r2, r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	429a      	cmp	r2, r3
 800040c:	d8f4      	bhi.n	80003f8 <delay_ms+0xe>
}
 800040e:	bf00      	nop
 8000410:	bf00      	nop
 8000412:	3714      	adds	r7, #20
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr

0800041c <Led_Init>:

// ==========================================
// KHỞI TẠO NGOẠI VI CƠ BẢN (LED & NÚT)
// ==========================================
static void Led_Init(void) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000422:	2101      	movs	r1, #1
 8000424:	2001      	movs	r0, #1
 8000426:	f7ff ff79 	bl	800031c <RCC_AHB1PeriphClockCmd>

    GPIO_InitStructure.GPIO_Pin = LED_GPIO_PIN;
 800042a:	2320      	movs	r3, #32
 800042c:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800042e:	2301      	movs	r3, #1
 8000430:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000432:	2302      	movs	r3, #2
 8000434:	717b      	strb	r3, [r7, #5]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000436:	2300      	movs	r3, #0
 8000438:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 800043a:	2302      	movs	r3, #2
 800043c:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(LED_GPIO_PORT, &GPIO_InitStructure);
 800043e:	463b      	mov	r3, r7
 8000440:	4619      	mov	r1, r3
 8000442:	4803      	ldr	r0, [pc, #12]	; (8000450 <Led_Init+0x34>)
 8000444:	f000 fa20 	bl	8000888 <GPIO_Init>
}
 8000448:	bf00      	nop
 800044a:	3708      	adds	r7, #8
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40020000 	.word	0x40020000

08000454 <Button_Init>:

static void Button_Init(void) {
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800045a:	2101      	movs	r1, #1
 800045c:	2004      	movs	r0, #4
 800045e:	f7ff ff5d 	bl	800031c <RCC_AHB1PeriphClockCmd>

    GPIO_InitStructure.GPIO_Pin = BUTTON_GPIO_PIN;
 8000462:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000466:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000468:	2300      	movs	r3, #0
 800046a:	713b      	strb	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800046c:	2302      	movs	r3, #2
 800046e:	717b      	strb	r3, [r7, #5]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000470:	2301      	movs	r3, #1
 8000472:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(BUTTON_GPIO_PORT, &GPIO_InitStructure);
 8000474:	463b      	mov	r3, r7
 8000476:	4619      	mov	r1, r3
 8000478:	4803      	ldr	r0, [pc, #12]	; (8000488 <Button_Init+0x34>)
 800047a:	f000 fa05 	bl	8000888 <GPIO_Init>
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	40020800 	.word	0x40020800

0800048c <SPI_Master_Init>:

// ==========================================
// KHỞI TẠO SPI MASTER (SPI2)
// ==========================================
static void SPI_Master_Init(void) {
 800048c:	b580      	push	{r7, lr}
 800048e:	b088      	sub	sp, #32
 8000490:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    SPI_InitTypeDef SPI_InitStructure;

    // 1. Cấp clock
    RCC_AHB1PeriphClockCmd(SPI_Master_GPIO_Clock, ENABLE);
 8000492:	2101      	movs	r1, #1
 8000494:	2002      	movs	r0, #2
 8000496:	f7ff ff41 	bl	800031c <RCC_AHB1PeriphClockCmd>
    RCC_APB1PeriphClockCmd(SPI_Master_Clock, ENABLE);
 800049a:	2101      	movs	r1, #1
 800049c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80004a0:	f7ff ff5c 	bl	800035c <RCC_APB1PeriphClockCmd>

    // 2. Cấu hình SCK, MISO, MOSI làm Alternate Function
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80004a4:	2302      	movs	r3, #2
 80004a6:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004a8:	2302      	movs	r3, #2
 80004aa:	777b      	strb	r3, [r7, #29]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80004ac:	2300      	movs	r3, #0
 80004ae:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80004b0:	2301      	movs	r3, #1
 80004b2:	77fb      	strb	r3, [r7, #31]
    GPIO_InitStructure.GPIO_Pin = SCK_Master | MISO_Master | MOSI_Master;
 80004b4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80004b8:	61bb      	str	r3, [r7, #24]
    GPIO_Init(SPI_Master_GPIO, &GPIO_InitStructure);
 80004ba:	f107 0318 	add.w	r3, r7, #24
 80004be:	4619      	mov	r1, r3
 80004c0:	4820      	ldr	r0, [pc, #128]	; (8000544 <SPI_Master_Init+0xb8>)
 80004c2:	f000 f9e1 	bl	8000888 <GPIO_Init>

    GPIO_PinAFConfig(SPI_Master_GPIO, GPIO_PinSource13, GPIO_AF_SPI2);
 80004c6:	2205      	movs	r2, #5
 80004c8:	210d      	movs	r1, #13
 80004ca:	481e      	ldr	r0, [pc, #120]	; (8000544 <SPI_Master_Init+0xb8>)
 80004cc:	f000 faa2 	bl	8000a14 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(SPI_Master_GPIO, GPIO_PinSource14, GPIO_AF_SPI2);
 80004d0:	2205      	movs	r2, #5
 80004d2:	210e      	movs	r1, #14
 80004d4:	481b      	ldr	r0, [pc, #108]	; (8000544 <SPI_Master_Init+0xb8>)
 80004d6:	f000 fa9d 	bl	8000a14 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(SPI_Master_GPIO, GPIO_PinSource15, GPIO_AF_SPI2);
 80004da:	2205      	movs	r2, #5
 80004dc:	210f      	movs	r1, #15
 80004de:	4819      	ldr	r0, [pc, #100]	; (8000544 <SPI_Master_Init+0xb8>)
 80004e0:	f000 fa98 	bl	8000a14 <GPIO_PinAFConfig>

    // 3. Cấu hình chân NSS (PB12) làm Output thường để điều khiển bằng phần mềm
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80004e4:	2301      	movs	r3, #1
 80004e6:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Pin = NSS_Master;
 80004e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004ec:	61bb      	str	r3, [r7, #24]
    GPIO_Init(SPI_Master_GPIO, &GPIO_InitStructure);
 80004ee:	f107 0318 	add.w	r3, r7, #24
 80004f2:	4619      	mov	r1, r3
 80004f4:	4813      	ldr	r0, [pc, #76]	; (8000544 <SPI_Master_Init+0xb8>)
 80004f6:	f000 f9c7 	bl	8000888 <GPIO_Init>
    GPIO_SetBits(SPI_Master_GPIO, NSS_Master); // Mặc định kéo lên CAO
 80004fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004fe:	4811      	ldr	r0, [pc, #68]	; (8000544 <SPI_Master_Init+0xb8>)
 8000500:	f000 fa6a 	bl	80009d8 <GPIO_SetBits>

    // 4. Cấu hình bộ SPI2
    SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000504:	2300      	movs	r3, #0
 8000506:	80bb      	strh	r3, [r7, #4]
    SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000508:	f44f 7382 	mov.w	r3, #260	; 0x104
 800050c:	80fb      	strh	r3, [r7, #6]
    SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800050e:	2300      	movs	r3, #0
 8000510:	813b      	strh	r3, [r7, #8]
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000512:	2300      	movs	r3, #0
 8000514:	817b      	strh	r3, [r7, #10]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000516:	2300      	movs	r3, #0
 8000518:	81bb      	strh	r3, [r7, #12]
    SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800051a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800051e:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8000520:	2308      	movs	r3, #8
 8000522:	823b      	strh	r3, [r7, #16]
    SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_LSB; // Theo tài liệu PDF
 8000524:	2380      	movs	r3, #128	; 0x80
 8000526:	827b      	strh	r3, [r7, #18]
    SPI_Init(SPI_Master, &SPI_InitStructure);
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	4619      	mov	r1, r3
 800052c:	4806      	ldr	r0, [pc, #24]	; (8000548 <SPI_Master_Init+0xbc>)
 800052e:	f000 faba 	bl	8000aa6 <SPI_Init>

    // 5. Bật SPI2
    SPI_Cmd(SPI_Master, ENABLE);
 8000532:	2101      	movs	r1, #1
 8000534:	4804      	ldr	r0, [pc, #16]	; (8000548 <SPI_Master_Init+0xbc>)
 8000536:	f000 fafa 	bl	8000b2e <SPI_Cmd>
}
 800053a:	bf00      	nop
 800053c:	3720      	adds	r7, #32
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40020400 	.word	0x40020400
 8000548:	40003800 	.word	0x40003800

0800054c <SPI_Slave_Init>:

// ==========================================
// KHỞI TẠO SPI SLAVE (SPI1)
// ==========================================
static void SPI_Slave_Init(void) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b088      	sub	sp, #32
 8000550:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
    SPI_InitTypeDef SPI_InitStructure;
    NVIC_InitTypeDef NVIC_InitStructure;

    // 1. Cấp clock
    RCC_AHB1PeriphClockCmd(SPI_Slave_GPIO_Clock_A, ENABLE);
 8000552:	2101      	movs	r1, #1
 8000554:	2001      	movs	r0, #1
 8000556:	f7ff fee1 	bl	800031c <RCC_AHB1PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(SPI_Slave_GPIO_Clock_B, ENABLE);
 800055a:	2101      	movs	r1, #1
 800055c:	2002      	movs	r0, #2
 800055e:	f7ff fedd 	bl	800031c <RCC_AHB1PeriphClockCmd>
    RCC_APB2PeriphClockCmd(SPI_Slave_Clock, ENABLE);
 8000562:	2101      	movs	r1, #1
 8000564:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000568:	f7ff ff18 	bl	800039c <RCC_APB2PeriphClockCmd>

    // 2. Cấu hình MISO, MOSI (Port A)
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800056c:	2302      	movs	r3, #2
 800056e:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000570:	2300      	movs	r3, #0
 8000572:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000574:	2302      	movs	r3, #2
 8000576:	777b      	strb	r3, [r7, #29]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000578:	2300      	movs	r3, #0
 800057a:	77fb      	strb	r3, [r7, #31]
    GPIO_InitStructure.GPIO_Pin = MISO_Slave | MOSI_Slave;
 800057c:	23c0      	movs	r3, #192	; 0xc0
 800057e:	61bb      	str	r3, [r7, #24]
    GPIO_Init(SPI_Slave_GPIO_A, &GPIO_InitStructure);
 8000580:	f107 0318 	add.w	r3, r7, #24
 8000584:	4619      	mov	r1, r3
 8000586:	482a      	ldr	r0, [pc, #168]	; (8000630 <SPI_Slave_Init+0xe4>)
 8000588:	f000 f97e 	bl	8000888 <GPIO_Init>

    // Cấu hình SCK (Port B)
    GPIO_InitStructure.GPIO_Pin = SCK_Slave;
 800058c:	2308      	movs	r3, #8
 800058e:	61bb      	str	r3, [r7, #24]
    GPIO_Init(SPI_Slave_GPIO_B, &GPIO_InitStructure);
 8000590:	f107 0318 	add.w	r3, r7, #24
 8000594:	4619      	mov	r1, r3
 8000596:	4827      	ldr	r0, [pc, #156]	; (8000634 <SPI_Slave_Init+0xe8>)
 8000598:	f000 f976 	bl	8000888 <GPIO_Init>

    GPIO_PinAFConfig(SPI_Slave_GPIO_B, GPIO_PinSource3, GPIO_AF_SPI1);
 800059c:	2205      	movs	r2, #5
 800059e:	2103      	movs	r1, #3
 80005a0:	4824      	ldr	r0, [pc, #144]	; (8000634 <SPI_Slave_Init+0xe8>)
 80005a2:	f000 fa37 	bl	8000a14 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(SPI_Slave_GPIO_A, GPIO_PinSource6, GPIO_AF_SPI1);
 80005a6:	2205      	movs	r2, #5
 80005a8:	2106      	movs	r1, #6
 80005aa:	4821      	ldr	r0, [pc, #132]	; (8000630 <SPI_Slave_Init+0xe4>)
 80005ac:	f000 fa32 	bl	8000a14 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(SPI_Slave_GPIO_A, GPIO_PinSource7, GPIO_AF_SPI1);
 80005b0:	2205      	movs	r2, #5
 80005b2:	2107      	movs	r1, #7
 80005b4:	481e      	ldr	r0, [pc, #120]	; (8000630 <SPI_Slave_Init+0xe4>)
 80005b6:	f000 fa2d 	bl	8000a14 <GPIO_PinAFConfig>

    // Cấu hình NSS (PA4) làm Input
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80005ba:	2300      	movs	r3, #0
 80005bc:	773b      	strb	r3, [r7, #28]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80005be:	2301      	movs	r3, #1
 80005c0:	77fb      	strb	r3, [r7, #31]
    GPIO_InitStructure.GPIO_Pin = NSS_Slave;
 80005c2:	2310      	movs	r3, #16
 80005c4:	61bb      	str	r3, [r7, #24]
    GPIO_Init(SPI_Slave_GPIO_A, &GPIO_InitStructure);
 80005c6:	f107 0318 	add.w	r3, r7, #24
 80005ca:	4619      	mov	r1, r3
 80005cc:	4818      	ldr	r0, [pc, #96]	; (8000630 <SPI_Slave_Init+0xe4>)
 80005ce:	f000 f95b 	bl	8000888 <GPIO_Init>

    // 3. Cấu hình bộ SPI1
    SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80005d2:	2300      	movs	r3, #0
 80005d4:	80bb      	strh	r3, [r7, #4]
    SPI_InitStructure.SPI_Mode = SPI_Mode_Slave;
 80005d6:	2300      	movs	r3, #0
 80005d8:	80fb      	strh	r3, [r7, #6]
    SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 80005da:	2300      	movs	r3, #0
 80005dc:	813b      	strh	r3, [r7, #8]
    SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 80005de:	2300      	movs	r3, #0
 80005e0:	817b      	strh	r3, [r7, #10]
    SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 80005e2:	2300      	movs	r3, #0
 80005e4:	81bb      	strh	r3, [r7, #12]
    SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80005e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005ea:	81fb      	strh	r3, [r7, #14]
    SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 80005ec:	2308      	movs	r3, #8
 80005ee:	823b      	strh	r3, [r7, #16]
    SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_LSB;
 80005f0:	2380      	movs	r3, #128	; 0x80
 80005f2:	827b      	strh	r3, [r7, #18]
    SPI_Init(SPI_Slave, &SPI_InitStructure);
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	4619      	mov	r1, r3
 80005f8:	480f      	ldr	r0, [pc, #60]	; (8000638 <SPI_Slave_Init+0xec>)
 80005fa:	f000 fa54 	bl	8000aa6 <SPI_Init>

    // 4. Cấu hình Ngắt cho SPI1
    NVIC_InitStructure.NVIC_IRQChannel = SPI1_IRQn;
 80005fe:	2323      	movs	r3, #35	; 0x23
 8000600:	703b      	strb	r3, [r7, #0]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000602:	2300      	movs	r3, #0
 8000604:	707b      	strb	r3, [r7, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	70bb      	strb	r3, [r7, #2]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800060a:	2301      	movs	r3, #1
 800060c:	70fb      	strb	r3, [r7, #3]
    NVIC_Init(&NVIC_InitStructure);
 800060e:	463b      	mov	r3, r7
 8000610:	4618      	mov	r0, r3
 8000612:	f000 f8d7 	bl	80007c4 <NVIC_Init>

    SPI_ITConfig(SPI_Slave, SPI_I2S_IT_RXNE, ENABLE);
 8000616:	2201      	movs	r2, #1
 8000618:	2160      	movs	r1, #96	; 0x60
 800061a:	4807      	ldr	r0, [pc, #28]	; (8000638 <SPI_Slave_Init+0xec>)
 800061c:	f000 fac3 	bl	8000ba6 <SPI_I2S_ITConfig>

    // 5. Bật SPI1
    SPI_Cmd(SPI_Slave, ENABLE);
 8000620:	2101      	movs	r1, #1
 8000622:	4805      	ldr	r0, [pc, #20]	; (8000638 <SPI_Slave_Init+0xec>)
 8000624:	f000 fa83 	bl	8000b2e <SPI_Cmd>
}
 8000628:	bf00      	nop
 800062a:	3720      	adds	r7, #32
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40020000 	.word	0x40020000
 8000634:	40020400 	.word	0x40020400
 8000638:	40013000 	.word	0x40013000

0800063c <Send_Data>:

// ==========================================
// HÀM TRUYỀN DỮ LIỆU
// ==========================================
static void Send_Data(SPI_TypeDef * SPIx, uint8_t data) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	460b      	mov	r3, r1
 8000646:	70fb      	strb	r3, [r7, #3]
    // 1. Kéo chân NSS xuống GND cho phép truyền dữ liệu. [cite: 1795]
    GPIO_ResetBits(SPI_Master_GPIO, NSS_Master);
 8000648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800064c:	480c      	ldr	r0, [pc, #48]	; (8000680 <Send_Data+0x44>)
 800064e:	f000 f9d2 	bl	80009f6 <GPIO_ResetBits>

    // 2. Sử dụng hàm SPI_I2S_SendData để truyền dữ liệu. [cite: 1796]
    SPI_I2S_SendData(SPIx, data);
 8000652:	78fb      	ldrb	r3, [r7, #3]
 8000654:	b29b      	uxth	r3, r3
 8000656:	4619      	mov	r1, r3
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f000 fa95 	bl	8000b88 <SPI_I2S_SendData>

    // 3. Sử dụng hàm SPI_I2S_GetFlagStatus chờ cho đến khi dữ liệu truyền xong. [cite: 1797]
    while(SPI_I2S_GetFlagStatus(SPIx, SPI_I2S_FLAG_BSY) == SET) {;}
 800065e:	bf00      	nop
 8000660:	2180      	movs	r1, #128	; 0x80
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f000 fad0 	bl	8000c08 <SPI_I2S_GetFlagStatus>
 8000668:	4603      	mov	r3, r0
 800066a:	2b01      	cmp	r3, #1
 800066c:	d0f8      	beq.n	8000660 <Send_Data+0x24>

    // 4. Kéo chân NSS lên mức cao khi đã truyền xong dữ liệu. [cite: 1798]
    GPIO_SetBits(SPI_Master_GPIO, NSS_Master);
 800066e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000672:	4803      	ldr	r0, [pc, #12]	; (8000680 <Send_Data+0x44>)
 8000674:	f000 f9b0 	bl	80009d8 <GPIO_SetBits>
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40020400 	.word	0x40020400

08000684 <SPI1_IRQHandler>:

// ==========================================
// TRÌNH PHỤC VỤ NGẮT SPI1 (SLAVE NHẬN DATA)
// ==========================================
void SPI1_IRQHandler(void) {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
    // Kiểm tra cờ ngắt nhận dữ liệu
    if(SPI_I2S_GetITStatus(SPI1, SPI_I2S_IT_RXNE) == SET) {
 8000688:	2160      	movs	r1, #96	; 0x60
 800068a:	4809      	ldr	r0, [pc, #36]	; (80006b0 <SPI1_IRQHandler+0x2c>)
 800068c:	f000 fad8 	bl	8000c40 <SPI_I2S_GetITStatus>
 8000690:	4603      	mov	r3, r0
 8000692:	2b01      	cmp	r3, #1
 8000694:	d106      	bne.n	80006a4 <SPI1_IRQHandler+0x20>

        // Gán biến nhận dữ liệu với hàm ReceiveData để thực hiện nhiệm vụ bật tắt Led. [cite: 1826]
        Recive_Data = SPI_I2S_ReceiveData(SPI1);
 8000696:	4806      	ldr	r0, [pc, #24]	; (80006b0 <SPI1_IRQHandler+0x2c>)
 8000698:	f000 fa69 	bl	8000b6e <SPI_I2S_ReceiveData>
 800069c:	4603      	mov	r3, r0
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <SPI1_IRQHandler+0x30>)
 80006a2:	701a      	strb	r2, [r3, #0]
    }
    SPI_I2S_ClearITPendingBit(SPI1, SPI_I2S_IT_RXNE);
 80006a4:	2160      	movs	r1, #96	; 0x60
 80006a6:	4802      	ldr	r0, [pc, #8]	; (80006b0 <SPI1_IRQHandler+0x2c>)
 80006a8:	f000 fb05 	bl	8000cb6 <SPI_I2S_ClearITPendingBit>
}
 80006ac:	bf00      	nop
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40013000 	.word	0x40013000
 80006b4:	2000001c 	.word	0x2000001c

080006b8 <main>:

// ==========================================
// CHƯƠNG TRÌNH CHÍNH
// ==========================================
int main(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
    SystemClock_Config_8MHz();
 80006be:	f7ff fe8d 	bl	80003dc <SystemClock_Config_8MHz>
    Button_Init();
 80006c2:	f7ff fec7 	bl	8000454 <Button_Init>
    Led_Init();
 80006c6:	f7ff fea9 	bl	800041c <Led_Init>
    SPI_Master_Init();
 80006ca:	f7ff fedf 	bl	800048c <SPI_Master_Init>
    SPI_Slave_Init();
 80006ce:	f7ff ff3d 	bl	800054c <SPI_Slave_Init>

    // Tắt LED ban đầu
    GPIO_ResetBits(LED_GPIO_PORT, LED_GPIO_PIN);
 80006d2:	2120      	movs	r1, #32
 80006d4:	4822      	ldr	r0, [pc, #136]	; (8000760 <main+0xa8>)
 80006d6:	f000 f98e 	bl	80009f6 <GPIO_ResetBits>

    while(1) {
        // Nhấn nút PC13 để gửi dữ liệu từ SPI2 => SPI1. [cite: 1494]
        if(GPIO_ReadInputDataBit(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0) {
 80006da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006de:	4821      	ldr	r0, [pc, #132]	; (8000764 <main+0xac>)
 80006e0:	f000 f960 	bl	80009a4 <GPIO_ReadInputDataBit>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d117      	bne.n	800071a <main+0x62>

            delay_ms(20); // Chống rung cơ học
 80006ea:	2014      	movs	r0, #20
 80006ec:	f7ff fe7d 	bl	80003ea <delay_ms>
            if(GPIO_ReadInputDataBit(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0) {
 80006f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f4:	481b      	ldr	r0, [pc, #108]	; (8000764 <main+0xac>)
 80006f6:	f000 f955 	bl	80009a4 <GPIO_ReadInputDataBit>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d10c      	bne.n	800071a <main+0x62>

                // Viết chương trình truyền dữ liệu có giá trị là 0xB1 từ SPI Master [cite: 1493]
                Send_Data(SPI_Master, Check_DataSlave);
 8000700:	21b1      	movs	r1, #177	; 0xb1
 8000702:	4819      	ldr	r0, [pc, #100]	; (8000768 <main+0xb0>)
 8000704:	f7ff ff9a 	bl	800063c <Send_Data>

                // Chờ nhả nút
                while(GPIO_ReadInputDataBit(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0);
 8000708:	bf00      	nop
 800070a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800070e:	4815      	ldr	r0, [pc, #84]	; (8000764 <main+0xac>)
 8000710:	f000 f948 	bl	80009a4 <GPIO_ReadInputDataBit>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d0f7      	beq.n	800070a <main+0x52>
            }
        }

        // Nếu dữ liệu nhận được từ SPI Slave trùng với dữ liệu được truyền đi từ SPI Master [cite: 1494]
        if (Recive_Data == Check_DataSlave) {
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <main+0xb4>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	2bb1      	cmp	r3, #177	; 0xb1
 8000722:	d1da      	bne.n	80006da <main+0x22>

            // Led Green trên Kit (PA5) sẽ bật tắt 5 lần rồi trở lại trạng thái ban đầu. [cite: 1494]
            for (int i = 0; i < 5; i++) {
 8000724:	2300      	movs	r3, #0
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	e012      	b.n	8000750 <main+0x98>
                GPIO_SetBits(LED_GPIO_PORT, LED_GPIO_PIN);
 800072a:	2120      	movs	r1, #32
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <main+0xa8>)
 800072e:	f000 f953 	bl	80009d8 <GPIO_SetBits>
                delay_ms(300); // Rút ngắn delay để mô phỏng Proteus đỡ bị treo
 8000732:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000736:	f7ff fe58 	bl	80003ea <delay_ms>
                GPIO_ResetBits(LED_GPIO_PORT, LED_GPIO_PIN);
 800073a:	2120      	movs	r1, #32
 800073c:	4808      	ldr	r0, [pc, #32]	; (8000760 <main+0xa8>)
 800073e:	f000 f95a 	bl	80009f6 <GPIO_ResetBits>
                delay_ms(300);
 8000742:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000746:	f7ff fe50 	bl	80003ea <delay_ms>
            for (int i = 0; i < 5; i++) {
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3301      	adds	r3, #1
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b04      	cmp	r3, #4
 8000754:	dde9      	ble.n	800072a <main+0x72>
            }
            // Reset biến để chờ lần bấm tiếp theo
            Recive_Data = 0;
 8000756:	4b05      	ldr	r3, [pc, #20]	; (800076c <main+0xb4>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
        if(GPIO_ReadInputDataBit(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN) == 0) {
 800075c:	e7bd      	b.n	80006da <main+0x22>
 800075e:	bf00      	nop
 8000760:	40020000 	.word	0x40020000
 8000764:	40020800 	.word	0x40020800
 8000768:	40003800 	.word	0x40003800
 800076c:	2000001c 	.word	0x2000001c

08000770 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000770:	480d      	ldr	r0, [pc, #52]	; (80007a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000772:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000774:	f7ff fd2e 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000778:	480c      	ldr	r0, [pc, #48]	; (80007ac <LoopForever+0x6>)
  ldr r1, =_edata
 800077a:	490d      	ldr	r1, [pc, #52]	; (80007b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800077c:	4a0d      	ldr	r2, [pc, #52]	; (80007b4 <LoopForever+0xe>)
  movs r3, #0
 800077e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000780:	e002      	b.n	8000788 <LoopCopyDataInit>

08000782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000786:	3304      	adds	r3, #4

08000788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800078a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800078c:	d3f9      	bcc.n	8000782 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800078e:	4a0a      	ldr	r2, [pc, #40]	; (80007b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000790:	4c0a      	ldr	r4, [pc, #40]	; (80007bc <LoopForever+0x16>)
  movs r3, #0
 8000792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000794:	e001      	b.n	800079a <LoopFillZerobss>

08000796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000798:	3204      	adds	r2, #4

0800079a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800079a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800079c:	d3fb      	bcc.n	8000796 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800079e:	f000 faa5 	bl	8000cec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007a2:	f7ff ff89 	bl	80006b8 <main>

080007a6 <LoopForever>:

LoopForever:
    b LoopForever
 80007a6:	e7fe      	b.n	80007a6 <LoopForever>
  ldr   r0, =_estack
 80007a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80007b4:	08000d54 	.word	0x08000d54
  ldr r2, =_sbss
 80007b8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80007bc:	20000020 	.word	0x20000020

080007c0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c0:	e7fe      	b.n	80007c0 <ADC_IRQHandler>
	...

080007c4 <NVIC_Init>:
 80007c4:	b480      	push	{r7}
 80007c6:	b085      	sub	sp, #20
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	2300      	movs	r3, #0
 80007ce:	73fb      	strb	r3, [r7, #15]
 80007d0:	2300      	movs	r3, #0
 80007d2:	73bb      	strb	r3, [r7, #14]
 80007d4:	230f      	movs	r3, #15
 80007d6:	737b      	strb	r3, [r7, #13]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	78db      	ldrb	r3, [r3, #3]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d039      	beq.n	8000854 <NVIC_Init+0x90>
 80007e0:	4b27      	ldr	r3, [pc, #156]	; (8000880 <NVIC_Init+0xbc>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	43db      	mvns	r3, r3
 80007e6:	0a1b      	lsrs	r3, r3, #8
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	f003 0307 	and.w	r3, r3, #7
 80007ee:	73fb      	strb	r3, [r7, #15]
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	f1c3 0304 	rsb	r3, r3, #4
 80007f6:	73bb      	strb	r3, [r7, #14]
 80007f8:	7b7a      	ldrb	r2, [r7, #13]
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	fa42 f303 	asr.w	r3, r2, r3
 8000800:	737b      	strb	r3, [r7, #13]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	785b      	ldrb	r3, [r3, #1]
 8000806:	461a      	mov	r2, r3
 8000808:	7bbb      	ldrb	r3, [r7, #14]
 800080a:	fa02 f303 	lsl.w	r3, r2, r3
 800080e:	73fb      	strb	r3, [r7, #15]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	789a      	ldrb	r2, [r3, #2]
 8000814:	7b7b      	ldrb	r3, [r7, #13]
 8000816:	4013      	ands	r3, r2
 8000818:	b2da      	uxtb	r2, r3
 800081a:	7bfb      	ldrb	r3, [r7, #15]
 800081c:	4313      	orrs	r3, r2
 800081e:	73fb      	strb	r3, [r7, #15]
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	011b      	lsls	r3, r3, #4
 8000824:	73fb      	strb	r3, [r7, #15]
 8000826:	4a17      	ldr	r2, [pc, #92]	; (8000884 <NVIC_Init+0xc0>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4413      	add	r3, r2
 800082e:	7bfa      	ldrb	r2, [r7, #15]
 8000830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	f003 031f 	and.w	r3, r3, #31
 800083c:	4911      	ldr	r1, [pc, #68]	; (8000884 <NVIC_Init+0xc0>)
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	7812      	ldrb	r2, [r2, #0]
 8000842:	0952      	lsrs	r2, r2, #5
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	4610      	mov	r0, r2
 8000848:	2201      	movs	r2, #1
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
 8000852:	e00f      	b.n	8000874 <NVIC_Init+0xb0>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	f003 031f 	and.w	r3, r3, #31
 800085c:	4909      	ldr	r1, [pc, #36]	; (8000884 <NVIC_Init+0xc0>)
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	7812      	ldrb	r2, [r2, #0]
 8000862:	0952      	lsrs	r2, r2, #5
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	4610      	mov	r0, r2
 8000868:	2201      	movs	r2, #1
 800086a:	409a      	lsls	r2, r3
 800086c:	f100 0320 	add.w	r3, r0, #32
 8000870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	e000e100 	.word	0xe000e100

08000888 <GPIO_Init>:
 8000888:	b480      	push	{r7}
 800088a:	b087      	sub	sp, #28
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	e076      	b.n	8000992 <GPIO_Init+0x10a>
 80008a4:	2201      	movs	r2, #1
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	613b      	str	r3, [r7, #16]
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fa      	ldr	r2, [r7, #12]
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d165      	bne.n	800098c <GPIO_Init+0x104>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2103      	movs	r1, #3
 80008ca:	fa01 f303 	lsl.w	r3, r1, r3
 80008ce:	43db      	mvns	r3, r3
 80008d0:	401a      	ands	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	791b      	ldrb	r3, [r3, #4]
 80008de:	4619      	mov	r1, r3
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	fa01 f303 	lsl.w	r3, r1, r3
 80008e8:	431a      	orrs	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	791b      	ldrb	r3, [r3, #4]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d003      	beq.n	80008fe <GPIO_Init+0x76>
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	791b      	ldrb	r3, [r3, #4]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d12e      	bne.n	800095c <GPIO_Init+0xd4>
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	689a      	ldr	r2, [r3, #8]
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	2103      	movs	r1, #3
 8000908:	fa01 f303 	lsl.w	r3, r1, r3
 800090c:	43db      	mvns	r3, r3
 800090e:	401a      	ands	r2, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	689a      	ldr	r2, [r3, #8]
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	795b      	ldrb	r3, [r3, #5]
 800091c:	4619      	mov	r1, r3
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	fa01 f303 	lsl.w	r3, r1, r3
 8000926:	431a      	orrs	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	685a      	ldr	r2, [r3, #4]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	b29b      	uxth	r3, r3
 8000934:	4619      	mov	r1, r3
 8000936:	2301      	movs	r3, #1
 8000938:	408b      	lsls	r3, r1
 800093a:	43db      	mvns	r3, r3
 800093c:	401a      	ands	r2, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	7992      	ldrb	r2, [r2, #6]
 800094a:	4611      	mov	r1, r2
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	b292      	uxth	r2, r2
 8000950:	fa01 f202 	lsl.w	r2, r1, r2
 8000954:	b292      	uxth	r2, r2
 8000956:	431a      	orrs	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68da      	ldr	r2, [r3, #12]
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	b29b      	uxth	r3, r3
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	2103      	movs	r1, #3
 8000968:	fa01 f303 	lsl.w	r3, r1, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	401a      	ands	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	68da      	ldr	r2, [r3, #12]
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	79db      	ldrb	r3, [r3, #7]
 800097c:	4619      	mov	r1, r3
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	431a      	orrs	r2, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	3301      	adds	r3, #1
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	2b0f      	cmp	r3, #15
 8000996:	d985      	bls.n	80008a4 <GPIO_Init+0x1c>
 8000998:	bf00      	nop
 800099a:	371c      	adds	r7, #28
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <GPIO_ReadInputDataBit>:
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	460b      	mov	r3, r1
 80009ae:	807b      	strh	r3, [r7, #2]
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	691a      	ldr	r2, [r3, #16]
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	4013      	ands	r3, r2
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d002      	beq.n	80009c6 <GPIO_ReadInputDataBit+0x22>
 80009c0:	2301      	movs	r3, #1
 80009c2:	73fb      	strb	r3, [r7, #15]
 80009c4:	e001      	b.n	80009ca <GPIO_ReadInputDataBit+0x26>
 80009c6:	2300      	movs	r3, #0
 80009c8:	73fb      	strb	r3, [r7, #15]
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	4618      	mov	r0, r3
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <GPIO_SetBits>:
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	460b      	mov	r3, r1
 80009e2:	807b      	strh	r3, [r7, #2]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	887a      	ldrh	r2, [r7, #2]
 80009e8:	831a      	strh	r2, [r3, #24]
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <GPIO_ResetBits>:
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	460b      	mov	r3, r1
 8000a00:	807b      	strh	r3, [r7, #2]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	887a      	ldrh	r2, [r7, #2]
 8000a06:	835a      	strh	r2, [r3, #26]
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <GPIO_PinAFConfig>:
 8000a14:	b480      	push	{r7}
 8000a16:	b085      	sub	sp, #20
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	807b      	strh	r3, [r7, #2]
 8000a20:	4613      	mov	r3, r2
 8000a22:	707b      	strb	r3, [r7, #1]
 8000a24:	2300      	movs	r3, #0
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	787a      	ldrb	r2, [r7, #1]
 8000a2e:	887b      	ldrh	r3, [r7, #2]
 8000a30:	f003 0307 	and.w	r3, r3, #7
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	887b      	ldrh	r3, [r7, #2]
 8000a3e:	08db      	lsrs	r3, r3, #3
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3208      	adds	r2, #8
 8000a48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a4c:	887b      	ldrh	r3, [r7, #2]
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	210f      	movs	r1, #15
 8000a56:	fa01 f303 	lsl.w	r3, r1, r3
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	8879      	ldrh	r1, [r7, #2]
 8000a5e:	08c9      	lsrs	r1, r1, #3
 8000a60:	b289      	uxth	r1, r1
 8000a62:	4608      	mov	r0, r1
 8000a64:	ea02 0103 	and.w	r1, r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f100 0208 	add.w	r2, r0, #8
 8000a6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000a72:	887b      	ldrh	r3, [r7, #2]
 8000a74:	08db      	lsrs	r3, r3, #3
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	461a      	mov	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	3208      	adds	r2, #8
 8000a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	887b      	ldrh	r3, [r7, #2]
 8000a8a:	08db      	lsrs	r3, r3, #3
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3208      	adds	r2, #8
 8000a94:	68b9      	ldr	r1, [r7, #8]
 8000a96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000a9a:	bf00      	nop
 8000a9c:	3714      	adds	r7, #20
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <SPI_Init>:
 8000aa6:	b480      	push	{r7}
 8000aa8:	b085      	sub	sp, #20
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
 8000aae:	6039      	str	r1, [r7, #0]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	81fb      	strh	r3, [r7, #14]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	81fb      	strh	r3, [r7, #14]
 8000aba:	89fb      	ldrh	r3, [r7, #14]
 8000abc:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000ac0:	81fb      	strh	r3, [r7, #14]
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	881a      	ldrh	r2, [r3, #0]
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	885b      	ldrh	r3, [r3, #2]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	889b      	ldrh	r3, [r3, #4]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	88db      	ldrh	r3, [r3, #6]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	891b      	ldrh	r3, [r3, #8]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	895b      	ldrh	r3, [r3, #10]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	899b      	ldrh	r3, [r3, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	89db      	ldrh	r3, [r3, #14]
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	89fb      	ldrh	r3, [r7, #14]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	89fa      	ldrh	r2, [r7, #14]
 8000b08:	801a      	strh	r2, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	8b9b      	ldrh	r3, [r3, #28]
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	839a      	strh	r2, [r3, #28]
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	8a1a      	ldrh	r2, [r3, #16]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	821a      	strh	r2, [r3, #16]
 8000b22:	bf00      	nop
 8000b24:	3714      	adds	r7, #20
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <SPI_Cmd>:
 8000b2e:	b480      	push	{r7}
 8000b30:	b083      	sub	sp, #12
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	460b      	mov	r3, r1
 8000b38:	70fb      	strb	r3, [r7, #3]
 8000b3a:	78fb      	ldrb	r3, [r7, #3]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d008      	beq.n	8000b52 <SPI_Cmd+0x24>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	881b      	ldrh	r3, [r3, #0]
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	801a      	strh	r2, [r3, #0]
 8000b50:	e007      	b.n	8000b62 <SPI_Cmd+0x34>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	801a      	strh	r2, [r3, #0]
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <SPI_I2S_ReceiveData>:
 8000b6e:	b480      	push	{r7}
 8000b70:	b083      	sub	sp, #12
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	6078      	str	r0, [r7, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	899b      	ldrh	r3, [r3, #12]
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <SPI_I2S_SendData>:
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	887a      	ldrh	r2, [r7, #2]
 8000b98:	819a      	strh	r2, [r3, #12]
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <SPI_I2S_ITConfig>:
 8000ba6:	b480      	push	{r7}
 8000ba8:	b085      	sub	sp, #20
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
 8000bae:	460b      	mov	r3, r1
 8000bb0:	70fb      	strb	r3, [r7, #3]
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	70bb      	strb	r3, [r7, #2]
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	81fb      	strh	r3, [r7, #14]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	81bb      	strh	r3, [r7, #12]
 8000bbe:	78fb      	ldrb	r3, [r7, #3]
 8000bc0:	091b      	lsrs	r3, r3, #4
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	81fb      	strh	r3, [r7, #14]
 8000bc6:	89fb      	ldrh	r3, [r7, #14]
 8000bc8:	2201      	movs	r2, #1
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	81bb      	strh	r3, [r7, #12]
 8000bd0:	78bb      	ldrb	r3, [r7, #2]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d008      	beq.n	8000be8 <SPI_I2S_ITConfig+0x42>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	889b      	ldrh	r3, [r3, #4]
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	89bb      	ldrh	r3, [r7, #12]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	809a      	strh	r2, [r3, #4]
 8000be6:	e009      	b.n	8000bfc <SPI_I2S_ITConfig+0x56>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	889b      	ldrh	r3, [r3, #4]
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	89bb      	ldrh	r3, [r7, #12]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	809a      	strh	r2, [r3, #4]
 8000bfc:	bf00      	nop
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <SPI_I2S_GetFlagStatus>:
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	460b      	mov	r3, r1
 8000c12:	807b      	strh	r3, [r7, #2]
 8000c14:	2300      	movs	r3, #0
 8000c16:	73fb      	strb	r3, [r7, #15]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	891b      	ldrh	r3, [r3, #8]
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	887b      	ldrh	r3, [r7, #2]
 8000c20:	4013      	ands	r3, r2
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d002      	beq.n	8000c2e <SPI_I2S_GetFlagStatus+0x26>
 8000c28:	2301      	movs	r3, #1
 8000c2a:	73fb      	strb	r3, [r7, #15]
 8000c2c:	e001      	b.n	8000c32 <SPI_I2S_GetFlagStatus+0x2a>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	73fb      	strb	r3, [r7, #15]
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	4618      	mov	r0, r3
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <SPI_I2S_GetITStatus>:
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	73fb      	strb	r3, [r7, #15]
 8000c50:	2300      	movs	r3, #0
 8000c52:	81bb      	strh	r3, [r7, #12]
 8000c54:	2300      	movs	r3, #0
 8000c56:	817b      	strh	r3, [r7, #10]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	813b      	strh	r3, [r7, #8]
 8000c5c:	78fb      	ldrb	r3, [r7, #3]
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	2201      	movs	r2, #1
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	81bb      	strh	r3, [r7, #12]
 8000c6a:	78fb      	ldrb	r3, [r7, #3]
 8000c6c:	091b      	lsrs	r3, r3, #4
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	817b      	strh	r3, [r7, #10]
 8000c72:	897b      	ldrh	r3, [r7, #10]
 8000c74:	2201      	movs	r2, #1
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	817b      	strh	r3, [r7, #10]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	889b      	ldrh	r3, [r3, #4]
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	897b      	ldrh	r3, [r7, #10]
 8000c84:	4013      	ands	r3, r2
 8000c86:	813b      	strh	r3, [r7, #8]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	891b      	ldrh	r3, [r3, #8]
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	89bb      	ldrh	r3, [r7, #12]
 8000c90:	4013      	ands	r3, r2
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d005      	beq.n	8000ca4 <SPI_I2S_GetITStatus+0x64>
 8000c98:	893b      	ldrh	r3, [r7, #8]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d002      	beq.n	8000ca4 <SPI_I2S_GetITStatus+0x64>
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	73fb      	strb	r3, [r7, #15]
 8000ca2:	e001      	b.n	8000ca8 <SPI_I2S_GetITStatus+0x68>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	73fb      	strb	r3, [r7, #15]
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	4618      	mov	r0, r3
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <SPI_I2S_ClearITPendingBit>:
 8000cb6:	b480      	push	{r7}
 8000cb8:	b085      	sub	sp, #20
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	70fb      	strb	r3, [r7, #3]
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	81fb      	strh	r3, [r7, #14]
 8000cc6:	78fb      	ldrb	r3, [r7, #3]
 8000cc8:	f003 030f 	and.w	r3, r3, #15
 8000ccc:	2201      	movs	r2, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	81fb      	strh	r3, [r7, #14]
 8000cd4:	89fb      	ldrh	r3, [r7, #14]
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	b29a      	uxth	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	811a      	strh	r2, [r3, #8]
 8000cde:	bf00      	nop
 8000ce0:	3714      	adds	r7, #20
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
	...

08000cec <__libc_init_array>:
 8000cec:	b570      	push	{r4, r5, r6, lr}
 8000cee:	4d0d      	ldr	r5, [pc, #52]	; (8000d24 <__libc_init_array+0x38>)
 8000cf0:	4c0d      	ldr	r4, [pc, #52]	; (8000d28 <__libc_init_array+0x3c>)
 8000cf2:	1b64      	subs	r4, r4, r5
 8000cf4:	10a4      	asrs	r4, r4, #2
 8000cf6:	2600      	movs	r6, #0
 8000cf8:	42a6      	cmp	r6, r4
 8000cfa:	d109      	bne.n	8000d10 <__libc_init_array+0x24>
 8000cfc:	4d0b      	ldr	r5, [pc, #44]	; (8000d2c <__libc_init_array+0x40>)
 8000cfe:	4c0c      	ldr	r4, [pc, #48]	; (8000d30 <__libc_init_array+0x44>)
 8000d00:	f000 f818 	bl	8000d34 <_init>
 8000d04:	1b64      	subs	r4, r4, r5
 8000d06:	10a4      	asrs	r4, r4, #2
 8000d08:	2600      	movs	r6, #0
 8000d0a:	42a6      	cmp	r6, r4
 8000d0c:	d105      	bne.n	8000d1a <__libc_init_array+0x2e>
 8000d0e:	bd70      	pop	{r4, r5, r6, pc}
 8000d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d14:	4798      	blx	r3
 8000d16:	3601      	adds	r6, #1
 8000d18:	e7ee      	b.n	8000cf8 <__libc_init_array+0xc>
 8000d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d1e:	4798      	blx	r3
 8000d20:	3601      	adds	r6, #1
 8000d22:	e7f2      	b.n	8000d0a <__libc_init_array+0x1e>
 8000d24:	08000d4c 	.word	0x08000d4c
 8000d28:	08000d4c 	.word	0x08000d4c
 8000d2c:	08000d4c 	.word	0x08000d4c
 8000d30:	08000d50 	.word	0x08000d50

08000d34 <_init>:
 8000d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d36:	bf00      	nop
 8000d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d3a:	bc08      	pop	{r3}
 8000d3c:	469e      	mov	lr, r3
 8000d3e:	4770      	bx	lr

08000d40 <_fini>:
 8000d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d42:	bf00      	nop
 8000d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d46:	bc08      	pop	{r3}
 8000d48:	469e      	mov	lr, r3
 8000d4a:	4770      	bx	lr
