/**
 * @file intel_dma.c
 * @brief Intel WiFi DMA å®ç°
 *
 * åŸºäº Linux iwlwifi é©±åŠ¨çš„ DMA æœºåˆ¶
 */

#include "net/wifi/intel_dma.h"
#include "net/wifi/intel.h"
#include "net/wifi/reg.h"
#include "mm.h"
#include "string.h"
#include "printf.h"

/**
 * @brief åˆå§‹åŒ– TX é˜Ÿåˆ—
 */
int intel_tx_queue_init(uint32_t mem_base, intel_tx_queue_t *q,
                         intel_tx_queue_type_t type, uint16_t size) {
    printf("[intel-dma] Initializing TX queue (type=%d, size=%d)\n", type, size);

    memset(q, 0, sizeof(intel_tx_queue_t));

    q->type = type;
    q->queue_size = size;
    q->write_ptr = 0;
    q->read_ptr = 0;

    // åˆ†é… TFD æ•°ç»„ï¼ˆéœ€è¦ç‰©ç†è¿ç»­å†…å­˜ï¼‰
    uint32_t tfd_size = size * sizeof(intel_tfd_t);
    q->tfd_base_phys = pmm_alloc_pages((tfd_size + 4095) / 4096);
    if (!q->tfd_base_phys) {
        printf("[intel-dma] Failed to allocate TFD array\n");
        return -1;
    }

    // æ˜ å°„ TFD åˆ°è™šæ‹Ÿåœ°å€ï¼ˆä½¿ç”¨ uncached æ˜ å°„ï¼‰
    uint32_t tfd_virt = map_highmem_physical(q->tfd_base_phys,
                                               (tfd_size + 4095) / 4096 * 4096, 0x10);
    if (!tfd_virt) {
        printf("[intel-dma] Failed to map TFD array\n");
        return -1;
    }
    q->tfd_base = (intel_tfd_t *)tfd_virt;

    // åˆ†é… TB ç¼“å†²åŒºï¼ˆæ¯ä¸ª TFD å¯¹åº”ä¸€ä¸ª TBï¼‰
    uint32_t tb_total_size = size * IWL_RX_BUF_SIZE;  // ä½¿ç”¨ 4KB TB
    q->tb_buffers_phys = pmm_alloc_pages((tb_total_size + 4095) / 4096);
    if (!q->tb_buffers_phys) {
        printf("[intel-dma] Failed to allocate TB buffers\n");
        return -1;
    }

    // æ˜ å°„ TB åˆ°è™šæ‹Ÿåœ°å€ï¼ˆä½¿ç”¨ uncached æ˜ å°„ï¼‰
    uint32_t tb_virt = map_highmem_physical(q->tb_buffers_phys,
                                             (tb_total_size + 4095) / 4096 * 4096, 0x10);
    if (!tb_virt) {
        printf("[intel-dma] Failed to map TB buffers\n");
        return -1;
    }
    q->tb_buffers = (uint8_t *)tb_virt;

    // æ¸…é›¶ TFD æ•°ç»„
    memset(q->tfd_base, 0, tfd_size);

    // å†…å­˜å±éšœ
    __asm__ volatile("mfence" ::: "memory");

    // è®¾ç½®é˜Ÿåˆ—åŸºåœ°å€å¯„å­˜å™¨
    uint32_t queue_reg = FH_MEM_CBBC_QUEUE0 + type * 4;
    atheros_reg_write(mem_base, queue_reg, q->tfd_base_phys);

    printf("[intel-dma] TX queue initialized:\n");
    printf("[intel-dma]   TFD: phys=0x%x virt=0x%x\n", q->tfd_base_phys, tfd_virt);
    printf("[intel-dma]   TB:  phys=0x%x virt=0x%x\n", q->tb_buffers_phys, tb_virt);

    return 0;
}

/**
 * @brief åœæ­¢ TX é˜Ÿåˆ—
 */
void intel_tx_queue_stop(uint32_t mem_base, intel_tx_queue_t *q) {
    // TODO: å®ç°é˜Ÿåˆ—åœæ­¢é€»è¾‘
}

/**
 * @brief å‘é€æ•°æ®åŒ…ï¼ˆIntel ç‰¹å®šï¼‰
 */
int intel_tx_send(uint32_t mem_base, intel_tx_queue_t *q,
                   const uint8_t *data, uint32_t len) {
    if (!q || !data || len == 0 || len > IWL_RX_BUF_SIZE) {
        return -1;
    }

    // æ£€æŸ¥é˜Ÿåˆ—æ˜¯å¦å·²æ»¡
    uint16_t next_write = (q->write_ptr + 1) % q->queue_size;
    if (next_write == q->read_ptr) {
        printf("[intel-dma] TX queue full\n");
        return -1;
    }

    // è·å–å½“å‰ TFD å’Œ TB
    intel_tfd_t *tfd = &q->tfd_base[q->write_ptr];
    uint8_t *tb_buf = q->tb_buffers + q->write_ptr * IWL_RX_BUF_SIZE;

    // å¤åˆ¶æ•°æ®åˆ° TB
    memcpy(tb_buf, data, len);

    // è®¾ç½® TFD
    tfd->tb1_addr = q->tb_buffers_phys + q->write_ptr * IWL_RX_BUF_SIZE;
    tfd->tb1_len = len;
    tfd->tb1_flags = 0;
    tfd->num_tbs = 1;  // åªä½¿ç”¨ 1 ä¸ª TB

    tfd->tb2_addr = 0;
    tfd->tb2_len = 0;
    tfd->tb2_flags = 0;
    tfd->reserved = 0;

    // å†…å­˜å±éšœ
    __asm__ volatile("mfence" ::: "memory");

    // ç§»åŠ¨å†™æŒ‡é’ˆ
    q->write_ptr = next_write;

    // é€šçŸ¥ç¡¬ä»¶ï¼ˆå†™å†™æŒ‡é’ˆå¯„å­˜å™¨ï¼‰
    uint32_t db_reg = FH_MEM_TFDQ_DB0 + q->type * 4;
    atheros_reg_write(mem_base, db_reg, q->write_ptr);

    printf("[intel-dma] TX sent: %d bytes (write_ptr=%d)\n", len, q->write_ptr);

    return len;
}

/**
 * @brief æ£€æŸ¥ TX å®Œæˆ
 */
int intel_tx_complete(uint32_t mem_base, intel_tx_queue_t *q) {
    if (!q) {
        return -1;
    }

    // ä»ç¡¬ä»¶è¯»è¯»æŒ‡é’ˆ
    uint32_t read_reg;
    switch (q->type) {
        case IWL_TX_QUEUE_CMD:
            read_reg = FH_MEM_TFDQ_DB0;
            break;
        case IWL_TX_QUEUE_DATA:
            read_reg = FH_MEM_TFDQ_DB1;
            break;
        default:
            read_reg = FH_MEM_TFDQ_DB0 + q->type * 4;
            break;
    }

    uint32_t hw_read_ptr = atheros_reg_read(mem_base, read_reg);

    if (hw_read_ptr != q->read_ptr) {
        // æœ‰å®Œæˆçš„åŒ…
        q->read_ptr = hw_read_ptr;
        return 1;
    }

    return 0;
}

/**
 * @brief åˆå§‹åŒ– RX é˜Ÿåˆ—
 */
int intel_rx_queue_init(uint32_t mem_base, intel_rx_queue_t *q, uint16_t size) {
    printf("[intel-dma] Initializing RX queue (size=%d)\n", size);

    memset(q, 0, sizeof(intel_rx_queue_t));

    q->num_rbs = size;
    q->write_ptr = 0;
    q->read_ptr = 0;

    // åˆ†é… RBD æ•°ç»„
    uint32_t rbd_size = size * sizeof(intel_rbd_t);
    q->rbd_base_phys = pmm_alloc_pages((rbd_size + 4095) / 4096);
    if (!q->rbd_base_phys) {
        printf("[intel-dma] Failed to allocate RBD array\n");
        return -1;
    }

    // æ˜ å°„ RBD åˆ°è™šæ‹Ÿåœ°å€ï¼ˆä½¿ç”¨ uncached æ˜ å°„ï¼‰
    uint32_t rbd_virt = map_highmem_physical(q->rbd_base_phys,
                                               (rbd_size + 4095) / 4096 * 4096, 0x10);
    if (!rbd_virt) {
        printf("[intel-dma] Failed to map RBD array\n");
        return -1;
    }
    q->rbd_base = (intel_rbd_t *)rbd_virt;

    // åˆ†é… RX ç¼“å†²åŒº
    uint32_t buf_total_size = size * IWL_RX_BUF_SIZE;
    q->buffers_phys = pmm_alloc_pages((buf_total_size + 4095) / 4096);
    if (!q->buffers_phys) {
        printf("[intel-dma] Failed to allocate RX buffers\n");
        return -1;
    }

    // æ˜ å°„ RX ç¼“å†²åŒºåˆ°è™šæ‹Ÿåœ°å€ï¼ˆä½¿ç”¨ uncached æ˜ å°„ï¼‰
    uint32_t buf_virt = map_highmem_physical(q->buffers_phys,
                                              (buf_total_size + 4095) / 4096 * 4096, 0x10);
    if (!buf_virt) {
        printf("[intel-dma] Failed to map RX buffers\n");
        return -1;
    }
    q->buffers = (uint8_t *)buf_virt;

    // åˆå§‹åŒ– RBD
    memset(q->rbd_base, 0, rbd_size);

    // å†…å­˜å±éšœ
    __asm__ volatile("mfence" ::: "memory");

    for (int i = 0; i < size; i++) {
        q->rbd_base[i].addr = q->buffers_phys + i * IWL_RX_BUF_SIZE;
        q->rbd_base[i].len = IWL_RX_BUF_SIZE;
        q->rbd_base[i].reserved = 0;
    }

    // å†…å­˜å±éšœ
    __asm__ volatile("mfence" ::: "memory");

    // è®¾ç½® RX ç¼“å†²åŒºåŸºåœ°å€
    atheros_reg_write(mem_base, CSR_FBHB_BASE0, q->rbd_base_phys);
    atheros_reg_write(mem_base, CSR_FBHB_BASE1, 0);  // é«˜ 32 ä½ï¼ˆå¯¹äº 32 ä½ç³»ç»Ÿï¼‰

    // è®¾ç½® RX ç¼“å†²åŒºå¤§å°
    atheros_reg_write(mem_base, CSR_FBHB_SIZE0, size);
    atheros_reg_write(mem_base, CSR_FBHB_SIZE1, (IWL_RX_BUF_SIZE >> 8) & 0xFFF);

    printf("[intel-dma] RX queue initialized:\n");
    printf("[intel-dma]   RBD: phys=0x%x virt=0x%x\n", q->rbd_base_phys, rbd_virt);
    printf("[intel-dma]   BUF: phys=0x%x virt=0x%x\n", q->buffers_phys, buf_virt);

    return 0;
}

/**
 * @brief æ¥æ”¶æ•°æ®åŒ…
 */
int intel_rx_recv(uint32_t mem_base, intel_rx_queue_t *q,
                   uint8_t *data, uint32_t *len) {
    if (!q || !data || !len) {
        return -1;
    }

    // ä»ç¡¬ä»¶è¯»å–å†™æŒ‡é’ˆ
    uint32_t hw_write_ptr = atheros_reg_read(mem_base, FH_MEM_RSCSR1_CHNL0);

    // æ›´æ–°è½¯ä»¶å†™æŒ‡é’ˆ
    q->write_ptr = hw_write_ptr & 0xFF;  // å–ä½ 8 ä½

    // æ£€æŸ¥æ˜¯å¦æœ‰æ•°æ®
    if (q->read_ptr == q->write_ptr) {
        return -1;  // æ²¡æœ‰æ•°æ®
    }

    // è·å–å½“å‰ RX ç¼“å†²åŒº
    uint8_t *rx_buf = q->buffers + q->read_ptr * IWL_RX_BUF_SIZE;

    // ğŸ”¥ è°ƒè¯•ï¼šæ‰“å°æ¥æ”¶åˆ°çš„æ•°æ®ï¼ˆå‰ 64 å­—èŠ‚ï¼‰
    printf("[intel-dma] RX: read_ptr=%d write_ptr=%d, dumping first 64 bytes:\n", q->read_ptr, q->write_ptr);
    for (int i = 0; i < 64 && i < IWL_RX_BUF_SIZE; i++) {
        printf("%02X ", rx_buf[i]);
        if ((i + 1) % 16 == 0) printf("\n");
    }
    printf("\n");

    // Intel RX æ ¼å¼ï¼š
    // - å­—èŠ‚ 0-3: åŒ…é•¿åº¦ï¼ˆå°ç«¯åºï¼‰
    // - å­—èŠ‚ 4: ä¿ç•™
    // - å­—èŠ‚ 5-6: CMD_IDï¼ˆå¯¹äºå›ºä»¶å“åº”ï¼‰
    // - å­—èŠ‚ 7+: æ•°æ®

    // è¯»å–åŒ…é•¿åº¦ï¼ˆå‰ 4 å­—èŠ‚ï¼Œå°ç«¯åºï¼‰
    uint32_t pkt_len = *((uint32_t *)rx_buf);

    // é™åˆ¶æ‹·è´é•¿åº¦
    uint32_t copy_len = pkt_len;
    if (copy_len > *len) {
        copy_len = *len;
    }
    if (copy_len > IWL_RX_BUF_SIZE - 4) {
        copy_len = IWL_RX_BUF_SIZE - 4;
    }

    // è·³è¿‡é•¿åº¦å­—æ®µï¼Œå¤åˆ¶æ•°æ®éƒ¨åˆ†
    memcpy(data, rx_buf + 4, copy_len);
    *len = copy_len;

    printf("[intel-dma] RX: pkt_len=%d, copied=%d bytes\n", pkt_len, copy_len);

    // ç§»åŠ¨è¯»æŒ‡é’ˆ
    q->read_ptr = (q->read_ptr + 1) % q->num_rbs;

    // é‡æ–°å¡«å……ç¼“å†²åŒº
    intel_rx_replenish(mem_base, q);

    return copy_len;
}

/**
 * @brief é‡æ–°å¡«å…… RX ç¼“å†²åŒº
 */
void intel_rx_replenish(uint32_t mem_base, intel_rx_queue_t *q) {
    // TODO: å®ç°ç¼“å†²åŒºé‡æ–°å¡«å……é€»è¾‘
}
