
miniprojetoSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f640  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800f800  0800f800  0001f800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe6c  0800fe6c  00020314  2**0
                  CONTENTS
  4 .ARM          00000008  0800fe6c  0800fe6c  0001fe6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fe74  0800fe74  00020314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe74  0800fe74  0001fe74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fe78  0800fe78  0001fe78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000314  20000000  0800fe7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf8  20000314  08010190  00020314  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f0c  08010190  00021f0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 12 .debug_info   000292dc  00000000  00000000  00020344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004aca  00000000  00000000  00049620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e10  00000000  00000000  0004e0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c48  00000000  00000000  0004ff00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008573  00000000  00000000  00051b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020e5b  00000000  00000000  0005a0bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011837c  00000000  00000000  0007af16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00193292  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009474  00000000  00000000  001932e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000314 	.word	0x20000314
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800f7e8 	.word	0x0800f7e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000318 	.word	0x20000318
 80001fc:	0800f7e8 	.word	0x0800f7e8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001020:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 8001024:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001026:	f001 fce2 	bl	80029ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102a:	f000 f8d5 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102e:	f000 fa57 	bl	80014e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001032:	f000 fa2b 	bl	800148c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8001036:	f000 f98b 	bl	8001350 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 800103a:	f000 f9d5 	bl	80013e8 <MX_UART4_Init>
  MX_I2C1_Init();
 800103e:	f000 f947 	bl	80012d0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA (&hlpuart1, SR_BUFFER, BUFFER_LEN);
 8001042:	2201      	movs	r2, #1
 8001044:	494d      	ldr	r1, [pc, #308]	; (800117c <main+0x160>)
 8001046:	484e      	ldr	r0, [pc, #312]	; (8001180 <main+0x164>)
 8001048:	f005 f9e2 	bl	8006410 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 800104c:	2201      	movs	r2, #1
 800104e:	494d      	ldr	r1, [pc, #308]	; (8001184 <main+0x168>)
 8001050:	484d      	ldr	r0, [pc, #308]	; (8001188 <main+0x16c>)
 8001052:	f005 f997 	bl	8006384 <HAL_UART_Receive_IT>


  if (TM_MPU6050_Init(&MPU6050, TM_MPU6050_Device_0, TM_MPU6050_Accelerometer_8G, TM_MPU6050_Gyroscope_250s) == TM_MPU6050_Result_Ok) {
 8001056:	2300      	movs	r3, #0
 8001058:	2202      	movs	r2, #2
 800105a:	2100      	movs	r1, #0
 800105c:	484b      	ldr	r0, [pc, #300]	; (800118c <main+0x170>)
 800105e:	f001 fb03 	bl	8002668 <TM_MPU6050_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d104      	bne.n	8001072 <main+0x56>
  		HAL_GPIO_WritePin(greenLED_GPIO_Port, greenLED_Pin, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	4848      	ldr	r0, [pc, #288]	; (8001190 <main+0x174>)
 800106e:	f002 fa99 	bl	80035a4 <HAL_GPIO_WritePin>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001072:	f006 ffb1 	bl	8007fd8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SR_Queue */
  SR_QueueHandle = osMessageQueueNew (64, 1, &SR_Queue_attributes);
 8001076:	4a47      	ldr	r2, [pc, #284]	; (8001194 <main+0x178>)
 8001078:	2101      	movs	r1, #1
 800107a:	2040      	movs	r0, #64	; 0x40
 800107c:	f007 f8a3 	bl	80081c6 <osMessageQueueNew>
 8001080:	4603      	mov	r3, r0
 8001082:	4a45      	ldr	r2, [pc, #276]	; (8001198 <main+0x17c>)
 8001084:	6013      	str	r3, [r2, #0]

  /* creation of BT_Queue */
  BT_QueueHandle = osMessageQueueNew (64, 1, &BT_Queue_attributes);
 8001086:	4a45      	ldr	r2, [pc, #276]	; (800119c <main+0x180>)
 8001088:	2101      	movs	r1, #1
 800108a:	2040      	movs	r0, #64	; 0x40
 800108c:	f007 f89b 	bl	80081c6 <osMessageQueueNew>
 8001090:	4603      	mov	r3, r0
 8001092:	4a43      	ldr	r2, [pc, #268]	; (80011a0 <main+0x184>)
 8001094:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TransmitTask_Se */
  TransmitTask_SeHandle = osThreadNew(StartTransmitTask_Serial, NULL, &TransmitTask_Se_attributes);
 8001096:	4a43      	ldr	r2, [pc, #268]	; (80011a4 <main+0x188>)
 8001098:	2100      	movs	r1, #0
 800109a:	4843      	ldr	r0, [pc, #268]	; (80011a8 <main+0x18c>)
 800109c:	f006 ffe6 	bl	800806c <osThreadNew>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a42      	ldr	r2, [pc, #264]	; (80011ac <main+0x190>)
 80010a4:	6013      	str	r3, [r2, #0]

  /* creation of TransmitTask_BT */
  TransmitTask_BTHandle = osThreadNew(StartTransmitTask_BT, NULL, &TransmitTask_BT_attributes);
 80010a6:	4a42      	ldr	r2, [pc, #264]	; (80011b0 <main+0x194>)
 80010a8:	2100      	movs	r1, #0
 80010aa:	4842      	ldr	r0, [pc, #264]	; (80011b4 <main+0x198>)
 80010ac:	f006 ffde 	bl	800806c <osThreadNew>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a41      	ldr	r2, [pc, #260]	; (80011b8 <main+0x19c>)
 80010b4:	6013      	str	r3, [r2, #0]

  /* creation of PingTask */
  PingTaskHandle = osThreadNew(StartPingTask, NULL, &PingTask_attributes);
 80010b6:	4a41      	ldr	r2, [pc, #260]	; (80011bc <main+0x1a0>)
 80010b8:	2100      	movs	r1, #0
 80010ba:	4841      	ldr	r0, [pc, #260]	; (80011c0 <main+0x1a4>)
 80010bc:	f006 ffd6 	bl	800806c <osThreadNew>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a40      	ldr	r2, [pc, #256]	; (80011c4 <main+0x1a8>)
 80010c4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010c6:	f006 ffab 	bl	8008020 <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(read == 1){
 80010ca:	4b3f      	ldr	r3, [pc, #252]	; (80011c8 <main+0x1ac>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d1fb      	bne.n	80010ca <main+0xae>
		  read = 0;
 80010d2:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <main+0x1ac>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
		  TM_MPU6050_ReadInterrupts(&MPU6050, &MPU6050_Interrupts);
 80010d8:	493c      	ldr	r1, [pc, #240]	; (80011cc <main+0x1b0>)
 80010da:	482c      	ldr	r0, [pc, #176]	; (800118c <main+0x170>)
 80010dc:	f001 fbd2 	bl	8002884 <TM_MPU6050_ReadInterrupts>

		  if(MPU6050_Interrupts.F.MotionDetection == 1){
 80010e0:	4b3a      	ldr	r3, [pc, #232]	; (80011cc <main+0x1b0>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d005      	beq.n	80010fa <main+0xde>
			  HAL_GPIO_WritePin(redLED_GPIO_Port, redLED_Pin, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010f4:	4836      	ldr	r0, [pc, #216]	; (80011d0 <main+0x1b4>)
 80010f6:	f002 fa55 	bl	80035a4 <HAL_GPIO_WritePin>
		  }
		  if(MPU6050_Interrupts.F.DataReady == 1){
 80010fa:	4b34      	ldr	r3, [pc, #208]	; (80011cc <main+0x1b0>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0e0      	beq.n	80010ca <main+0xae>
			  TM_MPU6050_ReadAll(&MPU6050);
 8001108:	4820      	ldr	r0, [pc, #128]	; (800118c <main+0x170>)
 800110a:	f001 fbdf 	bl	80028cc <TM_MPU6050_ReadAll>
			  char msg[500];
			  sprintf(msg,"\rAccX: %hu, AccY: %hu, AccZ: %hu\n GyrX: %hu, GyrY: %hu, GyrZ:%hu\n Temp: %f\n ",MPU6050.Accelerometer_X,MPU6050.Accelerometer_Y,MPU6050.Accelerometer_Z,MPU6050.Gyroscope_X,MPU6050.Gyroscope_Y,MPU6050.Gyroscope_Z, MPU6050.Temperature);
 800110e:	4b1f      	ldr	r3, [pc, #124]	; (800118c <main+0x170>)
 8001110:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001114:	4698      	mov	r8, r3
 8001116:	4b1d      	ldr	r3, [pc, #116]	; (800118c <main+0x170>)
 8001118:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800111c:	4699      	mov	r9, r3
 800111e:	4b1b      	ldr	r3, [pc, #108]	; (800118c <main+0x170>)
 8001120:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001124:	461c      	mov	r4, r3
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <main+0x170>)
 8001128:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800112c:	461d      	mov	r5, r3
 800112e:	4b17      	ldr	r3, [pc, #92]	; (800118c <main+0x170>)
 8001130:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001134:	461e      	mov	r6, r3
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <main+0x170>)
 8001138:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <main+0x170>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fa18 	bl	8000578 <__aeabi_f2d>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	f107 000c 	add.w	r0, r7, #12
 8001150:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	9303      	str	r3, [sp, #12]
 8001158:	9602      	str	r6, [sp, #8]
 800115a:	9501      	str	r5, [sp, #4]
 800115c:	9400      	str	r4, [sp, #0]
 800115e:	464b      	mov	r3, r9
 8001160:	4642      	mov	r2, r8
 8001162:	491c      	ldr	r1, [pc, #112]	; (80011d4 <main+0x1b8>)
 8001164:	f00a fd92 	bl	800bc8c <siprintf>
			  HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg, sizeof(msg), 100);
 8001168:	f107 010c 	add.w	r1, r7, #12
 800116c:	2364      	movs	r3, #100	; 0x64
 800116e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001172:	4803      	ldr	r0, [pc, #12]	; (8001180 <main+0x164>)
 8001174:	f005 f86e 	bl	8006254 <HAL_UART_Transmit>
	  if(read == 1){
 8001178:	e7a7      	b.n	80010ca <main+0xae>
 800117a:	bf00      	nop
 800117c:	20000330 	.word	0x20000330
 8001180:	20001c9c 	.word	0x20001c9c
 8001184:	20001d2c 	.word	0x20001d2c
 8001188:	20001d98 	.word	0x20001d98
 800118c:	20001c7c 	.word	0x20001c7c
 8001190:	48000800 	.word	0x48000800
 8001194:	0800f918 	.word	0x0800f918
 8001198:	20001d94 	.word	0x20001d94
 800119c:	0800f930 	.word	0x0800f930
 80011a0:	20001d90 	.word	0x20001d90
 80011a4:	0800f8ac 	.word	0x0800f8ac
 80011a8:	08001659 	.word	0x08001659
 80011ac:	20001c28 	.word	0x20001c28
 80011b0:	0800f8d0 	.word	0x0800f8d0
 80011b4:	080016f5 	.word	0x080016f5
 80011b8:	20001c24 	.word	0x20001c24
 80011bc:	0800f8f4 	.word	0x0800f8f4
 80011c0:	08001791 	.word	0x08001791
 80011c4:	20001c2c 	.word	0x20001c2c
 80011c8:	20000331 	.word	0x20000331
 80011cc:	20001c98 	.word	0x20001c98
 80011d0:	48000400 	.word	0x48000400
 80011d4:	0800f844 	.word	0x0800f844

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b0bc      	sub	sp, #240	; 0xf0
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80011e2:	2244      	movs	r2, #68	; 0x44
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f009 fec8 	bl	800af7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2294      	movs	r2, #148	; 0x94
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f009 feba 	bl	800af7c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001208:	f44f 7000 	mov.w	r0, #512	; 0x200
 800120c:	f003 f82a 	bl	8004264 <HAL_PWREx_ControlVoltageScaling>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0x42>
  {
    Error_Handler();
 8001216:	f000 fad7 	bl	80017c8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800121a:	2310      	movs	r3, #16
 800121c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001220:	2301      	movs	r3, #1
 8001222:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800122c:	2360      	movs	r3, #96	; 0x60
 800122e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001232:	2302      	movs	r3, #2
 8001234:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001238:	2301      	movs	r3, #1
 800123a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800123e:	2301      	movs	r3, #1
 8001240:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001244:	2320      	movs	r3, #32
 8001246:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001250:	2302      	movs	r3, #2
 8001252:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001256:	2302      	movs	r3, #2
 8001258:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001260:	4618      	mov	r0, r3
 8001262:	f003 f8b3 	bl	80043cc <HAL_RCC_OscConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800126c:	f000 faac 	bl	80017c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001270:	230f      	movs	r3, #15
 8001272:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001276:	2303      	movs	r3, #3
 8001278:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800128e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001292:	2103      	movs	r1, #3
 8001294:	4618      	mov	r0, r3
 8001296:	f003 fcbf 	bl	8004c18 <HAL_RCC_ClockConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80012a0:	f000 fa92 	bl	80017c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_LPUART1
 80012a4:	2368      	movs	r3, #104	; 0x68
 80012a6:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80012a8:	2300      	movs	r3, #0
 80012aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	4618      	mov	r0, r3
 80012b8:	f003 ff92 	bl	80051e0 <HAL_RCCEx_PeriphCLKConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0xee>
  {
    Error_Handler();
 80012c2:	f000 fa81 	bl	80017c8 <Error_Handler>
  }
}
 80012c6:	bf00      	nop
 80012c8:	37f0      	adds	r7, #240	; 0xf0
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <MX_I2C1_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	; (8001348 <MX_I2C1_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <MX_I2C1_Init+0x74>)
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <MX_I2C1_Init+0x7c>)
 80012de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <MX_I2C1_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_I2C1_Init+0x74>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_I2C1_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_I2C1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_I2C1_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_I2C1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_I2C1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800130a:	480e      	ldr	r0, [pc, #56]	; (8001344 <MX_I2C1_Init+0x74>)
 800130c:	f002 f985 	bl	800361a <HAL_I2C_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001316:	f000 fa57 	bl	80017c8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131a:	2100      	movs	r1, #0
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <MX_I2C1_Init+0x74>)
 800131e:	f002 fee9 	bl	80040f4 <HAL_I2CEx_ConfigAnalogFilter>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001328:	f000 fa4e 	bl	80017c8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800132c:	2100      	movs	r1, #0
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_I2C1_Init+0x74>)
 8001330:	f002 ff2b 	bl	800418a <HAL_I2CEx_ConfigDigitalFilter>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 fa45 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20001c30 	.word	0x20001c30
 8001348:	40005400 	.word	0x40005400
 800134c:	10707dbc 	.word	0x10707dbc

08001350 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001354:	4b22      	ldr	r3, [pc, #136]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001356:	4a23      	ldr	r2, [pc, #140]	; (80013e4 <MX_LPUART1_UART_Init+0x94>)
 8001358:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800135a:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800136e:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001380:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001382:	2200      	movs	r2, #0
 8001384:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001388:	2200      	movs	r2, #0
 800138a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 800138e:	2200      	movs	r2, #0
 8001390:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001398:	4811      	ldr	r0, [pc, #68]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 800139a:	f004 ff0b 	bl	80061b4 <HAL_UART_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80013a4:	f000 fa10 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013a8:	2100      	movs	r1, #0
 80013aa:	480d      	ldr	r0, [pc, #52]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 80013ac:	f006 fd06 	bl	8007dbc <HAL_UARTEx_SetTxFifoThreshold>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013b6:	f000 fa07 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ba:	2100      	movs	r1, #0
 80013bc:	4808      	ldr	r0, [pc, #32]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 80013be:	f006 fd3b 	bl	8007e38 <HAL_UARTEx_SetRxFifoThreshold>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013c8:	f000 f9fe 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013cc:	4804      	ldr	r0, [pc, #16]	; (80013e0 <MX_LPUART1_UART_Init+0x90>)
 80013ce:	f006 fcbc 	bl	8007d4a <HAL_UARTEx_DisableFifoMode>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013d8:	f000 f9f6 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20001c9c 	.word	0x20001c9c
 80013e4:	40008000 	.word	0x40008000

080013e8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80013ec:	4b25      	ldr	r3, [pc, #148]	; (8001484 <MX_UART4_Init+0x9c>)
 80013ee:	4a26      	ldr	r2, [pc, #152]	; (8001488 <MX_UART4_Init+0xa0>)
 80013f0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 80013f2:	4b24      	ldr	r3, [pc, #144]	; (8001484 <MX_UART4_Init+0x9c>)
 80013f4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80013f8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80013fa:	4b22      	ldr	r3, [pc, #136]	; (8001484 <MX_UART4_Init+0x9c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001400:	4b20      	ldr	r3, [pc, #128]	; (8001484 <MX_UART4_Init+0x9c>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <MX_UART4_Init+0x9c>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800140c:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <MX_UART4_Init+0x9c>)
 800140e:	220c      	movs	r2, #12
 8001410:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001412:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <MX_UART4_Init+0x9c>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001418:	4b1a      	ldr	r3, [pc, #104]	; (8001484 <MX_UART4_Init+0x9c>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <MX_UART4_Init+0x9c>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001424:	4b17      	ldr	r3, [pc, #92]	; (8001484 <MX_UART4_Init+0x9c>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800142a:	4b16      	ldr	r3, [pc, #88]	; (8001484 <MX_UART4_Init+0x9c>)
 800142c:	2200      	movs	r2, #0
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.FifoMode = UART_FIFOMODE_DISABLE;
 8001430:	4b14      	ldr	r3, [pc, #80]	; (8001484 <MX_UART4_Init+0x9c>)
 8001432:	2200      	movs	r2, #0
 8001434:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_RS485Ex_Init(&huart4, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001436:	2300      	movs	r3, #0
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	4811      	ldr	r0, [pc, #68]	; (8001484 <MX_UART4_Init+0x9c>)
 800143e:	f006 fbfd 	bl	8007c3c <HAL_RS485Ex_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_UART4_Init+0x64>
  {
    Error_Handler();
 8001448:	f000 f9be 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144c:	2100      	movs	r1, #0
 800144e:	480d      	ldr	r0, [pc, #52]	; (8001484 <MX_UART4_Init+0x9c>)
 8001450:	f006 fcb4 	bl	8007dbc <HAL_UARTEx_SetTxFifoThreshold>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_UART4_Init+0x76>
  {
    Error_Handler();
 800145a:	f000 f9b5 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800145e:	2100      	movs	r1, #0
 8001460:	4808      	ldr	r0, [pc, #32]	; (8001484 <MX_UART4_Init+0x9c>)
 8001462:	f006 fce9 	bl	8007e38 <HAL_UARTEx_SetRxFifoThreshold>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_UART4_Init+0x88>
  {
    Error_Handler();
 800146c:	f000 f9ac 	bl	80017c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001470:	4804      	ldr	r0, [pc, #16]	; (8001484 <MX_UART4_Init+0x9c>)
 8001472:	f006 fc6a 	bl	8007d4a <HAL_UARTEx_DisableFifoMode>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_UART4_Init+0x98>
  {
    Error_Handler();
 800147c:	f000 f9a4 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20001d98 	.word	0x20001d98
 8001488:	40004c00 	.word	0x40004c00

0800148c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <MX_DMA_Init+0x50>)
 8001494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001496:	4a11      	ldr	r2, [pc, #68]	; (80014dc <MX_DMA_Init+0x50>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6493      	str	r3, [r2, #72]	; 0x48
 800149e:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <MX_DMA_Init+0x50>)
 80014a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <MX_DMA_Init+0x50>)
 80014ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ae:	4a0b      	ldr	r2, [pc, #44]	; (80014dc <MX_DMA_Init+0x50>)
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6493      	str	r3, [r2, #72]	; 0x48
 80014b6:	4b09      	ldr	r3, [pc, #36]	; (80014dc <MX_DMA_Init+0x50>)
 80014b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2105      	movs	r1, #5
 80014c6:	200f      	movs	r0, #15
 80014c8:	f001 fb82 	bl	8002bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80014cc:	200f      	movs	r0, #15
 80014ce:	f001 fb9b 	bl	8002c08 <HAL_NVIC_EnableIRQ>

}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000

080014e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	; 0x28
 80014e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
 80014f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4b39      	ldr	r3, [pc, #228]	; (80015dc <MX_GPIO_Init+0xfc>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	4a38      	ldr	r2, [pc, #224]	; (80015dc <MX_GPIO_Init+0xfc>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001502:	4b36      	ldr	r3, [pc, #216]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800150e:	4b33      	ldr	r3, [pc, #204]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	4a32      	ldr	r2, [pc, #200]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001518:	64d3      	str	r3, [r2, #76]	; 0x4c
 800151a:	4b30      	ldr	r3, [pc, #192]	; (80015dc <MX_GPIO_Init+0xfc>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8001526:	f002 ff41 	bl	80043ac <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	4b2c      	ldr	r3, [pc, #176]	; (80015dc <MX_GPIO_Init+0xfc>)
 800152c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152e:	4a2b      	ldr	r2, [pc, #172]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001536:	4b29      	ldr	r3, [pc, #164]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001546:	4a25      	ldr	r2, [pc, #148]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800154e:	4b23      	ldr	r3, [pc, #140]	; (80015dc <MX_GPIO_Init+0xfc>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(redLED_GPIO_Port, redLED_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001560:	481f      	ldr	r0, [pc, #124]	; (80015e0 <MX_GPIO_Init+0x100>)
 8001562:	f002 f81f 	bl	80035a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(greenLED_GPIO_Port, greenLED_Pin, GPIO_PIN_RESET);
 8001566:	2200      	movs	r2, #0
 8001568:	2180      	movs	r1, #128	; 0x80
 800156a:	481e      	ldr	r0, [pc, #120]	; (80015e4 <MX_GPIO_Init+0x104>)
 800156c:	f002 f81a 	bl	80035a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : redLED_Pin */
  GPIO_InitStruct.Pin = redLED_Pin;
 8001570:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001576:	2301      	movs	r3, #1
 8001578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(redLED_GPIO_Port, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	4815      	ldr	r0, [pc, #84]	; (80015e0 <MX_GPIO_Init+0x100>)
 800158a:	f001 fe79 	bl	8003280 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800158e:	2340      	movs	r3, #64	; 0x40
 8001590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <MX_GPIO_Init+0x108>)
 8001594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	4810      	ldr	r0, [pc, #64]	; (80015e4 <MX_GPIO_Init+0x104>)
 80015a2:	f001 fe6d 	bl	8003280 <HAL_GPIO_Init>

  /*Configure GPIO pin : greenLED_Pin */
  GPIO_InitStruct.Pin = greenLED_Pin;
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(greenLED_GPIO_Port, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4809      	ldr	r0, [pc, #36]	; (80015e4 <MX_GPIO_Init+0x104>)
 80015be:	f001 fe5f 	bl	8003280 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2105      	movs	r1, #5
 80015c6:	2017      	movs	r0, #23
 80015c8:	f001 fb02 	bl	8002bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015cc:	2017      	movs	r0, #23
 80015ce:	f001 fb1b 	bl	8002c08 <HAL_NVIC_EnableIRQ>

}
 80015d2:	bf00      	nop
 80015d4:	3728      	adds	r7, #40	; 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000
 80015e0:	48000400 	.word	0x48000400
 80015e4:	48000800 	.word	0x48000800
 80015e8:	10110000 	.word	0x10110000

080015ec <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1){
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a12      	ldr	r2, [pc, #72]	; (8001640 <HAL_UART_RxCpltCallback+0x54>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d10b      	bne.n	8001614 <HAL_UART_RxCpltCallback+0x28>
		osMessageQueuePut(SR_QueueHandle, SR_BUFFER, 0, 0);
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <HAL_UART_RxCpltCallback+0x58>)
 80015fe:	6818      	ldr	r0, [r3, #0]
 8001600:	2300      	movs	r3, #0
 8001602:	2200      	movs	r2, #0
 8001604:	4910      	ldr	r1, [pc, #64]	; (8001648 <HAL_UART_RxCpltCallback+0x5c>)
 8001606:	f006 fe51 	bl	80082ac <osMessageQueuePut>
		HAL_UART_Receive_DMA(&hlpuart1, SR_BUFFER, BUFFER_LEN);
 800160a:	2201      	movs	r2, #1
 800160c:	490e      	ldr	r1, [pc, #56]	; (8001648 <HAL_UART_RxCpltCallback+0x5c>)
 800160e:	480c      	ldr	r0, [pc, #48]	; (8001640 <HAL_UART_RxCpltCallback+0x54>)
 8001610:	f004 fefe 	bl	8006410 <HAL_UART_Receive_DMA>
	}
	if(huart->Instance == huart4.Instance){
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4b0c      	ldr	r3, [pc, #48]	; (800164c <HAL_UART_RxCpltCallback+0x60>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d10b      	bne.n	8001638 <HAL_UART_RxCpltCallback+0x4c>
		osMessageQueuePut(BT_QueueHandle, BT_BUFFER, 0, 0);
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_UART_RxCpltCallback+0x64>)
 8001622:	6818      	ldr	r0, [r3, #0]
 8001624:	2300      	movs	r3, #0
 8001626:	2200      	movs	r2, #0
 8001628:	490a      	ldr	r1, [pc, #40]	; (8001654 <HAL_UART_RxCpltCallback+0x68>)
 800162a:	f006 fe3f 	bl	80082ac <osMessageQueuePut>
		HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 800162e:	2201      	movs	r2, #1
 8001630:	4908      	ldr	r1, [pc, #32]	; (8001654 <HAL_UART_RxCpltCallback+0x68>)
 8001632:	4806      	ldr	r0, [pc, #24]	; (800164c <HAL_UART_RxCpltCallback+0x60>)
 8001634:	f004 fea6 	bl	8006384 <HAL_UART_Receive_IT>
	}
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20001c9c 	.word	0x20001c9c
 8001644:	20001d94 	.word	0x20001d94
 8001648:	20000330 	.word	0x20000330
 800164c:	20001d98 	.word	0x20001d98
 8001650:	20001d90 	.word	0x20001d90
 8001654:	20001d2c 	.word	0x20001d2c

08001658 <StartTransmitTask_Serial>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTransmitTask_Serial */
void StartTransmitTask_Serial(void *argument)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b096      	sub	sp, #88	; 0x58
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char msg_sr[64];
	uint16_t count_sr = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char c[1];

  /* Infinite loop */
	for(;;)
	{
		memset(msg_sr,0,64);
 8001666:	f107 0310 	add.w	r3, r7, #16
 800166a:	2240      	movs	r2, #64	; 0x40
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f009 fc84 	bl	800af7c <memset>
		count_sr = osMessageQueueGetCount(SR_QueueHandle);
 8001674:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <StartTransmitTask_Serial+0x90>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f006 fed5 	bl	8008428 <osMessageQueueGetCount>
 800167e:	4603      	mov	r3, r0
 8001680:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_sr > 0){
 8001684:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001688:	2b00      	cmp	r3, #0
 800168a:	d028      	beq.n	80016de <StartTransmitTask_Serial+0x86>
			for (int i = 0; i < count_sr; i++) {
 800168c:	2300      	movs	r3, #0
 800168e:	657b      	str	r3, [r7, #84]	; 0x54
 8001690:	e012      	b.n	80016b8 <StartTransmitTask_Serial+0x60>
				osMessageQueueGet(SR_QueueHandle, c, 0, 100);
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <StartTransmitTask_Serial+0x90>)
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	f107 010c 	add.w	r1, r7, #12
 800169a:	2364      	movs	r3, #100	; 0x64
 800169c:	2200      	movs	r2, #0
 800169e:	f006 fe65 	bl	800836c <osMessageQueueGet>
				strncat(msg_sr, c, 1);
 80016a2:	f107 010c 	add.w	r1, r7, #12
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	2201      	movs	r2, #1
 80016ac:	4618      	mov	r0, r3
 80016ae:	f00a fb0d 	bl	800bccc <strncat>
			for (int i = 0; i < count_sr; i++) {
 80016b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016b4:	3301      	adds	r3, #1
 80016b6:	657b      	str	r3, [r7, #84]	; 0x54
 80016b8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80016bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016be:	429a      	cmp	r2, r3
 80016c0:	dbe7      	blt.n	8001692 <StartTransmitTask_Serial+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 80016c2:	f107 0110 	add.w	r1, r7, #16
 80016c6:	2364      	movs	r3, #100	; 0x64
 80016c8:	2240      	movs	r2, #64	; 0x40
 80016ca:	4808      	ldr	r0, [pc, #32]	; (80016ec <StartTransmitTask_Serial+0x94>)
 80016cc:	f004 fdc2 	bl	8006254 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 80016d0:	f107 0110 	add.w	r1, r7, #16
 80016d4:	2364      	movs	r3, #100	; 0x64
 80016d6:	2240      	movs	r2, #64	; 0x40
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <StartTransmitTask_Serial+0x98>)
 80016da:	f004 fdbb 	bl	8006254 <HAL_UART_Transmit>
		}
		osDelay(100);
 80016de:	2064      	movs	r0, #100	; 0x64
 80016e0:	f006 fd56 	bl	8008190 <osDelay>
		memset(msg_sr,0,64);
 80016e4:	e7bf      	b.n	8001666 <StartTransmitTask_Serial+0xe>
 80016e6:	bf00      	nop
 80016e8:	20001d94 	.word	0x20001d94
 80016ec:	20001d98 	.word	0x20001d98
 80016f0:	20001c9c 	.word	0x20001c9c

080016f4 <StartTransmitTask_BT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmitTask_BT */
void StartTransmitTask_BT(void *argument)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b096      	sub	sp, #88	; 0x58
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTransmitTask_BT */

	char msg_bt[64];
	uint16_t count_bt = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char b[1];
  /* Infinite loop */
	for(;;)
	{
		memset(msg_bt,0,64);
 8001702:	f107 0310 	add.w	r3, r7, #16
 8001706:	2240      	movs	r2, #64	; 0x40
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f009 fc36 	bl	800af7c <memset>
		count_bt = osMessageQueueGetCount(BT_QueueHandle);
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <StartTransmitTask_BT+0x90>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f006 fe87 	bl	8008428 <osMessageQueueGetCount>
 800171a:	4603      	mov	r3, r0
 800171c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_bt > 0){
 8001720:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001724:	2b00      	cmp	r3, #0
 8001726:	d028      	beq.n	800177a <StartTransmitTask_BT+0x86>
			for (int j = 0; j < count_bt; j++) {
 8001728:	2300      	movs	r3, #0
 800172a:	657b      	str	r3, [r7, #84]	; 0x54
 800172c:	e012      	b.n	8001754 <StartTransmitTask_BT+0x60>
				osMessageQueueGet(BT_QueueHandle, b, 0, 100);
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <StartTransmitTask_BT+0x90>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	f107 010c 	add.w	r1, r7, #12
 8001736:	2364      	movs	r3, #100	; 0x64
 8001738:	2200      	movs	r2, #0
 800173a:	f006 fe17 	bl	800836c <osMessageQueueGet>
				strncat(msg_bt,b,1);
 800173e:	f107 010c 	add.w	r1, r7, #12
 8001742:	f107 0310 	add.w	r3, r7, #16
 8001746:	2201      	movs	r2, #1
 8001748:	4618      	mov	r0, r3
 800174a:	f00a fabf 	bl	800bccc <strncat>
			for (int j = 0; j < count_bt; j++) {
 800174e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001750:	3301      	adds	r3, #1
 8001752:	657b      	str	r3, [r7, #84]	; 0x54
 8001754:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001758:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800175a:	429a      	cmp	r2, r3
 800175c:	dbe7      	blt.n	800172e <StartTransmitTask_BT+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 800175e:	f107 0110 	add.w	r1, r7, #16
 8001762:	2364      	movs	r3, #100	; 0x64
 8001764:	2240      	movs	r2, #64	; 0x40
 8001766:	4808      	ldr	r0, [pc, #32]	; (8001788 <StartTransmitTask_BT+0x94>)
 8001768:	f004 fd74 	bl	8006254 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 800176c:	f107 0110 	add.w	r1, r7, #16
 8001770:	2364      	movs	r3, #100	; 0x64
 8001772:	2240      	movs	r2, #64	; 0x40
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <StartTransmitTask_BT+0x98>)
 8001776:	f004 fd6d 	bl	8006254 <HAL_UART_Transmit>
		}
		osDelay(100);
 800177a:	2064      	movs	r0, #100	; 0x64
 800177c:	f006 fd08 	bl	8008190 <osDelay>
		memset(msg_bt,0,64);
 8001780:	e7bf      	b.n	8001702 <StartTransmitTask_BT+0xe>
 8001782:	bf00      	nop
 8001784:	20001d90 	.word	0x20001d90
 8001788:	20001d98 	.word	0x20001d98
 800178c:	20001c9c 	.word	0x20001c9c

08001790 <StartPingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPingTask */
void StartPingTask(void *argument)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
		  default:
			  i = 0;
			  //j = 0;
	  }
	  HAL_UART_Transmit(&huart4, (uint8_t *)msg, 7, 100);*/
	  sendPose();
 8001798:	f000 f898 	bl	80018cc <sendPose>
	  osDelay(150);
 800179c:	2096      	movs	r0, #150	; 0x96
 800179e:	f006 fcf7 	bl	8008190 <osDelay>
	  sendPose();
 80017a2:	e7f9      	b.n	8001798 <StartPingTask+0x8>

080017a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d101      	bne.n	80017ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017b6:	f001 f933 	bl	8002a20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40001000 	.word	0x40001000

080017c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017cc:	b672      	cpsid	i
}
 80017ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <Error_Handler+0x8>
	...

080017d4 <reset>:
uint8_t   msgStr[64];

extern UART_HandleTypeDef hlpuart1;
extern UART_HandleTypeDef huart4;

void reset(){
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
	//msgStr[0] = 0x06;
	msgStr[0] = 0x7B;
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <reset+0x1c>)
 80017da:	227b      	movs	r2, #123	; 0x7b
 80017dc:	701a      	strb	r2, [r3, #0]
	pointer = &msgStr[1];
 80017de:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <reset+0x20>)
 80017e0:	4a05      	ldr	r2, [pc, #20]	; (80017f8 <reset+0x24>)
 80017e2:	601a      	str	r2, [r3, #0]
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	20001e28 	.word	0x20001e28
 80017f4:	20001e68 	.word	0x20001e68
 80017f8:	20001e29 	.word	0x20001e29

080017fc <addChar>:

void addChar(char data){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
	if(available()){
 8001806:	f000 f84f 	bl	80018a8 <available>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d008      	beq.n	8001822 <addChar+0x26>
		memcpy(pointer, &data, sizeof(data));
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <addChar+0x30>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	79fa      	ldrb	r2, [r7, #7]
 8001816:	701a      	strb	r2, [r3, #0]
		pointer += sizeof(data);
 8001818:	4b04      	ldr	r3, [pc, #16]	; (800182c <addChar+0x30>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	3301      	adds	r3, #1
 800181e:	4a03      	ldr	r2, [pc, #12]	; (800182c <addChar+0x30>)
 8001820:	6013      	str	r3, [r2, #0]
	}
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20001e68 	.word	0x20001e68

08001830 <addInt>:

void addInt(int16_t data){
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
	if(available()){
 800183a:	f000 f835 	bl	80018a8 <available>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d008      	beq.n	8001856 <addInt+0x26>
		memcpy(pointer, &data, sizeof(data));
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <addInt+0x30>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	88fa      	ldrh	r2, [r7, #6]
 800184a:	801a      	strh	r2, [r3, #0]
		pointer += sizeof(data);
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <addInt+0x30>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	3302      	adds	r3, #2
 8001852:	4a03      	ldr	r2, [pc, #12]	; (8001860 <addInt+0x30>)
 8001854:	6013      	str	r3, [r2, #0]
	}
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20001e68 	.word	0x20001e68

08001864 <length>:
		memcpy(pointer, data, len+1);
		pointer += len+1;
	}
}

uint8_t length(){
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
	return pointer - &msgStr[0];
 8001868:	4b04      	ldr	r3, [pc, #16]	; (800187c <length+0x18>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a04      	ldr	r2, [pc, #16]	; (8001880 <length+0x1c>)
 800186e:	1a9b      	subs	r3, r3, r2
 8001870:	b2db      	uxtb	r3, r3
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	20001e68 	.word	0x20001e68
 8001880:	20001e28 	.word	0x20001e28

08001884 <writeBytes>:

void writeBytes(){
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit(&hlpuart1, msgStr, length(), 100);
	HAL_UART_Transmit(&huart4, msgStr, length(), 100);
 8001888:	f7ff ffec 	bl	8001864 <length>
 800188c:	4603      	mov	r3, r0
 800188e:	b29a      	uxth	r2, r3
 8001890:	2364      	movs	r3, #100	; 0x64
 8001892:	4903      	ldr	r1, [pc, #12]	; (80018a0 <writeBytes+0x1c>)
 8001894:	4803      	ldr	r0, [pc, #12]	; (80018a4 <writeBytes+0x20>)
 8001896:	f004 fcdd 	bl	8006254 <HAL_UART_Transmit>
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20001e28 	.word	0x20001e28
 80018a4:	20001d98 	.word	0x20001d98

080018a8 <available>:

uint8_t available(){
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
	return &msgStr[64 - 1] - pointer + 1;
 80018ac:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <available+0x1c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <available+0x20>)
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	3301      	adds	r3, #1
 80018b8:	b2db      	uxtb	r3, r3
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	20001e68 	.word	0x20001e68
 80018c8:	20001e67 	.word	0x20001e67

080018cc <sendPose>:

void sendPose(){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	reset();
 80018d0:	f7ff ff80 	bl	80017d4 <reset>
	addChar('P');
 80018d4:	2050      	movs	r0, #80	; 0x50
 80018d6:	f7ff ff91 	bl	80017fc <addChar>
	addInt(0x4E);
	addInt(0x4F);
	addInt(0x50);
	addInt(0x51);
	addInt(0x52);*/
	addInt(32767);
 80018da:	f647 70ff 	movw	r0, #32767	; 0x7fff
 80018de:	f7ff ffa7 	bl	8001830 <addInt>
	addInt(126);
 80018e2:	207e      	movs	r0, #126	; 0x7e
 80018e4:	f7ff ffa4 	bl	8001830 <addInt>
	addInt(0b011);
 80018e8:	2003      	movs	r0, #3
 80018ea:	f7ff ffa1 	bl	8001830 <addInt>
	addInt(0b011 << 8);
 80018ee:	f44f 7040 	mov.w	r0, #768	; 0x300
 80018f2:	f7ff ff9d 	bl	8001830 <addInt>
	addInt(253);
 80018f6:	20fd      	movs	r0, #253	; 0xfd
 80018f8:	f7ff ff9a 	bl	8001830 <addInt>
	addInt(-32768);
 80018fc:	4806      	ldr	r0, [pc, #24]	; (8001918 <sendPose+0x4c>)
 80018fe:	f7ff ff97 	bl	8001830 <addInt>
	addChar('}');
 8001902:	207d      	movs	r0, #125	; 0x7d
 8001904:	f7ff ff7a 	bl	80017fc <addChar>
	addChar('\n');
 8001908:	200a      	movs	r0, #10
 800190a:	f7ff ff77 	bl	80017fc <addChar>
	writeBytes();
 800190e:	f7ff ffb9 	bl	8001884 <writeBytes>
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	ffff8000 	.word	0xffff8000

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	4b11      	ldr	r3, [pc, #68]	; (8001968 <HAL_MspInit+0x4c>)
 8001924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001926:	4a10      	ldr	r2, [pc, #64]	; (8001968 <HAL_MspInit+0x4c>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6613      	str	r3, [r2, #96]	; 0x60
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <HAL_MspInit+0x4c>)
 8001930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_MspInit+0x4c>)
 800193c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193e:	4a0a      	ldr	r2, [pc, #40]	; (8001968 <HAL_MspInit+0x4c>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001944:	6593      	str	r3, [r2, #88]	; 0x58
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <HAL_MspInit+0x4c>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800194a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	210f      	movs	r1, #15
 8001956:	f06f 0001 	mvn.w	r0, #1
 800195a:	f001 f939 	bl	8002bd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40021000 	.word	0x40021000

0800196c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08a      	sub	sp, #40	; 0x28
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a17      	ldr	r2, [pc, #92]	; (80019e8 <HAL_I2C_MspInit+0x7c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d128      	bne.n	80019e0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	4b17      	ldr	r3, [pc, #92]	; (80019ec <HAL_I2C_MspInit+0x80>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001992:	4a16      	ldr	r2, [pc, #88]	; (80019ec <HAL_I2C_MspInit+0x80>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_I2C_MspInit+0x80>)
 800199c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ac:	2312      	movs	r3, #18
 80019ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019b0:	2301      	movs	r3, #1
 80019b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019b8:	2304      	movs	r3, #4
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	480b      	ldr	r0, [pc, #44]	; (80019f0 <HAL_I2C_MspInit+0x84>)
 80019c4:	f001 fc5c 	bl	8003280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c8:	4b08      	ldr	r3, [pc, #32]	; (80019ec <HAL_I2C_MspInit+0x80>)
 80019ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019cc:	4a07      	ldr	r2, [pc, #28]	; (80019ec <HAL_I2C_MspInit+0x80>)
 80019ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019d2:	6593      	str	r3, [r2, #88]	; 0x58
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_I2C_MspInit+0x80>)
 80019d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019e0:	bf00      	nop
 80019e2:	3728      	adds	r7, #40	; 0x28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40005400 	.word	0x40005400
 80019ec:	40021000 	.word	0x40021000
 80019f0:	48000400 	.word	0x48000400

080019f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08c      	sub	sp, #48	; 0x30
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a57      	ldr	r2, [pc, #348]	; (8001b70 <HAL_UART_MspInit+0x17c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d154      	bne.n	8001ac0 <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a16:	4b57      	ldr	r3, [pc, #348]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a1a:	4a56      	ldr	r2, [pc, #344]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001a22:	4b54      	ldr	r3, [pc, #336]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a26:	f003 0301 	and.w	r3, r3, #1
 8001a2a:	61bb      	str	r3, [r7, #24]
 8001a2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a2e:	4b51      	ldr	r3, [pc, #324]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a32:	4a50      	ldr	r2, [pc, #320]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a3a:	4b4e      	ldr	r3, [pc, #312]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8001a46:	f002 fcb1 	bl	80043ac <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001a4a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a60:	f107 031c 	add.w	r3, r7, #28
 8001a64:	4619      	mov	r1, r3
 8001a66:	4844      	ldr	r0, [pc, #272]	; (8001b78 <HAL_UART_MspInit+0x184>)
 8001a68:	f001 fc0a 	bl	8003280 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel5;
 8001a6c:	4b43      	ldr	r3, [pc, #268]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a6e:	4a44      	ldr	r2, [pc, #272]	; (8001b80 <HAL_UART_MspInit+0x18c>)
 8001a70:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001a72:	4b42      	ldr	r3, [pc, #264]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a74:	2222      	movs	r2, #34	; 0x22
 8001a76:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a78:	4b40      	ldr	r3, [pc, #256]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a7e:	4b3f      	ldr	r3, [pc, #252]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a84:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a86:	2280      	movs	r2, #128	; 0x80
 8001a88:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a8a:	4b3c      	ldr	r3, [pc, #240]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a90:	4b3a      	ldr	r3, [pc, #232]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8001a96:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a98:	2220      	movs	r2, #32
 8001a9a:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a9c:	4b37      	ldr	r3, [pc, #220]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001aa2:	4836      	ldr	r0, [pc, #216]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001aa4:	f001 f8be 	bl	8002c24 <HAL_DMA_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8001aae:	f7ff fe8b 	bl	80017c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a31      	ldr	r2, [pc, #196]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001ab6:	67da      	str	r2, [r3, #124]	; 0x7c
 8001ab8:	4a30      	ldr	r2, [pc, #192]	; (8001b7c <HAL_UART_MspInit+0x188>)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001abe:	e053      	b.n	8001b68 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==UART4)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a2f      	ldr	r2, [pc, #188]	; (8001b84 <HAL_UART_MspInit+0x190>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d14e      	bne.n	8001b68 <HAL_UART_MspInit+0x174>
    __HAL_RCC_UART4_CLK_ENABLE();
 8001aca:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	4a29      	ldr	r2, [pc, #164]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001ad0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ad4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ad6:	4b27      	ldr	r3, [pc, #156]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	4a23      	ldr	r2, [pc, #140]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afa:	4b1e      	ldr	r3, [pc, #120]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	4a1d      	ldr	r2, [pc, #116]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b06:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <HAL_UART_MspInit+0x180>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b20:	2303      	movs	r3, #3
 8001b22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001b24:	2308      	movs	r3, #8
 8001b26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b32:	f001 fba5 	bl	8003280 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b36:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	4619      	mov	r1, r3
 8001b52:	480d      	ldr	r0, [pc, #52]	; (8001b88 <HAL_UART_MspInit+0x194>)
 8001b54:	f001 fb94 	bl	8003280 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2105      	movs	r1, #5
 8001b5c:	2034      	movs	r0, #52	; 0x34
 8001b5e:	f001 f837 	bl	8002bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001b62:	2034      	movs	r0, #52	; 0x34
 8001b64:	f001 f850 	bl	8002c08 <HAL_NVIC_EnableIRQ>
}
 8001b68:	bf00      	nop
 8001b6a:	3730      	adds	r7, #48	; 0x30
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40008000 	.word	0x40008000
 8001b74:	40021000 	.word	0x40021000
 8001b78:	48001800 	.word	0x48001800
 8001b7c:	20001d30 	.word	0x20001d30
 8001b80:	40020058 	.word	0x40020058
 8001b84:	40004c00 	.word	0x40004c00
 8001b88:	48000800 	.word	0x48000800

08001b8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	; 0x30
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	2036      	movs	r0, #54	; 0x36
 8001ba2:	f001 f815 	bl	8002bd0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ba6:	2036      	movs	r0, #54	; 0x36
 8001ba8:	f001 f82e 	bl	8002c08 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001bac:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <HAL_InitTick+0x9c>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	4a1d      	ldr	r2, [pc, #116]	; (8001c28 <HAL_InitTick+0x9c>)
 8001bb2:	f043 0310 	orr.w	r3, r3, #16
 8001bb6:	6593      	str	r3, [r2, #88]	; 0x58
 8001bb8:	4b1b      	ldr	r3, [pc, #108]	; (8001c28 <HAL_InitTick+0x9c>)
 8001bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbc:	f003 0310 	and.w	r3, r3, #16
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bc4:	f107 0210 	add.w	r2, r7, #16
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	4611      	mov	r1, r2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f003 fa12 	bl	8004ff8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bd4:	f003 f9e4 	bl	8004fa0 <HAL_RCC_GetPCLK1Freq>
 8001bd8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bdc:	4a13      	ldr	r2, [pc, #76]	; (8001c2c <HAL_InitTick+0xa0>)
 8001bde:	fba2 2303 	umull	r2, r3, r2, r3
 8001be2:	0c9b      	lsrs	r3, r3, #18
 8001be4:	3b01      	subs	r3, #1
 8001be6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HAL_InitTick+0xa4>)
 8001bea:	4a12      	ldr	r2, [pc, #72]	; (8001c34 <HAL_InitTick+0xa8>)
 8001bec:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <HAL_InitTick+0xa4>)
 8001bf0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bf4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001bf6:	4a0e      	ldr	r2, [pc, #56]	; (8001c30 <HAL_InitTick+0xa4>)
 8001bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bfa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <HAL_InitTick+0xa4>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_InitTick+0xa4>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001c08:	4809      	ldr	r0, [pc, #36]	; (8001c30 <HAL_InitTick+0xa4>)
 8001c0a:	f004 f801 	bl	8005c10 <HAL_TIM_Base_Init>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d104      	bne.n	8001c1e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001c14:	4806      	ldr	r0, [pc, #24]	; (8001c30 <HAL_InitTick+0xa4>)
 8001c16:	f004 f85d 	bl	8005cd4 <HAL_TIM_Base_Start_IT>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	e000      	b.n	8001c20 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3730      	adds	r7, #48	; 0x30
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	431bde83 	.word	0x431bde83
 8001c30:	20001e6c 	.word	0x20001e6c
 8001c34:	40001000 	.word	0x40001000

08001c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c3c:	e7fe      	b.n	8001c3c <NMI_Handler+0x4>

08001c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c42:	e7fe      	b.n	8001c42 <HardFault_Handler+0x4>

08001c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c48:	e7fe      	b.n	8001c48 <MemManage_Handler+0x4>

08001c4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c4e:	e7fe      	b.n	8001c4e <BusFault_Handler+0x4>

08001c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c54:	e7fe      	b.n	8001c54 <UsageFault_Handler+0x4>

08001c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <DMA1_Channel5_IRQHandler+0x10>)
 8001c6a:	f001 f9b9 	bl	8002fe0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20001d30 	.word	0x20001d30

08001c78 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001c7c:	2040      	movs	r0, #64	; 0x40
 8001c7e:	f001 fca9 	bl	80035d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <UART4_IRQHandler+0x10>)
 8001c8e:	f004 fc05 	bl	800649c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20001d98 	.word	0x20001d98

08001c9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ca0:	4802      	ldr	r0, [pc, #8]	; (8001cac <TIM6_DAC_IRQHandler+0x10>)
 8001ca2:	f004 f887 	bl	8005db4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20001e6c 	.word	0x20001e6c

08001cb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
	return 1;
 8001cb4:	2301      	movs	r3, #1
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <_kill>:

int _kill(int pid, int sig)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cca:	f009 f91f 	bl	800af0c <__errno>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2216      	movs	r2, #22
 8001cd2:	601a      	str	r2, [r3, #0]
	return -1;
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <_exit>:

void _exit (int status)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ffe7 	bl	8001cc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001cf2:	e7fe      	b.n	8001cf2 <_exit+0x12>

08001cf4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	e00a      	b.n	8001d1c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d06:	f3af 8000 	nop.w
 8001d0a:	4601      	mov	r1, r0
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	1c5a      	adds	r2, r3, #1
 8001d10:	60ba      	str	r2, [r7, #8]
 8001d12:	b2ca      	uxtb	r2, r1
 8001d14:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dbf0      	blt.n	8001d06 <_read+0x12>
	}

return len;
 8001d24:	687b      	ldr	r3, [r7, #4]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b086      	sub	sp, #24
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	60f8      	str	r0, [r7, #12]
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	e009      	b.n	8001d54 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	1c5a      	adds	r2, r3, #1
 8001d44:	60ba      	str	r2, [r7, #8]
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	3301      	adds	r3, #1
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	697a      	ldr	r2, [r7, #20]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	dbf1      	blt.n	8001d40 <_write+0x12>
	}
	return len;
 8001d5c:	687b      	ldr	r3, [r7, #4]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <_close>:

int _close(int file)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
	return -1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
 8001d86:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d8e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <_isatty>:

int _isatty(int file)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
	return 1;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
	return 0;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd8:	4a14      	ldr	r2, [pc, #80]	; (8001e2c <_sbrk+0x5c>)
 8001dda:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <_sbrk+0x60>)
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001de4:	4b13      	ldr	r3, [pc, #76]	; (8001e34 <_sbrk+0x64>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d102      	bne.n	8001df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dec:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <_sbrk+0x64>)
 8001dee:	4a12      	ldr	r2, [pc, #72]	; (8001e38 <_sbrk+0x68>)
 8001df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001df2:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <_sbrk+0x64>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4413      	add	r3, r2
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d207      	bcs.n	8001e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e00:	f009 f884 	bl	800af0c <__errno>
 8001e04:	4603      	mov	r3, r0
 8001e06:	220c      	movs	r2, #12
 8001e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0e:	e009      	b.n	8001e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e10:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <_sbrk+0x64>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e16:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	4a05      	ldr	r2, [pc, #20]	; (8001e34 <_sbrk+0x64>)
 8001e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e22:	68fb      	ldr	r3, [r7, #12]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200a0000 	.word	0x200a0000
 8001e30:	00000400 	.word	0x00000400
 8001e34:	20000334 	.word	0x20000334
 8001e38:	20001f10 	.word	0x20001f10

08001e3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e40:	4b15      	ldr	r3, [pc, #84]	; (8001e98 <SystemInit+0x5c>)
 8001e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e46:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <SystemInit+0x5c>)
 8001e48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e50:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <SystemInit+0x60>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a11      	ldr	r2, [pc, #68]	; (8001e9c <SystemInit+0x60>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <SystemInit+0x60>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	; (8001e9c <SystemInit+0x60>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a0d      	ldr	r2, [pc, #52]	; (8001e9c <SystemInit+0x60>)
 8001e68:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e6c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e70:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e72:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <SystemInit+0x60>)
 8001e74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e78:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <SystemInit+0x60>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <SystemInit+0x60>)
 8001e80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e84:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <SystemInit+0x60>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed00 	.word	0xe000ed00
 8001e9c:	40021000 	.word	0x40021000

08001ea0 <TM_GPIO_InitAlternate>:
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	4608      	mov	r0, r1
 8001eaa:	4611      	mov	r1, r2
 8001eac:	461a      	mov	r2, r3
 8001eae:	4603      	mov	r3, r0
 8001eb0:	807b      	strh	r3, [r7, #2]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	707b      	strb	r3, [r7, #1]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 8001eba:	887b      	ldrh	r3, [r7, #2]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d03f      	beq.n	8001f40 <TM_GPIO_InitAlternate+0xa0>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 f851 	bl	8001f68 <_Z23TM_GPIO_INT_EnableClockP12GPIO_TypeDef>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2b0f      	cmp	r3, #15
 8001ece:	d82b      	bhi.n	8001f28 <TM_GPIO_InitAlternate+0x88>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8001ed0:	887a      	ldrh	r2, [r7, #2]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	fa42 f303 	asr.w	r3, r2, r3
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01e      	beq.n	8001f1e <TM_GPIO_InitAlternate+0x7e>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	08da      	lsrs	r2, r3, #3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3208      	adds	r2, #8
 8001ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	f002 0207 	and.w	r2, r2, #7
 8001ef2:	0092      	lsls	r2, r2, #2
 8001ef4:	210f      	movs	r1, #15
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	43d2      	mvns	r2, r2
 8001efc:	4013      	ands	r3, r2
 8001efe:	7f39      	ldrb	r1, [r7, #28]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	f002 0207 	and.w	r2, r2, #7
 8001f06:	0092      	lsls	r2, r2, #2
 8001f08:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0c:	4611      	mov	r1, r2
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	08d2      	lsrs	r2, r2, #3
 8001f12:	4319      	orrs	r1, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3208      	adds	r2, #8
 8001f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001f1c:	e000      	b.n	8001f20 <TM_GPIO_InitAlternate+0x80>
			continue;
 8001f1e:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3301      	adds	r3, #1
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	e7d0      	b.n	8001eca <TM_GPIO_InitAlternate+0x2a>
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8001f28:	787a      	ldrb	r2, [r7, #1]
 8001f2a:	8879      	ldrh	r1, [r7, #2]
 8001f2c:	7e3b      	ldrb	r3, [r7, #24]
 8001f2e:	9301      	str	r3, [sp, #4]
 8001f30:	783b      	ldrb	r3, [r7, #0]
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	4613      	mov	r3, r2
 8001f36:	2202      	movs	r2, #2
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f82d 	bl	8001f98 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t>
 8001f3e:	e000      	b.n	8001f42 <TM_GPIO_InitAlternate+0xa2>
		return;
 8001f40:	bf00      	nop
}
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f103 4338 	add.w	r3, r3, #3087007744	; 0xb8000000
 8001f56:	0a9b      	lsrs	r3, r3, #10
 8001f58:	b29b      	uxth	r3, r3
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <_Z23TM_GPIO_INT_EnableClockP12GPIO_TypeDef>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff ffe9 	bl	8001f48 <TM_GPIO_GetPortSource>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	fa03 f202 	lsl.w	r2, r3, r2
 8001f80:	4b04      	ldr	r3, [pc, #16]	; (8001f94 <_Z23TM_GPIO_INT_EnableClockP12GPIO_TypeDef+0x2c>)
 8001f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f84:	4611      	mov	r1, r2
 8001f86:	4a03      	ldr	r2, [pc, #12]	; (8001f94 <_Z23TM_GPIO_INT_EnableClockP12GPIO_TypeDef+0x2c>)
 8001f88:	430b      	orrs	r3, r1
 8001f8a:	6493      	str	r3, [r2, #72]	; 0x48
#endif
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40021000 	.word	0x40021000

08001f98 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	4608      	mov	r0, r1
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	807b      	strh	r3, [r7, #2]
 8001faa:	460b      	mov	r3, r1
 8001fac:	707b      	strb	r3, [r7, #1]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ffc8 	bl	8001f48 <TM_GPIO_GetPortSource>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	73bb      	strb	r3, [r7, #14]
		GPIO_Speed = TM_GPIO_Speed_High;
	}
#endif
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	73fb      	strb	r3, [r7, #15]
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	2b0f      	cmp	r3, #15
 8001fc4:	d868      	bhi.n	8002098 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0x100>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8001fc6:	887a      	ldrh	r2, [r7, #2]
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
 8001fca:	fa42 f303 	asr.w	r3, r2, r3
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d05b      	beq.n	800208e <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0xf6>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8001fd6:	7bbb      	ldrb	r3, [r7, #14]
 8001fd8:	4a31      	ldr	r2, [pc, #196]	; (80020a0 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0x108>)
 8001fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fde:	b21a      	sxth	r2, r3
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	4313      	orrs	r3, r2
 8001fec:	b21a      	sxth	r2, r3
 8001fee:	7bbb      	ldrb	r3, [r7, #14]
 8001ff0:	b291      	uxth	r1, r2
 8001ff2:	4a2b      	ldr	r2, [pc, #172]	; (80020a0 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0x108>)
 8001ff4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	7bfa      	ldrb	r2, [r7, #15]
 8001ffe:	0052      	lsls	r2, r2, #1
 8002000:	2103      	movs	r1, #3
 8002002:	fa01 f202 	lsl.w	r2, r1, r2
 8002006:	43d2      	mvns	r2, r2
 8002008:	4013      	ands	r3, r2
 800200a:	7e39      	ldrb	r1, [r7, #24]
 800200c:	7bfa      	ldrb	r2, [r7, #15]
 800200e:	0052      	lsls	r2, r2, #1
 8002010:	fa01 f202 	lsl.w	r2, r1, r2
 8002014:	431a      	orrs	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	2103      	movs	r1, #3
 8002024:	fa01 f303 	lsl.w	r3, r1, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	4013      	ands	r3, r2
 800202c:	7879      	ldrb	r1, [r7, #1]
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	0052      	lsls	r2, r2, #1
 8002032:	fa01 f202 	lsl.w	r2, r1, r2
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 800203c:	787b      	ldrb	r3, [r7, #1]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d002      	beq.n	8002048 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0xb0>
 8002042:	787b      	ldrb	r3, [r7, #1]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d123      	bne.n	8002090 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0xf8>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	7bfa      	ldrb	r2, [r7, #15]
 800204e:	2101      	movs	r1, #1
 8002050:	fa01 f202 	lsl.w	r2, r1, r2
 8002054:	b292      	uxth	r2, r2
 8002056:	43d2      	mvns	r2, r2
 8002058:	4013      	ands	r3, r2
 800205a:	7839      	ldrb	r1, [r7, #0]
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	fa01 f202 	lsl.w	r2, r1, r2
 8002062:	b292      	uxth	r2, r2
 8002064:	431a      	orrs	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2103      	movs	r1, #3
 8002074:	fa01 f303 	lsl.w	r3, r1, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	4013      	ands	r3, r2
 800207c:	7f39      	ldrb	r1, [r7, #28]
 800207e:	7bfa      	ldrb	r2, [r7, #15]
 8002080:	0052      	lsls	r2, r2, #1
 8002082:	fa01 f202 	lsl.w	r2, r1, r2
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	e000      	b.n	8002090 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0xf8>
			continue;
 800208e:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	3301      	adds	r3, #1
 8002094:	73fb      	strb	r3, [r7, #15]
 8002096:	e793      	b.n	8001fc0 <_Z16TM_GPIO_INT_InitP12GPIO_TypeDeft14TM_GPIO_Mode_t15TM_GPIO_OType_t14TM_GPIO_PuPd_t15TM_GPIO_Speed_t+0x28>
		}
	}
}
 8002098:	bf00      	nop
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000338 	.word	0x20000338

080020a4 <TM_I2C_GetHandle>:
#endif
#ifdef I2C4
static void TM_I2C4_INT_InitPins(TM_I2C_PinsPack_t pinspack);
#endif

I2C_HandleTypeDef* TM_I2C_GetHandle(I2C_TypeDef* I2Cx) {
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
#ifdef I2C1
	if (I2Cx == I2C1) {
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a0f      	ldr	r2, [pc, #60]	; (80020ec <TM_I2C_GetHandle+0x48>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d101      	bne.n	80020b8 <TM_I2C_GetHandle+0x14>
		return &I2C1Handle;
 80020b4:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <TM_I2C_GetHandle+0x4c>)
 80020b6:	e012      	b.n	80020de <TM_I2C_GetHandle+0x3a>
	}
#endif
#ifdef I2C2
	if (I2Cx == I2C2) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a0e      	ldr	r2, [pc, #56]	; (80020f4 <TM_I2C_GetHandle+0x50>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <TM_I2C_GetHandle+0x20>
		return &I2C2Handle;
 80020c0:	4b0d      	ldr	r3, [pc, #52]	; (80020f8 <TM_I2C_GetHandle+0x54>)
 80020c2:	e00c      	b.n	80020de <TM_I2C_GetHandle+0x3a>
	}
#endif
#ifdef I2C3
	if (I2Cx == I2C3) {
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a0d      	ldr	r2, [pc, #52]	; (80020fc <TM_I2C_GetHandle+0x58>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d101      	bne.n	80020d0 <TM_I2C_GetHandle+0x2c>
		return &I2C3Handle;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <TM_I2C_GetHandle+0x5c>)
 80020ce:	e006      	b.n	80020de <TM_I2C_GetHandle+0x3a>
	}
#endif
#ifdef I2C4
	if (I2Cx == I2C4) {
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a0c      	ldr	r2, [pc, #48]	; (8002104 <TM_I2C_GetHandle+0x60>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d101      	bne.n	80020dc <TM_I2C_GetHandle+0x38>
		return &I2C4Handle;
 80020d8:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <TM_I2C_GetHandle+0x64>)
 80020da:	e000      	b.n	80020de <TM_I2C_GetHandle+0x3a>
	}
#endif
	
	/* Return invalid */
	return 0;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40005400 	.word	0x40005400
 80020f0:	20000004 	.word	0x20000004
 80020f4:	40005800 	.word	0x40005800
 80020f8:	20000050 	.word	0x20000050
 80020fc:	40005c00 	.word	0x40005c00
 8002100:	2000009c 	.word	0x2000009c
 8002104:	40008400 	.word	0x40008400
 8002108:	200000e8 	.word	0x200000e8

0800210c <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm>:

static void TM_I2C_FillSettings(I2C_HandleTypeDef* Handle, uint32_t clockSpeed) {
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]

	uint32_t I2C_Timing;
	
	/* Future */
	if (clockSpeed >= 3400000) {
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	4a18      	ldr	r2, [pc, #96]	; (800217c <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x70>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d302      	bcc.n	8002124 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x18>
		/* 100kHz @ 50MHz APB clock */
		I2C_Timing = 0x40912732;
 800211e:	4b18      	ldr	r3, [pc, #96]	; (8002180 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x74>)
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	e00f      	b.n	8002144 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x38>
	} else if (clockSpeed >= 1000000) {
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	4a17      	ldr	r2, [pc, #92]	; (8002184 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x78>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d902      	bls.n	8002132 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x26>
		/* 100kHz @ 50MHz APB clock */
		I2C_Timing = 0x40912732;
 800212c:	4b14      	ldr	r3, [pc, #80]	; (8002180 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x74>)
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	e008      	b.n	8002144 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x38>
	} else if (clockSpeed >= 400000) {
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	4a14      	ldr	r2, [pc, #80]	; (8002188 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x7c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d902      	bls.n	8002140 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x34>
		/* 100kHz @ 50MHz APB clock */
		I2C_Timing = 0x40912732;
 800213a:	4b11      	ldr	r3, [pc, #68]	; (8002180 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x74>)
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	e001      	b.n	8002144 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x38>
	} else {	
		/* 100kHz @ 50MHz APB clock */
		I2C_Timing = 0x40912732;
 8002140:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm+0x74>)
 8002142:	60fb      	str	r3, [r7, #12]
	/* 100kHz @ 48MHz APB clock */
	uint32_t I2C_Timing = 0x10805E89;
#endif

	/* Fill settings */
	Handle->Init.OwnAddress2 = 0x00;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	615a      	str	r2, [r3, #20]
	Handle->Init.OwnAddress1 = 0x00;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
	Handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	60da      	str	r2, [r3, #12]
	Handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
	Handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	61da      	str	r2, [r3, #28]
	Handle->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; 
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	621a      	str	r2, [r3, #32]
	Handle->Init.Timing = I2C_Timing;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	605a      	str	r2, [r3, #4]
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	0033e140 	.word	0x0033e140
 8002180:	40912732 	.word	0x40912732
 8002184:	000f423f 	.word	0x000f423f
 8002188:	00061a7f 	.word	0x00061a7f

0800218c <TM_I2C_Init>:

TM_I2C_Result_t TM_I2C_Init(I2C_TypeDef* I2Cx, TM_I2C_PinsPack_t pinspack, uint32_t clockSpeed) {	
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	; 0x28
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	460b      	mov	r3, r1
 8002196:	607a      	str	r2, [r7, #4]
 8002198:	72fb      	strb	r3, [r7, #11]
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff ff82 	bl	80020a4 <TM_I2C_GetHandle>
 80021a0:	6278      	str	r0, [r7, #36]	; 0x24
	
	/* Fill instance value */
	Handle->Instance = I2Cx;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	601a      	str	r2, [r3, #0]
	
#ifdef I2C1
	if (I2Cx == I2C1) {
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	4a2f      	ldr	r2, [pc, #188]	; (8002268 <TM_I2C_Init+0xdc>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d10f      	bne.n	80021d0 <TM_I2C_Init+0x44>
		/* Enable clock */
		__HAL_RCC_I2C1_CLK_ENABLE();
 80021b0:	4b2e      	ldr	r3, [pc, #184]	; (800226c <TM_I2C_Init+0xe0>)
 80021b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b4:	4a2d      	ldr	r2, [pc, #180]	; (800226c <TM_I2C_Init+0xe0>)
 80021b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ba:	6593      	str	r3, [r2, #88]	; 0x58
 80021bc:	4b2b      	ldr	r3, [pc, #172]	; (800226c <TM_I2C_Init+0xe0>)
 80021be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c4:	623b      	str	r3, [r7, #32]
 80021c6:	6a3b      	ldr	r3, [r7, #32]
		
		/* Enable pins */
		TM_I2C1_INT_InitPins(pinspack);
 80021c8:	7afb      	ldrb	r3, [r7, #11]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 f940 	bl	8002450 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t>
	}
#endif
#ifdef I2C2	
	if (I2Cx == I2C2) {
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4a27      	ldr	r2, [pc, #156]	; (8002270 <TM_I2C_Init+0xe4>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d10f      	bne.n	80021f8 <TM_I2C_Init+0x6c>
		/* Enable clock */
		__HAL_RCC_I2C2_CLK_ENABLE();
 80021d8:	4b24      	ldr	r3, [pc, #144]	; (800226c <TM_I2C_Init+0xe0>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021dc:	4a23      	ldr	r2, [pc, #140]	; (800226c <TM_I2C_Init+0xe0>)
 80021de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021e2:	6593      	str	r3, [r2, #88]	; 0x58
 80021e4:	4b21      	ldr	r3, [pc, #132]	; (800226c <TM_I2C_Init+0xe0>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021ec:	61fb      	str	r3, [r7, #28]
 80021ee:	69fb      	ldr	r3, [r7, #28]
		
		/* Enable pins */
		TM_I2C2_INT_InitPins(pinspack);
 80021f0:	7afb      	ldrb	r3, [r7, #11]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f000 f96a 	bl	80024cc <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t>
	} 
#endif
#ifdef I2C3
	if (I2Cx == I2C3) {
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4a1e      	ldr	r2, [pc, #120]	; (8002274 <TM_I2C_Init+0xe8>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d10f      	bne.n	8002220 <TM_I2C_Init+0x94>
		/* Enable clock */
		__HAL_RCC_I2C3_CLK_ENABLE();
 8002200:	4b1a      	ldr	r3, [pc, #104]	; (800226c <TM_I2C_Init+0xe0>)
 8002202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002204:	4a19      	ldr	r2, [pc, #100]	; (800226c <TM_I2C_Init+0xe0>)
 8002206:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800220a:	6593      	str	r3, [r2, #88]	; 0x58
 800220c:	4b17      	ldr	r3, [pc, #92]	; (800226c <TM_I2C_Init+0xe0>)
 800220e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002210:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002214:	61bb      	str	r3, [r7, #24]
 8002216:	69bb      	ldr	r3, [r7, #24]
		
		/* Enable pins */
		TM_I2C3_INT_InitPins(pinspack);
 8002218:	7afb      	ldrb	r3, [r7, #11]
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f996 	bl	800254c <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t>
	}
#endif
#ifdef I2C4
	if (I2Cx == I2C4) {
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4a15      	ldr	r2, [pc, #84]	; (8002278 <TM_I2C_Init+0xec>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d10f      	bne.n	8002248 <TM_I2C_Init+0xbc>
		/* Enable clock */
		__HAL_RCC_I2C4_CLK_ENABLE();
 8002228:	4b10      	ldr	r3, [pc, #64]	; (800226c <TM_I2C_Init+0xe0>)
 800222a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800222c:	4a0f      	ldr	r2, [pc, #60]	; (800226c <TM_I2C_Init+0xe0>)
 800222e:	f043 0302 	orr.w	r3, r3, #2
 8002232:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002234:	4b0d      	ldr	r3, [pc, #52]	; (800226c <TM_I2C_Init+0xe0>)
 8002236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697b      	ldr	r3, [r7, #20]
		
		/* Enable pins */
		TM_I2C4_INT_InitPins(pinspack);
 8002240:	7afb      	ldrb	r3, [r7, #11]
 8002242:	4618      	mov	r0, r3
 8002244:	f000 f9c0 	bl	80025c8 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t>
	}
#endif
	
	/* Fill settings */
	TM_I2C_FillSettings(Handle, clockSpeed);
 8002248:	6879      	ldr	r1, [r7, #4]
 800224a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800224c:	f7ff ff5e 	bl	800210c <_ZL19TM_I2C_FillSettingsP19__I2C_HandleTypeDefm>
	
	/* Initialize I2C */
	HAL_I2C_Init(Handle);
 8002250:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002252:	f001 f9e2 	bl	800361a <HAL_I2C_Init>
		
	/* Enable analog filter */
#if defined(I2C_ANALOGFILTER_ENABLE)
	HAL_I2CEx_ConfigAnalogFilter(Handle, I2C_ANALOGFILTER_ENABLE);
 8002256:	2100      	movs	r1, #0
 8002258:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800225a:	f001 ff4b 	bl	80040f4 <HAL_I2CEx_ConfigAnalogFilter>
#endif
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3728      	adds	r7, #40	; 0x28
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40005400 	.word	0x40005400
 800226c:	40021000 	.word	0x40021000
 8002270:	40005800 	.word	0x40005800
 8002274:	40005c00 	.word	0x40005c00
 8002278:	40008400 	.word	0x40008400

0800227c <TM_I2C_Read>:

TM_I2C_Result_t TM_I2C_Read(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t* data) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af02      	add	r7, sp, #8
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	72fb      	strb	r3, [r7, #11]
 800228a:	4613      	mov	r3, r2
 800228c:	72bb      	strb	r3, [r7, #10]
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f7ff ff08 	bl	80020a4 <TM_I2C_GetHandle>
 8002294:	6178      	str	r0, [r7, #20]
	
	/* Send address */
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8002296:	7afb      	ldrb	r3, [r7, #11]
 8002298:	b299      	uxth	r1, r3
 800229a:	f107 020a 	add.w	r2, r7, #10
 800229e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	2301      	movs	r3, #1
 80022a6:	6978      	ldr	r0, [r7, #20]
 80022a8:	f001 fa46 	bl	8003738 <HAL_I2C_Master_Transmit>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	bf14      	ite	ne
 80022b2:	2301      	movne	r3, #1
 80022b4:	2300      	moveq	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d006      	beq.n	80022ca <TM_I2C_Read+0x4e>
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 80022bc:	6978      	ldr	r0, [r7, #20]
 80022be:	f001 fd2c 	bl	8003d1a <HAL_I2C_GetError>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b04      	cmp	r3, #4
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e019      	b.n	80022fe <TM_I2C_Read+0x82>
	}
	
	/* Receive multiple byte */
	if (HAL_I2C_Master_Receive(Handle, device_address, data, 1, 1000) != HAL_OK) {
 80022ca:	7afb      	ldrb	r3, [r7, #11]
 80022cc:	b299      	uxth	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	2301      	movs	r3, #1
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6978      	ldr	r0, [r7, #20]
 80022da:	f001 fb21 	bl	8003920 <HAL_I2C_Master_Receive>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	bf14      	ite	ne
 80022e4:	2301      	movne	r3, #1
 80022e6:	2300      	moveq	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d006      	beq.n	80022fc <TM_I2C_Read+0x80>
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 80022ee:	6978      	ldr	r0, [r7, #20]
 80022f0:	f001 fd13 	bl	8003d1a <HAL_I2C_GetError>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b04      	cmp	r3, #4
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <TM_I2C_Read+0x82>
	}
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3718      	adds	r7, #24
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <TM_I2C_ReadMulti>:

TM_I2C_Result_t TM_I2C_ReadMulti(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8002306:	b580      	push	{r7, lr}
 8002308:	b088      	sub	sp, #32
 800230a:	af02      	add	r7, sp, #8
 800230c:	60f8      	str	r0, [r7, #12]
 800230e:	607b      	str	r3, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	72fb      	strb	r3, [r7, #11]
 8002314:	4613      	mov	r3, r2
 8002316:	72bb      	strb	r3, [r7, #10]
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff fec3 	bl	80020a4 <TM_I2C_GetHandle>
 800231e:	6178      	str	r0, [r7, #20]
	
	/* Send register address */
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8002320:	7afb      	ldrb	r3, [r7, #11]
 8002322:	b299      	uxth	r1, r3
 8002324:	f107 020a 	add.w	r2, r7, #10
 8002328:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	2301      	movs	r3, #1
 8002330:	6978      	ldr	r0, [r7, #20]
 8002332:	f001 fa01 	bl	8003738 <HAL_I2C_Master_Transmit>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	bf14      	ite	ne
 800233c:	2301      	movne	r3, #1
 800233e:	2300      	moveq	r3, #0
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d006      	beq.n	8002354 <TM_I2C_ReadMulti+0x4e>
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 8002346:	6978      	ldr	r0, [r7, #20]
 8002348:	f001 fce7 	bl	8003d1a <HAL_I2C_GetError>
 800234c:	4603      	mov	r3, r0
 800234e:	2b04      	cmp	r3, #4
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 8002350:	2301      	movs	r3, #1
 8002352:	e019      	b.n	8002388 <TM_I2C_ReadMulti+0x82>
	}
	
	/* Receive multiple byte */
	if (HAL_I2C_Master_Receive(Handle, device_address, data, count, 1000) != HAL_OK) {
 8002354:	7afb      	ldrb	r3, [r7, #11]
 8002356:	b299      	uxth	r1, r3
 8002358:	8c3b      	ldrh	r3, [r7, #32]
 800235a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800235e:	9200      	str	r2, [sp, #0]
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6978      	ldr	r0, [r7, #20]
 8002364:	f001 fadc 	bl	8003920 <HAL_I2C_Master_Receive>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	bf14      	ite	ne
 800236e:	2301      	movne	r3, #1
 8002370:	2300      	moveq	r3, #0
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	d006      	beq.n	8002386 <TM_I2C_ReadMulti+0x80>
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 8002378:	6978      	ldr	r0, [r7, #20]
 800237a:	f001 fcce 	bl	8003d1a <HAL_I2C_GetError>
 800237e:	4603      	mov	r3, r0
 8002380:	2b04      	cmp	r3, #4
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <TM_I2C_ReadMulti+0x82>
	}
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <TM_I2C_Write>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

TM_I2C_Result_t TM_I2C_Write(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t data) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af02      	add	r7, sp, #8
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	4608      	mov	r0, r1
 800239a:	4611      	mov	r1, r2
 800239c:	461a      	mov	r2, r3
 800239e:	4603      	mov	r3, r0
 80023a0:	70fb      	strb	r3, [r7, #3]
 80023a2:	460b      	mov	r3, r1
 80023a4:	70bb      	strb	r3, [r7, #2]
 80023a6:	4613      	mov	r3, r2
 80023a8:	707b      	strb	r3, [r7, #1]
	uint8_t d[2];
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff fe7a 	bl	80020a4 <TM_I2C_GetHandle>
 80023b0:	60f8      	str	r0, [r7, #12]
		
	/* Format array to send */
	d[0] = register_address;
 80023b2:	78bb      	ldrb	r3, [r7, #2]
 80023b4:	723b      	strb	r3, [r7, #8]
	d[1] = data;
 80023b6:	787b      	ldrb	r3, [r7, #1]
 80023b8:	727b      	strb	r3, [r7, #9]
	
	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 80023ba:	78fb      	ldrb	r3, [r7, #3]
 80023bc:	b299      	uxth	r1, r3
 80023be:	f107 0208 	add.w	r2, r7, #8
 80023c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	2302      	movs	r3, #2
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f001 f9b4 	bl	8003738 <HAL_I2C_Master_Transmit>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	bf14      	ite	ne
 80023d6:	2301      	movne	r3, #1
 80023d8:	2300      	moveq	r3, #0
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d006      	beq.n	80023ee <TM_I2C_Write+0x5e>
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f001 fc9a 	bl	8003d1a <HAL_I2C_GetError>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b04      	cmp	r3, #4
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <TM_I2C_Write+0x60>
	} 
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3710      	adds	r7, #16
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <TM_I2C_IsDeviceConnected>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

TM_I2C_Result_t TM_I2C_IsDeviceConnected(I2C_TypeDef* I2Cx, uint8_t device_address) {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	70fb      	strb	r3, [r7, #3]
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff fe4d 	bl	80020a4 <TM_I2C_GetHandle>
 800240a:	60f8      	str	r0, [r7, #12]
	
	/* Check if device is ready for communication */
	if (HAL_I2C_IsDeviceReady(Handle, device_address, 2, 5) != HAL_OK) {
 800240c:	78fb      	ldrb	r3, [r7, #3]
 800240e:	b299      	uxth	r1, r3
 8002410:	2305      	movs	r3, #5
 8002412:	2202      	movs	r2, #2
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f001 fb79 	bl	8003b0c <HAL_I2C_IsDeviceReady>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	bf14      	ite	ne
 8002420:	2301      	movne	r3, #1
 8002422:	2300      	moveq	r3, #0
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <TM_I2C_IsDeviceConnected+0x36>
		/* Return error */
		return TM_I2C_Result_Error;
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <TM_I2C_IsDeviceConnected+0x38>
	}
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <TM_I2C_InitCustomPinsCallback>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

__weak void TM_I2C_InitCustomPinsCallback(I2C_TypeDef* I2Cx, uint16_t AlternateFunction) {
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	807b      	strh	r3, [r7, #2]
	/* Custom user function. */
	/* In case user needs functionality for custom pins, this function should be declared outside this library */
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t>:

/* Private functions */
#ifdef I2C1
static void TM_I2C1_INT_InitPins(TM_I2C_PinsPack_t pinspack) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af02      	add	r7, sp, #8
 8002456:	4603      	mov	r3, r0
 8002458:	71fb      	strb	r3, [r7, #7]
	/* Init pins */
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_1) {
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d109      	bne.n	8002474 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x24>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C1);
 8002460:	2304      	movs	r3, #4
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	2301      	movs	r3, #1
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	2301      	movs	r3, #1
 800246a:	2201      	movs	r2, #1
 800246c:	21c0      	movs	r1, #192	; 0xc0
 800246e:	4815      	ldr	r0, [pc, #84]	; (80024c4 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x74>)
 8002470:	f7ff fd16 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_2) {
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d10a      	bne.n	8002490 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x40>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C1);
 800247a:	2304      	movs	r3, #4
 800247c:	9301      	str	r3, [sp, #4]
 800247e:	2301      	movs	r3, #1
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	2301      	movs	r3, #1
 8002484:	2201      	movs	r2, #1
 8002486:	f44f 7140 	mov.w	r1, #768	; 0x300
 800248a:	480e      	ldr	r0, [pc, #56]	; (80024c4 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x74>)
 800248c:	f7ff fd08 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_3) {
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d10a      	bne.n	80024ac <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x5c>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C1);
 8002496:	2304      	movs	r3, #4
 8002498:	9301      	str	r3, [sp, #4]
 800249a:	2301      	movs	r3, #1
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	2301      	movs	r3, #1
 80024a0:	2201      	movs	r2, #1
 80024a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80024a6:	4807      	ldr	r0, [pc, #28]	; (80024c4 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x74>)
 80024a8:	f7ff fcfa 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_I2C_PinsPack_Custom) {
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d103      	bne.n	80024ba <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x6a>
		/* Init custom pins, callback function */
		TM_I2C_InitCustomPinsCallback(I2C1, GPIO_AF4_I2C1);
 80024b2:	2104      	movs	r1, #4
 80024b4:	4804      	ldr	r0, [pc, #16]	; (80024c8 <_ZL20TM_I2C1_INT_InitPins17TM_I2C_PinsPack_t+0x78>)
 80024b6:	f7ff ffbf 	bl	8002438 <TM_I2C_InitCustomPinsCallback>
	}
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	48000400 	.word	0x48000400
 80024c8:	40005400 	.word	0x40005400

080024cc <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t>:
#endif
#ifdef I2C2
static void TM_I2C2_INT_InitPins(TM_I2C_PinsPack_t pinspack) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
	/* Init pins */
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_1) {
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10a      	bne.n	80024f2 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x26>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 80024dc:	2304      	movs	r3, #4
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	2301      	movs	r3, #1
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2301      	movs	r3, #1
 80024e6:	2201      	movs	r2, #1
 80024e8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80024ec:	4813      	ldr	r0, [pc, #76]	; (800253c <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x70>)
 80024ee:	f7ff fcd7 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOF)
	if (pinspack == TM_I2C_PinsPack_2) {
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d109      	bne.n	800250c <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x40>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 80024f8:	2304      	movs	r3, #4
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	2301      	movs	r3, #1
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	2301      	movs	r3, #1
 8002502:	2201      	movs	r2, #1
 8002504:	2103      	movs	r1, #3
 8002506:	480e      	ldr	r0, [pc, #56]	; (8002540 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x74>)
 8002508:	f7ff fcca 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOH)
	if (pinspack == TM_I2C_PinsPack_3) {
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	2b02      	cmp	r3, #2
 8002510:	d109      	bne.n	8002526 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x5a>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 8002512:	2304      	movs	r3, #4
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2301      	movs	r3, #1
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	2301      	movs	r3, #1
 800251c:	2201      	movs	r2, #1
 800251e:	2130      	movs	r1, #48	; 0x30
 8002520:	4808      	ldr	r0, [pc, #32]	; (8002544 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x78>)
 8002522:	f7ff fcbd 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_I2C_PinsPack_Custom) {
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	2b04      	cmp	r3, #4
 800252a:	d103      	bne.n	8002534 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x68>
		/* Init custom pins, callback function */
		TM_I2C_InitCustomPinsCallback(I2C2, GPIO_AF4_I2C2);
 800252c:	2104      	movs	r1, #4
 800252e:	4806      	ldr	r0, [pc, #24]	; (8002548 <_ZL20TM_I2C2_INT_InitPins17TM_I2C_PinsPack_t+0x7c>)
 8002530:	f7ff ff82 	bl	8002438 <TM_I2C_InitCustomPinsCallback>
	}
}
 8002534:	bf00      	nop
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	48000400 	.word	0x48000400
 8002540:	48001400 	.word	0x48001400
 8002544:	48001c00 	.word	0x48001c00
 8002548:	40005800 	.word	0x40005800

0800254c <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t>:
#endif
#ifdef I2C3
static void TM_I2C3_INT_InitPins(TM_I2C_PinsPack_t pinspack) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af02      	add	r7, sp, #8
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
	/* Init pins */
#if defined(GPIOA) && defined(GPIOC)
	if (pinspack == TM_I2C_PinsPack_1) {
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d116      	bne.n	800258a <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x3e>
		TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_8, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C3);
 800255c:	2304      	movs	r3, #4
 800255e:	9301      	str	r3, [sp, #4]
 8002560:	2301      	movs	r3, #1
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	2301      	movs	r3, #1
 8002566:	2201      	movs	r2, #1
 8002568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800256c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002570:	f7ff fc96 	bl	8001ea0 <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C3);
 8002574:	2304      	movs	r3, #4
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	2301      	movs	r3, #1
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	2301      	movs	r3, #1
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002584:	480d      	ldr	r0, [pc, #52]	; (80025bc <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x70>)
 8002586:	f7ff fc8b 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOH)
	if (pinspack == TM_I2C_PinsPack_2) {
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d10a      	bne.n	80025a6 <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x5a>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_7 | GPIO_PIN_8, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C3);
 8002590:	2304      	movs	r3, #4
 8002592:	9301      	str	r3, [sp, #4]
 8002594:	2301      	movs	r3, #1
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2301      	movs	r3, #1
 800259a:	2201      	movs	r2, #1
 800259c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80025a0:	4807      	ldr	r0, [pc, #28]	; (80025c0 <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x74>)
 80025a2:	f7ff fc7d 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_I2C_PinsPack_Custom) {
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	2b04      	cmp	r3, #4
 80025aa:	d103      	bne.n	80025b4 <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x68>
		/* Init custom pins, callback function */
		TM_I2C_InitCustomPinsCallback(I2C3, GPIO_AF4_I2C3);
 80025ac:	2104      	movs	r1, #4
 80025ae:	4805      	ldr	r0, [pc, #20]	; (80025c4 <_ZL20TM_I2C3_INT_InitPins17TM_I2C_PinsPack_t+0x78>)
 80025b0:	f7ff ff42 	bl	8002438 <TM_I2C_InitCustomPinsCallback>
	}
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	48000800 	.word	0x48000800
 80025c0:	48001c00 	.word	0x48001c00
 80025c4:	40005c00 	.word	0x40005c00

080025c8 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t>:
#endif
#ifdef I2C4
static void TM_I2C4_INT_InitPins(TM_I2C_PinsPack_t pinspack) {
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	4603      	mov	r3, r0
 80025d0:	71fb      	strb	r3, [r7, #7]
	/* Init pins */
#if defined(GPIOD)
	if (pinspack == TM_I2C_PinsPack_1) {
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10a      	bne.n	80025ee <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x26>
		TM_GPIO_InitAlternate(GPIOD, GPIO_PIN_12 | GPIO_PIN_13, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C4);
 80025d8:	2304      	movs	r3, #4
 80025da:	9301      	str	r3, [sp, #4]
 80025dc:	2301      	movs	r3, #1
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	2301      	movs	r3, #1
 80025e2:	2201      	movs	r2, #1
 80025e4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80025e8:	481b      	ldr	r0, [pc, #108]	; (8002658 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x90>)
 80025ea:	f7ff fc59 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOF)
	if (pinspack == TM_I2C_PinsPack_2) {
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d109      	bne.n	8002608 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x40>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_1 | GPIO_PIN_0, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C4);
 80025f4:	2304      	movs	r3, #4
 80025f6:	9301      	str	r3, [sp, #4]
 80025f8:	2301      	movs	r3, #1
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	2301      	movs	r3, #1
 80025fe:	2201      	movs	r2, #1
 8002600:	2103      	movs	r1, #3
 8002602:	4816      	ldr	r0, [pc, #88]	; (800265c <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x94>)
 8002604:	f7ff fc4c 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
	if (pinspack == TM_I2C_PinsPack_3) {
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d10a      	bne.n	8002624 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x5c>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C4);
 800260e:	2304      	movs	r3, #4
 8002610:	9301      	str	r3, [sp, #4]
 8002612:	2301      	movs	r3, #1
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	2301      	movs	r3, #1
 8002618:	2201      	movs	r2, #1
 800261a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800261e:	480f      	ldr	r0, [pc, #60]	; (800265c <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x94>)
 8002620:	f7ff fc3e 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOH)
	if (pinspack == TM_I2C_PinsPack_4) {
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	2b03      	cmp	r3, #3
 8002628:	d10a      	bne.n	8002640 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x78>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C4);
 800262a:	2304      	movs	r3, #4
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	2301      	movs	r3, #1
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	2301      	movs	r3, #1
 8002634:	2201      	movs	r2, #1
 8002636:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800263a:	4809      	ldr	r0, [pc, #36]	; (8002660 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x98>)
 800263c:	f7ff fc30 	bl	8001ea0 <TM_GPIO_InitAlternate>
	}
#endif
	/* Init pins */
	if (pinspack == TM_I2C_PinsPack_Custom) {
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	2b04      	cmp	r3, #4
 8002644:	d103      	bne.n	800264e <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x86>
		/* Init custom pins, callback function */
		TM_I2C_InitCustomPinsCallback(I2C3, GPIO_AF4_I2C4);
 8002646:	2104      	movs	r1, #4
 8002648:	4806      	ldr	r0, [pc, #24]	; (8002664 <_ZL20TM_I2C4_INT_InitPins17TM_I2C_PinsPack_t+0x9c>)
 800264a:	f7ff fef5 	bl	8002438 <TM_I2C_InitCustomPinsCallback>
	}
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	48000c00 	.word	0x48000c00
 800265c:	48001400 	.word	0x48001400
 8002660:	48001c00 	.word	0x48001c00
 8002664:	40005c00 	.word	0x40005c00

08002668 <TM_MPU6050_Init>:
#define MPU6050_ACCE_SENS_4			((float) 8192)
#define MPU6050_ACCE_SENS_8			((float) 4096)
#define MPU6050_ACCE_SENS_16		((float) 2048)


TM_MPU6050_Result_t TM_MPU6050_Init(TM_MPU6050_t* DataStruct, TM_MPU6050_Device_t DeviceNumber, TM_MPU6050_Accelerometer_t AccelerometerSensitivity, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	4608      	mov	r0, r1
 8002672:	4611      	mov	r1, r2
 8002674:	461a      	mov	r2, r3
 8002676:	4603      	mov	r3, r0
 8002678:	70fb      	strb	r3, [r7, #3]
 800267a:	460b      	mov	r3, r1
 800267c:	70bb      	strb	r3, [r7, #2]
 800267e:	4613      	mov	r3, r2
 8002680:	707b      	strb	r3, [r7, #1]
	uint8_t temp;
	
	/* Format I2C address */
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 8002682:	78fb      	ldrb	r3, [r7, #3]
 8002684:	f063 032f 	orn	r3, r3, #47	; 0x2f
 8002688:	b2da      	uxtb	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	701a      	strb	r2, [r3, #0]
	
	/* Initialize I2C */
	TM_I2C_Init(MPU6050_I2C, MPU6050_I2C_PINSPACK, MPU6050_I2C_CLOCK);
 800268e:	4a1e      	ldr	r2, [pc, #120]	; (8002708 <TM_MPU6050_Init+0xa0>)
 8002690:	2101      	movs	r1, #1
 8002692:	481e      	ldr	r0, [pc, #120]	; (800270c <TM_MPU6050_Init+0xa4>)
 8002694:	f7ff fd7a 	bl	800218c <TM_I2C_Init>
	
	/* Check if device is connected */
	if (TM_I2C_IsDeviceConnected(MPU6050_I2C, DataStruct->Address) != TM_I2C_Result_Ok) {
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	4619      	mov	r1, r3
 800269e:	481b      	ldr	r0, [pc, #108]	; (800270c <TM_MPU6050_Init+0xa4>)
 80026a0:	f7ff feaa 	bl	80023f8 <TM_I2C_IsDeviceConnected>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	bf14      	ite	ne
 80026aa:	2301      	movne	r3, #1
 80026ac:	2300      	moveq	r3, #0
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <TM_MPU6050_Init+0x50>
		/* Return error */
		return TM_MPU6050_Result_DeviceNotConnected;
 80026b4:	2302      	movs	r3, #2
 80026b6:	e022      	b.n	80026fe <TM_MPU6050_Init+0x96>
	}
	
	/* Check who am I */
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_WHO_AM_I, &temp);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7819      	ldrb	r1, [r3, #0]
 80026bc:	f107 030f 	add.w	r3, r7, #15
 80026c0:	2275      	movs	r2, #117	; 0x75
 80026c2:	4812      	ldr	r0, [pc, #72]	; (800270c <TM_MPU6050_Init+0xa4>)
 80026c4:	f7ff fdda 	bl	800227c <TM_I2C_Read>
	if (temp != MPU6050_I_AM) {
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	2b68      	cmp	r3, #104	; 0x68
 80026cc:	d001      	beq.n	80026d2 <TM_MPU6050_Init+0x6a>
		/* Return error */
		return TM_MPU6050_Result_DeviceInvalid;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e015      	b.n	80026fe <TM_MPU6050_Init+0x96>
	}
	
	/* Wakeup MPU6050 */
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_PWR_MGMT_1, 0x00);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	7819      	ldrb	r1, [r3, #0]
 80026d6:	2300      	movs	r3, #0
 80026d8:	226b      	movs	r2, #107	; 0x6b
 80026da:	480c      	ldr	r0, [pc, #48]	; (800270c <TM_MPU6050_Init+0xa4>)
 80026dc:	f7ff fe58 	bl	8002390 <TM_I2C_Write>
	
	/* Set sample rate to 1kHz */
	TM_MPU6050_SetDataRate(DataStruct, TM_MPU6050_DataRate_1KHz);
 80026e0:	2107      	movs	r1, #7
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f8b0 	bl	8002848 <TM_MPU6050_SetDataRate>
	
	/* Config accelerometer */
	TM_MPU6050_SetAccelerometer(DataStruct, AccelerometerSensitivity);
 80026e8:	78bb      	ldrb	r3, [r7, #2]
 80026ea:	4619      	mov	r1, r3
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f85f 	bl	80027b0 <TM_MPU6050_SetAccelerometer>
	
	/* Config accelerometer */
	TM_MPU6050_SetGyroscope(DataStruct, GyroscopeSensitivity);
 80026f2:	787b      	ldrb	r3, [r7, #1]
 80026f4:	4619      	mov	r1, r3
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f80a 	bl	8002710 <TM_MPU6050_SetGyroscope>
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	00061a80 	.word	0x00061a80
 800270c:	40005400 	.word	0x40005400

08002710 <TM_MPU6050_SetGyroscope>:

TM_MPU6050_Result_t TM_MPU6050_SetGyroscope(TM_MPU6050_t* DataStruct, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	460b      	mov	r3, r1
 800271a:	70fb      	strb	r3, [r7, #3]
	uint8_t temp;
	
	/* Config gyroscope */
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, &temp);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7819      	ldrb	r1, [r3, #0]
 8002720:	f107 030f 	add.w	r3, r7, #15
 8002724:	221b      	movs	r2, #27
 8002726:	481d      	ldr	r0, [pc, #116]	; (800279c <TM_MPU6050_SetGyroscope+0x8c>)
 8002728:	f7ff fda8 	bl	800227c <TM_I2C_Read>
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 800272c:	7bfb      	ldrb	r3, [r7, #15]
 800272e:	b25b      	sxtb	r3, r3
 8002730:	f023 0318 	bic.w	r3, r3, #24
 8002734:	b25a      	sxtb	r2, r3
 8002736:	78fb      	ldrb	r3, [r7, #3]
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	b25b      	sxtb	r3, r3
 800273c:	4313      	orrs	r3, r2
 800273e:	b25b      	sxtb	r3, r3
 8002740:	b2db      	uxtb	r3, r3
 8002742:	73fb      	strb	r3, [r7, #15]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, temp);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	7819      	ldrb	r1, [r3, #0]
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	221b      	movs	r2, #27
 800274c:	4813      	ldr	r0, [pc, #76]	; (800279c <TM_MPU6050_SetGyroscope+0x8c>)
 800274e:	f7ff fe1f 	bl	8002390 <TM_I2C_Write>
	
	switch (GyroscopeSensitivity) {
 8002752:	78fb      	ldrb	r3, [r7, #3]
 8002754:	2b03      	cmp	r3, #3
 8002756:	d81a      	bhi.n	800278e <TM_MPU6050_SetGyroscope+0x7e>
 8002758:	a201      	add	r2, pc, #4	; (adr r2, 8002760 <TM_MPU6050_SetGyroscope+0x50>)
 800275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275e:	bf00      	nop
 8002760:	08002771 	.word	0x08002771
 8002764:	08002779 	.word	0x08002779
 8002768:	08002781 	.word	0x08002781
 800276c:	08002789 	.word	0x08002789
		case TM_MPU6050_Gyroscope_250s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_250; 
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a0b      	ldr	r2, [pc, #44]	; (80027a0 <TM_MPU6050_SetGyroscope+0x90>)
 8002774:	605a      	str	r2, [r3, #4]
			break;
 8002776:	e00b      	b.n	8002790 <TM_MPU6050_SetGyroscope+0x80>
		case TM_MPU6050_Gyroscope_500s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_500; 
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <TM_MPU6050_SetGyroscope+0x94>)
 800277c:	605a      	str	r2, [r3, #4]
			break;
 800277e:	e007      	b.n	8002790 <TM_MPU6050_SetGyroscope+0x80>
		case TM_MPU6050_Gyroscope_1000s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000; 
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a09      	ldr	r2, [pc, #36]	; (80027a8 <TM_MPU6050_SetGyroscope+0x98>)
 8002784:	605a      	str	r2, [r3, #4]
			break;
 8002786:	e003      	b.n	8002790 <TM_MPU6050_SetGyroscope+0x80>
		case TM_MPU6050_Gyroscope_2000s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000; 
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a08      	ldr	r2, [pc, #32]	; (80027ac <TM_MPU6050_SetGyroscope+0x9c>)
 800278c:	605a      	str	r2, [r3, #4]
		default:
			break;
 800278e:	bf00      	nop
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40005400 	.word	0x40005400
 80027a0:	3bfa232d 	.word	0x3bfa232d
 80027a4:	3c7a232d 	.word	0x3c7a232d
 80027a8:	3cf9c190 	.word	0x3cf9c190
 80027ac:	3d79c190 	.word	0x3d79c190

080027b0 <TM_MPU6050_SetAccelerometer>:

TM_MPU6050_Result_t TM_MPU6050_SetAccelerometer(TM_MPU6050_t* DataStruct, TM_MPU6050_Accelerometer_t AccelerometerSensitivity) {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	70fb      	strb	r3, [r7, #3]
	uint8_t temp;
	
	/* Config accelerometer */
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, &temp);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	7819      	ldrb	r1, [r3, #0]
 80027c0:	f107 030f 	add.w	r3, r7, #15
 80027c4:	221c      	movs	r2, #28
 80027c6:	481f      	ldr	r0, [pc, #124]	; (8002844 <TM_MPU6050_SetAccelerometer+0x94>)
 80027c8:	f7ff fd58 	bl	800227c <TM_I2C_Read>
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	f023 0318 	bic.w	r3, r3, #24
 80027d4:	b25a      	sxtb	r2, r3
 80027d6:	78fb      	ldrb	r3, [r7, #3]
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	b25b      	sxtb	r3, r3
 80027dc:	4313      	orrs	r3, r2
 80027de:	b25b      	sxtb	r3, r3
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	73fb      	strb	r3, [r7, #15]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, temp);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7819      	ldrb	r1, [r3, #0]
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
 80027ea:	221c      	movs	r2, #28
 80027ec:	4815      	ldr	r0, [pc, #84]	; (8002844 <TM_MPU6050_SetAccelerometer+0x94>)
 80027ee:	f7ff fdcf 	bl	8002390 <TM_I2C_Write>
	
	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 80027f2:	78fb      	ldrb	r3, [r7, #3]
 80027f4:	2b03      	cmp	r3, #3
 80027f6:	d81e      	bhi.n	8002836 <TM_MPU6050_SetAccelerometer+0x86>
 80027f8:	a201      	add	r2, pc, #4	; (adr r2, 8002800 <TM_MPU6050_SetAccelerometer+0x50>)
 80027fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027fe:	bf00      	nop
 8002800:	08002811 	.word	0x08002811
 8002804:	0800281b 	.word	0x0800281b
 8002808:	08002825 	.word	0x08002825
 800280c:	0800282f 	.word	0x0800282f
		case TM_MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_2; 
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8002816:	609a      	str	r2, [r3, #8]
			break;
 8002818:	e00e      	b.n	8002838 <TM_MPU6050_SetAccelerometer+0x88>
		case TM_MPU6050_Accelerometer_4G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_4; 
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8002820:	609a      	str	r2, [r3, #8]
			break;
 8002822:	e009      	b.n	8002838 <TM_MPU6050_SetAccelerometer+0x88>
		case TM_MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8; 
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800282a:	609a      	str	r2, [r3, #8]
			break;
 800282c:	e004      	b.n	8002838 <TM_MPU6050_SetAccelerometer+0x88>
		case TM_MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16; 
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8002834:	609a      	str	r2, [r3, #8]
		default:
			break;
 8002836:	bf00      	nop
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40005400 	.word	0x40005400

08002848 <TM_MPU6050_SetDataRate>:

TM_MPU6050_Result_t TM_MPU6050_SetDataRate(TM_MPU6050_t* DataStruct, uint8_t rate) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	70fb      	strb	r3, [r7, #3]
	/* Set data sample rate */
	if (TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_SMPLRT_DIV, rate) != TM_I2C_Result_Ok) {
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	7819      	ldrb	r1, [r3, #0]
 8002858:	78fb      	ldrb	r3, [r7, #3]
 800285a:	2219      	movs	r2, #25
 800285c:	4808      	ldr	r0, [pc, #32]	; (8002880 <TM_MPU6050_SetDataRate+0x38>)
 800285e:	f7ff fd97 	bl	8002390 <TM_I2C_Write>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf14      	ite	ne
 8002868:	2301      	movne	r3, #1
 800286a:	2300      	moveq	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <TM_MPU6050_SetDataRate+0x2e>
		/* Return error */
		return TM_MPU6050_Result_Error;
 8002872:	2301      	movs	r3, #1
 8002874:	e000      	b.n	8002878 <TM_MPU6050_SetDataRate+0x30>
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40005400 	.word	0x40005400

08002884 <TM_MPU6050_ReadInterrupts>:
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}

TM_MPU6050_Result_t TM_MPU6050_ReadInterrupts(TM_MPU6050_t* DataStruct, TM_MPU6050_Interrupt_t* InterruptsStruct) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
	uint8_t read;
	
	/* Reset structure */
	InterruptsStruct->Status = 0;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
	
	/* Read interrupts status register */
	if (TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_INT_STATUS, &read) != TM_I2C_Result_Ok) {
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7819      	ldrb	r1, [r3, #0]
 8002898:	f107 030f 	add.w	r3, r7, #15
 800289c:	223a      	movs	r2, #58	; 0x3a
 800289e:	480a      	ldr	r0, [pc, #40]	; (80028c8 <TM_MPU6050_ReadInterrupts+0x44>)
 80028a0:	f7ff fcec 	bl	800227c <TM_I2C_Read>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	bf14      	ite	ne
 80028aa:	2301      	movne	r3, #1
 80028ac:	2300      	moveq	r3, #0
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <TM_MPU6050_ReadInterrupts+0x34>
		/* Return error */
		return TM_MPU6050_Result_Error;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e003      	b.n	80028c0 <TM_MPU6050_ReadInterrupts+0x3c>
	}
	
	/* Fill value */
	InterruptsStruct->Status = read;
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	701a      	strb	r2, [r3, #0]
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40005400 	.word	0x40005400

080028cc <TM_MPU6050_ReadAll>:
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}

TM_MPU6050_Result_t TM_MPU6050_ReadAll(TM_MPU6050_t* DataStruct) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af02      	add	r7, sp, #8
 80028d2:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	int16_t temp;
	
	/* Read full raw data, 14bytes */
	TM_I2C_ReadMulti(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_XOUT_H, data, 14);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	7819      	ldrb	r1, [r3, #0]
 80028d8:	f107 0308 	add.w	r3, r7, #8
 80028dc:	220e      	movs	r2, #14
 80028de:	9200      	str	r2, [sp, #0]
 80028e0:	223b      	movs	r2, #59	; 0x3b
 80028e2:	482b      	ldr	r0, [pc, #172]	; (8002990 <TM_MPU6050_ReadAll+0xc4>)
 80028e4:	f7ff fd0f 	bl	8002306 <TM_I2C_ReadMulti>
	
	/* Format accelerometer data */
	DataStruct->Accelerometer_X = (int16_t)(data[0] << 8 | data[1]);	
 80028e8:	7a3b      	ldrb	r3, [r7, #8]
 80028ea:	021b      	lsls	r3, r3, #8
 80028ec:	b21a      	sxth	r2, r3
 80028ee:	7a7b      	ldrb	r3, [r7, #9]
 80028f0:	b21b      	sxth	r3, r3
 80028f2:	4313      	orrs	r3, r2
 80028f4:	b21a      	sxth	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	819a      	strh	r2, [r3, #12]
	DataStruct->Accelerometer_Y = (int16_t)(data[2] << 8 | data[3]);
 80028fa:	7abb      	ldrb	r3, [r7, #10]
 80028fc:	021b      	lsls	r3, r3, #8
 80028fe:	b21a      	sxth	r2, r3
 8002900:	7afb      	ldrb	r3, [r7, #11]
 8002902:	b21b      	sxth	r3, r3
 8002904:	4313      	orrs	r3, r2
 8002906:	b21a      	sxth	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	81da      	strh	r2, [r3, #14]
	DataStruct->Accelerometer_Z = (int16_t)(data[4] << 8 | data[5]);
 800290c:	7b3b      	ldrb	r3, [r7, #12]
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	b21a      	sxth	r2, r3
 8002912:	7b7b      	ldrb	r3, [r7, #13]
 8002914:	b21b      	sxth	r3, r3
 8002916:	4313      	orrs	r3, r2
 8002918:	b21a      	sxth	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	821a      	strh	r2, [r3, #16]

	/* Format temperature */
	temp = (data[6] << 8 | data[7]);
 800291e:	7bbb      	ldrb	r3, [r7, #14]
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	b21a      	sxth	r2, r3
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	b21b      	sxth	r3, r3
 8002928:	4313      	orrs	r3, r2
 800292a:	82fb      	strh	r3, [r7, #22]
	DataStruct->Temperature = (float)((float)((int16_t)temp) / (float)340.0 + (float)36.53);
 800292c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002938:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002994 <TM_MPU6050_ReadAll+0xc8>
 800293c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002940:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002998 <TM_MPU6050_ReadAll+0xcc>
 8002944:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	edc3 7a06 	vstr	s15, [r3, #24]
	
	/* Format gyroscope data */
	DataStruct->Gyroscope_X = (int16_t)(data[8] << 8 | data[9]);
 800294e:	7c3b      	ldrb	r3, [r7, #16]
 8002950:	021b      	lsls	r3, r3, #8
 8002952:	b21a      	sxth	r2, r3
 8002954:	7c7b      	ldrb	r3, [r7, #17]
 8002956:	b21b      	sxth	r3, r3
 8002958:	4313      	orrs	r3, r2
 800295a:	b21a      	sxth	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	825a      	strh	r2, [r3, #18]
	DataStruct->Gyroscope_Y = (int16_t)(data[10] << 8 | data[11]);
 8002960:	7cbb      	ldrb	r3, [r7, #18]
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	b21a      	sxth	r2, r3
 8002966:	7cfb      	ldrb	r3, [r7, #19]
 8002968:	b21b      	sxth	r3, r3
 800296a:	4313      	orrs	r3, r2
 800296c:	b21a      	sxth	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	829a      	strh	r2, [r3, #20]
	DataStruct->Gyroscope_Z = (int16_t)(data[12] << 8 | data[13]);
 8002972:	7d3b      	ldrb	r3, [r7, #20]
 8002974:	021b      	lsls	r3, r3, #8
 8002976:	b21a      	sxth	r2, r3
 8002978:	7d7b      	ldrb	r3, [r7, #21]
 800297a:	b21b      	sxth	r3, r3
 800297c:	4313      	orrs	r3, r2
 800297e:	b21a      	sxth	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	82da      	strh	r2, [r3, #22]

	/* Return OK */
	return TM_MPU6050_Result_Ok;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40005400 	.word	0x40005400
 8002994:	43aa0000 	.word	0x43aa0000
 8002998:	42121eb8 	.word	0x42121eb8

0800299c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800299c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029a0:	f7ff fa4c 	bl	8001e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80029a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80029a6:	e003      	b.n	80029b0 <LoopCopyDataInit>

080029a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80029a8:	4b0b      	ldr	r3, [pc, #44]	; (80029d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80029aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80029ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80029ae:	3104      	adds	r1, #4

080029b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80029b0:	480a      	ldr	r0, [pc, #40]	; (80029dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80029b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80029b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80029b8:	d3f6      	bcc.n	80029a8 <CopyDataInit>
	ldr	r2, =_sbss
 80029ba:	4a0a      	ldr	r2, [pc, #40]	; (80029e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80029bc:	e002      	b.n	80029c4 <LoopFillZerobss>

080029be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80029be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80029c0:	f842 3b04 	str.w	r3, [r2], #4

080029c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80029c4:	4b08      	ldr	r3, [pc, #32]	; (80029e8 <LoopForever+0x16>)
	cmp	r2, r3
 80029c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80029c8:	d3f9      	bcc.n	80029be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029ca:	f008 faa5 	bl	800af18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029ce:	f7fe fb25 	bl	800101c <main>

080029d2 <LoopForever>:

LoopForever:
    b LoopForever
 80029d2:	e7fe      	b.n	80029d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80029d4:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80029d8:	0800fe7c 	.word	0x0800fe7c
	ldr	r0, =_sdata
 80029dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80029e0:	20000314 	.word	0x20000314
	ldr	r2, =_sbss
 80029e4:	20000314 	.word	0x20000314
	ldr	r3, = _ebss
 80029e8:	20001f0c 	.word	0x20001f0c

080029ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029ec:	e7fe      	b.n	80029ec <ADC1_IRQHandler>

080029ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b082      	sub	sp, #8
 80029f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f8:	2003      	movs	r0, #3
 80029fa:	f000 f8de 	bl	8002bba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029fe:	2000      	movs	r0, #0
 8002a00:	f7ff f8c4 	bl	8001b8c <HAL_InitTick>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	71fb      	strb	r3, [r7, #7]
 8002a0e:	e001      	b.n	8002a14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a10:	f7fe ff84 	bl	800191c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a14:	79fb      	ldrb	r3, [r7, #7]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_IncTick+0x20>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_IncTick+0x24>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4413      	add	r3, r2
 8002a30:	4a04      	ldr	r2, [pc, #16]	; (8002a44 <HAL_IncTick+0x24>)
 8002a32:	6013      	str	r3, [r2, #0]
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000138 	.word	0x20000138
 8002a44:	20001eb8 	.word	0x20001eb8

08002a48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <HAL_GetTick+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20001eb8 	.word	0x20001eb8

08002a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a70:	4b0c      	ldr	r3, [pc, #48]	; (8002aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a92:	4a04      	ldr	r2, [pc, #16]	; (8002aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	60d3      	str	r3, [r2, #12]
}
 8002a98:	bf00      	nop
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	0a1b      	lsrs	r3, r3, #8
 8002ab2:	f003 0307 	and.w	r3, r3, #7
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	db0b      	blt.n	8002aee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	f003 021f 	and.w	r2, r3, #31
 8002adc:	4907      	ldr	r1, [pc, #28]	; (8002afc <__NVIC_EnableIRQ+0x38>)
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	095b      	lsrs	r3, r3, #5
 8002ae4:	2001      	movs	r0, #1
 8002ae6:	fa00 f202 	lsl.w	r2, r0, r2
 8002aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	e000e100 	.word	0xe000e100

08002b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	6039      	str	r1, [r7, #0]
 8002b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	db0a      	blt.n	8002b2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	490c      	ldr	r1, [pc, #48]	; (8002b4c <__NVIC_SetPriority+0x4c>)
 8002b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1e:	0112      	lsls	r2, r2, #4
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	440b      	add	r3, r1
 8002b24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b28:	e00a      	b.n	8002b40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	4908      	ldr	r1, [pc, #32]	; (8002b50 <__NVIC_SetPriority+0x50>)
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	3b04      	subs	r3, #4
 8002b38:	0112      	lsls	r2, r2, #4
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	761a      	strb	r2, [r3, #24]
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	e000e100 	.word	0xe000e100
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	; 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f1c3 0307 	rsb	r3, r3, #7
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	bf28      	it	cs
 8002b72:	2304      	movcs	r3, #4
 8002b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	2b06      	cmp	r3, #6
 8002b7c:	d902      	bls.n	8002b84 <NVIC_EncodePriority+0x30>
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3b03      	subs	r3, #3
 8002b82:	e000      	b.n	8002b86 <NVIC_EncodePriority+0x32>
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	f04f 32ff 	mov.w	r2, #4294967295
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43da      	mvns	r2, r3
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	401a      	ands	r2, r3
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba6:	43d9      	mvns	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bac:	4313      	orrs	r3, r2
         );
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3724      	adds	r7, #36	; 0x24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ff4c 	bl	8002a60 <__NVIC_SetPriorityGrouping>
}
 8002bc8:	bf00      	nop
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002bde:	2300      	movs	r3, #0
 8002be0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002be2:	f7ff ff61 	bl	8002aa8 <__NVIC_GetPriorityGrouping>
 8002be6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	68b9      	ldr	r1, [r7, #8]
 8002bec:	6978      	ldr	r0, [r7, #20]
 8002bee:	f7ff ffb1 	bl	8002b54 <NVIC_EncodePriority>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ff80 	bl	8002b00 <__NVIC_SetPriority>
}
 8002c00:	bf00      	nop
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff54 	bl	8002ac4 <__NVIC_EnableIRQ>
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e08d      	b.n	8002d52 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4b47      	ldr	r3, [pc, #284]	; (8002d5c <HAL_DMA_Init+0x138>)
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d80f      	bhi.n	8002c62 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	461a      	mov	r2, r3
 8002c48:	4b45      	ldr	r3, [pc, #276]	; (8002d60 <HAL_DMA_Init+0x13c>)
 8002c4a:	4413      	add	r3, r2
 8002c4c:	4a45      	ldr	r2, [pc, #276]	; (8002d64 <HAL_DMA_Init+0x140>)
 8002c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	009a      	lsls	r2, r3, #2
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a42      	ldr	r2, [pc, #264]	; (8002d68 <HAL_DMA_Init+0x144>)
 8002c5e:	641a      	str	r2, [r3, #64]	; 0x40
 8002c60:	e00e      	b.n	8002c80 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	461a      	mov	r2, r3
 8002c68:	4b40      	ldr	r3, [pc, #256]	; (8002d6c <HAL_DMA_Init+0x148>)
 8002c6a:	4413      	add	r3, r2
 8002c6c:	4a3d      	ldr	r2, [pc, #244]	; (8002d64 <HAL_DMA_Init+0x140>)
 8002c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c72:	091b      	lsrs	r3, r3, #4
 8002c74:	009a      	lsls	r2, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a3c      	ldr	r2, [pc, #240]	; (8002d70 <HAL_DMA_Init+0x14c>)
 8002c7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002ca4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 fa72 	bl	80031bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ce0:	d102      	bne.n	8002ce8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cf0:	b2d2      	uxtb	r2, r2
 8002cf2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002cfc:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d010      	beq.n	8002d28 <HAL_DMA_Init+0x104>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d80c      	bhi.n	8002d28 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa92 	bl	8003238 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	e008      	b.n	8002d3a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40020407 	.word	0x40020407
 8002d60:	bffdfff8 	.word	0xbffdfff8
 8002d64:	cccccccd 	.word	0xcccccccd
 8002d68:	40020000 	.word	0x40020000
 8002d6c:	bffdfbf8 	.word	0xbffdfbf8
 8002d70:	40020400 	.word	0x40020400

08002d74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_DMA_Start_IT+0x20>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e066      	b.n	8002e62 <HAL_DMA_Start_IT+0xee>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d155      	bne.n	8002e54 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0201 	bic.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	68b9      	ldr	r1, [r7, #8]
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 f9b6 	bl	800313e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d008      	beq.n	8002dec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f042 020e 	orr.w	r2, r2, #14
 8002de8:	601a      	str	r2, [r3, #0]
 8002dea:	e00f      	b.n	8002e0c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0204 	bic.w	r2, r2, #4
 8002dfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 020a 	orr.w	r2, r2, #10
 8002e0a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d007      	beq.n	8002e2a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e28:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d007      	beq.n	8002e42 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e40:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0201 	orr.w	r2, r2, #1
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	e005      	b.n	8002e60 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3718      	adds	r7, #24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b085      	sub	sp, #20
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e72:	2300      	movs	r3, #0
 8002e74:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d008      	beq.n	8002e94 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2204      	movs	r2, #4
 8002e86:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e040      	b.n	8002f16 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 020e 	bic.w	r2, r2, #14
 8002ea2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002eb2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0201 	bic.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec8:	f003 021c 	and.w	r2, r3, #28
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ed6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002ee0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00c      	beq.n	8002f04 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ef8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002f02:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b084      	sub	sp, #16
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d005      	beq.n	8002f46 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
 8002f44:	e047      	b.n	8002fd6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 020e 	bic.w	r2, r2, #14
 8002f54:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0201 	bic.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f003 021c 	and.w	r2, r3, #28
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	2101      	movs	r1, #1
 8002f84:	fa01 f202 	lsl.w	r2, r1, r2
 8002f88:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002f92:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00c      	beq.n	8002fb6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002faa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002fb4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	4798      	blx	r3
    }
  }
  return status;
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffc:	f003 031c 	and.w	r3, r3, #28
 8003000:	2204      	movs	r2, #4
 8003002:	409a      	lsls	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d026      	beq.n	800305a <HAL_DMA_IRQHandler+0x7a>
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	d021      	beq.n	800305a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0320 	and.w	r3, r3, #32
 8003020:	2b00      	cmp	r3, #0
 8003022:	d107      	bne.n	8003034 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0204 	bic.w	r2, r2, #4
 8003032:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	f003 021c 	and.w	r2, r3, #28
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	2104      	movs	r1, #4
 8003042:	fa01 f202 	lsl.w	r2, r1, r2
 8003046:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304c:	2b00      	cmp	r3, #0
 800304e:	d071      	beq.n	8003134 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003058:	e06c      	b.n	8003134 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305e:	f003 031c 	and.w	r3, r3, #28
 8003062:	2202      	movs	r2, #2
 8003064:	409a      	lsls	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d02e      	beq.n	80030cc <HAL_DMA_IRQHandler+0xec>
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d029      	beq.n	80030cc <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0320 	and.w	r3, r3, #32
 8003082:	2b00      	cmp	r3, #0
 8003084:	d10b      	bne.n	800309e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 020a 	bic.w	r2, r2, #10
 8003094:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a2:	f003 021c 	and.w	r2, r3, #28
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	2102      	movs	r1, #2
 80030ac:	fa01 f202 	lsl.w	r2, r1, r2
 80030b0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d038      	beq.n	8003134 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030ca:	e033      	b.n	8003134 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d0:	f003 031c 	and.w	r3, r3, #28
 80030d4:	2208      	movs	r2, #8
 80030d6:	409a      	lsls	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d02a      	beq.n	8003136 <HAL_DMA_IRQHandler+0x156>
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d025      	beq.n	8003136 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 020e 	bic.w	r2, r2, #14
 80030f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	f003 021c 	and.w	r2, r3, #28
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	2101      	movs	r1, #1
 8003108:	fa01 f202 	lsl.w	r2, r1, r2
 800310c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003134:	bf00      	nop
 8003136:	bf00      	nop
}
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800313e:	b480      	push	{r7}
 8003140:	b085      	sub	sp, #20
 8003142:	af00      	add	r7, sp, #0
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003154:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	2b00      	cmp	r3, #0
 800315c:	d004      	beq.n	8003168 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003166:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	f003 021c 	and.w	r2, r3, #28
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	2101      	movs	r1, #1
 8003176:	fa01 f202 	lsl.w	r2, r1, r2
 800317a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	2b10      	cmp	r3, #16
 800318a:	d108      	bne.n	800319e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800319c:	e007      	b.n	80031ae <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	60da      	str	r2, [r3, #12]
}
 80031ae:	bf00      	nop
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b17      	ldr	r3, [pc, #92]	; (8003228 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d80a      	bhi.n	80031e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d4:	089b      	lsrs	r3, r3, #2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80031dc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6493      	str	r3, [r2, #72]	; 0x48
 80031e4:	e007      	b.n	80031f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ea:	089b      	lsrs	r3, r3, #2
 80031ec:	009a      	lsls	r2, r3, #2
 80031ee:	4b0f      	ldr	r3, [pc, #60]	; (800322c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80031f0:	4413      	add	r3, r2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	3b08      	subs	r3, #8
 80031fe:	4a0c      	ldr	r2, [pc, #48]	; (8003230 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	091b      	lsrs	r3, r3, #4
 8003206:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a0a      	ldr	r2, [pc, #40]	; (8003234 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800320c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	2201      	movs	r2, #1
 8003216:	409a      	lsls	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	40020407 	.word	0x40020407
 800322c:	4002081c 	.word	0x4002081c
 8003230:	cccccccd 	.word	0xcccccccd
 8003234:	40020880 	.word	0x40020880

08003238 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	b2db      	uxtb	r3, r3
 8003246:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800324c:	4413      	add	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	461a      	mov	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a08      	ldr	r2, [pc, #32]	; (800327c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800325a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	3b01      	subs	r3, #1
 8003260:	f003 0303 	and.w	r3, r3, #3
 8003264:	2201      	movs	r2, #1
 8003266:	409a      	lsls	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800326c:	bf00      	nop
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	1000823f 	.word	0x1000823f
 800327c:	40020940 	.word	0x40020940

08003280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800328a:	2300      	movs	r3, #0
 800328c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800328e:	e166      	b.n	800355e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	2101      	movs	r1, #1
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	fa01 f303 	lsl.w	r3, r1, r3
 800329c:	4013      	ands	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8158 	beq.w	8003558 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d00b      	beq.n	80032c8 <HAL_GPIO_Init+0x48>
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d007      	beq.n	80032c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032bc:	2b11      	cmp	r3, #17
 80032be:	d003      	beq.n	80032c8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b12      	cmp	r3, #18
 80032c6:	d130      	bne.n	800332a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4013      	ands	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032fe:	2201      	movs	r2, #1
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4013      	ands	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	f003 0201 	and.w	r2, r3, #1
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	2203      	movs	r2, #3
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4013      	ands	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	689a      	ldr	r2, [r3, #8]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	2b02      	cmp	r3, #2
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0xea>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b12      	cmp	r3, #18
 8003368:	d123      	bne.n	80033b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	08da      	lsrs	r2, r3, #3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3208      	adds	r2, #8
 8003372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	220f      	movs	r2, #15
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4013      	ands	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	08da      	lsrs	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3208      	adds	r2, #8
 80033ac:	6939      	ldr	r1, [r7, #16]
 80033ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	2203      	movs	r2, #3
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 0203 	and.w	r2, r3, #3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 80b2 	beq.w	8003558 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f4:	4b61      	ldr	r3, [pc, #388]	; (800357c <HAL_GPIO_Init+0x2fc>)
 80033f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f8:	4a60      	ldr	r2, [pc, #384]	; (800357c <HAL_GPIO_Init+0x2fc>)
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	6613      	str	r3, [r2, #96]	; 0x60
 8003400:	4b5e      	ldr	r3, [pc, #376]	; (800357c <HAL_GPIO_Init+0x2fc>)
 8003402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003404:	f003 0301 	and.w	r3, r3, #1
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800340c:	4a5c      	ldr	r2, [pc, #368]	; (8003580 <HAL_GPIO_Init+0x300>)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	089b      	lsrs	r3, r3, #2
 8003412:	3302      	adds	r3, #2
 8003414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	220f      	movs	r2, #15
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	43db      	mvns	r3, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4013      	ands	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003436:	d02b      	beq.n	8003490 <HAL_GPIO_Init+0x210>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a52      	ldr	r2, [pc, #328]	; (8003584 <HAL_GPIO_Init+0x304>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d025      	beq.n	800348c <HAL_GPIO_Init+0x20c>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a51      	ldr	r2, [pc, #324]	; (8003588 <HAL_GPIO_Init+0x308>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d01f      	beq.n	8003488 <HAL_GPIO_Init+0x208>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a50      	ldr	r2, [pc, #320]	; (800358c <HAL_GPIO_Init+0x30c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d019      	beq.n	8003484 <HAL_GPIO_Init+0x204>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a4f      	ldr	r2, [pc, #316]	; (8003590 <HAL_GPIO_Init+0x310>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d013      	beq.n	8003480 <HAL_GPIO_Init+0x200>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a4e      	ldr	r2, [pc, #312]	; (8003594 <HAL_GPIO_Init+0x314>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d00d      	beq.n	800347c <HAL_GPIO_Init+0x1fc>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a4d      	ldr	r2, [pc, #308]	; (8003598 <HAL_GPIO_Init+0x318>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d007      	beq.n	8003478 <HAL_GPIO_Init+0x1f8>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a4c      	ldr	r2, [pc, #304]	; (800359c <HAL_GPIO_Init+0x31c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d101      	bne.n	8003474 <HAL_GPIO_Init+0x1f4>
 8003470:	2307      	movs	r3, #7
 8003472:	e00e      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003474:	2308      	movs	r3, #8
 8003476:	e00c      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003478:	2306      	movs	r3, #6
 800347a:	e00a      	b.n	8003492 <HAL_GPIO_Init+0x212>
 800347c:	2305      	movs	r3, #5
 800347e:	e008      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003480:	2304      	movs	r3, #4
 8003482:	e006      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003484:	2303      	movs	r3, #3
 8003486:	e004      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003488:	2302      	movs	r3, #2
 800348a:	e002      	b.n	8003492 <HAL_GPIO_Init+0x212>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <HAL_GPIO_Init+0x212>
 8003490:	2300      	movs	r3, #0
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	f002 0203 	and.w	r2, r2, #3
 8003498:	0092      	lsls	r2, r2, #2
 800349a:	4093      	lsls	r3, r2
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034a2:	4937      	ldr	r1, [pc, #220]	; (8003580 <HAL_GPIO_Init+0x300>)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	3302      	adds	r3, #2
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80034b0:	4b3b      	ldr	r3, [pc, #236]	; (80035a0 <HAL_GPIO_Init+0x320>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	43db      	mvns	r3, r3
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	4013      	ands	r3, r2
 80034be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034d4:	4a32      	ldr	r2, [pc, #200]	; (80035a0 <HAL_GPIO_Init+0x320>)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80034da:	4b31      	ldr	r3, [pc, #196]	; (80035a0 <HAL_GPIO_Init+0x320>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	43db      	mvns	r3, r3
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4013      	ands	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034fe:	4a28      	ldr	r2, [pc, #160]	; (80035a0 <HAL_GPIO_Init+0x320>)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003504:	4b26      	ldr	r3, [pc, #152]	; (80035a0 <HAL_GPIO_Init+0x320>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	43db      	mvns	r3, r3
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4013      	ands	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003520:	693a      	ldr	r2, [r7, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003528:	4a1d      	ldr	r2, [pc, #116]	; (80035a0 <HAL_GPIO_Init+0x320>)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800352e:	4b1c      	ldr	r3, [pc, #112]	; (80035a0 <HAL_GPIO_Init+0x320>)
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	43db      	mvns	r3, r3
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4013      	ands	r3, r2
 800353c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d003      	beq.n	8003552 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003552:	4a13      	ldr	r2, [pc, #76]	; (80035a0 <HAL_GPIO_Init+0x320>)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	3301      	adds	r3, #1
 800355c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	fa22 f303 	lsr.w	r3, r2, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	f47f ae91 	bne.w	8003290 <HAL_GPIO_Init+0x10>
  }
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	40021000 	.word	0x40021000
 8003580:	40010000 	.word	0x40010000
 8003584:	48000400 	.word	0x48000400
 8003588:	48000800 	.word	0x48000800
 800358c:	48000c00 	.word	0x48000c00
 8003590:	48001000 	.word	0x48001000
 8003594:	48001400 	.word	0x48001400
 8003598:	48001800 	.word	0x48001800
 800359c:	48001c00 	.word	0x48001c00
 80035a0:	40010400 	.word	0x40010400

080035a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	807b      	strh	r3, [r7, #2]
 80035b0:	4613      	mov	r3, r2
 80035b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035b4:	787b      	ldrb	r3, [r7, #1]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035ba:	887a      	ldrh	r2, [r7, #2]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035c0:	e002      	b.n	80035c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035c2:	887a      	ldrh	r2, [r7, #2]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035de:	4b08      	ldr	r3, [pc, #32]	; (8003600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	4013      	ands	r3, r2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d006      	beq.n	80035f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ea:	4a05      	ldr	r2, [pc, #20]	; (8003600 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035ec:	88fb      	ldrh	r3, [r7, #6]
 80035ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035f0:	88fb      	ldrh	r3, [r7, #6]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 f806 	bl	8003604 <HAL_GPIO_EXTI_Callback>
  }
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40010400 	.word	0x40010400

08003604 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e081      	b.n	8003730 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d106      	bne.n	8003646 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7fe f993 	bl	800196c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2224      	movs	r2, #36	; 0x24
 800364a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0201 	bic.w	r2, r2, #1
 800365c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800366a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800367a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d107      	bne.n	8003694 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	e006      	b.n	80036a2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80036a0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d104      	bne.n	80036b4 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036b2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6812      	ldr	r2, [r2, #0]
 80036be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036c6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036d6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	ea42 0103 	orr.w	r1, r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	021a      	lsls	r2, r3, #8
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69d9      	ldr	r1, [r3, #28]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1a      	ldr	r2, [r3, #32]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f042 0201 	orr.w	r2, r2, #1
 8003710:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2220      	movs	r2, #32
 800371c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b088      	sub	sp, #32
 800373c:	af02      	add	r7, sp, #8
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	461a      	mov	r2, r3
 8003744:	460b      	mov	r3, r1
 8003746:	817b      	strh	r3, [r7, #10]
 8003748:	4613      	mov	r3, r2
 800374a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b20      	cmp	r3, #32
 8003756:	f040 80da 	bne.w	800390e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_I2C_Master_Transmit+0x30>
 8003764:	2302      	movs	r3, #2
 8003766:	e0d3      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003770:	f7ff f96a 	bl	8002a48 <HAL_GetTick>
 8003774:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	2319      	movs	r3, #25
 800377c:	2201      	movs	r2, #1
 800377e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 faf9 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e0be      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2221      	movs	r2, #33	; 0x21
 8003796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2210      	movs	r2, #16
 800379e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	893a      	ldrh	r2, [r7, #8]
 80037b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2bff      	cmp	r3, #255	; 0xff
 80037c2:	d90e      	bls.n	80037e2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	22ff      	movs	r2, #255	; 0xff
 80037c8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	8979      	ldrh	r1, [r7, #10]
 80037d2:	4b51      	ldr	r3, [pc, #324]	; (8003918 <HAL_I2C_Master_Transmit+0x1e0>)
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f000 fc5c 	bl	8004098 <I2C_TransferConfig>
 80037e0:	e06c      	b.n	80038bc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	8979      	ldrh	r1, [r7, #10]
 80037f4:	4b48      	ldr	r3, [pc, #288]	; (8003918 <HAL_I2C_Master_Transmit+0x1e0>)
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 fc4b 	bl	8004098 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003802:	e05b      	b.n	80038bc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	6a39      	ldr	r1, [r7, #32]
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 faf6 	bl	8003dfa <I2C_WaitOnTXISFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e07b      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	781a      	ldrb	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003832:	b29b      	uxth	r3, r3
 8003834:	3b01      	subs	r3, #1
 8003836:	b29a      	uxth	r2, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800384c:	b29b      	uxth	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d034      	beq.n	80038bc <HAL_I2C_Master_Transmit+0x184>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003856:	2b00      	cmp	r3, #0
 8003858:	d130      	bne.n	80038bc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	2200      	movs	r2, #0
 8003862:	2180      	movs	r1, #128	; 0x80
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 fa88 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e04d      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003878:	b29b      	uxth	r3, r3
 800387a:	2bff      	cmp	r3, #255	; 0xff
 800387c:	d90e      	bls.n	800389c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	22ff      	movs	r2, #255	; 0xff
 8003882:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003888:	b2da      	uxtb	r2, r3
 800388a:	8979      	ldrh	r1, [r7, #10]
 800388c:	2300      	movs	r3, #0
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 fbff 	bl	8004098 <I2C_TransferConfig>
 800389a:	e00f      	b.n	80038bc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	8979      	ldrh	r1, [r7, #10]
 80038ae:	2300      	movs	r3, #0
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fbee 	bl	8004098 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d19e      	bne.n	8003804 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	6a39      	ldr	r1, [r7, #32]
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 fad5 	bl	8003e7a <I2C_WaitOnSTOPFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e01a      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2220      	movs	r2, #32
 80038e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6859      	ldr	r1, [r3, #4]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	4b0b      	ldr	r3, [pc, #44]	; (800391c <HAL_I2C_Master_Transmit+0x1e4>)
 80038ee:	400b      	ands	r3, r1
 80038f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2220      	movs	r2, #32
 80038f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	e000      	b.n	8003910 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800390e:	2302      	movs	r3, #2
  }
}
 8003910:	4618      	mov	r0, r3
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	80002000 	.word	0x80002000
 800391c:	fe00e800 	.word	0xfe00e800

08003920 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af02      	add	r7, sp, #8
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	607a      	str	r2, [r7, #4]
 800392a:	461a      	mov	r2, r3
 800392c:	460b      	mov	r3, r1
 800392e:	817b      	strh	r3, [r7, #10]
 8003930:	4613      	mov	r3, r2
 8003932:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b20      	cmp	r3, #32
 800393e:	f040 80db 	bne.w	8003af8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_I2C_Master_Receive+0x30>
 800394c:	2302      	movs	r3, #2
 800394e:	e0d4      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003958:	f7ff f876 	bl	8002a48 <HAL_GetTick>
 800395c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	2319      	movs	r3, #25
 8003964:	2201      	movs	r2, #1
 8003966:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 fa05 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e0bf      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2222      	movs	r2, #34	; 0x22
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2210      	movs	r2, #16
 8003986:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	893a      	ldrh	r2, [r7, #8]
 800399a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	2bff      	cmp	r3, #255	; 0xff
 80039aa:	d90e      	bls.n	80039ca <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	22ff      	movs	r2, #255	; 0xff
 80039b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	8979      	ldrh	r1, [r7, #10]
 80039ba:	4b52      	ldr	r3, [pc, #328]	; (8003b04 <HAL_I2C_Master_Receive+0x1e4>)
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	f000 fb68 	bl	8004098 <I2C_TransferConfig>
 80039c8:	e06d      	b.n	8003aa6 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	8979      	ldrh	r1, [r7, #10]
 80039dc:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <HAL_I2C_Master_Receive+0x1e4>)
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 fb57 	bl	8004098 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80039ea:	e05c      	b.n	8003aa6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	6a39      	ldr	r1, [r7, #32]
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fa7f 	bl	8003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e07c      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0a:	b2d2      	uxtb	r2, r2
 8003a0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d034      	beq.n	8003aa6 <HAL_I2C_Master_Receive+0x186>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d130      	bne.n	8003aa6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	6a3b      	ldr	r3, [r7, #32]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	2180      	movs	r1, #128	; 0x80
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 f993 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e04d      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2bff      	cmp	r3, #255	; 0xff
 8003a66:	d90e      	bls.n	8003a86 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	22ff      	movs	r2, #255	; 0xff
 8003a6c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	8979      	ldrh	r1, [r7, #10]
 8003a76:	2300      	movs	r3, #0
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 fb0a 	bl	8004098 <I2C_TransferConfig>
 8003a84:	e00f      	b.n	8003aa6 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a94:	b2da      	uxtb	r2, r3
 8003a96:	8979      	ldrh	r1, [r7, #10]
 8003a98:	2300      	movs	r3, #0
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 faf9 	bl	8004098 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d19d      	bne.n	80039ec <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	6a39      	ldr	r1, [r7, #32]
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 f9e0 	bl	8003e7a <I2C_WaitOnSTOPFlagUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e01a      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6859      	ldr	r1, [r3, #4]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <HAL_I2C_Master_Receive+0x1e8>)
 8003ad8:	400b      	ands	r3, r1
 8003ada:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003af4:	2300      	movs	r3, #0
 8003af6:	e000      	b.n	8003afa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003af8:	2302      	movs	r3, #2
  }
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	80002400 	.word	0x80002400
 8003b08:	fe00e800 	.word	0xfe00e800

08003b0c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	; 0x28
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2b20      	cmp	r3, #32
 8003b2a:	f040 80f1 	bne.w	8003d10 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b3c:	d101      	bne.n	8003b42 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	e0e7      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_I2C_IsDeviceReady+0x44>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e0e0      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2224      	movs	r2, #36	; 0x24
 8003b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d107      	bne.n	8003b7e <HAL_I2C_IsDeviceReady+0x72>
 8003b6e:	897b      	ldrh	r3, [r7, #10]
 8003b70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b7c:	e004      	b.n	8003b88 <HAL_I2C_IsDeviceReady+0x7c>
 8003b7e:	897b      	ldrh	r3, [r7, #10]
 8003b80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b84:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003b8e:	f7fe ff5b 	bl	8002a48 <HAL_GetTick>
 8003b92:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	f003 0320 	and.w	r3, r3, #32
 8003b9e:	2b20      	cmp	r3, #32
 8003ba0:	bf0c      	ite	eq
 8003ba2:	2301      	moveq	r3, #1
 8003ba4:	2300      	movne	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	f003 0310 	and.w	r3, r3, #16
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	bf0c      	ite	eq
 8003bb8:	2301      	moveq	r3, #1
 8003bba:	2300      	movne	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003bc0:	e034      	b.n	8003c2c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc8:	d01a      	beq.n	8003c00 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003bca:	f7fe ff3d 	bl	8002a48 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d302      	bcc.n	8003be0 <HAL_I2C_IsDeviceReady+0xd4>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10f      	bne.n	8003c00 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bec:	f043 0220 	orr.w	r2, r3, #32
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e088      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	f003 0320 	and.w	r3, r3, #32
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	bf0c      	ite	eq
 8003c0e:	2301      	moveq	r3, #1
 8003c10:	2300      	movne	r3, #0
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b10      	cmp	r3, #16
 8003c22:	bf0c      	ite	eq
 8003c24:	2301      	moveq	r3, #1
 8003c26:	2300      	movne	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003c2c:	7ffb      	ldrb	r3, [r7, #31]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d102      	bne.n	8003c38 <HAL_I2C_IsDeviceReady+0x12c>
 8003c32:	7fbb      	ldrb	r3, [r7, #30]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0c4      	beq.n	8003bc2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	f003 0310 	and.w	r3, r3, #16
 8003c42:	2b10      	cmp	r3, #16
 8003c44:	d01a      	beq.n	8003c7c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2120      	movs	r1, #32
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f000 f892 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e058      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2220      	movs	r2, #32
 8003c66:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	e04a      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	2200      	movs	r2, #0
 8003c84:	2120      	movs	r1, #32
 8003c86:	68f8      	ldr	r0, [r7, #12]
 8003c88:	f000 f877 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e03d      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d118      	bne.n	8003ce0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cbc:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2120      	movs	r1, #32
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f856 	bl	8003d7a <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e01c      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	f63f af3b 	bhi.w	8003b66 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	f043 0220 	orr.w	r2, r3, #32
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e000      	b.n	8003d12 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d103      	bne.n	8003d50 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d007      	beq.n	8003d6e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699a      	ldr	r2, [r3, #24]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 0201 	orr.w	r2, r2, #1
 8003d6c:	619a      	str	r2, [r3, #24]
  }
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	60f8      	str	r0, [r7, #12]
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	603b      	str	r3, [r7, #0]
 8003d86:	4613      	mov	r3, r2
 8003d88:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d8a:	e022      	b.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d92:	d01e      	beq.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d94:	f7fe fe58 	bl	8002a48 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d302      	bcc.n	8003daa <I2C_WaitOnFlagUntilTimeout+0x30>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d113      	bne.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dae:	f043 0220 	orr.w	r2, r3, #32
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2220      	movs	r2, #32
 8003dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e00f      	b.n	8003df2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699a      	ldr	r2, [r3, #24]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	bf0c      	ite	eq
 8003de2:	2301      	moveq	r3, #1
 8003de4:	2300      	movne	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	461a      	mov	r2, r3
 8003dea:	79fb      	ldrb	r3, [r7, #7]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d0cd      	beq.n	8003d8c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b084      	sub	sp, #16
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	60f8      	str	r0, [r7, #12]
 8003e02:	60b9      	str	r1, [r7, #8]
 8003e04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e06:	e02c      	b.n	8003e62 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	68b9      	ldr	r1, [r7, #8]
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f8dd 	bl	8003fcc <I2C_IsAcknowledgeFailed>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e02a      	b.n	8003e72 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e22:	d01e      	beq.n	8003e62 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e24:	f7fe fe10 	bl	8002a48 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d302      	bcc.n	8003e3a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d113      	bne.n	8003e62 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3e:	f043 0220 	orr.w	r2, r3, #32
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e007      	b.n	8003e72 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d1cb      	bne.n	8003e08 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b084      	sub	sp, #16
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e86:	e028      	b.n	8003eda <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f89d 	bl	8003fcc <I2C_IsAcknowledgeFailed>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e026      	b.n	8003eea <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9c:	f7fe fdd4 	bl	8002a48 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d113      	bne.n	8003eda <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb6:	f043 0220 	orr.w	r2, r3, #32
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e007      	b.n	8003eea <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	f003 0320 	and.w	r3, r3, #32
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	d1cf      	bne.n	8003e88 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f00:	e055      	b.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	68b9      	ldr	r1, [r7, #8]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 f860 	bl	8003fcc <I2C_IsAcknowledgeFailed>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e053      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	f003 0320 	and.w	r3, r3, #32
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	d129      	bne.n	8003f78 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f003 0304 	and.w	r3, r3, #4
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	d105      	bne.n	8003f3e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d001      	beq.n	8003f3e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	e03f      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2220      	movs	r2, #32
 8003f44:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	4b1d      	ldr	r3, [pc, #116]	; (8003fc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003f52:	400b      	ands	r3, r1
 8003f54:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e022      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f78:	f7fe fd66 	bl	8002a48 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d302      	bcc.n	8003f8e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10f      	bne.n	8003fae <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	f043 0220 	orr.w	r2, r3, #32
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e007      	b.n	8003fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d1a2      	bne.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	fe00e800 	.word	0xfe00e800

08003fcc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	f003 0310 	and.w	r3, r3, #16
 8003fe2:	2b10      	cmp	r3, #16
 8003fe4:	d151      	bne.n	800408a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fe6:	e022      	b.n	800402e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fee:	d01e      	beq.n	800402e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff0:	f7fe fd2a 	bl	8002a48 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d302      	bcc.n	8004006 <I2C_IsAcknowledgeFailed+0x3a>
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d113      	bne.n	800402e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f043 0220 	orr.w	r2, r3, #32
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2220      	movs	r2, #32
 8004016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e02e      	b.n	800408c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b20      	cmp	r3, #32
 800403a:	d1d5      	bne.n	8003fe8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2210      	movs	r2, #16
 8004042:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2220      	movs	r2, #32
 800404a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f7ff fe70 	bl	8003d32 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6859      	ldr	r1, [r3, #4]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b0d      	ldr	r3, [pc, #52]	; (8004094 <I2C_IsAcknowledgeFailed+0xc8>)
 800405e:	400b      	ands	r3, r1
 8004060:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	f043 0204 	orr.w	r2, r3, #4
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	fe00e800 	.word	0xfe00e800

08004098 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	607b      	str	r3, [r7, #4]
 80040a2:	460b      	mov	r3, r1
 80040a4:	817b      	strh	r3, [r7, #10]
 80040a6:	4613      	mov	r3, r2
 80040a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	0d5b      	lsrs	r3, r3, #21
 80040b4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80040b8:	4b0d      	ldr	r3, [pc, #52]	; (80040f0 <I2C_TransferConfig+0x58>)
 80040ba:	430b      	orrs	r3, r1
 80040bc:	43db      	mvns	r3, r3
 80040be:	ea02 0103 	and.w	r1, r2, r3
 80040c2:	897b      	ldrh	r3, [r7, #10]
 80040c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040c8:	7a7b      	ldrb	r3, [r7, #9]
 80040ca:	041b      	lsls	r3, r3, #16
 80040cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80040d0:	431a      	orrs	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	431a      	orrs	r2, r3
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	431a      	orrs	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80040e2:	bf00      	nop
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	03ff63ff 	.word	0x03ff63ff

080040f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b20      	cmp	r3, #32
 8004108:	d138      	bne.n	800417c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004114:	2302      	movs	r3, #2
 8004116:	e032      	b.n	800417e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2224      	movs	r2, #36	; 0x24
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 0201 	bic.w	r2, r2, #1
 8004136:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004146:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6819      	ldr	r1, [r3, #0]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f042 0201 	orr.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004178:	2300      	movs	r3, #0
 800417a:	e000      	b.n	800417e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800417c:	2302      	movs	r3, #2
  }
}
 800417e:	4618      	mov	r0, r3
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800418a:	b480      	push	{r7}
 800418c:	b085      	sub	sp, #20
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
 8004192:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b20      	cmp	r3, #32
 800419e:	d139      	bne.n	8004214 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d101      	bne.n	80041ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041aa:	2302      	movs	r3, #2
 80041ac:	e033      	b.n	8004216 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2224      	movs	r2, #36	; 0x24
 80041ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	021b      	lsls	r3, r3, #8
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	e000      	b.n	8004216 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004214:	2302      	movs	r3, #2
  }
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
	...

08004224 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004228:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <HAL_PWREx_GetVoltageRange+0x3c>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004234:	d102      	bne.n	800423c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004236:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800423a:	e00b      	b.n	8004254 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <HAL_PWREx_GetVoltageRange+0x3c>)
 800423e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800424a:	d102      	bne.n	8004252 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800424c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004250:	e000      	b.n	8004254 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004252:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004254:	4618      	mov	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	40007000 	.word	0x40007000

08004264 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d141      	bne.n	80042f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004272:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800427a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800427e:	d131      	bne.n	80042e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004280:	4b47      	ldr	r3, [pc, #284]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004286:	4a46      	ldr	r2, [pc, #280]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004288:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800428c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004290:	4b43      	ldr	r3, [pc, #268]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004298:	4a41      	ldr	r2, [pc, #260]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800429a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800429e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80042a0:	4b40      	ldr	r3, [pc, #256]	; (80043a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2232      	movs	r2, #50	; 0x32
 80042a6:	fb02 f303 	mul.w	r3, r2, r3
 80042aa:	4a3f      	ldr	r2, [pc, #252]	; (80043a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042ac:	fba2 2303 	umull	r2, r3, r2, r3
 80042b0:	0c9b      	lsrs	r3, r3, #18
 80042b2:	3301      	adds	r3, #1
 80042b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b6:	e002      	b.n	80042be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042be:	4b38      	ldr	r3, [pc, #224]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ca:	d102      	bne.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d1f2      	bne.n	80042b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042d2:	4b33      	ldr	r3, [pc, #204]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042de:	d158      	bne.n	8004392 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e057      	b.n	8004394 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042e4:	4b2e      	ldr	r3, [pc, #184]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042ea:	4a2d      	ldr	r2, [pc, #180]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80042f4:	e04d      	b.n	8004392 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042fc:	d141      	bne.n	8004382 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042fe:	4b28      	ldr	r3, [pc, #160]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004306:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800430a:	d131      	bne.n	8004370 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800430c:	4b24      	ldr	r3, [pc, #144]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800430e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004312:	4a23      	ldr	r2, [pc, #140]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004314:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004318:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800431c:	4b20      	ldr	r3, [pc, #128]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004324:	4a1e      	ldr	r2, [pc, #120]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800432a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800432c:	4b1d      	ldr	r3, [pc, #116]	; (80043a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2232      	movs	r2, #50	; 0x32
 8004332:	fb02 f303 	mul.w	r3, r2, r3
 8004336:	4a1c      	ldr	r2, [pc, #112]	; (80043a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004338:	fba2 2303 	umull	r2, r3, r2, r3
 800433c:	0c9b      	lsrs	r3, r3, #18
 800433e:	3301      	adds	r3, #1
 8004340:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004342:	e002      	b.n	800434a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	3b01      	subs	r3, #1
 8004348:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434a:	4b15      	ldr	r3, [pc, #84]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004352:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004356:	d102      	bne.n	800435e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f2      	bne.n	8004344 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800435e:	4b10      	ldr	r3, [pc, #64]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800436a:	d112      	bne.n	8004392 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e011      	b.n	8004394 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004370:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004376:	4a0a      	ldr	r2, [pc, #40]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800437c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004380:	e007      	b.n	8004392 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004382:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800438a:	4a05      	ldr	r2, [pc, #20]	; (80043a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004390:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40007000 	.word	0x40007000
 80043a4:	20000000 	.word	0x20000000
 80043a8:	431bde83 	.word	0x431bde83

080043ac <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80043b0:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	4a04      	ldr	r2, [pc, #16]	; (80043c8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80043b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043ba:	6053      	str	r3, [r2, #4]
}
 80043bc:	bf00      	nop
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40007000 	.word	0x40007000

080043cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b088      	sub	sp, #32
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d102      	bne.n	80043e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f000 bc16 	b.w	8004c0c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043e0:	4ba0      	ldr	r3, [pc, #640]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 030c 	and.w	r3, r3, #12
 80043e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043ea:	4b9e      	ldr	r3, [pc, #632]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80e4 	beq.w	80045ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d007      	beq.n	8004418 <HAL_RCC_OscConfig+0x4c>
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	2b0c      	cmp	r3, #12
 800440c:	f040 808b 	bne.w	8004526 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	2b01      	cmp	r3, #1
 8004414:	f040 8087 	bne.w	8004526 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004418:	4b92      	ldr	r3, [pc, #584]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d005      	beq.n	8004430 <HAL_RCC_OscConfig+0x64>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e3ed      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a1a      	ldr	r2, [r3, #32]
 8004434:	4b8b      	ldr	r3, [pc, #556]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d004      	beq.n	800444a <HAL_RCC_OscConfig+0x7e>
 8004440:	4b88      	ldr	r3, [pc, #544]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004448:	e005      	b.n	8004456 <HAL_RCC_OscConfig+0x8a>
 800444a:	4b86      	ldr	r3, [pc, #536]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800444c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004450:	091b      	lsrs	r3, r3, #4
 8004452:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004456:	4293      	cmp	r3, r2
 8004458:	d223      	bcs.n	80044a2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fdfc 	bl	800505c <RCC_SetFlashLatencyFromMSIRange>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e3ce      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800446e:	4b7d      	ldr	r3, [pc, #500]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7c      	ldr	r2, [pc, #496]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004474:	f043 0308 	orr.w	r3, r3, #8
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	4b7a      	ldr	r3, [pc, #488]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	4977      	ldr	r1, [pc, #476]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004488:	4313      	orrs	r3, r2
 800448a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800448c:	4b75      	ldr	r3, [pc, #468]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	021b      	lsls	r3, r3, #8
 800449a:	4972      	ldr	r1, [pc, #456]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800449c:	4313      	orrs	r3, r2
 800449e:	604b      	str	r3, [r1, #4]
 80044a0:	e025      	b.n	80044ee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044a2:	4b70      	ldr	r3, [pc, #448]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a6f      	ldr	r2, [pc, #444]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044a8:	f043 0308 	orr.w	r3, r3, #8
 80044ac:	6013      	str	r3, [r2, #0]
 80044ae:	4b6d      	ldr	r3, [pc, #436]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	496a      	ldr	r1, [pc, #424]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044c0:	4b68      	ldr	r3, [pc, #416]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	4965      	ldr	r1, [pc, #404]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fdbc 	bl	800505c <RCC_SetFlashLatencyFromMSIRange>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e38e      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044ee:	f000 fcbf 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 80044f2:	4602      	mov	r2, r0
 80044f4:	4b5b      	ldr	r3, [pc, #364]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	091b      	lsrs	r3, r3, #4
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	495a      	ldr	r1, [pc, #360]	; (8004668 <HAL_RCC_OscConfig+0x29c>)
 8004500:	5ccb      	ldrb	r3, [r1, r3]
 8004502:	f003 031f 	and.w	r3, r3, #31
 8004506:	fa22 f303 	lsr.w	r3, r2, r3
 800450a:	4a58      	ldr	r2, [pc, #352]	; (800466c <HAL_RCC_OscConfig+0x2a0>)
 800450c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800450e:	4b58      	ldr	r3, [pc, #352]	; (8004670 <HAL_RCC_OscConfig+0x2a4>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f7fd fb3a 	bl	8001b8c <HAL_InitTick>
 8004518:	4603      	mov	r3, r0
 800451a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d052      	beq.n	80045c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	e372      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d032      	beq.n	8004594 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800452e:	4b4d      	ldr	r3, [pc, #308]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a4c      	ldr	r2, [pc, #304]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800453a:	f7fe fa85 	bl	8002a48 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004542:	f7fe fa81 	bl	8002a48 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e35b      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004554:	4b43      	ldr	r3, [pc, #268]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0f0      	beq.n	8004542 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004560:	4b40      	ldr	r3, [pc, #256]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a3f      	ldr	r2, [pc, #252]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004566:	f043 0308 	orr.w	r3, r3, #8
 800456a:	6013      	str	r3, [r2, #0]
 800456c:	4b3d      	ldr	r3, [pc, #244]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	493a      	ldr	r1, [pc, #232]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800457a:	4313      	orrs	r3, r2
 800457c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800457e:	4b39      	ldr	r3, [pc, #228]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	69db      	ldr	r3, [r3, #28]
 800458a:	021b      	lsls	r3, r3, #8
 800458c:	4935      	ldr	r1, [pc, #212]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800458e:	4313      	orrs	r3, r2
 8004590:	604b      	str	r3, [r1, #4]
 8004592:	e01a      	b.n	80045ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004594:	4b33      	ldr	r3, [pc, #204]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a32      	ldr	r2, [pc, #200]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800459a:	f023 0301 	bic.w	r3, r3, #1
 800459e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045a0:	f7fe fa52 	bl	8002a48 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045a8:	f7fe fa4e 	bl	8002a48 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e328      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045ba:	4b2a      	ldr	r3, [pc, #168]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1f0      	bne.n	80045a8 <HAL_RCC_OscConfig+0x1dc>
 80045c6:	e000      	b.n	80045ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d073      	beq.n	80046be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d005      	beq.n	80045e8 <HAL_RCC_OscConfig+0x21c>
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2b0c      	cmp	r3, #12
 80045e0:	d10e      	bne.n	8004600 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	2b03      	cmp	r3, #3
 80045e6:	d10b      	bne.n	8004600 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e8:	4b1e      	ldr	r3, [pc, #120]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d063      	beq.n	80046bc <HAL_RCC_OscConfig+0x2f0>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d15f      	bne.n	80046bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e305      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004608:	d106      	bne.n	8004618 <HAL_RCC_OscConfig+0x24c>
 800460a:	4b16      	ldr	r3, [pc, #88]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a15      	ldr	r2, [pc, #84]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	e01d      	b.n	8004654 <HAL_RCC_OscConfig+0x288>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004620:	d10c      	bne.n	800463c <HAL_RCC_OscConfig+0x270>
 8004622:	4b10      	ldr	r3, [pc, #64]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a0f      	ldr	r2, [pc, #60]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	4b0d      	ldr	r3, [pc, #52]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a0c      	ldr	r2, [pc, #48]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	e00b      	b.n	8004654 <HAL_RCC_OscConfig+0x288>
 800463c:	4b09      	ldr	r3, [pc, #36]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a08      	ldr	r2, [pc, #32]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 8004642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004646:	6013      	str	r3, [r2, #0]
 8004648:	4b06      	ldr	r3, [pc, #24]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a05      	ldr	r2, [pc, #20]	; (8004664 <HAL_RCC_OscConfig+0x298>)
 800464e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01b      	beq.n	8004694 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465c:	f7fe f9f4 	bl	8002a48 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004662:	e010      	b.n	8004686 <HAL_RCC_OscConfig+0x2ba>
 8004664:	40021000 	.word	0x40021000
 8004668:	0800f948 	.word	0x0800f948
 800466c:	20000000 	.word	0x20000000
 8004670:	20000134 	.word	0x20000134
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004674:	f7fe f9e8 	bl	8002a48 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b64      	cmp	r3, #100	; 0x64
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e2c2      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004686:	4baf      	ldr	r3, [pc, #700]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0x2a8>
 8004692:	e014      	b.n	80046be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7fe f9d8 	bl	8002a48 <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800469c:	f7fe f9d4 	bl	8002a48 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b64      	cmp	r3, #100	; 0x64
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e2ae      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ae:	4ba5      	ldr	r3, [pc, #660]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f0      	bne.n	800469c <HAL_RCC_OscConfig+0x2d0>
 80046ba:	e000      	b.n	80046be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d060      	beq.n	800478c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	2b04      	cmp	r3, #4
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_OscConfig+0x310>
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	2b0c      	cmp	r3, #12
 80046d4:	d119      	bne.n	800470a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d116      	bne.n	800470a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046dc:	4b99      	ldr	r3, [pc, #612]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <HAL_RCC_OscConfig+0x328>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e28b      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f4:	4b93      	ldr	r3, [pc, #588]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	061b      	lsls	r3, r3, #24
 8004702:	4990      	ldr	r1, [pc, #576]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004704:	4313      	orrs	r3, r2
 8004706:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004708:	e040      	b.n	800478c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d023      	beq.n	800475a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004712:	4b8c      	ldr	r3, [pc, #560]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a8b      	ldr	r2, [pc, #556]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800471c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471e:	f7fe f993 	bl	8002a48 <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004724:	e008      	b.n	8004738 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004726:	f7fe f98f 	bl	8002a48 <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e269      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004738:	4b82      	ldr	r3, [pc, #520]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f0      	beq.n	8004726 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004744:	4b7f      	ldr	r3, [pc, #508]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	061b      	lsls	r3, r3, #24
 8004752:	497c      	ldr	r1, [pc, #496]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004754:	4313      	orrs	r3, r2
 8004756:	604b      	str	r3, [r1, #4]
 8004758:	e018      	b.n	800478c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800475a:	4b7a      	ldr	r3, [pc, #488]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a79      	ldr	r2, [pc, #484]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004766:	f7fe f96f 	bl	8002a48 <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800476c:	e008      	b.n	8004780 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800476e:	f7fe f96b 	bl	8002a48 <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d901      	bls.n	8004780 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e245      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004780:	4b70      	ldr	r3, [pc, #448]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f0      	bne.n	800476e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0308 	and.w	r3, r3, #8
 8004794:	2b00      	cmp	r3, #0
 8004796:	d03c      	beq.n	8004812 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01c      	beq.n	80047da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a0:	4b68      	ldr	r3, [pc, #416]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80047a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a6:	4a67      	ldr	r2, [pc, #412]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80047a8:	f043 0301 	orr.w	r3, r3, #1
 80047ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b0:	f7fe f94a 	bl	8002a48 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047b8:	f7fe f946 	bl	8002a48 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e220      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047ca:	4b5e      	ldr	r3, [pc, #376]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80047cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d0ef      	beq.n	80047b8 <HAL_RCC_OscConfig+0x3ec>
 80047d8:	e01b      	b.n	8004812 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047da:	4b5a      	ldr	r3, [pc, #360]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80047dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047e0:	4a58      	ldr	r2, [pc, #352]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80047e2:	f023 0301 	bic.w	r3, r3, #1
 80047e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ea:	f7fe f92d 	bl	8002a48 <HAL_GetTick>
 80047ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047f0:	e008      	b.n	8004804 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f2:	f7fe f929 	bl	8002a48 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d901      	bls.n	8004804 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e203      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004804:	4b4f      	ldr	r3, [pc, #316]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004806:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1ef      	bne.n	80047f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0304 	and.w	r3, r3, #4
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 80a6 	beq.w	800496c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004820:	2300      	movs	r3, #0
 8004822:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004824:	4b47      	ldr	r3, [pc, #284]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10d      	bne.n	800484c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004830:	4b44      	ldr	r3, [pc, #272]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004834:	4a43      	ldr	r2, [pc, #268]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800483a:	6593      	str	r3, [r2, #88]	; 0x58
 800483c:	4b41      	ldr	r3, [pc, #260]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004844:	60bb      	str	r3, [r7, #8]
 8004846:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004848:	2301      	movs	r3, #1
 800484a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800484c:	4b3e      	ldr	r3, [pc, #248]	; (8004948 <HAL_RCC_OscConfig+0x57c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004854:	2b00      	cmp	r3, #0
 8004856:	d118      	bne.n	800488a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004858:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <HAL_RCC_OscConfig+0x57c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a3a      	ldr	r2, [pc, #232]	; (8004948 <HAL_RCC_OscConfig+0x57c>)
 800485e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004862:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004864:	f7fe f8f0 	bl	8002a48 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800486c:	f7fe f8ec 	bl	8002a48 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e1c6      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800487e:	4b32      	ldr	r3, [pc, #200]	; (8004948 <HAL_RCC_OscConfig+0x57c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004886:	2b00      	cmp	r3, #0
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d108      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4d8>
 8004892:	4b2c      	ldr	r3, [pc, #176]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004898:	4a2a      	ldr	r2, [pc, #168]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 800489a:	f043 0301 	orr.w	r3, r3, #1
 800489e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048a2:	e024      	b.n	80048ee <HAL_RCC_OscConfig+0x522>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	2b05      	cmp	r3, #5
 80048aa:	d110      	bne.n	80048ce <HAL_RCC_OscConfig+0x502>
 80048ac:	4b25      	ldr	r3, [pc, #148]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b2:	4a24      	ldr	r2, [pc, #144]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048b4:	f043 0304 	orr.w	r3, r3, #4
 80048b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048bc:	4b21      	ldr	r3, [pc, #132]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c2:	4a20      	ldr	r2, [pc, #128]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048c4:	f043 0301 	orr.w	r3, r3, #1
 80048c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048cc:	e00f      	b.n	80048ee <HAL_RCC_OscConfig+0x522>
 80048ce:	4b1d      	ldr	r3, [pc, #116]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d4:	4a1b      	ldr	r2, [pc, #108]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048d6:	f023 0301 	bic.w	r3, r3, #1
 80048da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048de:	4b19      	ldr	r3, [pc, #100]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e4:	4a17      	ldr	r2, [pc, #92]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 80048e6:	f023 0304 	bic.w	r3, r3, #4
 80048ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d016      	beq.n	8004924 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f6:	f7fe f8a7 	bl	8002a48 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048fc:	e00a      	b.n	8004914 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048fe:	f7fe f8a3 	bl	8002a48 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	f241 3288 	movw	r2, #5000	; 0x1388
 800490c:	4293      	cmp	r3, r2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e17b      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004914:	4b0b      	ldr	r3, [pc, #44]	; (8004944 <HAL_RCC_OscConfig+0x578>)
 8004916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d0ed      	beq.n	80048fe <HAL_RCC_OscConfig+0x532>
 8004922:	e01a      	b.n	800495a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004924:	f7fe f890 	bl	8002a48 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800492a:	e00f      	b.n	800494c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492c:	f7fe f88c 	bl	8002a48 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	f241 3288 	movw	r2, #5000	; 0x1388
 800493a:	4293      	cmp	r3, r2
 800493c:	d906      	bls.n	800494c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e164      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
 8004942:	bf00      	nop
 8004944:	40021000 	.word	0x40021000
 8004948:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800494c:	4ba8      	ldr	r3, [pc, #672]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 800494e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1e8      	bne.n	800492c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800495a:	7ffb      	ldrb	r3, [r7, #31]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d105      	bne.n	800496c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004960:	4ba3      	ldr	r3, [pc, #652]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004964:	4aa2      	ldr	r2, [pc, #648]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004966:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800496a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d03c      	beq.n	80049f2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497c:	2b00      	cmp	r3, #0
 800497e:	d01c      	beq.n	80049ba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004980:	4b9b      	ldr	r3, [pc, #620]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004982:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004986:	4a9a      	ldr	r2, [pc, #616]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004988:	f043 0301 	orr.w	r3, r3, #1
 800498c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fe f85a 	bl	8002a48 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004998:	f7fe f856 	bl	8002a48 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e130      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049aa:	4b91      	ldr	r3, [pc, #580]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 80049ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0ef      	beq.n	8004998 <HAL_RCC_OscConfig+0x5cc>
 80049b8:	e01b      	b.n	80049f2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049ba:	4b8d      	ldr	r3, [pc, #564]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 80049bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049c0:	4a8b      	ldr	r2, [pc, #556]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 80049c2:	f023 0301 	bic.w	r3, r3, #1
 80049c6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ca:	f7fe f83d 	bl	8002a48 <HAL_GetTick>
 80049ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049d0:	e008      	b.n	80049e4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049d2:	f7fe f839 	bl	8002a48 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e113      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049e4:	4b82      	ldr	r3, [pc, #520]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 80049e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1ef      	bne.n	80049d2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 8107 	beq.w	8004c0a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	f040 80cb 	bne.w	8004b9c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a06:	4b7a      	ldr	r3, [pc, #488]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	f003 0203 	and.w	r2, r3, #3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d12c      	bne.n	8004a74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	3b01      	subs	r3, #1
 8004a26:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d123      	bne.n	8004a74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a36:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d11b      	bne.n	8004a74 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a46:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d113      	bne.n	8004a74 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a56:	085b      	lsrs	r3, r3, #1
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d109      	bne.n	8004a74 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	085b      	lsrs	r3, r3, #1
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d06d      	beq.n	8004b50 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	2b0c      	cmp	r3, #12
 8004a78:	d068      	beq.n	8004b4c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a7a:	4b5d      	ldr	r3, [pc, #372]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d105      	bne.n	8004a92 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a86:	4b5a      	ldr	r3, [pc, #360]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e0ba      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a96:	4b56      	ldr	r3, [pc, #344]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a55      	ldr	r2, [pc, #340]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004a9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004aa0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004aa2:	f7fd ffd1 	bl	8002a48 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aaa:	f7fd ffcd 	bl	8002a48 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e0a7      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004abc:	4b4c      	ldr	r3, [pc, #304]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1f0      	bne.n	8004aaa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ac8:	4b49      	ldr	r3, [pc, #292]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	4b49      	ldr	r3, [pc, #292]	; (8004bf4 <HAL_RCC_OscConfig+0x828>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ad8:	3a01      	subs	r2, #1
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	4311      	orrs	r1, r2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ae2:	0212      	lsls	r2, r2, #8
 8004ae4:	4311      	orrs	r1, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004aea:	0852      	lsrs	r2, r2, #1
 8004aec:	3a01      	subs	r2, #1
 8004aee:	0552      	lsls	r2, r2, #21
 8004af0:	4311      	orrs	r1, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004af6:	0852      	lsrs	r2, r2, #1
 8004af8:	3a01      	subs	r2, #1
 8004afa:	0652      	lsls	r2, r2, #25
 8004afc:	4311      	orrs	r1, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b02:	06d2      	lsls	r2, r2, #27
 8004b04:	430a      	orrs	r2, r1
 8004b06:	493a      	ldr	r1, [pc, #232]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b0c:	4b38      	ldr	r3, [pc, #224]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a37      	ldr	r2, [pc, #220]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b18:	4b35      	ldr	r3, [pc, #212]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	4a34      	ldr	r2, [pc, #208]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b24:	f7fd ff90 	bl	8002a48 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b2c:	f7fd ff8c 	bl	8002a48 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e066      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b3e:	4b2c      	ldr	r3, [pc, #176]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b4a:	e05e      	b.n	8004c0a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e05d      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b50:	4b27      	ldr	r3, [pc, #156]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d156      	bne.n	8004c0a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b5c:	4b24      	ldr	r3, [pc, #144]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a23      	ldr	r2, [pc, #140]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b68:	4b21      	ldr	r3, [pc, #132]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4a20      	ldr	r2, [pc, #128]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b74:	f7fd ff68 	bl	8002a48 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7c:	f7fd ff64 	bl	8002a48 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e03e      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b8e:	4b18      	ldr	r3, [pc, #96]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x7b0>
 8004b9a:	e036      	b.n	8004c0a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	2b0c      	cmp	r3, #12
 8004ba0:	d031      	beq.n	8004c06 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba2:	4b13      	ldr	r3, [pc, #76]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a12      	ldr	r2, [pc, #72]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004ba8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004bae:	4b10      	ldr	r3, [pc, #64]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d105      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004bba:	4b0d      	ldr	r3, [pc, #52]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a0c      	ldr	r2, [pc, #48]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004bc0:	f023 0303 	bic.w	r3, r3, #3
 8004bc4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004bc6:	4b0a      	ldr	r3, [pc, #40]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	4a09      	ldr	r2, [pc, #36]	; (8004bf0 <HAL_RCC_OscConfig+0x824>)
 8004bcc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd6:	f7fd ff37 	bl	8002a48 <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bdc:	e00c      	b.n	8004bf8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bde:	f7fd ff33 	bl	8002a48 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d905      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e00d      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf8:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <HAL_RCC_OscConfig+0x848>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1ec      	bne.n	8004bde <HAL_RCC_OscConfig+0x812>
 8004c04:	e001      	b.n	8004c0a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3720      	adds	r7, #32
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40021000 	.word	0x40021000

08004c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c22:	2300      	movs	r3, #0
 8004c24:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e10f      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c30:	4b89      	ldr	r3, [pc, #548]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d910      	bls.n	8004c60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3e:	4b86      	ldr	r3, [pc, #536]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 020f 	bic.w	r2, r3, #15
 8004c46:	4984      	ldr	r1, [pc, #528]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b82      	ldr	r3, [pc, #520]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e0f7      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 8089 	beq.w	8004d80 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	2b03      	cmp	r3, #3
 8004c74:	d133      	bne.n	8004cde <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c76:	4b79      	ldr	r3, [pc, #484]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e0e4      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004c86:	f000 fa43 	bl	8005110 <RCC_GetSysClockFreqFromPLLSource>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	4a74      	ldr	r2, [pc, #464]	; (8004e60 <HAL_RCC_ClockConfig+0x248>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d955      	bls.n	8004d3e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004c92:	4b72      	ldr	r3, [pc, #456]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10a      	bne.n	8004cb4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c9e:	4b6f      	ldr	r3, [pc, #444]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ca6:	4a6d      	ldr	r2, [pc, #436]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004cae:	2380      	movs	r3, #128	; 0x80
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	e044      	b.n	8004d3e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d03e      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x126>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d13a      	bne.n	8004d3e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cc8:	4b64      	ldr	r3, [pc, #400]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cd0:	4a62      	ldr	r2, [pc, #392]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cd6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004cd8:	2380      	movs	r3, #128	; 0x80
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	e02f      	b.n	8004d3e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d107      	bne.n	8004cf6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ce6:	4b5d      	ldr	r3, [pc, #372]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d115      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e0ac      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d107      	bne.n	8004d0e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cfe:	4b57      	ldr	r3, [pc, #348]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e0a0      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d0e:	4b53      	ldr	r3, [pc, #332]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e098      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004d1e:	f000 f8a7 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8004d22:	4603      	mov	r3, r0
 8004d24:	4a4e      	ldr	r2, [pc, #312]	; (8004e60 <HAL_RCC_ClockConfig+0x248>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d909      	bls.n	8004d3e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d2a:	4b4c      	ldr	r3, [pc, #304]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d32:	4a4a      	ldr	r2, [pc, #296]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d38:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004d3a:	2380      	movs	r3, #128	; 0x80
 8004d3c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d3e:	4b47      	ldr	r3, [pc, #284]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f023 0203 	bic.w	r2, r3, #3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	4944      	ldr	r1, [pc, #272]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d50:	f7fd fe7a 	bl	8002a48 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d56:	e00a      	b.n	8004d6e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d58:	f7fd fe76 	bl	8002a48 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e070      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d6e:	4b3b      	ldr	r3, [pc, #236]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f003 020c 	and.w	r2, r3, #12
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d1eb      	bne.n	8004d58 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d009      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d8c:	4b33      	ldr	r3, [pc, #204]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	4930      	ldr	r1, [pc, #192]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	608b      	str	r3, [r1, #8]
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	2b80      	cmp	r3, #128	; 0x80
 8004da4:	d105      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004da6:	4b2d      	ldr	r3, [pc, #180]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	4a2c      	ldr	r2, [pc, #176]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004dac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004db0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004db2:	4b29      	ldr	r3, [pc, #164]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d210      	bcs.n	8004de2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc0:	4b25      	ldr	r3, [pc, #148]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f023 020f 	bic.w	r2, r3, #15
 8004dc8:	4923      	ldr	r1, [pc, #140]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd0:	4b21      	ldr	r3, [pc, #132]	; (8004e58 <HAL_RCC_ClockConfig+0x240>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 030f 	and.w	r3, r3, #15
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d001      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e036      	b.n	8004e50 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0304 	and.w	r3, r3, #4
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d008      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dee:	4b1b      	ldr	r3, [pc, #108]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	4918      	ldr	r1, [pc, #96]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0308 	and.w	r3, r3, #8
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d009      	beq.n	8004e20 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e0c:	4b13      	ldr	r3, [pc, #76]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	4910      	ldr	r1, [pc, #64]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e20:	f000 f826 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8004e24:	4602      	mov	r2, r0
 8004e26:	4b0d      	ldr	r3, [pc, #52]	; (8004e5c <HAL_RCC_ClockConfig+0x244>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	091b      	lsrs	r3, r3, #4
 8004e2c:	f003 030f 	and.w	r3, r3, #15
 8004e30:	490c      	ldr	r1, [pc, #48]	; (8004e64 <HAL_RCC_ClockConfig+0x24c>)
 8004e32:	5ccb      	ldrb	r3, [r1, r3]
 8004e34:	f003 031f 	and.w	r3, r3, #31
 8004e38:	fa22 f303 	lsr.w	r3, r2, r3
 8004e3c:	4a0a      	ldr	r2, [pc, #40]	; (8004e68 <HAL_RCC_ClockConfig+0x250>)
 8004e3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e40:	4b0a      	ldr	r3, [pc, #40]	; (8004e6c <HAL_RCC_ClockConfig+0x254>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7fc fea1 	bl	8001b8c <HAL_InitTick>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	73fb      	strb	r3, [r7, #15]

  return status;
 8004e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	40022000 	.word	0x40022000
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	04c4b400 	.word	0x04c4b400
 8004e64:	0800f948 	.word	0x0800f948
 8004e68:	20000000 	.word	0x20000000
 8004e6c:	20000134 	.word	0x20000134

08004e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b089      	sub	sp, #36	; 0x24
 8004e74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	61fb      	str	r3, [r7, #28]
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e7e:	4b3e      	ldr	r3, [pc, #248]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 030c 	and.w	r3, r3, #12
 8004e86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e88:	4b3b      	ldr	r3, [pc, #236]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d005      	beq.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x34>
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	2b0c      	cmp	r3, #12
 8004e9c:	d121      	bne.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d11e      	bne.n	8004ee2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ea4:	4b34      	ldr	r3, [pc, #208]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d107      	bne.n	8004ec0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004eb0:	4b31      	ldr	r3, [pc, #196]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004eb6:	0a1b      	lsrs	r3, r3, #8
 8004eb8:	f003 030f 	and.w	r3, r3, #15
 8004ebc:	61fb      	str	r3, [r7, #28]
 8004ebe:	e005      	b.n	8004ecc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ec0:	4b2d      	ldr	r3, [pc, #180]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	091b      	lsrs	r3, r3, #4
 8004ec6:	f003 030f 	and.w	r3, r3, #15
 8004eca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ecc:	4a2b      	ldr	r2, [pc, #172]	; (8004f7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ed4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10d      	bne.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ee0:	e00a      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	2b04      	cmp	r3, #4
 8004ee6:	d102      	bne.n	8004eee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ee8:	4b25      	ldr	r3, [pc, #148]	; (8004f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8004eea:	61bb      	str	r3, [r7, #24]
 8004eec:	e004      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b08      	cmp	r3, #8
 8004ef2:	d101      	bne.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ef4:	4b23      	ldr	r3, [pc, #140]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ef6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d134      	bne.n	8004f68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004efe:	4b1e      	ldr	r3, [pc, #120]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d003      	beq.n	8004f16 <HAL_RCC_GetSysClockFreq+0xa6>
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d003      	beq.n	8004f1c <HAL_RCC_GetSysClockFreq+0xac>
 8004f14:	e005      	b.n	8004f22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f16:	4b1a      	ldr	r3, [pc, #104]	; (8004f80 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f18:	617b      	str	r3, [r7, #20]
      break;
 8004f1a:	e005      	b.n	8004f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f1c:	4b19      	ldr	r3, [pc, #100]	; (8004f84 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f1e:	617b      	str	r3, [r7, #20]
      break;
 8004f20:	e002      	b.n	8004f28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	617b      	str	r3, [r7, #20]
      break;
 8004f26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f28:	4b13      	ldr	r3, [pc, #76]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	091b      	lsrs	r3, r3, #4
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	3301      	adds	r3, #1
 8004f34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f36:	4b10      	ldr	r3, [pc, #64]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	fb02 f203 	mul.w	r2, r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	0e5b      	lsrs	r3, r3, #25
 8004f54:	f003 0303 	and.w	r3, r3, #3
 8004f58:	3301      	adds	r3, #1
 8004f5a:	005b      	lsls	r3, r3, #1
 8004f5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f68:	69bb      	ldr	r3, [r7, #24]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3724      	adds	r7, #36	; 0x24
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	0800f960 	.word	0x0800f960
 8004f80:	00f42400 	.word	0x00f42400
 8004f84:	007a1200 	.word	0x007a1200

08004f88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f8c:	4b03      	ldr	r3, [pc, #12]	; (8004f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	20000000 	.word	0x20000000

08004fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fa4:	f7ff fff0 	bl	8004f88 <HAL_RCC_GetHCLKFreq>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	4b06      	ldr	r3, [pc, #24]	; (8004fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	0a1b      	lsrs	r3, r3, #8
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	4904      	ldr	r1, [pc, #16]	; (8004fc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fb6:	5ccb      	ldrb	r3, [r1, r3]
 8004fb8:	f003 031f 	and.w	r3, r3, #31
 8004fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	0800f958 	.word	0x0800f958

08004fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004fd0:	f7ff ffda 	bl	8004f88 <HAL_RCC_GetHCLKFreq>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	4b06      	ldr	r3, [pc, #24]	; (8004ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	0adb      	lsrs	r3, r3, #11
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	4904      	ldr	r1, [pc, #16]	; (8004ff4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004fe2:	5ccb      	ldrb	r3, [r1, r3]
 8004fe4:	f003 031f 	and.w	r3, r3, #31
 8004fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	0800f958 	.word	0x0800f958

08004ff8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	220f      	movs	r2, #15
 8005006:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005008:	4b12      	ldr	r3, [pc, #72]	; (8005054 <HAL_RCC_GetClockConfig+0x5c>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 0203 	and.w	r2, r3, #3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005014:	4b0f      	ldr	r3, [pc, #60]	; (8005054 <HAL_RCC_GetClockConfig+0x5c>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005020:	4b0c      	ldr	r3, [pc, #48]	; (8005054 <HAL_RCC_GetClockConfig+0x5c>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800502c:	4b09      	ldr	r3, [pc, #36]	; (8005054 <HAL_RCC_GetClockConfig+0x5c>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	08db      	lsrs	r3, r3, #3
 8005032:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800503a:	4b07      	ldr	r3, [pc, #28]	; (8005058 <HAL_RCC_GetClockConfig+0x60>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 020f 	and.w	r2, r3, #15
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	601a      	str	r2, [r3, #0]
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40021000 	.word	0x40021000
 8005058:	40022000 	.word	0x40022000

0800505c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005064:	2300      	movs	r3, #0
 8005066:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005068:	4b27      	ldr	r3, [pc, #156]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800506a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005074:	f7ff f8d6 	bl	8004224 <HAL_PWREx_GetVoltageRange>
 8005078:	6178      	str	r0, [r7, #20]
 800507a:	e014      	b.n	80050a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800507c:	4b22      	ldr	r3, [pc, #136]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800507e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005080:	4a21      	ldr	r2, [pc, #132]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005086:	6593      	str	r3, [r2, #88]	; 0x58
 8005088:	4b1f      	ldr	r3, [pc, #124]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800508a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800508c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005094:	f7ff f8c6 	bl	8004224 <HAL_PWREx_GetVoltageRange>
 8005098:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800509a:	4b1b      	ldr	r3, [pc, #108]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800509c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509e:	4a1a      	ldr	r2, [pc, #104]	; (8005108 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050ac:	d10b      	bne.n	80050c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2b80      	cmp	r3, #128	; 0x80
 80050b2:	d913      	bls.n	80050dc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2ba0      	cmp	r3, #160	; 0xa0
 80050b8:	d902      	bls.n	80050c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050ba:	2302      	movs	r3, #2
 80050bc:	613b      	str	r3, [r7, #16]
 80050be:	e00d      	b.n	80050dc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050c0:	2301      	movs	r3, #1
 80050c2:	613b      	str	r3, [r7, #16]
 80050c4:	e00a      	b.n	80050dc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b7f      	cmp	r3, #127	; 0x7f
 80050ca:	d902      	bls.n	80050d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80050cc:	2302      	movs	r3, #2
 80050ce:	613b      	str	r3, [r7, #16]
 80050d0:	e004      	b.n	80050dc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b70      	cmp	r3, #112	; 0x70
 80050d6:	d101      	bne.n	80050dc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050d8:	2301      	movs	r3, #1
 80050da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050dc:	4b0b      	ldr	r3, [pc, #44]	; (800510c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f023 020f 	bic.w	r2, r3, #15
 80050e4:	4909      	ldr	r1, [pc, #36]	; (800510c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050ec:	4b07      	ldr	r3, [pc, #28]	; (800510c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 030f 	and.w	r3, r3, #15
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d001      	beq.n	80050fe <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e000      	b.n	8005100 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	40021000 	.word	0x40021000
 800510c:	40022000 	.word	0x40022000

08005110 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800511a:	4b2d      	ldr	r3, [pc, #180]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f003 0303 	and.w	r3, r3, #3
 8005122:	2b01      	cmp	r3, #1
 8005124:	d118      	bne.n	8005158 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005126:	4b2a      	ldr	r3, [pc, #168]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0308 	and.w	r3, r3, #8
 800512e:	2b00      	cmp	r3, #0
 8005130:	d107      	bne.n	8005142 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005132:	4b27      	ldr	r3, [pc, #156]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005134:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005138:	0a1b      	lsrs	r3, r3, #8
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	617b      	str	r3, [r7, #20]
 8005140:	e005      	b.n	800514e <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005142:	4b23      	ldr	r3, [pc, #140]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	091b      	lsrs	r3, r3, #4
 8005148:	f003 030f 	and.w	r3, r3, #15
 800514c:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800514e:	4a21      	ldr	r2, [pc, #132]	; (80051d4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005156:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005158:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	f003 0303 	and.w	r3, r3, #3
 8005160:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d003      	beq.n	8005170 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2b03      	cmp	r3, #3
 800516c:	d003      	beq.n	8005176 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800516e:	e005      	b.n	800517c <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005170:	4b19      	ldr	r3, [pc, #100]	; (80051d8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005172:	613b      	str	r3, [r7, #16]
    break;
 8005174:	e005      	b.n	8005182 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005176:	4b19      	ldr	r3, [pc, #100]	; (80051dc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005178:	613b      	str	r3, [r7, #16]
    break;
 800517a:	e002      	b.n	8005182 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	613b      	str	r3, [r7, #16]
    break;
 8005180:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005182:	4b13      	ldr	r3, [pc, #76]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	3301      	adds	r3, #1
 800518e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005190:	4b0f      	ldr	r3, [pc, #60]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	0a1b      	lsrs	r3, r3, #8
 8005196:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	fb02 f203 	mul.w	r2, r2, r3
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051a8:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	0e5b      	lsrs	r3, r3, #25
 80051ae:	f003 0303 	and.w	r3, r3, #3
 80051b2:	3301      	adds	r3, #1
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80051c2:	683b      	ldr	r3, [r7, #0]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	371c      	adds	r7, #28
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	40021000 	.word	0x40021000
 80051d4:	0800f960 	.word	0x0800f960
 80051d8:	00f42400 	.word	0x00f42400
 80051dc:	007a1200 	.word	0x007a1200

080051e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051e8:	2300      	movs	r3, #0
 80051ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051ec:	2300      	movs	r3, #0
 80051ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d040      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005200:	2b80      	cmp	r3, #128	; 0x80
 8005202:	d02a      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005204:	2b80      	cmp	r3, #128	; 0x80
 8005206:	d825      	bhi.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005208:	2b60      	cmp	r3, #96	; 0x60
 800520a:	d026      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800520c:	2b60      	cmp	r3, #96	; 0x60
 800520e:	d821      	bhi.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005210:	2b40      	cmp	r3, #64	; 0x40
 8005212:	d006      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005214:	2b40      	cmp	r3, #64	; 0x40
 8005216:	d81d      	bhi.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005218:	2b00      	cmp	r3, #0
 800521a:	d009      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800521c:	2b20      	cmp	r3, #32
 800521e:	d010      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005220:	e018      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005222:	4b89      	ldr	r3, [pc, #548]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	4a88      	ldr	r2, [pc, #544]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800522c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800522e:	e015      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3304      	adds	r3, #4
 8005234:	2100      	movs	r1, #0
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fb02 	bl	8005840 <RCCEx_PLLSAI1_Config>
 800523c:	4603      	mov	r3, r0
 800523e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005240:	e00c      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	3320      	adds	r3, #32
 8005246:	2100      	movs	r1, #0
 8005248:	4618      	mov	r0, r3
 800524a:	f000 fbed 	bl	8005a28 <RCCEx_PLLSAI2_Config>
 800524e:	4603      	mov	r3, r0
 8005250:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005252:	e003      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	74fb      	strb	r3, [r7, #19]
      break;
 8005258:	e000      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800525a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800525c:	7cfb      	ldrb	r3, [r7, #19]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d10b      	bne.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005262:	4b79      	ldr	r3, [pc, #484]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005264:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005268:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005270:	4975      	ldr	r1, [pc, #468]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005278:	e001      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800527a:	7cfb      	ldrb	r3, [r7, #19]
 800527c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d047      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005292:	d030      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005294:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005298:	d82a      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800529a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800529e:	d02a      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052a4:	d824      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052aa:	d008      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0xde>
 80052ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052b0:	d81e      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80052b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ba:	d010      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80052bc:	e018      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052be:	4b62      	ldr	r3, [pc, #392]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	4a61      	ldr	r2, [pc, #388]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052c8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052ca:	e015      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3304      	adds	r3, #4
 80052d0:	2100      	movs	r1, #0
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 fab4 	bl	8005840 <RCCEx_PLLSAI1_Config>
 80052d8:	4603      	mov	r3, r0
 80052da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052dc:	e00c      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	3320      	adds	r3, #32
 80052e2:	2100      	movs	r1, #0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fb9f 	bl	8005a28 <RCCEx_PLLSAI2_Config>
 80052ea:	4603      	mov	r3, r0
 80052ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052ee:	e003      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	74fb      	strb	r3, [r7, #19]
      break;
 80052f4:	e000      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80052f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052f8:	7cfb      	ldrb	r3, [r7, #19]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10b      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80052fe:	4b52      	ldr	r3, [pc, #328]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005300:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005304:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800530c:	494e      	ldr	r1, [pc, #312]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800530e:	4313      	orrs	r3, r2
 8005310:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005314:	e001      	b.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005316:	7cfb      	ldrb	r3, [r7, #19]
 8005318:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 809f 	beq.w	8005466 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005328:	2300      	movs	r3, #0
 800532a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800532c:	4b46      	ldr	r3, [pc, #280]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800532e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800533c:	2300      	movs	r3, #0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00d      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005342:	4b41      	ldr	r3, [pc, #260]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005346:	4a40      	ldr	r2, [pc, #256]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800534c:	6593      	str	r3, [r2, #88]	; 0x58
 800534e:	4b3e      	ldr	r3, [pc, #248]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005356:	60bb      	str	r3, [r7, #8]
 8005358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800535a:	2301      	movs	r3, #1
 800535c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800535e:	4b3b      	ldr	r3, [pc, #236]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a3a      	ldr	r2, [pc, #232]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005368:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800536a:	f7fd fb6d 	bl	8002a48 <HAL_GetTick>
 800536e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005370:	e009      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005372:	f7fd fb69 	bl	8002a48 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d902      	bls.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	74fb      	strb	r3, [r7, #19]
        break;
 8005384:	e005      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005386:	4b31      	ldr	r3, [pc, #196]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0ef      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005392:	7cfb      	ldrb	r3, [r7, #19]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d15b      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005398:	4b2b      	ldr	r3, [pc, #172]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800539a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800539e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053a2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d01f      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d019      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053b6:	4b24      	ldr	r3, [pc, #144]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053c2:	4b21      	ldr	r3, [pc, #132]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053c8:	4a1f      	ldr	r2, [pc, #124]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053d2:	4b1d      	ldr	r3, [pc, #116]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d8:	4a1b      	ldr	r2, [pc, #108]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053e2:	4a19      	ldr	r2, [pc, #100]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d016      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fd fb28 	bl	8002a48 <HAL_GetTick>
 80053f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053fa:	e00b      	b.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053fc:	f7fd fb24 	bl	8002a48 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	f241 3288 	movw	r2, #5000	; 0x1388
 800540a:	4293      	cmp	r3, r2
 800540c:	d902      	bls.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	74fb      	strb	r3, [r7, #19]
            break;
 8005412:	e006      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005414:	4b0c      	ldr	r3, [pc, #48]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d0ec      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005422:	7cfb      	ldrb	r3, [r7, #19]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10c      	bne.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005428:	4b07      	ldr	r3, [pc, #28]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800542a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800542e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005438:	4903      	ldr	r1, [pc, #12]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800543a:	4313      	orrs	r3, r2
 800543c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005440:	e008      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005442:	7cfb      	ldrb	r3, [r7, #19]
 8005444:	74bb      	strb	r3, [r7, #18]
 8005446:	e005      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005448:	40021000 	.word	0x40021000
 800544c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005454:	7c7b      	ldrb	r3, [r7, #17]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d105      	bne.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800545a:	4ba0      	ldr	r3, [pc, #640]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800545c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800545e:	4a9f      	ldr	r2, [pc, #636]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005464:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005472:	4b9a      	ldr	r3, [pc, #616]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005478:	f023 0203 	bic.w	r2, r3, #3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005480:	4996      	ldr	r1, [pc, #600]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005482:	4313      	orrs	r3, r2
 8005484:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0302 	and.w	r3, r3, #2
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00a      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005494:	4b91      	ldr	r3, [pc, #580]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549a:	f023 020c 	bic.w	r2, r3, #12
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a2:	498e      	ldr	r1, [pc, #568]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0304 	and.w	r3, r3, #4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054b6:	4b89      	ldr	r3, [pc, #548]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c4:	4985      	ldr	r1, [pc, #532]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00a      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054d8:	4b80      	ldr	r3, [pc, #512]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e6:	497d      	ldr	r1, [pc, #500]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0310 	and.w	r3, r3, #16
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054fa:	4b78      	ldr	r3, [pc, #480]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005500:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005508:	4974      	ldr	r1, [pc, #464]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800550a:	4313      	orrs	r3, r2
 800550c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0320 	and.w	r3, r3, #32
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00a      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800551c:	4b6f      	ldr	r3, [pc, #444]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800551e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005522:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800552a:	496c      	ldr	r1, [pc, #432]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800552c:	4313      	orrs	r3, r2
 800552e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800553e:	4b67      	ldr	r3, [pc, #412]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005544:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800554c:	4963      	ldr	r1, [pc, #396]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800554e:	4313      	orrs	r3, r2
 8005550:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00a      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005560:	4b5e      	ldr	r3, [pc, #376]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005566:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800556e:	495b      	ldr	r1, [pc, #364]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005570:	4313      	orrs	r3, r2
 8005572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005582:	4b56      	ldr	r3, [pc, #344]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005588:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005590:	4952      	ldr	r1, [pc, #328]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005592:	4313      	orrs	r3, r2
 8005594:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00a      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055a4:	4b4d      	ldr	r3, [pc, #308]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b2:	494a      	ldr	r1, [pc, #296]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055c6:	4b45      	ldr	r3, [pc, #276]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d4:	4941      	ldr	r1, [pc, #260]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00a      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055e8:	4b3c      	ldr	r3, [pc, #240]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80055ee:	f023 0203 	bic.w	r2, r3, #3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055f6:	4939      	ldr	r1, [pc, #228]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055f8:	4313      	orrs	r3, r2
 80055fa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d028      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800560a:	4b34      	ldr	r3, [pc, #208]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800560c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005610:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005618:	4930      	ldr	r1, [pc, #192]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005628:	d106      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800562a:	4b2c      	ldr	r3, [pc, #176]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	4a2b      	ldr	r2, [pc, #172]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005634:	60d3      	str	r3, [r2, #12]
 8005636:	e011      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800563c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005640:	d10c      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3304      	adds	r3, #4
 8005646:	2101      	movs	r1, #1
 8005648:	4618      	mov	r0, r3
 800564a:	f000 f8f9 	bl	8005840 <RCCEx_PLLSAI1_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005652:	7cfb      	ldrb	r3, [r7, #19]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005658:	7cfb      	ldrb	r3, [r7, #19]
 800565a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d04d      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800566c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005670:	d108      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005674:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005678:	4a18      	ldr	r2, [pc, #96]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800567a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800567e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005682:	e012      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005684:	4b15      	ldr	r3, [pc, #84]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005686:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800568a:	4a14      	ldr	r2, [pc, #80]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800568c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005690:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005694:	4b11      	ldr	r3, [pc, #68]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056a2:	490e      	ldr	r1, [pc, #56]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056b2:	d106      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056b4:	4b09      	ldr	r3, [pc, #36]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	4a08      	ldr	r2, [pc, #32]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056be:	60d3      	str	r3, [r2, #12]
 80056c0:	e020      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056ca:	d109      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056cc:	4b03      	ldr	r3, [pc, #12]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	4a02      	ldr	r2, [pc, #8]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d6:	60d3      	str	r3, [r2, #12]
 80056d8:	e014      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80056da:	bf00      	nop
 80056dc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80056e8:	d10c      	bne.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	3304      	adds	r3, #4
 80056ee:	2101      	movs	r1, #1
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 f8a5 	bl	8005840 <RCCEx_PLLSAI1_Config>
 80056f6:	4603      	mov	r3, r0
 80056f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056fa:	7cfb      	ldrb	r3, [r7, #19]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005700:	7cfb      	ldrb	r3, [r7, #19]
 8005702:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d028      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005710:	4b4a      	ldr	r3, [pc, #296]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005716:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800571e:	4947      	ldr	r1, [pc, #284]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005720:	4313      	orrs	r3, r2
 8005722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800572a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800572e:	d106      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005730:	4b42      	ldr	r3, [pc, #264]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	4a41      	ldr	r2, [pc, #260]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005736:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800573a:	60d3      	str	r3, [r2, #12]
 800573c:	e011      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005742:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005746:	d10c      	bne.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3304      	adds	r3, #4
 800574c:	2101      	movs	r1, #1
 800574e:	4618      	mov	r0, r3
 8005750:	f000 f876 	bl	8005840 <RCCEx_PLLSAI1_Config>
 8005754:	4603      	mov	r3, r0
 8005756:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005758:	7cfb      	ldrb	r3, [r7, #19]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800575e:	7cfb      	ldrb	r3, [r7, #19]
 8005760:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d01e      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800576e:	4b33      	ldr	r3, [pc, #204]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005774:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800577e:	492f      	ldr	r1, [pc, #188]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800578c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005790:	d10c      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	3304      	adds	r3, #4
 8005796:	2102      	movs	r1, #2
 8005798:	4618      	mov	r0, r3
 800579a:	f000 f851 	bl	8005840 <RCCEx_PLLSAI1_Config>
 800579e:	4603      	mov	r3, r0
 80057a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057a2:	7cfb      	ldrb	r3, [r7, #19]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d001      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80057a8:	7cfb      	ldrb	r3, [r7, #19]
 80057aa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00b      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057b8:	4b20      	ldr	r3, [pc, #128]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057be:	f023 0204 	bic.w	r2, r3, #4
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057c8:	491c      	ldr	r1, [pc, #112]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00b      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80057dc:	4b17      	ldr	r3, [pc, #92]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057e2:	f023 0218 	bic.w	r2, r3, #24
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ec:	4913      	ldr	r1, [pc, #76]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d017      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005800:	4b0e      	ldr	r3, [pc, #56]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005802:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005806:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005810:	490a      	ldr	r1, [pc, #40]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005812:	4313      	orrs	r3, r2
 8005814:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800581e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005822:	d105      	bne.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005824:	4b05      	ldr	r3, [pc, #20]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	4a04      	ldr	r2, [pc, #16]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800582a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800582e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005830:	7cbb      	ldrb	r3, [r7, #18]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	40021000 	.word	0x40021000

08005840 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800584a:	2300      	movs	r3, #0
 800584c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800584e:	4b72      	ldr	r3, [pc, #456]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00e      	beq.n	8005878 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800585a:	4b6f      	ldr	r3, [pc, #444]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f003 0203 	and.w	r2, r3, #3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	429a      	cmp	r2, r3
 8005868:	d103      	bne.n	8005872 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
       ||
 800586e:	2b00      	cmp	r3, #0
 8005870:	d142      	bne.n	80058f8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	73fb      	strb	r3, [r7, #15]
 8005876:	e03f      	b.n	80058f8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b03      	cmp	r3, #3
 800587e:	d018      	beq.n	80058b2 <RCCEx_PLLSAI1_Config+0x72>
 8005880:	2b03      	cmp	r3, #3
 8005882:	d825      	bhi.n	80058d0 <RCCEx_PLLSAI1_Config+0x90>
 8005884:	2b01      	cmp	r3, #1
 8005886:	d002      	beq.n	800588e <RCCEx_PLLSAI1_Config+0x4e>
 8005888:	2b02      	cmp	r3, #2
 800588a:	d009      	beq.n	80058a0 <RCCEx_PLLSAI1_Config+0x60>
 800588c:	e020      	b.n	80058d0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800588e:	4b62      	ldr	r3, [pc, #392]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0302 	and.w	r3, r3, #2
 8005896:	2b00      	cmp	r3, #0
 8005898:	d11d      	bne.n	80058d6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800589e:	e01a      	b.n	80058d6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058a0:	4b5d      	ldr	r3, [pc, #372]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d116      	bne.n	80058da <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058b0:	e013      	b.n	80058da <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058b2:	4b59      	ldr	r3, [pc, #356]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10f      	bne.n	80058de <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058be:	4b56      	ldr	r3, [pc, #344]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d109      	bne.n	80058de <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058ce:	e006      	b.n	80058de <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	73fb      	strb	r3, [r7, #15]
      break;
 80058d4:	e004      	b.n	80058e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058d6:	bf00      	nop
 80058d8:	e002      	b.n	80058e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058da:	bf00      	nop
 80058dc:	e000      	b.n	80058e0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80058de:	bf00      	nop
    }

    if(status == HAL_OK)
 80058e0:	7bfb      	ldrb	r3, [r7, #15]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d108      	bne.n	80058f8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80058e6:	4b4c      	ldr	r3, [pc, #304]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	f023 0203 	bic.w	r2, r3, #3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4949      	ldr	r1, [pc, #292]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80058f8:	7bfb      	ldrb	r3, [r7, #15]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	f040 8086 	bne.w	8005a0c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005900:	4b45      	ldr	r3, [pc, #276]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a44      	ldr	r2, [pc, #272]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005906:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800590a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800590c:	f7fd f89c 	bl	8002a48 <HAL_GetTick>
 8005910:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005912:	e009      	b.n	8005928 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005914:	f7fd f898 	bl	8002a48 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b02      	cmp	r3, #2
 8005920:	d902      	bls.n	8005928 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	73fb      	strb	r3, [r7, #15]
        break;
 8005926:	e005      	b.n	8005934 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005928:	4b3b      	ldr	r3, [pc, #236]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d1ef      	bne.n	8005914 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d168      	bne.n	8005a0c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d113      	bne.n	8005968 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005940:	4b35      	ldr	r3, [pc, #212]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005942:	691a      	ldr	r2, [r3, #16]
 8005944:	4b35      	ldr	r3, [pc, #212]	; (8005a1c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005946:	4013      	ands	r3, r2
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6892      	ldr	r2, [r2, #8]
 800594c:	0211      	lsls	r1, r2, #8
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	68d2      	ldr	r2, [r2, #12]
 8005952:	06d2      	lsls	r2, r2, #27
 8005954:	4311      	orrs	r1, r2
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	6852      	ldr	r2, [r2, #4]
 800595a:	3a01      	subs	r2, #1
 800595c:	0112      	lsls	r2, r2, #4
 800595e:	430a      	orrs	r2, r1
 8005960:	492d      	ldr	r1, [pc, #180]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005962:	4313      	orrs	r3, r2
 8005964:	610b      	str	r3, [r1, #16]
 8005966:	e02d      	b.n	80059c4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d115      	bne.n	800599a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800596e:	4b2a      	ldr	r3, [pc, #168]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005970:	691a      	ldr	r2, [r3, #16]
 8005972:	4b2b      	ldr	r3, [pc, #172]	; (8005a20 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005974:	4013      	ands	r3, r2
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	6892      	ldr	r2, [r2, #8]
 800597a:	0211      	lsls	r1, r2, #8
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6912      	ldr	r2, [r2, #16]
 8005980:	0852      	lsrs	r2, r2, #1
 8005982:	3a01      	subs	r2, #1
 8005984:	0552      	lsls	r2, r2, #21
 8005986:	4311      	orrs	r1, r2
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	6852      	ldr	r2, [r2, #4]
 800598c:	3a01      	subs	r2, #1
 800598e:	0112      	lsls	r2, r2, #4
 8005990:	430a      	orrs	r2, r1
 8005992:	4921      	ldr	r1, [pc, #132]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005994:	4313      	orrs	r3, r2
 8005996:	610b      	str	r3, [r1, #16]
 8005998:	e014      	b.n	80059c4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800599a:	4b1f      	ldr	r3, [pc, #124]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	4b21      	ldr	r3, [pc, #132]	; (8005a24 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	6892      	ldr	r2, [r2, #8]
 80059a6:	0211      	lsls	r1, r2, #8
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6952      	ldr	r2, [r2, #20]
 80059ac:	0852      	lsrs	r2, r2, #1
 80059ae:	3a01      	subs	r2, #1
 80059b0:	0652      	lsls	r2, r2, #25
 80059b2:	4311      	orrs	r1, r2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6852      	ldr	r2, [r2, #4]
 80059b8:	3a01      	subs	r2, #1
 80059ba:	0112      	lsls	r2, r2, #4
 80059bc:	430a      	orrs	r2, r1
 80059be:	4916      	ldr	r1, [pc, #88]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80059c4:	4b14      	ldr	r3, [pc, #80]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a13      	ldr	r2, [pc, #76]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80059ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d0:	f7fd f83a 	bl	8002a48 <HAL_GetTick>
 80059d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80059d6:	e009      	b.n	80059ec <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059d8:	f7fd f836 	bl	8002a48 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d902      	bls.n	80059ec <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	73fb      	strb	r3, [r7, #15]
          break;
 80059ea:	e005      	b.n	80059f8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80059ec:	4b0a      	ldr	r3, [pc, #40]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0ef      	beq.n	80059d8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80059f8:	7bfb      	ldrb	r3, [r7, #15]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80059fe:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a00:	691a      	ldr	r2, [r3, #16]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	4904      	ldr	r1, [pc, #16]	; (8005a18 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	07ff800f 	.word	0x07ff800f
 8005a20:	ff9f800f 	.word	0xff9f800f
 8005a24:	f9ff800f 	.word	0xf9ff800f

08005a28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a32:	2300      	movs	r3, #0
 8005a34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a36:	4b72      	ldr	r3, [pc, #456]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f003 0303 	and.w	r3, r3, #3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00e      	beq.n	8005a60 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005a42:	4b6f      	ldr	r3, [pc, #444]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f003 0203 	and.w	r2, r3, #3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d103      	bne.n	8005a5a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
       ||
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d142      	bne.n	8005ae0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	73fb      	strb	r3, [r7, #15]
 8005a5e:	e03f      	b.n	8005ae0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d018      	beq.n	8005a9a <RCCEx_PLLSAI2_Config+0x72>
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d825      	bhi.n	8005ab8 <RCCEx_PLLSAI2_Config+0x90>
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d002      	beq.n	8005a76 <RCCEx_PLLSAI2_Config+0x4e>
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d009      	beq.n	8005a88 <RCCEx_PLLSAI2_Config+0x60>
 8005a74:	e020      	b.n	8005ab8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a76:	4b62      	ldr	r3, [pc, #392]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d11d      	bne.n	8005abe <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a86:	e01a      	b.n	8005abe <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a88:	4b5d      	ldr	r3, [pc, #372]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d116      	bne.n	8005ac2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a98:	e013      	b.n	8005ac2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a9a:	4b59      	ldr	r3, [pc, #356]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10f      	bne.n	8005ac6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005aa6:	4b56      	ldr	r3, [pc, #344]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d109      	bne.n	8005ac6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ab6:	e006      	b.n	8005ac6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	73fb      	strb	r3, [r7, #15]
      break;
 8005abc:	e004      	b.n	8005ac8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005abe:	bf00      	nop
 8005ac0:	e002      	b.n	8005ac8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005ac2:	bf00      	nop
 8005ac4:	e000      	b.n	8005ac8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005ac6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d108      	bne.n	8005ae0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005ace:	4b4c      	ldr	r3, [pc, #304]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f023 0203 	bic.w	r2, r3, #3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4949      	ldr	r1, [pc, #292]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f040 8086 	bne.w	8005bf4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ae8:	4b45      	ldr	r3, [pc, #276]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a44      	ldr	r2, [pc, #272]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005af2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005af4:	f7fc ffa8 	bl	8002a48 <HAL_GetTick>
 8005af8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005afa:	e009      	b.n	8005b10 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005afc:	f7fc ffa4 	bl	8002a48 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d902      	bls.n	8005b10 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	73fb      	strb	r3, [r7, #15]
        break;
 8005b0e:	e005      	b.n	8005b1c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b10:	4b3b      	ldr	r3, [pc, #236]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1ef      	bne.n	8005afc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005b1c:	7bfb      	ldrb	r3, [r7, #15]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d168      	bne.n	8005bf4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d113      	bne.n	8005b50 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b28:	4b35      	ldr	r3, [pc, #212]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b2a:	695a      	ldr	r2, [r3, #20]
 8005b2c:	4b35      	ldr	r3, [pc, #212]	; (8005c04 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6892      	ldr	r2, [r2, #8]
 8005b34:	0211      	lsls	r1, r2, #8
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	68d2      	ldr	r2, [r2, #12]
 8005b3a:	06d2      	lsls	r2, r2, #27
 8005b3c:	4311      	orrs	r1, r2
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6852      	ldr	r2, [r2, #4]
 8005b42:	3a01      	subs	r2, #1
 8005b44:	0112      	lsls	r2, r2, #4
 8005b46:	430a      	orrs	r2, r1
 8005b48:	492d      	ldr	r1, [pc, #180]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	614b      	str	r3, [r1, #20]
 8005b4e:	e02d      	b.n	8005bac <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d115      	bne.n	8005b82 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b56:	4b2a      	ldr	r3, [pc, #168]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b58:	695a      	ldr	r2, [r3, #20]
 8005b5a:	4b2b      	ldr	r3, [pc, #172]	; (8005c08 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	6892      	ldr	r2, [r2, #8]
 8005b62:	0211      	lsls	r1, r2, #8
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	6912      	ldr	r2, [r2, #16]
 8005b68:	0852      	lsrs	r2, r2, #1
 8005b6a:	3a01      	subs	r2, #1
 8005b6c:	0552      	lsls	r2, r2, #21
 8005b6e:	4311      	orrs	r1, r2
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6852      	ldr	r2, [r2, #4]
 8005b74:	3a01      	subs	r2, #1
 8005b76:	0112      	lsls	r2, r2, #4
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	4921      	ldr	r1, [pc, #132]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	614b      	str	r3, [r1, #20]
 8005b80:	e014      	b.n	8005bac <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b82:	4b1f      	ldr	r3, [pc, #124]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	4b21      	ldr	r3, [pc, #132]	; (8005c0c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	6892      	ldr	r2, [r2, #8]
 8005b8e:	0211      	lsls	r1, r2, #8
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6952      	ldr	r2, [r2, #20]
 8005b94:	0852      	lsrs	r2, r2, #1
 8005b96:	3a01      	subs	r2, #1
 8005b98:	0652      	lsls	r2, r2, #25
 8005b9a:	4311      	orrs	r1, r2
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6852      	ldr	r2, [r2, #4]
 8005ba0:	3a01      	subs	r2, #1
 8005ba2:	0112      	lsls	r2, r2, #4
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	4916      	ldr	r1, [pc, #88]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005bac:	4b14      	ldr	r3, [pc, #80]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a13      	ldr	r2, [pc, #76]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb8:	f7fc ff46 	bl	8002a48 <HAL_GetTick>
 8005bbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005bbe:	e009      	b.n	8005bd4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005bc0:	f7fc ff42 	bl	8002a48 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d902      	bls.n	8005bd4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	73fb      	strb	r3, [r7, #15]
          break;
 8005bd2:	e005      	b.n	8005be0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005bd4:	4b0a      	ldr	r3, [pc, #40]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d0ef      	beq.n	8005bc0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d106      	bne.n	8005bf4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005be6:	4b06      	ldr	r3, [pc, #24]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005be8:	695a      	ldr	r2, [r3, #20]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	4904      	ldr	r1, [pc, #16]	; (8005c00 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	40021000 	.word	0x40021000
 8005c04:	07ff800f 	.word	0x07ff800f
 8005c08:	ff9f800f 	.word	0xff9f800f
 8005c0c:	f9ff800f 	.word	0xf9ff800f

08005c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e049      	b.n	8005cb6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d106      	bne.n	8005c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f841 	bl	8005cbe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3304      	adds	r3, #4
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4610      	mov	r0, r2
 8005c50:	f000 f9f8 	bl	8006044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3708      	adds	r7, #8
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005cc6:	bf00      	nop
 8005cc8:	370c      	adds	r7, #12
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
	...

08005cd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d001      	beq.n	8005cec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e04f      	b.n	8005d8c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0201 	orr.w	r2, r2, #1
 8005d02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a23      	ldr	r2, [pc, #140]	; (8005d98 <HAL_TIM_Base_Start_IT+0xc4>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d01d      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d16:	d018      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a1f      	ldr	r2, [pc, #124]	; (8005d9c <HAL_TIM_Base_Start_IT+0xc8>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d013      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1e      	ldr	r2, [pc, #120]	; (8005da0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d00e      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1c      	ldr	r2, [pc, #112]	; (8005da4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d009      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a1b      	ldr	r2, [pc, #108]	; (8005da8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d004      	beq.n	8005d4a <HAL_TIM_Base_Start_IT+0x76>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a19      	ldr	r2, [pc, #100]	; (8005dac <HAL_TIM_Base_Start_IT+0xd8>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d115      	bne.n	8005d76 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	4b17      	ldr	r3, [pc, #92]	; (8005db0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2b06      	cmp	r3, #6
 8005d5a:	d015      	beq.n	8005d88 <HAL_TIM_Base_Start_IT+0xb4>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d62:	d011      	beq.n	8005d88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0201 	orr.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d74:	e008      	b.n	8005d88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f042 0201 	orr.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]
 8005d86:	e000      	b.n	8005d8a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	40012c00 	.word	0x40012c00
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40013400 	.word	0x40013400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	00010007 	.word	0x00010007

08005db4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d122      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d11b      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0202 	mvn.w	r2, #2
 8005de0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	f003 0303 	and.w	r3, r3, #3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f905 	bl	8006006 <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f8f7 	bl	8005ff2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f908 	bl	800601a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d122      	bne.n	8005e64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d11b      	bne.n	8005e64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0204 	mvn.w	r2, #4
 8005e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d003      	beq.n	8005e52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f8db 	bl	8006006 <HAL_TIM_IC_CaptureCallback>
 8005e50:	e005      	b.n	8005e5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f8cd 	bl	8005ff2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f8de 	bl	800601a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d122      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b08      	cmp	r3, #8
 8005e7e:	d11b      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0208 	mvn.w	r2, #8
 8005e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2204      	movs	r2, #4
 8005e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f8b1 	bl	8006006 <HAL_TIM_IC_CaptureCallback>
 8005ea4:	e005      	b.n	8005eb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f8a3 	bl	8005ff2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f8b4 	bl	800601a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b10      	cmp	r3, #16
 8005ec4:	d122      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f003 0310 	and.w	r3, r3, #16
 8005ed0:	2b10      	cmp	r3, #16
 8005ed2:	d11b      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0210 	mvn.w	r2, #16
 8005edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2208      	movs	r2, #8
 8005ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d003      	beq.n	8005efa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f887 	bl	8006006 <HAL_TIM_IC_CaptureCallback>
 8005ef8:	e005      	b.n	8005f06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f879 	bl	8005ff2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 f88a 	bl	800601a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d10e      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d107      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f06f 0201 	mvn.w	r2, #1
 8005f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7fb fc36 	bl	80017a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f42:	2b80      	cmp	r3, #128	; 0x80
 8005f44:	d10e      	bne.n	8005f64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f50:	2b80      	cmp	r3, #128	; 0x80
 8005f52:	d107      	bne.n	8005f64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f914 	bl	800618c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f72:	d10e      	bne.n	8005f92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f7e:	2b80      	cmp	r3, #128	; 0x80
 8005f80:	d107      	bne.n	8005f92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 f907 	bl	80061a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9c:	2b40      	cmp	r3, #64	; 0x40
 8005f9e:	d10e      	bne.n	8005fbe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005faa:	2b40      	cmp	r3, #64	; 0x40
 8005fac:	d107      	bne.n	8005fbe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 f838 	bl	800602e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	f003 0320 	and.w	r3, r3, #32
 8005fc8:	2b20      	cmp	r3, #32
 8005fca:	d10e      	bne.n	8005fea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f003 0320 	and.w	r3, r3, #32
 8005fd6:	2b20      	cmp	r3, #32
 8005fd8:	d107      	bne.n	8005fea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f06f 0220 	mvn.w	r2, #32
 8005fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 f8c7 	bl	8006178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fea:	bf00      	nop
 8005fec:	3708      	adds	r7, #8
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}

08005ff2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006022:	bf00      	nop
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800602e:	b480      	push	{r7}
 8006030:	b083      	sub	sp, #12
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006036:	bf00      	nop
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a40      	ldr	r2, [pc, #256]	; (8006158 <TIM_Base_SetConfig+0x114>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d013      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006062:	d00f      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a3d      	ldr	r2, [pc, #244]	; (800615c <TIM_Base_SetConfig+0x118>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d00b      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a3c      	ldr	r2, [pc, #240]	; (8006160 <TIM_Base_SetConfig+0x11c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d007      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a3b      	ldr	r2, [pc, #236]	; (8006164 <TIM_Base_SetConfig+0x120>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_Base_SetConfig+0x40>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a3a      	ldr	r2, [pc, #232]	; (8006168 <TIM_Base_SetConfig+0x124>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d108      	bne.n	8006096 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a2f      	ldr	r2, [pc, #188]	; (8006158 <TIM_Base_SetConfig+0x114>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d01f      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a4:	d01b      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a2c      	ldr	r2, [pc, #176]	; (800615c <TIM_Base_SetConfig+0x118>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d017      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a2b      	ldr	r2, [pc, #172]	; (8006160 <TIM_Base_SetConfig+0x11c>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d013      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a2a      	ldr	r2, [pc, #168]	; (8006164 <TIM_Base_SetConfig+0x120>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d00f      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a29      	ldr	r2, [pc, #164]	; (8006168 <TIM_Base_SetConfig+0x124>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d00b      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a28      	ldr	r2, [pc, #160]	; (800616c <TIM_Base_SetConfig+0x128>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d007      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a27      	ldr	r2, [pc, #156]	; (8006170 <TIM_Base_SetConfig+0x12c>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d003      	beq.n	80060de <TIM_Base_SetConfig+0x9a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a26      	ldr	r2, [pc, #152]	; (8006174 <TIM_Base_SetConfig+0x130>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d108      	bne.n	80060f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	695b      	ldr	r3, [r3, #20]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a10      	ldr	r2, [pc, #64]	; (8006158 <TIM_Base_SetConfig+0x114>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d00f      	beq.n	800613c <TIM_Base_SetConfig+0xf8>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a12      	ldr	r2, [pc, #72]	; (8006168 <TIM_Base_SetConfig+0x124>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00b      	beq.n	800613c <TIM_Base_SetConfig+0xf8>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a11      	ldr	r2, [pc, #68]	; (800616c <TIM_Base_SetConfig+0x128>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d007      	beq.n	800613c <TIM_Base_SetConfig+0xf8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a10      	ldr	r2, [pc, #64]	; (8006170 <TIM_Base_SetConfig+0x12c>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d003      	beq.n	800613c <TIM_Base_SetConfig+0xf8>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a0f      	ldr	r2, [pc, #60]	; (8006174 <TIM_Base_SetConfig+0x130>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d103      	bne.n	8006144 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	691a      	ldr	r2, [r3, #16]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	615a      	str	r2, [r3, #20]
}
 800614a:	bf00      	nop
 800614c:	3714      	adds	r7, #20
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	40012c00 	.word	0x40012c00
 800615c:	40000400 	.word	0x40000400
 8006160:	40000800 	.word	0x40000800
 8006164:	40000c00 	.word	0x40000c00
 8006168:	40013400 	.word	0x40013400
 800616c:	40014000 	.word	0x40014000
 8006170:	40014400 	.word	0x40014400
 8006174:	40014800 	.word	0x40014800

08006178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e042      	b.n	800624c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d106      	bne.n	80061de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f7fb fc0b 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2224      	movs	r2, #36	; 0x24
 80061e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f022 0201 	bic.w	r2, r2, #1
 80061f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fbae 	bl	8006958 <UART_SetConfig>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d101      	bne.n	8006206 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	e022      	b.n	800624c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 fe6c 	bl	8006eec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006222:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006232:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0201 	orr.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 fef3 	bl	8007030 <UART_CheckIdleState>
 800624a:	4603      	mov	r3, r0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3708      	adds	r7, #8
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08a      	sub	sp, #40	; 0x28
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	603b      	str	r3, [r7, #0]
 8006260:	4613      	mov	r3, r2
 8006262:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800626a:	2b20      	cmp	r3, #32
 800626c:	f040 8084 	bne.w	8006378 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d002      	beq.n	800627c <HAL_UART_Transmit+0x28>
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e07c      	b.n	800637a <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006286:	2b01      	cmp	r3, #1
 8006288:	d101      	bne.n	800628e <HAL_UART_Transmit+0x3a>
 800628a:	2302      	movs	r3, #2
 800628c:	e075      	b.n	800637a <HAL_UART_Transmit+0x126>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2221      	movs	r2, #33	; 0x21
 80062a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062a6:	f7fc fbcf 	bl	8002a48 <HAL_GetTick>
 80062aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	88fa      	ldrh	r2, [r7, #6]
 80062b0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	88fa      	ldrh	r2, [r7, #6]
 80062b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062c4:	d108      	bne.n	80062d8 <HAL_UART_Transmit+0x84>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d104      	bne.n	80062d8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	61bb      	str	r3, [r7, #24]
 80062d6:	e003      	b.n	80062e0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062dc:	2300      	movs	r3, #0
 80062de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80062e8:	e02d      	b.n	8006346 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2200      	movs	r2, #0
 80062f2:	2180      	movs	r1, #128	; 0x80
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 fee6 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e03a      	b.n	800637a <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10b      	bne.n	8006322 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	881a      	ldrh	r2, [r3, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006316:	b292      	uxth	r2, r2
 8006318:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	3302      	adds	r3, #2
 800631e:	61bb      	str	r3, [r7, #24]
 8006320:	e008      	b.n	8006334 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	781a      	ldrb	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	b292      	uxth	r2, r2
 800632c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	3301      	adds	r3, #1
 8006332:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800633a:	b29b      	uxth	r3, r3
 800633c:	3b01      	subs	r3, #1
 800633e:	b29a      	uxth	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800634c:	b29b      	uxth	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1cb      	bne.n	80062ea <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	9300      	str	r3, [sp, #0]
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2200      	movs	r2, #0
 800635a:	2140      	movs	r1, #64	; 0x40
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 feb2 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e006      	b.n	800637a <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2220      	movs	r2, #32
 8006370:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006374:	2300      	movs	r3, #0
 8006376:	e000      	b.n	800637a <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006378:	2302      	movs	r3, #2
  }
}
 800637a:	4618      	mov	r0, r3
 800637c:	3720      	adds	r7, #32
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
	...

08006384 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	4613      	mov	r3, r2
 8006390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006398:	2b20      	cmp	r3, #32
 800639a:	d131      	bne.n	8006400 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d002      	beq.n	80063a8 <HAL_UART_Receive_IT+0x24>
 80063a2:	88fb      	ldrh	r3, [r7, #6]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d101      	bne.n	80063ac <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e02a      	b.n	8006402 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d101      	bne.n	80063ba <HAL_UART_Receive_IT+0x36>
 80063b6:	2302      	movs	r3, #2
 80063b8:	e023      	b.n	8006402 <HAL_UART_Receive_IT+0x7e>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a0f      	ldr	r2, [pc, #60]	; (800640c <HAL_UART_Receive_IT+0x88>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00e      	beq.n	80063f0 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d007      	beq.n	80063f0 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80063ee:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 80063f0:	88fb      	ldrh	r3, [r7, #6]
 80063f2:	461a      	mov	r2, r3
 80063f4:	68b9      	ldr	r1, [r7, #8]
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 fee6 	bl	80071c8 <UART_Start_Receive_IT>
 80063fc:	4603      	mov	r3, r0
 80063fe:	e000      	b.n	8006402 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006400:	2302      	movs	r3, #2
  }
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	40008000 	.word	0x40008000

08006410 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006424:	2b20      	cmp	r3, #32
 8006426:	d131      	bne.n	800648c <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_UART_Receive_DMA+0x24>
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e02a      	b.n	800648e <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <HAL_UART_Receive_DMA+0x36>
 8006442:	2302      	movs	r3, #2
 8006444:	e023      	b.n	800648e <HAL_UART_Receive_DMA+0x7e>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a0f      	ldr	r2, [pc, #60]	; (8006498 <HAL_UART_Receive_DMA+0x88>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d00e      	beq.n	800647c <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d007      	beq.n	800647c <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800647a:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800647c:	88fb      	ldrh	r3, [r7, #6]
 800647e:	461a      	mov	r2, r3
 8006480:	68b9      	ldr	r1, [r7, #8]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 ff5e 	bl	8007344 <UART_Start_Receive_DMA>
 8006488:	4603      	mov	r3, r0
 800648a:	e000      	b.n	800648e <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800648c:	2302      	movs	r3, #2
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	40008000 	.word	0x40008000

0800649c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064bc:	69fa      	ldr	r2, [r7, #28]
 80064be:	f640 030f 	movw	r3, #2063	; 0x80f
 80064c2:	4013      	ands	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d118      	bne.n	80064fe <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d013      	beq.n	80064fe <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d104      	bne.n	80064ea <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_UART_IRQHandler+0x62>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 81fb 	beq.w	80068ea <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	4798      	blx	r3
      }
      return;
 80064fc:	e1f5      	b.n	80068ea <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 80ef 	beq.w	80066e4 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4b73      	ldr	r3, [pc, #460]	; (80066d8 <HAL_UART_IRQHandler+0x23c>)
 800650a:	4013      	ands	r3, r2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	4b72      	ldr	r3, [pc, #456]	; (80066dc <HAL_UART_IRQHandler+0x240>)
 8006514:	4013      	ands	r3, r2
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80e4 	beq.w	80066e4 <HAL_UART_IRQHandler+0x248>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d010      	beq.n	8006548 <HAL_UART_IRQHandler+0xac>
 8006526:	69bb      	ldr	r3, [r7, #24]
 8006528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00b      	beq.n	8006548 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2201      	movs	r2, #1
 8006536:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800653e:	f043 0201 	orr.w	r2, r3, #1
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006548:	69fb      	ldr	r3, [r7, #28]
 800654a:	f003 0302 	and.w	r3, r3, #2
 800654e:	2b00      	cmp	r3, #0
 8006550:	d010      	beq.n	8006574 <HAL_UART_IRQHandler+0xd8>
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00b      	beq.n	8006574 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2202      	movs	r2, #2
 8006562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800656a:	f043 0204 	orr.w	r2, r3, #4
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	f003 0304 	and.w	r3, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	d010      	beq.n	80065a0 <HAL_UART_IRQHandler+0x104>
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00b      	beq.n	80065a0 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2204      	movs	r2, #4
 800658e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006596:	f043 0202 	orr.w	r2, r3, #2
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d015      	beq.n	80065d6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	f003 0320 	and.w	r3, r3, #32
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d104      	bne.n	80065be <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	4b48      	ldr	r3, [pc, #288]	; (80066d8 <HAL_UART_IRQHandler+0x23c>)
 80065b8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00b      	beq.n	80065d6 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2208      	movs	r2, #8
 80065c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065cc:	f043 0208 	orr.w	r2, r3, #8
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d011      	beq.n	8006604 <HAL_UART_IRQHandler+0x168>
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00c      	beq.n	8006604 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065fa:	f043 0220 	orr.w	r2, r3, #32
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 816f 	beq.w	80068ee <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d011      	beq.n	800663e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	f003 0320 	and.w	r3, r3, #32
 8006620:	2b00      	cmp	r3, #0
 8006622:	d104      	bne.n	800662e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d007      	beq.n	800663e <HAL_UART_IRQHandler+0x1a2>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006632:	2b00      	cmp	r3, #0
 8006634:	d003      	beq.n	800663e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006644:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006650:	2b40      	cmp	r3, #64	; 0x40
 8006652:	d004      	beq.n	800665e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800665a:	2b00      	cmp	r3, #0
 800665c:	d031      	beq.n	80066c2 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fefc 	bl	800745c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800666e:	2b40      	cmp	r3, #64	; 0x40
 8006670:	d123      	bne.n	80066ba <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689a      	ldr	r2, [r3, #8]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006680:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006686:	2b00      	cmp	r3, #0
 8006688:	d013      	beq.n	80066b2 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800668e:	4a14      	ldr	r2, [pc, #80]	; (80066e0 <HAL_UART_IRQHandler+0x244>)
 8006690:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006696:	4618      	mov	r0, r3
 8006698:	f7fc fc43 	bl	8002f22 <HAL_DMA_Abort_IT>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d017      	beq.n	80066d2 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80066ac:	4610      	mov	r0, r2
 80066ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b0:	e00f      	b.n	80066d2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f93a 	bl	800692c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b8:	e00b      	b.n	80066d2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f936 	bl	800692c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c0:	e007      	b.n	80066d2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 f932 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80066d0:	e10d      	b.n	80068ee <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d2:	bf00      	nop
    return;
 80066d4:	e10b      	b.n	80068ee <HAL_UART_IRQHandler+0x452>
 80066d6:	bf00      	nop
 80066d8:	10000001 	.word	0x10000001
 80066dc:	04000120 	.word	0x04000120
 80066e0:	08007613 	.word	0x08007613

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	f040 80ab 	bne.w	8006844 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	f003 0310 	and.w	r3, r3, #16
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 80a5 	beq.w	8006844 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	f003 0310 	and.w	r3, r3, #16
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 809f 	beq.w	8006844 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2210      	movs	r2, #16
 800670c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006718:	2b40      	cmp	r3, #64	; 0x40
 800671a:	d155      	bne.n	80067c8 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8006726:	893b      	ldrh	r3, [r7, #8]
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 80e2 	beq.w	80068f2 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006734:	893a      	ldrh	r2, [r7, #8]
 8006736:	429a      	cmp	r2, r3
 8006738:	f080 80db 	bcs.w	80068f2 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	893a      	ldrh	r2, [r7, #8]
 8006740:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0320 	and.w	r3, r3, #32
 8006750:	2b00      	cmp	r3, #0
 8006752:	d12b      	bne.n	80067ac <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006762:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689a      	ldr	r2, [r3, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0201 	bic.w	r2, r2, #1
 8006772:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689a      	ldr	r2, [r3, #8]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006782:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2220      	movs	r2, #32
 8006788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0210 	bic.w	r2, r2, #16
 80067a0:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fc fb5f 	bl	8002e6a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	b29b      	uxth	r3, r3
 80067be:	4619      	mov	r1, r3
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f8bd 	bl	8006940 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80067c6:	e094      	b.n	80068f2 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 8087 	beq.w	80068f6 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 80067e8:	897b      	ldrh	r3, [r7, #10]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f000 8083 	beq.w	80068f6 <HAL_UART_IRQHandler+0x45a>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067fe:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6812      	ldr	r2, [r2, #0]
 800680a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800680e:	f023 0301 	bic.w	r3, r3, #1
 8006812:	6093      	str	r3, [r2, #8]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2220      	movs	r2, #32
 8006818:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 0210 	bic.w	r2, r2, #16
 8006836:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006838:	897b      	ldrh	r3, [r7, #10]
 800683a:	4619      	mov	r1, r3
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 f87f 	bl	8006940 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006842:	e058      	b.n	80068f6 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00d      	beq.n	800686a <HAL_UART_IRQHandler+0x3ce>
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d008      	beq.n	800686a <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006860:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f001 fa53 	bl	8007d0e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006868:	e048      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006870:	2b00      	cmp	r3, #0
 8006872:	d012      	beq.n	800689a <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687a:	2b00      	cmp	r3, #0
 800687c:	d104      	bne.n	8006888 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d008      	beq.n	800689a <HAL_UART_IRQHandler+0x3fe>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800688c:	2b00      	cmp	r3, #0
 800688e:	d034      	beq.n	80068fa <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	4798      	blx	r3
    }
    return;
 8006898:	e02f      	b.n	80068fa <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d008      	beq.n	80068b6 <HAL_UART_IRQHandler+0x41a>
 80068a4:	69bb      	ldr	r3, [r7, #24]
 80068a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fec5 	bl	800763e <UART_EndTransmit_IT>
    return;
 80068b4:	e022      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d008      	beq.n	80068d2 <HAL_UART_IRQHandler+0x436>
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f001 fa33 	bl	8007d36 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068d0:	e014      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00f      	beq.n	80068fc <HAL_UART_IRQHandler+0x460>
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	da0c      	bge.n	80068fc <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f001 fa1d 	bl	8007d22 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068e8:	e008      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
      return;
 80068ea:	bf00      	nop
 80068ec:	e006      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
    return;
 80068ee:	bf00      	nop
 80068f0:	e004      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
      return;
 80068f2:	bf00      	nop
 80068f4:	e002      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
      return;
 80068f6:	bf00      	nop
 80068f8:	e000      	b.n	80068fc <HAL_UART_IRQHandler+0x460>
    return;
 80068fa:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80068fc:	3720      	adds	r7, #32
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop

08006904 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	460b      	mov	r3, r1
 800694a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006958:	b5b0      	push	{r4, r5, r7, lr}
 800695a:	b088      	sub	sp, #32
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006960:	2300      	movs	r3, #0
 8006962:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	689a      	ldr	r2, [r3, #8]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	431a      	orrs	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	431a      	orrs	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69db      	ldr	r3, [r3, #28]
 8006978:	4313      	orrs	r3, r2
 800697a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	4bb1      	ldr	r3, [pc, #708]	; (8006c48 <UART_SetConfig+0x2f0>)
 8006984:	4013      	ands	r3, r2
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	6812      	ldr	r2, [r2, #0]
 800698a:	69f9      	ldr	r1, [r7, #28]
 800698c:	430b      	orrs	r3, r1
 800698e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68da      	ldr	r2, [r3, #12]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	430a      	orrs	r2, r1
 80069a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4aa6      	ldr	r2, [pc, #664]	; (8006c4c <UART_SetConfig+0x2f4>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d004      	beq.n	80069c0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
 80069ba:	69fa      	ldr	r2, [r7, #28]
 80069bc:	4313      	orrs	r3, r2
 80069be:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80069ca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	6812      	ldr	r2, [r2, #0]
 80069d2:	69f9      	ldr	r1, [r7, #28]
 80069d4:	430b      	orrs	r3, r1
 80069d6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069de:	f023 010f 	bic.w	r1, r3, #15
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a97      	ldr	r2, [pc, #604]	; (8006c50 <UART_SetConfig+0x2f8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d120      	bne.n	8006a3a <UART_SetConfig+0xe2>
 80069f8:	4b96      	ldr	r3, [pc, #600]	; (8006c54 <UART_SetConfig+0x2fc>)
 80069fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069fe:	f003 0303 	and.w	r3, r3, #3
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	d816      	bhi.n	8006a34 <UART_SetConfig+0xdc>
 8006a06:	a201      	add	r2, pc, #4	; (adr r2, 8006a0c <UART_SetConfig+0xb4>)
 8006a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a0c:	08006a1d 	.word	0x08006a1d
 8006a10:	08006a29 	.word	0x08006a29
 8006a14:	08006a23 	.word	0x08006a23
 8006a18:	08006a2f 	.word	0x08006a2f
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	76fb      	strb	r3, [r7, #27]
 8006a20:	e0e7      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a22:	2302      	movs	r3, #2
 8006a24:	76fb      	strb	r3, [r7, #27]
 8006a26:	e0e4      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a28:	2304      	movs	r3, #4
 8006a2a:	76fb      	strb	r3, [r7, #27]
 8006a2c:	e0e1      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a2e:	2308      	movs	r3, #8
 8006a30:	76fb      	strb	r3, [r7, #27]
 8006a32:	e0de      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a34:	2310      	movs	r3, #16
 8006a36:	76fb      	strb	r3, [r7, #27]
 8006a38:	e0db      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a86      	ldr	r2, [pc, #536]	; (8006c58 <UART_SetConfig+0x300>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d132      	bne.n	8006aaa <UART_SetConfig+0x152>
 8006a44:	4b83      	ldr	r3, [pc, #524]	; (8006c54 <UART_SetConfig+0x2fc>)
 8006a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a4a:	f003 030c 	and.w	r3, r3, #12
 8006a4e:	2b0c      	cmp	r3, #12
 8006a50:	d828      	bhi.n	8006aa4 <UART_SetConfig+0x14c>
 8006a52:	a201      	add	r2, pc, #4	; (adr r2, 8006a58 <UART_SetConfig+0x100>)
 8006a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a58:	08006a8d 	.word	0x08006a8d
 8006a5c:	08006aa5 	.word	0x08006aa5
 8006a60:	08006aa5 	.word	0x08006aa5
 8006a64:	08006aa5 	.word	0x08006aa5
 8006a68:	08006a99 	.word	0x08006a99
 8006a6c:	08006aa5 	.word	0x08006aa5
 8006a70:	08006aa5 	.word	0x08006aa5
 8006a74:	08006aa5 	.word	0x08006aa5
 8006a78:	08006a93 	.word	0x08006a93
 8006a7c:	08006aa5 	.word	0x08006aa5
 8006a80:	08006aa5 	.word	0x08006aa5
 8006a84:	08006aa5 	.word	0x08006aa5
 8006a88:	08006a9f 	.word	0x08006a9f
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	76fb      	strb	r3, [r7, #27]
 8006a90:	e0af      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a92:	2302      	movs	r3, #2
 8006a94:	76fb      	strb	r3, [r7, #27]
 8006a96:	e0ac      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a98:	2304      	movs	r3, #4
 8006a9a:	76fb      	strb	r3, [r7, #27]
 8006a9c:	e0a9      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006a9e:	2308      	movs	r3, #8
 8006aa0:	76fb      	strb	r3, [r7, #27]
 8006aa2:	e0a6      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006aa4:	2310      	movs	r3, #16
 8006aa6:	76fb      	strb	r3, [r7, #27]
 8006aa8:	e0a3      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6b      	ldr	r2, [pc, #428]	; (8006c5c <UART_SetConfig+0x304>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d120      	bne.n	8006af6 <UART_SetConfig+0x19e>
 8006ab4:	4b67      	ldr	r3, [pc, #412]	; (8006c54 <UART_SetConfig+0x2fc>)
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006abe:	2b30      	cmp	r3, #48	; 0x30
 8006ac0:	d013      	beq.n	8006aea <UART_SetConfig+0x192>
 8006ac2:	2b30      	cmp	r3, #48	; 0x30
 8006ac4:	d814      	bhi.n	8006af0 <UART_SetConfig+0x198>
 8006ac6:	2b20      	cmp	r3, #32
 8006ac8:	d009      	beq.n	8006ade <UART_SetConfig+0x186>
 8006aca:	2b20      	cmp	r3, #32
 8006acc:	d810      	bhi.n	8006af0 <UART_SetConfig+0x198>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <UART_SetConfig+0x180>
 8006ad2:	2b10      	cmp	r3, #16
 8006ad4:	d006      	beq.n	8006ae4 <UART_SetConfig+0x18c>
 8006ad6:	e00b      	b.n	8006af0 <UART_SetConfig+0x198>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	76fb      	strb	r3, [r7, #27]
 8006adc:	e089      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	76fb      	strb	r3, [r7, #27]
 8006ae2:	e086      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006ae4:	2304      	movs	r3, #4
 8006ae6:	76fb      	strb	r3, [r7, #27]
 8006ae8:	e083      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006aea:	2308      	movs	r3, #8
 8006aec:	76fb      	strb	r3, [r7, #27]
 8006aee:	e080      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006af0:	2310      	movs	r3, #16
 8006af2:	76fb      	strb	r3, [r7, #27]
 8006af4:	e07d      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a59      	ldr	r2, [pc, #356]	; (8006c60 <UART_SetConfig+0x308>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d120      	bne.n	8006b42 <UART_SetConfig+0x1ea>
 8006b00:	4b54      	ldr	r3, [pc, #336]	; (8006c54 <UART_SetConfig+0x2fc>)
 8006b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8006b0c:	d013      	beq.n	8006b36 <UART_SetConfig+0x1de>
 8006b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8006b10:	d814      	bhi.n	8006b3c <UART_SetConfig+0x1e4>
 8006b12:	2b80      	cmp	r3, #128	; 0x80
 8006b14:	d009      	beq.n	8006b2a <UART_SetConfig+0x1d2>
 8006b16:	2b80      	cmp	r3, #128	; 0x80
 8006b18:	d810      	bhi.n	8006b3c <UART_SetConfig+0x1e4>
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d002      	beq.n	8006b24 <UART_SetConfig+0x1cc>
 8006b1e:	2b40      	cmp	r3, #64	; 0x40
 8006b20:	d006      	beq.n	8006b30 <UART_SetConfig+0x1d8>
 8006b22:	e00b      	b.n	8006b3c <UART_SetConfig+0x1e4>
 8006b24:	2300      	movs	r3, #0
 8006b26:	76fb      	strb	r3, [r7, #27]
 8006b28:	e063      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	76fb      	strb	r3, [r7, #27]
 8006b2e:	e060      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b30:	2304      	movs	r3, #4
 8006b32:	76fb      	strb	r3, [r7, #27]
 8006b34:	e05d      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b36:	2308      	movs	r3, #8
 8006b38:	76fb      	strb	r3, [r7, #27]
 8006b3a:	e05a      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b3c:	2310      	movs	r3, #16
 8006b3e:	76fb      	strb	r3, [r7, #27]
 8006b40:	e057      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a47      	ldr	r2, [pc, #284]	; (8006c64 <UART_SetConfig+0x30c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d125      	bne.n	8006b98 <UART_SetConfig+0x240>
 8006b4c:	4b41      	ldr	r3, [pc, #260]	; (8006c54 <UART_SetConfig+0x2fc>)
 8006b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b5a:	d017      	beq.n	8006b8c <UART_SetConfig+0x234>
 8006b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b60:	d817      	bhi.n	8006b92 <UART_SetConfig+0x23a>
 8006b62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b66:	d00b      	beq.n	8006b80 <UART_SetConfig+0x228>
 8006b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b6c:	d811      	bhi.n	8006b92 <UART_SetConfig+0x23a>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <UART_SetConfig+0x222>
 8006b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b76:	d006      	beq.n	8006b86 <UART_SetConfig+0x22e>
 8006b78:	e00b      	b.n	8006b92 <UART_SetConfig+0x23a>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	76fb      	strb	r3, [r7, #27]
 8006b7e:	e038      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b80:	2302      	movs	r3, #2
 8006b82:	76fb      	strb	r3, [r7, #27]
 8006b84:	e035      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b86:	2304      	movs	r3, #4
 8006b88:	76fb      	strb	r3, [r7, #27]
 8006b8a:	e032      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b8c:	2308      	movs	r3, #8
 8006b8e:	76fb      	strb	r3, [r7, #27]
 8006b90:	e02f      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b92:	2310      	movs	r3, #16
 8006b94:	76fb      	strb	r3, [r7, #27]
 8006b96:	e02c      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a2b      	ldr	r2, [pc, #172]	; (8006c4c <UART_SetConfig+0x2f4>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d125      	bne.n	8006bee <UART_SetConfig+0x296>
 8006ba2:	4b2c      	ldr	r3, [pc, #176]	; (8006c54 <UART_SetConfig+0x2fc>)
 8006ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ba8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006bac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bb0:	d017      	beq.n	8006be2 <UART_SetConfig+0x28a>
 8006bb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bb6:	d817      	bhi.n	8006be8 <UART_SetConfig+0x290>
 8006bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bbc:	d00b      	beq.n	8006bd6 <UART_SetConfig+0x27e>
 8006bbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bc2:	d811      	bhi.n	8006be8 <UART_SetConfig+0x290>
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <UART_SetConfig+0x278>
 8006bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bcc:	d006      	beq.n	8006bdc <UART_SetConfig+0x284>
 8006bce:	e00b      	b.n	8006be8 <UART_SetConfig+0x290>
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	76fb      	strb	r3, [r7, #27]
 8006bd4:	e00d      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006bd6:	2302      	movs	r3, #2
 8006bd8:	76fb      	strb	r3, [r7, #27]
 8006bda:	e00a      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006bdc:	2304      	movs	r3, #4
 8006bde:	76fb      	strb	r3, [r7, #27]
 8006be0:	e007      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006be2:	2308      	movs	r3, #8
 8006be4:	76fb      	strb	r3, [r7, #27]
 8006be6:	e004      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006be8:	2310      	movs	r3, #16
 8006bea:	76fb      	strb	r3, [r7, #27]
 8006bec:	e001      	b.n	8006bf2 <UART_SetConfig+0x29a>
 8006bee:	2310      	movs	r3, #16
 8006bf0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a15      	ldr	r2, [pc, #84]	; (8006c4c <UART_SetConfig+0x2f4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	f040 809f 	bne.w	8006d3c <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006bfe:	7efb      	ldrb	r3, [r7, #27]
 8006c00:	2b08      	cmp	r3, #8
 8006c02:	d837      	bhi.n	8006c74 <UART_SetConfig+0x31c>
 8006c04:	a201      	add	r2, pc, #4	; (adr r2, 8006c0c <UART_SetConfig+0x2b4>)
 8006c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0a:	bf00      	nop
 8006c0c:	08006c31 	.word	0x08006c31
 8006c10:	08006c75 	.word	0x08006c75
 8006c14:	08006c39 	.word	0x08006c39
 8006c18:	08006c75 	.word	0x08006c75
 8006c1c:	08006c3f 	.word	0x08006c3f
 8006c20:	08006c75 	.word	0x08006c75
 8006c24:	08006c75 	.word	0x08006c75
 8006c28:	08006c75 	.word	0x08006c75
 8006c2c:	08006c6d 	.word	0x08006c6d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c30:	f7fe f9b6 	bl	8004fa0 <HAL_RCC_GetPCLK1Freq>
 8006c34:	6178      	str	r0, [r7, #20]
        break;
 8006c36:	e022      	b.n	8006c7e <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c38:	4b0b      	ldr	r3, [pc, #44]	; (8006c68 <UART_SetConfig+0x310>)
 8006c3a:	617b      	str	r3, [r7, #20]
        break;
 8006c3c:	e01f      	b.n	8006c7e <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c3e:	f7fe f917 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8006c42:	6178      	str	r0, [r7, #20]
        break;
 8006c44:	e01b      	b.n	8006c7e <UART_SetConfig+0x326>
 8006c46:	bf00      	nop
 8006c48:	cfff69f3 	.word	0xcfff69f3
 8006c4c:	40008000 	.word	0x40008000
 8006c50:	40013800 	.word	0x40013800
 8006c54:	40021000 	.word	0x40021000
 8006c58:	40004400 	.word	0x40004400
 8006c5c:	40004800 	.word	0x40004800
 8006c60:	40004c00 	.word	0x40004c00
 8006c64:	40005000 	.word	0x40005000
 8006c68:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c70:	617b      	str	r3, [r7, #20]
        break;
 8006c72:	e004      	b.n	8006c7e <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	76bb      	strb	r3, [r7, #26]
        break;
 8006c7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 811b 	beq.w	8006ebc <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8a:	4a96      	ldr	r2, [pc, #600]	; (8006ee4 <UART_SetConfig+0x58c>)
 8006c8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c90:	461a      	mov	r2, r3
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c98:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	005b      	lsls	r3, r3, #1
 8006ca2:	4413      	add	r3, r2
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d305      	bcc.n	8006cb6 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d902      	bls.n	8006cbc <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	76bb      	strb	r3, [r7, #26]
 8006cba:	e0ff      	b.n	8006ebc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f04f 0100 	mov.w	r1, #0
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc8:	4a86      	ldr	r2, [pc, #536]	; (8006ee4 <UART_SetConfig+0x58c>)
 8006cca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	f04f 0300 	mov.w	r3, #0
 8006cd4:	f7f9 fff0 	bl	8000cb8 <__aeabi_uldivmod>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4610      	mov	r0, r2
 8006cde:	4619      	mov	r1, r3
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	020b      	lsls	r3, r1, #8
 8006cea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006cee:	0202      	lsls	r2, r0, #8
 8006cf0:	6879      	ldr	r1, [r7, #4]
 8006cf2:	6849      	ldr	r1, [r1, #4]
 8006cf4:	0849      	lsrs	r1, r1, #1
 8006cf6:	4608      	mov	r0, r1
 8006cf8:	f04f 0100 	mov.w	r1, #0
 8006cfc:	1814      	adds	r4, r2, r0
 8006cfe:	eb43 0501 	adc.w	r5, r3, r1
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	461a      	mov	r2, r3
 8006d08:	f04f 0300 	mov.w	r3, #0
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	4629      	mov	r1, r5
 8006d10:	f7f9 ffd2 	bl	8000cb8 <__aeabi_uldivmod>
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	4613      	mov	r3, r2
 8006d1a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d22:	d308      	bcc.n	8006d36 <UART_SetConfig+0x3de>
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d2a:	d204      	bcs.n	8006d36 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	60da      	str	r2, [r3, #12]
 8006d34:	e0c2      	b.n	8006ebc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	76bb      	strb	r3, [r7, #26]
 8006d3a:	e0bf      	b.n	8006ebc <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	69db      	ldr	r3, [r3, #28]
 8006d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d44:	d165      	bne.n	8006e12 <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 8006d46:	7efb      	ldrb	r3, [r7, #27]
 8006d48:	2b08      	cmp	r3, #8
 8006d4a:	d828      	bhi.n	8006d9e <UART_SetConfig+0x446>
 8006d4c:	a201      	add	r2, pc, #4	; (adr r2, 8006d54 <UART_SetConfig+0x3fc>)
 8006d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d52:	bf00      	nop
 8006d54:	08006d79 	.word	0x08006d79
 8006d58:	08006d81 	.word	0x08006d81
 8006d5c:	08006d89 	.word	0x08006d89
 8006d60:	08006d9f 	.word	0x08006d9f
 8006d64:	08006d8f 	.word	0x08006d8f
 8006d68:	08006d9f 	.word	0x08006d9f
 8006d6c:	08006d9f 	.word	0x08006d9f
 8006d70:	08006d9f 	.word	0x08006d9f
 8006d74:	08006d97 	.word	0x08006d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d78:	f7fe f912 	bl	8004fa0 <HAL_RCC_GetPCLK1Freq>
 8006d7c:	6178      	str	r0, [r7, #20]
        break;
 8006d7e:	e013      	b.n	8006da8 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d80:	f7fe f924 	bl	8004fcc <HAL_RCC_GetPCLK2Freq>
 8006d84:	6178      	str	r0, [r7, #20]
        break;
 8006d86:	e00f      	b.n	8006da8 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d88:	4b57      	ldr	r3, [pc, #348]	; (8006ee8 <UART_SetConfig+0x590>)
 8006d8a:	617b      	str	r3, [r7, #20]
        break;
 8006d8c:	e00c      	b.n	8006da8 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d8e:	f7fe f86f 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8006d92:	6178      	str	r0, [r7, #20]
        break;
 8006d94:	e008      	b.n	8006da8 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d9a:	617b      	str	r3, [r7, #20]
        break;
 8006d9c:	e004      	b.n	8006da8 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	76bb      	strb	r3, [r7, #26]
        break;
 8006da6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f000 8086 	beq.w	8006ebc <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	4a4b      	ldr	r2, [pc, #300]	; (8006ee4 <UART_SetConfig+0x58c>)
 8006db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dc2:	005a      	lsls	r2, r3, #1
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	085b      	lsrs	r3, r3, #1
 8006dca:	441a      	add	r2, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b0f      	cmp	r3, #15
 8006ddc:	d916      	bls.n	8006e0c <UART_SetConfig+0x4b4>
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de4:	d212      	bcs.n	8006e0c <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	f023 030f 	bic.w	r3, r3, #15
 8006dee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	085b      	lsrs	r3, r3, #1
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	89fb      	ldrh	r3, [r7, #14]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	89fa      	ldrh	r2, [r7, #14]
 8006e08:	60da      	str	r2, [r3, #12]
 8006e0a:	e057      	b.n	8006ebc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	76bb      	strb	r3, [r7, #26]
 8006e10:	e054      	b.n	8006ebc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e12:	7efb      	ldrb	r3, [r7, #27]
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d828      	bhi.n	8006e6a <UART_SetConfig+0x512>
 8006e18:	a201      	add	r2, pc, #4	; (adr r2, 8006e20 <UART_SetConfig+0x4c8>)
 8006e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1e:	bf00      	nop
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e4d 	.word	0x08006e4d
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	08006e6b 	.word	0x08006e6b
 8006e30:	08006e5b 	.word	0x08006e5b
 8006e34:	08006e6b 	.word	0x08006e6b
 8006e38:	08006e6b 	.word	0x08006e6b
 8006e3c:	08006e6b 	.word	0x08006e6b
 8006e40:	08006e63 	.word	0x08006e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e44:	f7fe f8ac 	bl	8004fa0 <HAL_RCC_GetPCLK1Freq>
 8006e48:	6178      	str	r0, [r7, #20]
        break;
 8006e4a:	e013      	b.n	8006e74 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e4c:	f7fe f8be 	bl	8004fcc <HAL_RCC_GetPCLK2Freq>
 8006e50:	6178      	str	r0, [r7, #20]
        break;
 8006e52:	e00f      	b.n	8006e74 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e54:	4b24      	ldr	r3, [pc, #144]	; (8006ee8 <UART_SetConfig+0x590>)
 8006e56:	617b      	str	r3, [r7, #20]
        break;
 8006e58:	e00c      	b.n	8006e74 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e5a:	f7fe f809 	bl	8004e70 <HAL_RCC_GetSysClockFreq>
 8006e5e:	6178      	str	r0, [r7, #20]
        break;
 8006e60:	e008      	b.n	8006e74 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e66:	617b      	str	r3, [r7, #20]
        break;
 8006e68:	e004      	b.n	8006e74 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	76bb      	strb	r3, [r7, #26]
        break;
 8006e72:	bf00      	nop
    }

    if (pclk != 0U)
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d020      	beq.n	8006ebc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7e:	4a19      	ldr	r2, [pc, #100]	; (8006ee4 <UART_SetConfig+0x58c>)
 8006e80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e84:	461a      	mov	r2, r3
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	441a      	add	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	2b0f      	cmp	r3, #15
 8006ea4:	d908      	bls.n	8006eb8 <UART_SetConfig+0x560>
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eac:	d204      	bcs.n	8006eb8 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	60da      	str	r2, [r3, #12]
 8006eb6:	e001      	b.n	8006ebc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006ed8:	7ebb      	ldrb	r3, [r7, #26]
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3720      	adds	r7, #32
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bdb0      	pop	{r4, r5, r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	0800f990 	.word	0x0800f990
 8006ee8:	00f42400 	.word	0x00f42400

08006eec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef8:	f003 0301 	and.w	r3, r3, #1
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3c:	f003 0304 	and.w	r3, r3, #4
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00a      	beq.n	8006f5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5e:	f003 0308 	and.w	r3, r3, #8
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00a      	beq.n	8006f7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f80:	f003 0310 	and.w	r3, r3, #16
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00a      	beq.n	8006f9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa2:	f003 0320 	and.w	r3, r3, #32
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00a      	beq.n	8006fc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d01a      	beq.n	8007002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	430a      	orrs	r2, r1
 8006fe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fea:	d10a      	bne.n	8007002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00a      	beq.n	8007024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	430a      	orrs	r2, r1
 8007022:	605a      	str	r2, [r3, #4]
  }
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af02      	add	r7, sp, #8
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007040:	f7fb fd02 	bl	8002a48 <HAL_GetTick>
 8007044:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0308 	and.w	r3, r3, #8
 8007050:	2b08      	cmp	r3, #8
 8007052:	d10e      	bne.n	8007072 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007054:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f82f 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e025      	b.n	80070be <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0304 	and.w	r3, r3, #4
 800707c:	2b04      	cmp	r3, #4
 800707e:	d10e      	bne.n	800709e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007080:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f819 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e00f      	b.n	80070be <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070c6:	b580      	push	{r7, lr}
 80070c8:	b084      	sub	sp, #16
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	60f8      	str	r0, [r7, #12]
 80070ce:	60b9      	str	r1, [r7, #8]
 80070d0:	603b      	str	r3, [r7, #0]
 80070d2:	4613      	mov	r3, r2
 80070d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070d6:	e062      	b.n	800719e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d8:	69bb      	ldr	r3, [r7, #24]
 80070da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070de:	d05e      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070e0:	f7fb fcb2 	bl	8002a48 <HAL_GetTick>
 80070e4:	4602      	mov	r2, r0
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d302      	bcc.n	80070f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d11d      	bne.n	8007132 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007104:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689a      	ldr	r2, [r3, #8]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f022 0201 	bic.w	r2, r2, #1
 8007114:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2220      	movs	r2, #32
 800711a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2220      	movs	r2, #32
 8007122:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e045      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	2b00      	cmp	r3, #0
 800713e:	d02e      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	69db      	ldr	r3, [r3, #28]
 8007146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800714a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800714e:	d126      	bne.n	800719e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007158:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007168:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2220      	movs	r2, #32
 800717e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2220      	movs	r2, #32
 8007186:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2220      	movs	r2, #32
 800718e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e00f      	b.n	80071be <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	69da      	ldr	r2, [r3, #28]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	4013      	ands	r3, r2
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	bf0c      	ite	eq
 80071ae:	2301      	moveq	r3, #1
 80071b0:	2300      	movne	r3, #0
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	461a      	mov	r2, r3
 80071b6:	79fb      	ldrb	r3, [r7, #7]
 80071b8:	429a      	cmp	r2, r3
 80071ba:	d08d      	beq.n	80070d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
	...

080071c8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	4613      	mov	r3, r2
 80071d4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	88fa      	ldrh	r2, [r7, #6]
 80071e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	88fa      	ldrh	r2, [r7, #6]
 80071e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071fa:	d10e      	bne.n	800721a <UART_Start_Receive_IT+0x52>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d105      	bne.n	8007210 <UART_Start_Receive_IT+0x48>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f240 12ff 	movw	r2, #511	; 0x1ff
 800720a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800720e:	e02d      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	22ff      	movs	r2, #255	; 0xff
 8007214:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007218:	e028      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10d      	bne.n	800723e <UART_Start_Receive_IT+0x76>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d104      	bne.n	8007234 <UART_Start_Receive_IT+0x6c>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	22ff      	movs	r2, #255	; 0xff
 800722e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007232:	e01b      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	227f      	movs	r2, #127	; 0x7f
 8007238:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800723c:	e016      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007246:	d10d      	bne.n	8007264 <UART_Start_Receive_IT+0x9c>
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d104      	bne.n	800725a <UART_Start_Receive_IT+0x92>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	227f      	movs	r2, #127	; 0x7f
 8007254:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007258:	e008      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	223f      	movs	r2, #63	; 0x3f
 800725e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007262:	e003      	b.n	800726c <UART_Start_Receive_IT+0xa4>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2222      	movs	r2, #34	; 0x22
 8007278:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689a      	ldr	r2, [r3, #8]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0201 	orr.w	r2, r2, #1
 800728a:	609a      	str	r2, [r3, #8]

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007290:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007294:	d12a      	bne.n	80072ec <UART_Start_Receive_IT+0x124>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800729c:	88fa      	ldrh	r2, [r7, #6]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d324      	bcc.n	80072ec <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072aa:	d107      	bne.n	80072bc <UART_Start_Receive_IT+0xf4>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d103      	bne.n	80072bc <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	4a1f      	ldr	r2, [pc, #124]	; (8007334 <UART_Start_Receive_IT+0x16c>)
 80072b8:	671a      	str	r2, [r3, #112]	; 0x70
 80072ba:	e002      	b.n	80072c2 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4a1e      	ldr	r2, [pc, #120]	; (8007338 <UART_Start_Receive_IT+0x170>)
 80072c0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072d8:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80072e8:	609a      	str	r2, [r3, #8]
 80072ea:	e01b      	b.n	8007324 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072f4:	d107      	bne.n	8007306 <UART_Start_Receive_IT+0x13e>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d103      	bne.n	8007306 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	4a0e      	ldr	r2, [pc, #56]	; (800733c <UART_Start_Receive_IT+0x174>)
 8007302:	671a      	str	r2, [r3, #112]	; 0x70
 8007304:	e002      	b.n	800730c <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	4a0d      	ldr	r2, [pc, #52]	; (8007340 <UART_Start_Receive_IT+0x178>)
 800730a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007322:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(huart);

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3714      	adds	r7, #20
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	08007a35 	.word	0x08007a35
 8007338:	0800782d 	.word	0x0800782d
 800733c:	0800774f 	.word	0x0800774f
 8007340:	08007673 	.word	0x08007673

08007344 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4613      	mov	r3, r2
 8007350:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	68ba      	ldr	r2, [r7, #8]
 8007356:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	88fa      	ldrh	r2, [r7, #6]
 800735c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2222      	movs	r2, #34	; 0x22
 800736c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007374:	2b00      	cmp	r3, #0
 8007376:	d02c      	beq.n	80073d2 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800737c:	4a25      	ldr	r2, [pc, #148]	; (8007414 <UART_Start_Receive_DMA+0xd0>)
 800737e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007384:	4a24      	ldr	r2, [pc, #144]	; (8007418 <UART_Start_Receive_DMA+0xd4>)
 8007386:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800738c:	4a23      	ldr	r2, [pc, #140]	; (800741c <UART_Start_Receive_DMA+0xd8>)
 800738e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007394:	2200      	movs	r2, #0
 8007396:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3324      	adds	r3, #36	; 0x24
 80073a2:	4619      	mov	r1, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073a8:	461a      	mov	r2, r3
 80073aa:	88fb      	ldrh	r3, [r7, #6]
 80073ac:	f7fb fce2 	bl	8002d74 <HAL_DMA_Start_IT>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00d      	beq.n	80073d2 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2210      	movs	r2, #16
 80073ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2220      	movs	r2, #32
 80073ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e01c      	b.n	800740c <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073e8:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689a      	ldr	r2, [r3, #8]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f042 0201 	orr.w	r2, r2, #1
 80073f8:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689a      	ldr	r2, [r3, #8]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007408:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3710      	adds	r7, #16
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	080074c1 	.word	0x080074c1
 8007418:	0800755b 	.word	0x0800755b
 800741c:	08007593 	.word	0x08007593

08007420 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007436:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	689a      	ldr	r2, [r3, #8]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007446:	609a      	str	r2, [r3, #8]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2220      	movs	r2, #32
 800744c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8007450:	bf00      	nop
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007472:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	6812      	ldr	r2, [r2, #0]
 800747e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007482:	f023 0301 	bic.w	r3, r3, #1
 8007486:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800748c:	2b01      	cmp	r3, #1
 800748e:	d107      	bne.n	80074a0 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f022 0210 	bic.w	r2, r2, #16
 800749e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074cc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0320 	and.w	r3, r3, #32
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d12b      	bne.n	8007534 <UART_DMAReceiveCplt+0x74>
  {
    huart->RxXferCount = 0U;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074f2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689a      	ldr	r2, [r3, #8]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 0201 	bic.w	r2, r2, #1
 8007502:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007512:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2220      	movs	r2, #32
 8007518:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007520:	2b01      	cmp	r3, #1
 8007522:	d107      	bne.n	8007534 <UART_DMAReceiveCplt+0x74>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f022 0210 	bic.w	r2, r2, #16
 8007532:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007538:	2b01      	cmp	r3, #1
 800753a:	d107      	bne.n	800754c <UART_DMAReceiveCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007542:	4619      	mov	r1, r3
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f7ff f9fb 	bl	8006940 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800754a:	e002      	b.n	8007552 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f7fa f84d 	bl	80015ec <HAL_UART_RxCpltCallback>
}
 8007552:	bf00      	nop
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b084      	sub	sp, #16
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007566:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800756c:	2b01      	cmp	r3, #1
 800756e:	d109      	bne.n	8007584 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007576:	085b      	lsrs	r3, r3, #1
 8007578:	b29b      	uxth	r3, r3
 800757a:	4619      	mov	r1, r3
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f7ff f9df 	bl	8006940 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007582:	e002      	b.n	800758a <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f7ff f9c7 	bl	8006918 <HAL_UART_RxHalfCpltCallback>
}
 800758a:	bf00      	nop
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b086      	sub	sp, #24
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075a6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ba:	2b80      	cmp	r3, #128	; 0x80
 80075bc:	d109      	bne.n	80075d2 <UART_DMAError+0x40>
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	2b21      	cmp	r3, #33	; 0x21
 80075c2:	d106      	bne.n	80075d2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80075cc:	6978      	ldr	r0, [r7, #20]
 80075ce:	f7ff ff27 	bl	8007420 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075dc:	2b40      	cmp	r3, #64	; 0x40
 80075de:	d109      	bne.n	80075f4 <UART_DMAError+0x62>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b22      	cmp	r3, #34	; 0x22
 80075e4:	d106      	bne.n	80075f4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80075ee:	6978      	ldr	r0, [r7, #20]
 80075f0:	f7ff ff34 	bl	800745c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075fa:	f043 0210 	orr.w	r2, r3, #16
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007604:	6978      	ldr	r0, [r7, #20]
 8007606:	f7ff f991 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800760a:	bf00      	nop
 800760c:	3718      	adds	r7, #24
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}

08007612 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007612:	b580      	push	{r7, lr}
 8007614:	b084      	sub	sp, #16
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800761e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7ff f97b 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007636:	bf00      	nop
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b082      	sub	sp, #8
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007654:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2220      	movs	r2, #32
 800765a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff f94d 	bl	8006904 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800766a:	bf00      	nop
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b084      	sub	sp, #16
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007680:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007688:	2b22      	cmp	r3, #34	; 0x22
 800768a:	d152      	bne.n	8007732 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007692:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007694:	89bb      	ldrh	r3, [r7, #12]
 8007696:	b2d9      	uxtb	r1, r3
 8007698:	89fb      	ldrh	r3, [r7, #14]
 800769a:	b2da      	uxtb	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076a0:	400a      	ands	r2, r1
 80076a2:	b2d2      	uxtb	r2, r2
 80076a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076aa:	1c5a      	adds	r2, r3, #1
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d13b      	bne.n	8007746 <UART_RxISR_8BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80076dc:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f022 0201 	bic.w	r2, r2, #1
 80076ec:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007700:	2b01      	cmp	r3, #1
 8007702:	d10f      	bne.n	8007724 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f022 0210 	bic.w	r2, r2, #16
 8007712:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800771a:	4619      	mov	r1, r3
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f7ff f90f 	bl	8006940 <HAL_UARTEx_RxEventCallback>
 8007722:	e002      	b.n	800772a <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f7f9 ff61 	bl	80015ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007730:	e009      	b.n	8007746 <UART_RxISR_8BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	8b1b      	ldrh	r3, [r3, #24]
 8007738:	b29a      	uxth	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f042 0208 	orr.w	r2, r2, #8
 8007742:	b292      	uxth	r2, r2
 8007744:	831a      	strh	r2, [r3, #24]
}
 8007746:	bf00      	nop
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b084      	sub	sp, #16
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800775c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007764:	2b22      	cmp	r3, #34	; 0x22
 8007766:	d152      	bne.n	800780e <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800776e:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007774:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8007776:	89ba      	ldrh	r2, [r7, #12]
 8007778:	89fb      	ldrh	r3, [r7, #14]
 800777a:	4013      	ands	r3, r2
 800777c:	b29a      	uxth	r2, r3
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007786:	1c9a      	adds	r2, r3, #2
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007792:	b29b      	uxth	r3, r3
 8007794:	3b01      	subs	r3, #1
 8007796:	b29a      	uxth	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d13b      	bne.n	8007822 <UART_RxISR_16BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80077b8:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f022 0201 	bic.w	r2, r2, #1
 80077c8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d10f      	bne.n	8007800 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f022 0210 	bic.w	r2, r2, #16
 80077ee:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80077f6:	4619      	mov	r1, r3
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7ff f8a1 	bl	8006940 <HAL_UARTEx_RxEventCallback>
 80077fe:	e002      	b.n	8007806 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f7f9 fef3 	bl	80015ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800780c:	e009      	b.n	8007822 <UART_RxISR_16BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	8b1b      	ldrh	r3, [r3, #24]
 8007814:	b29a      	uxth	r2, r3
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f042 0208 	orr.w	r2, r2, #8
 800781e:	b292      	uxth	r2, r2
 8007820:	831a      	strh	r2, [r3, #24]
}
 8007822:	bf00      	nop
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b088      	sub	sp, #32
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800783a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800785a:	2b22      	cmp	r3, #34	; 0x22
 800785c:	f040 80da 	bne.w	8007a14 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007866:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007868:	e0aa      	b.n	80079c0 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007870:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007872:	89bb      	ldrh	r3, [r7, #12]
 8007874:	b2d9      	uxtb	r1, r3
 8007876:	8b7b      	ldrh	r3, [r7, #26]
 8007878:	b2da      	uxtb	r2, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800787e:	400a      	ands	r2, r1
 8007880:	b2d2      	uxtb	r2, r2
 8007882:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007894:	b29b      	uxth	r3, r3
 8007896:	3b01      	subs	r3, #1
 8007898:	b29a      	uxth	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	69db      	ldr	r3, [r3, #28]
 80078a6:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	f003 0307 	and.w	r3, r3, #7
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d04d      	beq.n	800794e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	f003 0301 	and.w	r3, r3, #1
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d010      	beq.n	80078de <UART_RxISR_8BIT_FIFOEN+0xb2>
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2201      	movs	r2, #1
 80078cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078d4:	f043 0201 	orr.w	r2, r3, #1
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d010      	beq.n	800790a <UART_RxISR_8BIT_FIFOEN+0xde>
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00b      	beq.n	800790a <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	2202      	movs	r2, #2
 80078f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007900:	f043 0204 	orr.w	r2, r3, #4
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	f003 0304 	and.w	r3, r3, #4
 8007910:	2b00      	cmp	r3, #0
 8007912:	d010      	beq.n	8007936 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00b      	beq.n	8007936 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2204      	movs	r2, #4
 8007924:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800792c:	f043 0202 	orr.w	r2, r3, #2
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800793c:	2b00      	cmp	r3, #0
 800793e:	d006      	beq.n	800794e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7fe fff3 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d132      	bne.n	80079c0 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007968:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007978:	f023 0301 	bic.w	r3, r3, #1
 800797c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007990:	2b01      	cmp	r3, #1
 8007992:	d10f      	bne.n	80079b4 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f022 0210 	bic.w	r2, r2, #16
 80079a2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80079aa:	4619      	mov	r1, r3
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7fe ffc7 	bl	8006940 <HAL_UARTEx_RxEventCallback>
 80079b2:	e002      	b.n	80079ba <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7f9 fe19 	bl	80015ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80079c0:	89fb      	ldrh	r3, [r7, #14]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d005      	beq.n	80079d2 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	f003 0320 	and.w	r3, r3, #32
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f47f af4c 	bne.w	800786a <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80079d8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80079da:	897b      	ldrh	r3, [r7, #10]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d023      	beq.n	8007a28 <UART_RxISR_8BIT_FIFOEN+0x1fc>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80079e6:	897a      	ldrh	r2, [r7, #10]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d21d      	bcs.n	8007a28 <UART_RxISR_8BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689a      	ldr	r2, [r3, #8]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80079fa:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a0c      	ldr	r2, [pc, #48]	; (8007a30 <UART_RxISR_8BIT_FIFOEN+0x204>)
 8007a00:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f042 0220 	orr.w	r2, r2, #32
 8007a10:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a12:	e009      	b.n	8007a28 <UART_RxISR_8BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	8b1b      	ldrh	r3, [r3, #24]
 8007a1a:	b29a      	uxth	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f042 0208 	orr.w	r2, r2, #8
 8007a24:	b292      	uxth	r2, r2
 8007a26:	831a      	strh	r2, [r3, #24]
}
 8007a28:	bf00      	nop
 8007a2a:	3720      	adds	r7, #32
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}
 8007a30:	08007673 	.word	0x08007673

08007a34 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b08a      	sub	sp, #40	; 0x28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007a42:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a62:	2b22      	cmp	r3, #34	; 0x22
 8007a64:	f040 80da 	bne.w	8007c1c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007a6e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a70:	e0aa      	b.n	8007bc8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a78:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a7e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8007a80:	8aba      	ldrh	r2, [r7, #20]
 8007a82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007a84:	4013      	ands	r3, r2
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a90:	1c9a      	adds	r2, r3, #2
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	69db      	ldr	r3, [r3, #28]
 8007aae:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d04d      	beq.n	8007b56 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abc:	f003 0301 	and.w	r3, r3, #1
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d010      	beq.n	8007ae6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8007ac4:	69fb      	ldr	r3, [r7, #28]
 8007ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00b      	beq.n	8007ae6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007adc:	f043 0201 	orr.w	r2, r3, #1
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d010      	beq.n	8007b12 <UART_RxISR_16BIT_FIFOEN+0xde>
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	f003 0301 	and.w	r3, r3, #1
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00b      	beq.n	8007b12 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2202      	movs	r2, #2
 8007b00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b08:	f043 0204 	orr.w	r2, r3, #4
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b14:	f003 0304 	and.w	r3, r3, #4
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d010      	beq.n	8007b3e <UART_RxISR_16BIT_FIFOEN+0x10a>
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00b      	beq.n	8007b3e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2204      	movs	r2, #4
 8007b2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b34:	f043 0202 	orr.w	r2, r3, #2
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d006      	beq.n	8007b56 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7fe feef 	bl	800692c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d132      	bne.n	8007bc8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b70:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6812      	ldr	r2, [r2, #0]
 8007b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b80:	f023 0301 	bic.w	r3, r3, #1
 8007b84:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d10f      	bne.n	8007bbc <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f022 0210 	bic.w	r2, r2, #16
 8007baa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7fe fec3 	bl	8006940 <HAL_UARTEx_RxEventCallback>
 8007bba:	e002      	b.n	8007bc2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7f9 fd15 	bl	80015ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bc8:	8afb      	ldrh	r3, [r7, #22]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d005      	beq.n	8007bda <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8007bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd0:	f003 0320 	and.w	r3, r3, #32
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f47f af4c 	bne.w	8007a72 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007be0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007be2:	89fb      	ldrh	r3, [r7, #14]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d023      	beq.n	8007c30 <UART_RxISR_16BIT_FIFOEN+0x1fc>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007bee:	89fa      	ldrh	r2, [r7, #14]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d21d      	bcs.n	8007c30 <UART_RxISR_16BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	689a      	ldr	r2, [r3, #8]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007c02:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a0c      	ldr	r2, [pc, #48]	; (8007c38 <UART_RxISR_16BIT_FIFOEN+0x204>)
 8007c08:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f042 0220 	orr.w	r2, r2, #32
 8007c18:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c1a:	e009      	b.n	8007c30 <UART_RxISR_16BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	8b1b      	ldrh	r3, [r3, #24]
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0208 	orr.w	r2, r2, #8
 8007c2c:	b292      	uxth	r2, r2
 8007c2e:	831a      	strh	r2, [r3, #24]
}
 8007c30:	bf00      	nop
 8007c32:	3728      	adds	r7, #40	; 0x28
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	0800774f 	.word	0x0800774f

08007c3c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	607a      	str	r2, [r7, #4]
 8007c48:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e058      	b.n	8007d06 <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d106      	bne.n	8007c6c <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f7f9 fec4 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2224      	movs	r2, #36	; 0x24
 8007c70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f022 0201 	bic.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7fe fe67 	bl	8006958 <UART_SetConfig>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d101      	bne.n	8007c94 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e038      	b.n	8007d06 <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d002      	beq.n	8007ca2 <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f7ff f925 	bl	8006eec <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	689a      	ldr	r2, [r3, #8]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cb0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68ba      	ldr	r2, [r7, #8]
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	055b      	lsls	r3, r3, #21
 8007cca:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	041b      	lsls	r3, r3, #16
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8007ce0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	6812      	ldr	r2, [r2, #0]
 8007ce8:	6979      	ldr	r1, [r7, #20]
 8007cea:	430b      	orrs	r3, r1
 8007cec:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f042 0201 	orr.w	r2, r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f7ff f996 	bl	8007030 <UART_CheckIdleState>
 8007d04:	4603      	mov	r3, r0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d0e:	b480      	push	{r7}
 8007d10:	b083      	sub	sp, #12
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d16:	bf00      	nop
 8007d18:	370c      	adds	r7, #12
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr

08007d22 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007d22:	b480      	push	{r7}
 8007d24:	b083      	sub	sp, #12
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007d2a:	bf00      	nop
 8007d2c:	370c      	adds	r7, #12
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr

08007d36 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007d36:	b480      	push	{r7}
 8007d38:	b083      	sub	sp, #12
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007d3e:	bf00      	nop
 8007d40:	370c      	adds	r7, #12
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr

08007d4a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d4a:	b480      	push	{r7}
 8007d4c:	b085      	sub	sp, #20
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d101      	bne.n	8007d60 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	e027      	b.n	8007db0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2224      	movs	r2, #36	; 0x24
 8007d6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f022 0201 	bic.w	r2, r2, #1
 8007d86:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007d8e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2220      	movs	r2, #32
 8007da2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d101      	bne.n	8007dd4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	e02d      	b.n	8007e30 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2224      	movs	r2, #36	; 0x24
 8007de0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f022 0201 	bic.w	r2, r2, #1
 8007dfa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	430a      	orrs	r2, r1
 8007e0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 f84f 	bl	8007eb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3710      	adds	r7, #16
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	e02d      	b.n	8007eac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2224      	movs	r2, #36	; 0x24
 8007e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0201 	bic.w	r2, r2, #1
 8007e76:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	430a      	orrs	r2, r1
 8007e8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 f811 	bl	8007eb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d108      	bne.n	8007ed6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ed4:	e031      	b.n	8007f3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ed6:	2308      	movs	r3, #8
 8007ed8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007eda:	2308      	movs	r3, #8
 8007edc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	0e5b      	lsrs	r3, r3, #25
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	f003 0307 	and.w	r3, r3, #7
 8007eec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	0f5b      	lsrs	r3, r3, #29
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	f003 0307 	and.w	r3, r3, #7
 8007efc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007efe:	7bbb      	ldrb	r3, [r7, #14]
 8007f00:	7b3a      	ldrb	r2, [r7, #12]
 8007f02:	4911      	ldr	r1, [pc, #68]	; (8007f48 <UARTEx_SetNbDataToProcess+0x94>)
 8007f04:	5c8a      	ldrb	r2, [r1, r2]
 8007f06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f0a:	7b3a      	ldrb	r2, [r7, #12]
 8007f0c:	490f      	ldr	r1, [pc, #60]	; (8007f4c <UARTEx_SetNbDataToProcess+0x98>)
 8007f0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f10:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
 8007f1e:	7b7a      	ldrb	r2, [r7, #13]
 8007f20:	4909      	ldr	r1, [pc, #36]	; (8007f48 <UARTEx_SetNbDataToProcess+0x94>)
 8007f22:	5c8a      	ldrb	r2, [r1, r2]
 8007f24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f28:	7b7a      	ldrb	r2, [r7, #13]
 8007f2a:	4908      	ldr	r1, [pc, #32]	; (8007f4c <UARTEx_SetNbDataToProcess+0x98>)
 8007f2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f2e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f32:	b29a      	uxth	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007f3a:	bf00      	nop
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	0800f9a8 	.word	0x0800f9a8
 8007f4c:	0800f9b0 	.word	0x0800f9b0

08007f50 <__NVIC_SetPriority>:
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	4603      	mov	r3, r0
 8007f58:	6039      	str	r1, [r7, #0]
 8007f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	db0a      	blt.n	8007f7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	490c      	ldr	r1, [pc, #48]	; (8007f9c <__NVIC_SetPriority+0x4c>)
 8007f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f6e:	0112      	lsls	r2, r2, #4
 8007f70:	b2d2      	uxtb	r2, r2
 8007f72:	440b      	add	r3, r1
 8007f74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007f78:	e00a      	b.n	8007f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	b2da      	uxtb	r2, r3
 8007f7e:	4908      	ldr	r1, [pc, #32]	; (8007fa0 <__NVIC_SetPriority+0x50>)
 8007f80:	79fb      	ldrb	r3, [r7, #7]
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	3b04      	subs	r3, #4
 8007f88:	0112      	lsls	r2, r2, #4
 8007f8a:	b2d2      	uxtb	r2, r2
 8007f8c:	440b      	add	r3, r1
 8007f8e:	761a      	strb	r2, [r3, #24]
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	e000e100 	.word	0xe000e100
 8007fa0:	e000ed00 	.word	0xe000ed00

08007fa4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007fa8:	4b05      	ldr	r3, [pc, #20]	; (8007fc0 <SysTick_Handler+0x1c>)
 8007faa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007fac:	f001 ff44 	bl	8009e38 <xTaskGetSchedulerState>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d001      	beq.n	8007fba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007fb6:	f002 fd2f 	bl	800aa18 <xPortSysTickHandler>
  }
}
 8007fba:	bf00      	nop
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	e000e010 	.word	0xe000e010

08007fc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007fc8:	2100      	movs	r1, #0
 8007fca:	f06f 0004 	mvn.w	r0, #4
 8007fce:	f7ff ffbf 	bl	8007f50 <__NVIC_SetPriority>
#endif
}
 8007fd2:	bf00      	nop
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fde:	f3ef 8305 	mrs	r3, IPSR
 8007fe2:	603b      	str	r3, [r7, #0]
  return(result);
 8007fe4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007fea:	f06f 0305 	mvn.w	r3, #5
 8007fee:	607b      	str	r3, [r7, #4]
 8007ff0:	e00c      	b.n	800800c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007ff2:	4b0a      	ldr	r3, [pc, #40]	; (800801c <osKernelInitialize+0x44>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d105      	bne.n	8008006 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007ffa:	4b08      	ldr	r3, [pc, #32]	; (800801c <osKernelInitialize+0x44>)
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008000:	2300      	movs	r3, #0
 8008002:	607b      	str	r3, [r7, #4]
 8008004:	e002      	b.n	800800c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008006:	f04f 33ff 	mov.w	r3, #4294967295
 800800a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800800c:	687b      	ldr	r3, [r7, #4]
}
 800800e:	4618      	mov	r0, r3
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	20000354 	.word	0x20000354

08008020 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008026:	f3ef 8305 	mrs	r3, IPSR
 800802a:	603b      	str	r3, [r7, #0]
  return(result);
 800802c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <osKernelStart+0x1a>
    stat = osErrorISR;
 8008032:	f06f 0305 	mvn.w	r3, #5
 8008036:	607b      	str	r3, [r7, #4]
 8008038:	e010      	b.n	800805c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800803a:	4b0b      	ldr	r3, [pc, #44]	; (8008068 <osKernelStart+0x48>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d109      	bne.n	8008056 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008042:	f7ff ffbf 	bl	8007fc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008046:	4b08      	ldr	r3, [pc, #32]	; (8008068 <osKernelStart+0x48>)
 8008048:	2202      	movs	r2, #2
 800804a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800804c:	f001 faac 	bl	80095a8 <vTaskStartScheduler>
      stat = osOK;
 8008050:	2300      	movs	r3, #0
 8008052:	607b      	str	r3, [r7, #4]
 8008054:	e002      	b.n	800805c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008056:	f04f 33ff 	mov.w	r3, #4294967295
 800805a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800805c:	687b      	ldr	r3, [r7, #4]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	20000354 	.word	0x20000354

0800806c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800806c:	b580      	push	{r7, lr}
 800806e:	b08e      	sub	sp, #56	; 0x38
 8008070:	af04      	add	r7, sp, #16
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008078:	2300      	movs	r3, #0
 800807a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800807c:	f3ef 8305 	mrs	r3, IPSR
 8008080:	617b      	str	r3, [r7, #20]
  return(result);
 8008082:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008084:	2b00      	cmp	r3, #0
 8008086:	d17e      	bne.n	8008186 <osThreadNew+0x11a>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d07b      	beq.n	8008186 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800808e:	2380      	movs	r3, #128	; 0x80
 8008090:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008092:	2318      	movs	r3, #24
 8008094:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800809a:	f04f 33ff 	mov.w	r3, #4294967295
 800809e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d045      	beq.n	8008132 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <osThreadNew+0x48>
        name = attr->name;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d002      	beq.n	80080c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d008      	beq.n	80080da <osThreadNew+0x6e>
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	2b38      	cmp	r3, #56	; 0x38
 80080cc:	d805      	bhi.n	80080da <osThreadNew+0x6e>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <osThreadNew+0x72>
        return (NULL);
 80080da:	2300      	movs	r3, #0
 80080dc:	e054      	b.n	8008188 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	089b      	lsrs	r3, r3, #2
 80080ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00e      	beq.n	8008114 <osThreadNew+0xa8>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	2b5b      	cmp	r3, #91	; 0x5b
 80080fc:	d90a      	bls.n	8008114 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008102:	2b00      	cmp	r3, #0
 8008104:	d006      	beq.n	8008114 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	695b      	ldr	r3, [r3, #20]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <osThreadNew+0xa8>
        mem = 1;
 800810e:	2301      	movs	r3, #1
 8008110:	61bb      	str	r3, [r7, #24]
 8008112:	e010      	b.n	8008136 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10c      	bne.n	8008136 <osThreadNew+0xca>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d108      	bne.n	8008136 <osThreadNew+0xca>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <osThreadNew+0xca>
          mem = 0;
 800812c:	2300      	movs	r3, #0
 800812e:	61bb      	str	r3, [r7, #24]
 8008130:	e001      	b.n	8008136 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008132:	2300      	movs	r3, #0
 8008134:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d110      	bne.n	800815e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008144:	9202      	str	r2, [sp, #8]
 8008146:	9301      	str	r3, [sp, #4]
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	6a3a      	ldr	r2, [r7, #32]
 8008150:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f001 f852 	bl	80091fc <xTaskCreateStatic>
 8008158:	4603      	mov	r3, r0
 800815a:	613b      	str	r3, [r7, #16]
 800815c:	e013      	b.n	8008186 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d110      	bne.n	8008186 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	b29a      	uxth	r2, r3
 8008168:	f107 0310 	add.w	r3, r7, #16
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f001 f89d 	bl	80092b6 <xTaskCreate>
 800817c:	4603      	mov	r3, r0
 800817e:	2b01      	cmp	r3, #1
 8008180:	d001      	beq.n	8008186 <osThreadNew+0x11a>
            hTask = NULL;
 8008182:	2300      	movs	r3, #0
 8008184:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008186:	693b      	ldr	r3, [r7, #16]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3728      	adds	r7, #40	; 0x28
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008198:	f3ef 8305 	mrs	r3, IPSR
 800819c:	60bb      	str	r3, [r7, #8]
  return(result);
 800819e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d003      	beq.n	80081ac <osDelay+0x1c>
    stat = osErrorISR;
 80081a4:	f06f 0305 	mvn.w	r3, #5
 80081a8:	60fb      	str	r3, [r7, #12]
 80081aa:	e007      	b.n	80081bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d002      	beq.n	80081bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f001 f9c2 	bl	8009540 <vTaskDelay>
    }
  }

  return (stat);
 80081bc:	68fb      	ldr	r3, [r7, #12]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}

080081c6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b08a      	sub	sp, #40	; 0x28
 80081ca:	af02      	add	r7, sp, #8
 80081cc:	60f8      	str	r0, [r7, #12]
 80081ce:	60b9      	str	r1, [r7, #8]
 80081d0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80081d2:	2300      	movs	r3, #0
 80081d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081d6:	f3ef 8305 	mrs	r3, IPSR
 80081da:	613b      	str	r3, [r7, #16]
  return(result);
 80081dc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d15f      	bne.n	80082a2 <osMessageQueueNew+0xdc>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d05c      	beq.n	80082a2 <osMessageQueueNew+0xdc>
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d059      	beq.n	80082a2 <osMessageQueueNew+0xdc>
    mem = -1;
 80081ee:	f04f 33ff 	mov.w	r3, #4294967295
 80081f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d029      	beq.n	800824e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d012      	beq.n	8008228 <osMessageQueueNew+0x62>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	2b4f      	cmp	r3, #79	; 0x4f
 8008208:	d90e      	bls.n	8008228 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	695a      	ldr	r2, [r3, #20]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	68b9      	ldr	r1, [r7, #8]
 800821a:	fb01 f303 	mul.w	r3, r1, r3
 800821e:	429a      	cmp	r2, r3
 8008220:	d302      	bcc.n	8008228 <osMessageQueueNew+0x62>
        mem = 1;
 8008222:	2301      	movs	r3, #1
 8008224:	61bb      	str	r3, [r7, #24]
 8008226:	e014      	b.n	8008252 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d110      	bne.n	8008252 <osMessageQueueNew+0x8c>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10c      	bne.n	8008252 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800823c:	2b00      	cmp	r3, #0
 800823e:	d108      	bne.n	8008252 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	695b      	ldr	r3, [r3, #20]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d104      	bne.n	8008252 <osMessageQueueNew+0x8c>
          mem = 0;
 8008248:	2300      	movs	r3, #0
 800824a:	61bb      	str	r3, [r7, #24]
 800824c:	e001      	b.n	8008252 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800824e:	2300      	movs	r3, #0
 8008250:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008252:	69bb      	ldr	r3, [r7, #24]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d10b      	bne.n	8008270 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	691a      	ldr	r2, [r3, #16]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	2100      	movs	r1, #0
 8008262:	9100      	str	r1, [sp, #0]
 8008264:	68b9      	ldr	r1, [r7, #8]
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 fa4e 	bl	8008708 <xQueueGenericCreateStatic>
 800826c:	61f8      	str	r0, [r7, #28]
 800826e:	e008      	b.n	8008282 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d105      	bne.n	8008282 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008276:	2200      	movs	r2, #0
 8008278:	68b9      	ldr	r1, [r7, #8]
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f000 fabc 	bl	80087f8 <xQueueGenericCreate>
 8008280:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00c      	beq.n	80082a2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <osMessageQueueNew+0xd0>
        name = attr->name;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	617b      	str	r3, [r7, #20]
 8008294:	e001      	b.n	800829a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008296:	2300      	movs	r3, #0
 8008298:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800829a:	6979      	ldr	r1, [r7, #20]
 800829c:	69f8      	ldr	r0, [r7, #28]
 800829e:	f000 ff4f 	bl	8009140 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80082a2:	69fb      	ldr	r3, [r7, #28]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3720      	adds	r7, #32
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b088      	sub	sp, #32
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	603b      	str	r3, [r7, #0]
 80082b8:	4613      	mov	r3, r2
 80082ba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082c4:	f3ef 8305 	mrs	r3, IPSR
 80082c8:	617b      	str	r3, [r7, #20]
  return(result);
 80082ca:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d028      	beq.n	8008322 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d005      	beq.n	80082e2 <osMessageQueuePut+0x36>
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <osMessageQueuePut+0x36>
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80082e2:	f06f 0303 	mvn.w	r3, #3
 80082e6:	61fb      	str	r3, [r7, #28]
 80082e8:	e038      	b.n	800835c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80082ea:	2300      	movs	r3, #0
 80082ec:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80082ee:	f107 0210 	add.w	r2, r7, #16
 80082f2:	2300      	movs	r3, #0
 80082f4:	68b9      	ldr	r1, [r7, #8]
 80082f6:	69b8      	ldr	r0, [r7, #24]
 80082f8:	f000 fbda 	bl	8008ab0 <xQueueGenericSendFromISR>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d003      	beq.n	800830a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008302:	f06f 0302 	mvn.w	r3, #2
 8008306:	61fb      	str	r3, [r7, #28]
 8008308:	e028      	b.n	800835c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d025      	beq.n	800835c <osMessageQueuePut+0xb0>
 8008310:	4b15      	ldr	r3, [pc, #84]	; (8008368 <osMessageQueuePut+0xbc>)
 8008312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008316:	601a      	str	r2, [r3, #0]
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	e01c      	b.n	800835c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <osMessageQueuePut+0x82>
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d103      	bne.n	8008336 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800832e:	f06f 0303 	mvn.w	r3, #3
 8008332:	61fb      	str	r3, [r7, #28]
 8008334:	e012      	b.n	800835c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008336:	2300      	movs	r3, #0
 8008338:	683a      	ldr	r2, [r7, #0]
 800833a:	68b9      	ldr	r1, [r7, #8]
 800833c:	69b8      	ldr	r0, [r7, #24]
 800833e:	f000 fab9 	bl	80088b4 <xQueueGenericSend>
 8008342:	4603      	mov	r3, r0
 8008344:	2b01      	cmp	r3, #1
 8008346:	d009      	beq.n	800835c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d003      	beq.n	8008356 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800834e:	f06f 0301 	mvn.w	r3, #1
 8008352:	61fb      	str	r3, [r7, #28]
 8008354:	e002      	b.n	800835c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008356:	f06f 0302 	mvn.w	r3, #2
 800835a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800835c:	69fb      	ldr	r3, [r7, #28]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3720      	adds	r7, #32
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	e000ed04 	.word	0xe000ed04

0800836c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800836c:	b580      	push	{r7, lr}
 800836e:	b088      	sub	sp, #32
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	607a      	str	r2, [r7, #4]
 8008378:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800837e:	2300      	movs	r3, #0
 8008380:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008382:	f3ef 8305 	mrs	r3, IPSR
 8008386:	617b      	str	r3, [r7, #20]
  return(result);
 8008388:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800838a:	2b00      	cmp	r3, #0
 800838c:	d028      	beq.n	80083e0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d005      	beq.n	80083a0 <osMessageQueueGet+0x34>
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d002      	beq.n	80083a0 <osMessageQueueGet+0x34>
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80083a0:	f06f 0303 	mvn.w	r3, #3
 80083a4:	61fb      	str	r3, [r7, #28]
 80083a6:	e037      	b.n	8008418 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80083a8:	2300      	movs	r3, #0
 80083aa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80083ac:	f107 0310 	add.w	r3, r7, #16
 80083b0:	461a      	mov	r2, r3
 80083b2:	68b9      	ldr	r1, [r7, #8]
 80083b4:	69b8      	ldr	r0, [r7, #24]
 80083b6:	f000 fcf7 	bl	8008da8 <xQueueReceiveFromISR>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d003      	beq.n	80083c8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80083c0:	f06f 0302 	mvn.w	r3, #2
 80083c4:	61fb      	str	r3, [r7, #28]
 80083c6:	e027      	b.n	8008418 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d024      	beq.n	8008418 <osMessageQueueGet+0xac>
 80083ce:	4b15      	ldr	r3, [pc, #84]	; (8008424 <osMessageQueueGet+0xb8>)
 80083d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083d4:	601a      	str	r2, [r3, #0]
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	e01b      	b.n	8008418 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80083e0:	69bb      	ldr	r3, [r7, #24]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <osMessageQueueGet+0x80>
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d103      	bne.n	80083f4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80083ec:	f06f 0303 	mvn.w	r3, #3
 80083f0:	61fb      	str	r3, [r7, #28]
 80083f2:	e011      	b.n	8008418 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80083f4:	683a      	ldr	r2, [r7, #0]
 80083f6:	68b9      	ldr	r1, [r7, #8]
 80083f8:	69b8      	ldr	r0, [r7, #24]
 80083fa:	f000 fbf5 	bl	8008be8 <xQueueReceive>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b01      	cmp	r3, #1
 8008402:	d009      	beq.n	8008418 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d003      	beq.n	8008412 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800840a:	f06f 0301 	mvn.w	r3, #1
 800840e:	61fb      	str	r3, [r7, #28]
 8008410:	e002      	b.n	8008418 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008412:	f06f 0302 	mvn.w	r3, #2
 8008416:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008418:	69fb      	ldr	r3, [r7, #28]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3720      	adds	r7, #32
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	e000ed04 	.word	0xe000ed04

08008428 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8008428:	b580      	push	{r7, lr}
 800842a:	b086      	sub	sp, #24
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d102      	bne.n	8008440 <osMessageQueueGetCount+0x18>
    count = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	e00e      	b.n	800845e <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008440:	f3ef 8305 	mrs	r3, IPSR
 8008444:	60fb      	str	r3, [r7, #12]
  return(result);
 8008446:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008448:	2b00      	cmp	r3, #0
 800844a:	d004      	beq.n	8008456 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800844c:	6938      	ldr	r0, [r7, #16]
 800844e:	f000 fd49 	bl	8008ee4 <uxQueueMessagesWaitingFromISR>
 8008452:	6178      	str	r0, [r7, #20]
 8008454:	e003      	b.n	800845e <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8008456:	6938      	ldr	r0, [r7, #16]
 8008458:	f000 fd26 	bl	8008ea8 <uxQueueMessagesWaiting>
 800845c:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800845e:	697b      	ldr	r3, [r7, #20]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3718      	adds	r7, #24
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	4a07      	ldr	r2, [pc, #28]	; (8008494 <vApplicationGetIdleTaskMemory+0x2c>)
 8008478:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	4a06      	ldr	r2, [pc, #24]	; (8008498 <vApplicationGetIdleTaskMemory+0x30>)
 800847e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2280      	movs	r2, #128	; 0x80
 8008484:	601a      	str	r2, [r3, #0]
}
 8008486:	bf00      	nop
 8008488:	3714      	adds	r7, #20
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	20000358 	.word	0x20000358
 8008498:	200003b4 	.word	0x200003b4

0800849c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4a07      	ldr	r2, [pc, #28]	; (80084c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80084ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	4a06      	ldr	r2, [pc, #24]	; (80084cc <vApplicationGetTimerTaskMemory+0x30>)
 80084b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80084ba:	601a      	str	r2, [r3, #0]
}
 80084bc:	bf00      	nop
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	200005b4 	.word	0x200005b4
 80084cc:	20000610 	.word	0x20000610

080084d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80084d0:	b480      	push	{r7}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f103 0208 	add.w	r2, r3, #8
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f04f 32ff 	mov.w	r2, #4294967295
 80084e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f103 0208 	add.w	r2, r3, #8
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f103 0208 	add.w	r2, r3, #8
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2200      	movs	r2, #0
 8008502:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800851e:	bf00      	nop
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800852a:	b480      	push	{r7}
 800852c:	b085      	sub	sp, #20
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
 8008532:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	689a      	ldr	r2, [r3, #8]
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	1c5a      	adds	r2, r3, #1
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	601a      	str	r2, [r3, #0]
}
 8008566:	bf00      	nop
 8008568:	3714      	adds	r7, #20
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr

08008572 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008572:	b480      	push	{r7}
 8008574:	b085      	sub	sp, #20
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008588:	d103      	bne.n	8008592 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	60fb      	str	r3, [r7, #12]
 8008590:	e00c      	b.n	80085ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	3308      	adds	r3, #8
 8008596:	60fb      	str	r3, [r7, #12]
 8008598:	e002      	b.n	80085a0 <vListInsert+0x2e>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	60fb      	str	r3, [r7, #12]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68ba      	ldr	r2, [r7, #8]
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d2f6      	bcs.n	800859a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	685a      	ldr	r2, [r3, #4]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	683a      	ldr	r2, [r7, #0]
 80085ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	601a      	str	r2, [r3, #0]
}
 80085d8:	bf00      	nop
 80085da:	3714      	adds	r7, #20
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6892      	ldr	r2, [r2, #8]
 80085fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	6852      	ldr	r2, [r2, #4]
 8008604:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	429a      	cmp	r2, r3
 800860e:	d103      	bne.n	8008618 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	689a      	ldr	r2, [r3, #8]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	1e5a      	subs	r2, r3, #1
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10a      	bne.n	8008662 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800864c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008650:	f383 8811 	msr	BASEPRI, r3
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800865e:	bf00      	nop
 8008660:	e7fe      	b.n	8008660 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008662:	f002 f947 	bl	800a8f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866e:	68f9      	ldr	r1, [r7, #12]
 8008670:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008672:	fb01 f303 	mul.w	r3, r1, r3
 8008676:	441a      	add	r2, r3
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008692:	3b01      	subs	r3, #1
 8008694:	68f9      	ldr	r1, [r7, #12]
 8008696:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008698:	fb01 f303 	mul.w	r3, r1, r3
 800869c:	441a      	add	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	22ff      	movs	r2, #255	; 0xff
 80086a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	22ff      	movs	r2, #255	; 0xff
 80086ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d114      	bne.n	80086e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d01a      	beq.n	80086f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	3310      	adds	r3, #16
 80086c4:	4618      	mov	r0, r3
 80086c6:	f001 f9f9 	bl	8009abc <xTaskRemoveFromEventList>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d012      	beq.n	80086f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80086d0:	4b0c      	ldr	r3, [pc, #48]	; (8008704 <xQueueGenericReset+0xcc>)
 80086d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	e009      	b.n	80086f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	3310      	adds	r3, #16
 80086e6:	4618      	mov	r0, r3
 80086e8:	f7ff fef2 	bl	80084d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	3324      	adds	r3, #36	; 0x24
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7ff feed 	bl	80084d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80086f6:	f002 f92d 	bl	800a954 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80086fa:	2301      	movs	r3, #1
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3710      	adds	r7, #16
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	e000ed04 	.word	0xe000ed04

08008708 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008708:	b580      	push	{r7, lr}
 800870a:	b08e      	sub	sp, #56	; 0x38
 800870c:	af02      	add	r7, sp, #8
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d10a      	bne.n	8008732 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800871c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008720:	f383 8811 	msr	BASEPRI, r3
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	f3bf 8f4f 	dsb	sy
 800872c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800872e:	bf00      	nop
 8008730:	e7fe      	b.n	8008730 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d10a      	bne.n	800874e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800873c:	f383 8811 	msr	BASEPRI, r3
 8008740:	f3bf 8f6f 	isb	sy
 8008744:	f3bf 8f4f 	dsb	sy
 8008748:	627b      	str	r3, [r7, #36]	; 0x24
}
 800874a:	bf00      	nop
 800874c:	e7fe      	b.n	800874c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <xQueueGenericCreateStatic+0x52>
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d001      	beq.n	800875e <xQueueGenericCreateStatic+0x56>
 800875a:	2301      	movs	r3, #1
 800875c:	e000      	b.n	8008760 <xQueueGenericCreateStatic+0x58>
 800875e:	2300      	movs	r3, #0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d10a      	bne.n	800877a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008768:	f383 8811 	msr	BASEPRI, r3
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f3bf 8f4f 	dsb	sy
 8008774:	623b      	str	r3, [r7, #32]
}
 8008776:	bf00      	nop
 8008778:	e7fe      	b.n	8008778 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d102      	bne.n	8008786 <xQueueGenericCreateStatic+0x7e>
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d101      	bne.n	800878a <xQueueGenericCreateStatic+0x82>
 8008786:	2301      	movs	r3, #1
 8008788:	e000      	b.n	800878c <xQueueGenericCreateStatic+0x84>
 800878a:	2300      	movs	r3, #0
 800878c:	2b00      	cmp	r3, #0
 800878e:	d10a      	bne.n	80087a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	61fb      	str	r3, [r7, #28]
}
 80087a2:	bf00      	nop
 80087a4:	e7fe      	b.n	80087a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80087a6:	2350      	movs	r3, #80	; 0x50
 80087a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b50      	cmp	r3, #80	; 0x50
 80087ae:	d00a      	beq.n	80087c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	61bb      	str	r3, [r7, #24]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80087c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80087cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00d      	beq.n	80087ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80087d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80087da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80087de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	4613      	mov	r3, r2
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f000 f83f 	bl	800886c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80087ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3730      	adds	r7, #48	; 0x30
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b08a      	sub	sp, #40	; 0x28
 80087fc:	af02      	add	r7, sp, #8
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	4613      	mov	r3, r2
 8008804:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d10a      	bne.n	8008822 <xQueueGenericCreate+0x2a>
	__asm volatile
 800880c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008810:	f383 8811 	msr	BASEPRI, r3
 8008814:	f3bf 8f6f 	isb	sy
 8008818:	f3bf 8f4f 	dsb	sy
 800881c:	613b      	str	r3, [r7, #16]
}
 800881e:	bf00      	nop
 8008820:	e7fe      	b.n	8008820 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	fb02 f303 	mul.w	r3, r2, r3
 800882a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	3350      	adds	r3, #80	; 0x50
 8008830:	4618      	mov	r0, r3
 8008832:	f002 f981 	bl	800ab38 <pvPortMalloc>
 8008836:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d011      	beq.n	8008862 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	3350      	adds	r3, #80	; 0x50
 8008846:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008848:	69bb      	ldr	r3, [r7, #24]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008850:	79fa      	ldrb	r2, [r7, #7]
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	9300      	str	r3, [sp, #0]
 8008856:	4613      	mov	r3, r2
 8008858:	697a      	ldr	r2, [r7, #20]
 800885a:	68b9      	ldr	r1, [r7, #8]
 800885c:	68f8      	ldr	r0, [r7, #12]
 800885e:	f000 f805 	bl	800886c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008862:	69bb      	ldr	r3, [r7, #24]
	}
 8008864:	4618      	mov	r0, r3
 8008866:	3720      	adds	r7, #32
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
 8008878:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d103      	bne.n	8008888 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	69ba      	ldr	r2, [r7, #24]
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	e002      	b.n	800888e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008888:	69bb      	ldr	r3, [r7, #24]
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	68fa      	ldr	r2, [r7, #12]
 8008892:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800889a:	2101      	movs	r1, #1
 800889c:	69b8      	ldr	r0, [r7, #24]
 800889e:	f7ff fecb 	bl	8008638 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	78fa      	ldrb	r2, [r7, #3]
 80088a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80088aa:	bf00      	nop
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
	...

080088b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b08e      	sub	sp, #56	; 0x38
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
 80088c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80088c2:	2300      	movs	r3, #0
 80088c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80088ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d10a      	bne.n	80088e6 <xQueueGenericSend+0x32>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80088e2:	bf00      	nop
 80088e4:	e7fe      	b.n	80088e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d103      	bne.n	80088f4 <xQueueGenericSend+0x40>
 80088ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d101      	bne.n	80088f8 <xQueueGenericSend+0x44>
 80088f4:	2301      	movs	r3, #1
 80088f6:	e000      	b.n	80088fa <xQueueGenericSend+0x46>
 80088f8:	2300      	movs	r3, #0
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d10a      	bne.n	8008914 <xQueueGenericSend+0x60>
	__asm volatile
 80088fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008910:	bf00      	nop
 8008912:	e7fe      	b.n	8008912 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	2b02      	cmp	r3, #2
 8008918:	d103      	bne.n	8008922 <xQueueGenericSend+0x6e>
 800891a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800891c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800891e:	2b01      	cmp	r3, #1
 8008920:	d101      	bne.n	8008926 <xQueueGenericSend+0x72>
 8008922:	2301      	movs	r3, #1
 8008924:	e000      	b.n	8008928 <xQueueGenericSend+0x74>
 8008926:	2300      	movs	r3, #0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10a      	bne.n	8008942 <xQueueGenericSend+0x8e>
	__asm volatile
 800892c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008930:	f383 8811 	msr	BASEPRI, r3
 8008934:	f3bf 8f6f 	isb	sy
 8008938:	f3bf 8f4f 	dsb	sy
 800893c:	623b      	str	r3, [r7, #32]
}
 800893e:	bf00      	nop
 8008940:	e7fe      	b.n	8008940 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008942:	f001 fa79 	bl	8009e38 <xTaskGetSchedulerState>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d102      	bne.n	8008952 <xQueueGenericSend+0x9e>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d101      	bne.n	8008956 <xQueueGenericSend+0xa2>
 8008952:	2301      	movs	r3, #1
 8008954:	e000      	b.n	8008958 <xQueueGenericSend+0xa4>
 8008956:	2300      	movs	r3, #0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d10a      	bne.n	8008972 <xQueueGenericSend+0xbe>
	__asm volatile
 800895c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008960:	f383 8811 	msr	BASEPRI, r3
 8008964:	f3bf 8f6f 	isb	sy
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	61fb      	str	r3, [r7, #28]
}
 800896e:	bf00      	nop
 8008970:	e7fe      	b.n	8008970 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008972:	f001 ffbf 	bl	800a8f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800897a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800897e:	429a      	cmp	r2, r3
 8008980:	d302      	bcc.n	8008988 <xQueueGenericSend+0xd4>
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	2b02      	cmp	r3, #2
 8008986:	d129      	bne.n	80089dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	68b9      	ldr	r1, [r7, #8]
 800898c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800898e:	f000 fac7 	bl	8008f20 <prvCopyDataToQueue>
 8008992:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008998:	2b00      	cmp	r3, #0
 800899a:	d010      	beq.n	80089be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800899c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800899e:	3324      	adds	r3, #36	; 0x24
 80089a0:	4618      	mov	r0, r3
 80089a2:	f001 f88b 	bl	8009abc <xTaskRemoveFromEventList>
 80089a6:	4603      	mov	r3, r0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d013      	beq.n	80089d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80089ac:	4b3f      	ldr	r3, [pc, #252]	; (8008aac <xQueueGenericSend+0x1f8>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	e00a      	b.n	80089d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80089be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d007      	beq.n	80089d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80089c4:	4b39      	ldr	r3, [pc, #228]	; (8008aac <xQueueGenericSend+0x1f8>)
 80089c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80089d4:	f001 ffbe 	bl	800a954 <vPortExitCritical>
				return pdPASS;
 80089d8:	2301      	movs	r3, #1
 80089da:	e063      	b.n	8008aa4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d103      	bne.n	80089ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089e2:	f001 ffb7 	bl	800a954 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	e05c      	b.n	8008aa4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d106      	bne.n	80089fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089f0:	f107 0314 	add.w	r3, r7, #20
 80089f4:	4618      	mov	r0, r3
 80089f6:	f001 f8c5 	bl	8009b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089fa:	2301      	movs	r3, #1
 80089fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089fe:	f001 ffa9 	bl	800a954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a02:	f000 fe37 	bl	8009674 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a06:	f001 ff75 	bl	800a8f4 <vPortEnterCritical>
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a10:	b25b      	sxtb	r3, r3
 8008a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a16:	d103      	bne.n	8008a20 <xQueueGenericSend+0x16c>
 8008a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a26:	b25b      	sxtb	r3, r3
 8008a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2c:	d103      	bne.n	8008a36 <xQueueGenericSend+0x182>
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a36:	f001 ff8d 	bl	800a954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a3a:	1d3a      	adds	r2, r7, #4
 8008a3c:	f107 0314 	add.w	r3, r7, #20
 8008a40:	4611      	mov	r1, r2
 8008a42:	4618      	mov	r0, r3
 8008a44:	f001 f8b4 	bl	8009bb0 <xTaskCheckForTimeOut>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d124      	bne.n	8008a98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008a4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a50:	f000 fb5e 	bl	8009110 <prvIsQueueFull>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d018      	beq.n	8008a8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a5c:	3310      	adds	r3, #16
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	4611      	mov	r1, r2
 8008a62:	4618      	mov	r0, r3
 8008a64:	f000 ffda 	bl	8009a1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a6a:	f000 fae9 	bl	8009040 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a6e:	f000 fe0f 	bl	8009690 <xTaskResumeAll>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f47f af7c 	bne.w	8008972 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008a7a:	4b0c      	ldr	r3, [pc, #48]	; (8008aac <xQueueGenericSend+0x1f8>)
 8008a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a80:	601a      	str	r2, [r3, #0]
 8008a82:	f3bf 8f4f 	dsb	sy
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	e772      	b.n	8008972 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a8e:	f000 fad7 	bl	8009040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a92:	f000 fdfd 	bl	8009690 <xTaskResumeAll>
 8008a96:	e76c      	b.n	8008972 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a9a:	f000 fad1 	bl	8009040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a9e:	f000 fdf7 	bl	8009690 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008aa2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3738      	adds	r7, #56	; 0x38
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	e000ed04 	.word	0xe000ed04

08008ab0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b090      	sub	sp, #64	; 0x40
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
 8008abc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10a      	bne.n	8008ade <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008ada:	bf00      	nop
 8008adc:	e7fe      	b.n	8008adc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d103      	bne.n	8008aec <xQueueGenericSendFromISR+0x3c>
 8008ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d101      	bne.n	8008af0 <xQueueGenericSendFromISR+0x40>
 8008aec:	2301      	movs	r3, #1
 8008aee:	e000      	b.n	8008af2 <xQueueGenericSendFromISR+0x42>
 8008af0:	2300      	movs	r3, #0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d10a      	bne.n	8008b0c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008b08:	bf00      	nop
 8008b0a:	e7fe      	b.n	8008b0a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	d103      	bne.n	8008b1a <xQueueGenericSendFromISR+0x6a>
 8008b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d101      	bne.n	8008b1e <xQueueGenericSendFromISR+0x6e>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e000      	b.n	8008b20 <xQueueGenericSendFromISR+0x70>
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10a      	bne.n	8008b3a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b28:	f383 8811 	msr	BASEPRI, r3
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f3bf 8f4f 	dsb	sy
 8008b34:	623b      	str	r3, [r7, #32]
}
 8008b36:	bf00      	nop
 8008b38:	e7fe      	b.n	8008b38 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b3a:	f001 ffbd 	bl	800aab8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b3e:	f3ef 8211 	mrs	r2, BASEPRI
 8008b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	61fa      	str	r2, [r7, #28]
 8008b54:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008b56:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b58:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d302      	bcc.n	8008b6c <xQueueGenericSendFromISR+0xbc>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d12f      	bne.n	8008bcc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	68b9      	ldr	r1, [r7, #8]
 8008b80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b82:	f000 f9cd 	bl	8008f20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b86:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8e:	d112      	bne.n	8008bb6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d016      	beq.n	8008bc6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9a:	3324      	adds	r3, #36	; 0x24
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 ff8d 	bl	8009abc <xTaskRemoveFromEventList>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d00e      	beq.n	8008bc6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00b      	beq.n	8008bc6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]
 8008bb4:	e007      	b.n	8008bc6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008bb6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008bba:	3301      	adds	r3, #1
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	b25a      	sxtb	r2, r3
 8008bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008bca:	e001      	b.n	8008bd0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bd2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008bda:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3740      	adds	r7, #64	; 0x40
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
	...

08008be8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08c      	sub	sp, #48	; 0x30
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10a      	bne.n	8008c18 <xQueueReceive+0x30>
	__asm volatile
 8008c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c06:	f383 8811 	msr	BASEPRI, r3
 8008c0a:	f3bf 8f6f 	isb	sy
 8008c0e:	f3bf 8f4f 	dsb	sy
 8008c12:	623b      	str	r3, [r7, #32]
}
 8008c14:	bf00      	nop
 8008c16:	e7fe      	b.n	8008c16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d103      	bne.n	8008c26 <xQueueReceive+0x3e>
 8008c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <xQueueReceive+0x42>
 8008c26:	2301      	movs	r3, #1
 8008c28:	e000      	b.n	8008c2c <xQueueReceive+0x44>
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10a      	bne.n	8008c46 <xQueueReceive+0x5e>
	__asm volatile
 8008c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c34:	f383 8811 	msr	BASEPRI, r3
 8008c38:	f3bf 8f6f 	isb	sy
 8008c3c:	f3bf 8f4f 	dsb	sy
 8008c40:	61fb      	str	r3, [r7, #28]
}
 8008c42:	bf00      	nop
 8008c44:	e7fe      	b.n	8008c44 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c46:	f001 f8f7 	bl	8009e38 <xTaskGetSchedulerState>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d102      	bne.n	8008c56 <xQueueReceive+0x6e>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d101      	bne.n	8008c5a <xQueueReceive+0x72>
 8008c56:	2301      	movs	r3, #1
 8008c58:	e000      	b.n	8008c5c <xQueueReceive+0x74>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d10a      	bne.n	8008c76 <xQueueReceive+0x8e>
	__asm volatile
 8008c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c64:	f383 8811 	msr	BASEPRI, r3
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	f3bf 8f4f 	dsb	sy
 8008c70:	61bb      	str	r3, [r7, #24]
}
 8008c72:	bf00      	nop
 8008c74:	e7fe      	b.n	8008c74 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c76:	f001 fe3d 	bl	800a8f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d01f      	beq.n	8008cc6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c86:	68b9      	ldr	r1, [r7, #8]
 8008c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c8a:	f000 f9b3 	bl	8008ff4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c90:	1e5a      	subs	r2, r3, #1
 8008c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c94:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c98:	691b      	ldr	r3, [r3, #16]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00f      	beq.n	8008cbe <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca0:	3310      	adds	r3, #16
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 ff0a 	bl	8009abc <xTaskRemoveFromEventList>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d007      	beq.n	8008cbe <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008cae:	4b3d      	ldr	r3, [pc, #244]	; (8008da4 <xQueueReceive+0x1bc>)
 8008cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cb4:	601a      	str	r2, [r3, #0]
 8008cb6:	f3bf 8f4f 	dsb	sy
 8008cba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008cbe:	f001 fe49 	bl	800a954 <vPortExitCritical>
				return pdPASS;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e069      	b.n	8008d9a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d103      	bne.n	8008cd4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ccc:	f001 fe42 	bl	800a954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	e062      	b.n	8008d9a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d106      	bne.n	8008ce8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008cda:	f107 0310 	add.w	r3, r7, #16
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 ff50 	bl	8009b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ce8:	f001 fe34 	bl	800a954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cec:	f000 fcc2 	bl	8009674 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cf0:	f001 fe00 	bl	800a8f4 <vPortEnterCritical>
 8008cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008cfa:	b25b      	sxtb	r3, r3
 8008cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d00:	d103      	bne.n	8008d0a <xQueueReceive+0x122>
 8008d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d04:	2200      	movs	r2, #0
 8008d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d10:	b25b      	sxtb	r3, r3
 8008d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d16:	d103      	bne.n	8008d20 <xQueueReceive+0x138>
 8008d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d20:	f001 fe18 	bl	800a954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d24:	1d3a      	adds	r2, r7, #4
 8008d26:	f107 0310 	add.w	r3, r7, #16
 8008d2a:	4611      	mov	r1, r2
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f000 ff3f 	bl	8009bb0 <xTaskCheckForTimeOut>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d123      	bne.n	8008d80 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d3a:	f000 f9d3 	bl	80090e4 <prvIsQueueEmpty>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d017      	beq.n	8008d74 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d46:	3324      	adds	r3, #36	; 0x24
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 fe65 	bl	8009a1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d54:	f000 f974 	bl	8009040 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d58:	f000 fc9a 	bl	8009690 <xTaskResumeAll>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d189      	bne.n	8008c76 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008d62:	4b10      	ldr	r3, [pc, #64]	; (8008da4 <xQueueReceive+0x1bc>)
 8008d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	e780      	b.n	8008c76 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d76:	f000 f963 	bl	8009040 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d7a:	f000 fc89 	bl	8009690 <xTaskResumeAll>
 8008d7e:	e77a      	b.n	8008c76 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d82:	f000 f95d 	bl	8009040 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d86:	f000 fc83 	bl	8009690 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d8c:	f000 f9aa 	bl	80090e4 <prvIsQueueEmpty>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f43f af6f 	beq.w	8008c76 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3730      	adds	r7, #48	; 0x30
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	e000ed04 	.word	0xe000ed04

08008da8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b08e      	sub	sp, #56	; 0x38
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d10a      	bne.n	8008dd4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc2:	f383 8811 	msr	BASEPRI, r3
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	f3bf 8f4f 	dsb	sy
 8008dce:	623b      	str	r3, [r7, #32]
}
 8008dd0:	bf00      	nop
 8008dd2:	e7fe      	b.n	8008dd2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d103      	bne.n	8008de2 <xQueueReceiveFromISR+0x3a>
 8008dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d101      	bne.n	8008de6 <xQueueReceiveFromISR+0x3e>
 8008de2:	2301      	movs	r3, #1
 8008de4:	e000      	b.n	8008de8 <xQueueReceiveFromISR+0x40>
 8008de6:	2300      	movs	r3, #0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d10a      	bne.n	8008e02 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df0:	f383 8811 	msr	BASEPRI, r3
 8008df4:	f3bf 8f6f 	isb	sy
 8008df8:	f3bf 8f4f 	dsb	sy
 8008dfc:	61fb      	str	r3, [r7, #28]
}
 8008dfe:	bf00      	nop
 8008e00:	e7fe      	b.n	8008e00 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e02:	f001 fe59 	bl	800aab8 <vPortValidateInterruptPriority>
	__asm volatile
 8008e06:	f3ef 8211 	mrs	r2, BASEPRI
 8008e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	61ba      	str	r2, [r7, #24]
 8008e1c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008e1e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e20:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e26:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d02f      	beq.n	8008e8e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008e38:	68b9      	ldr	r1, [r7, #8]
 8008e3a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e3c:	f000 f8da 	bl	8008ff4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e42:	1e5a      	subs	r2, r3, #1
 8008e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e46:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008e48:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e50:	d112      	bne.n	8008e78 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d016      	beq.n	8008e88 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e5c:	3310      	adds	r3, #16
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f000 fe2c 	bl	8009abc <xTaskRemoveFromEventList>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00e      	beq.n	8008e88 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00b      	beq.n	8008e88 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	601a      	str	r2, [r3, #0]
 8008e76:	e007      	b.n	8008e88 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	b25a      	sxtb	r2, r3
 8008e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	637b      	str	r3, [r7, #52]	; 0x34
 8008e8c:	e001      	b.n	8008e92 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	637b      	str	r3, [r7, #52]	; 0x34
 8008e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e94:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	f383 8811 	msr	BASEPRI, r3
}
 8008e9c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3738      	adds	r7, #56	; 0x38
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d10a      	bne.n	8008ecc <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8008eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eba:	f383 8811 	msr	BASEPRI, r3
 8008ebe:	f3bf 8f6f 	isb	sy
 8008ec2:	f3bf 8f4f 	dsb	sy
 8008ec6:	60bb      	str	r3, [r7, #8]
}
 8008ec8:	bf00      	nop
 8008eca:	e7fe      	b.n	8008eca <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8008ecc:	f001 fd12 	bl	800a8f4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008ed6:	f001 fd3d 	bl	800a954 <vPortExitCritical>

	return uxReturn;
 8008eda:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008edc:	4618      	mov	r0, r3
 8008ede:	3710      	adds	r7, #16
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10a      	bne.n	8008f0c <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	60fb      	str	r3, [r7, #12]
}
 8008f08:	bf00      	nop
 8008f0a:	e7fe      	b.n	8008f0a <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f10:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8008f12:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008f14:	4618      	mov	r0, r3
 8008f16:	371c      	adds	r7, #28
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b086      	sub	sp, #24
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	60f8      	str	r0, [r7, #12]
 8008f28:	60b9      	str	r1, [r7, #8]
 8008f2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d10d      	bne.n	8008f5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d14d      	bne.n	8008fe2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 ff92 	bl	8009e74 <xTaskPriorityDisinherit>
 8008f50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2200      	movs	r2, #0
 8008f56:	609a      	str	r2, [r3, #8]
 8008f58:	e043      	b.n	8008fe2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d119      	bne.n	8008f94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6858      	ldr	r0, [r3, #4]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f68:	461a      	mov	r2, r3
 8008f6a:	68b9      	ldr	r1, [r7, #8]
 8008f6c:	f001 fff8 	bl	800af60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f78:	441a      	add	r2, r3
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	685a      	ldr	r2, [r3, #4]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d32b      	bcc.n	8008fe2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	605a      	str	r2, [r3, #4]
 8008f92:	e026      	b.n	8008fe2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	68d8      	ldr	r0, [r3, #12]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	68b9      	ldr	r1, [r7, #8]
 8008fa0:	f001 ffde 	bl	800af60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	68da      	ldr	r2, [r3, #12]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fac:	425b      	negs	r3, r3
 8008fae:	441a      	add	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	68da      	ldr	r2, [r3, #12]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d207      	bcs.n	8008fd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	689a      	ldr	r2, [r3, #8]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc8:	425b      	negs	r3, r3
 8008fca:	441a      	add	r2, r3
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d105      	bne.n	8008fe2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d002      	beq.n	8008fe2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	1c5a      	adds	r2, r3, #1
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008fea:	697b      	ldr	r3, [r7, #20]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3718      	adds	r7, #24
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009002:	2b00      	cmp	r3, #0
 8009004:	d018      	beq.n	8009038 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	68da      	ldr	r2, [r3, #12]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800900e:	441a      	add	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	68da      	ldr	r2, [r3, #12]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	429a      	cmp	r2, r3
 800901e:	d303      	bcc.n	8009028 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68d9      	ldr	r1, [r3, #12]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009030:	461a      	mov	r2, r3
 8009032:	6838      	ldr	r0, [r7, #0]
 8009034:	f001 ff94 	bl	800af60 <memcpy>
	}
}
 8009038:	bf00      	nop
 800903a:	3708      	adds	r7, #8
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009048:	f001 fc54 	bl	800a8f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009052:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009054:	e011      	b.n	800907a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905a:	2b00      	cmp	r3, #0
 800905c:	d012      	beq.n	8009084 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	3324      	adds	r3, #36	; 0x24
 8009062:	4618      	mov	r0, r3
 8009064:	f000 fd2a 	bl	8009abc <xTaskRemoveFromEventList>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d001      	beq.n	8009072 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800906e:	f000 fe01 	bl	8009c74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009072:	7bfb      	ldrb	r3, [r7, #15]
 8009074:	3b01      	subs	r3, #1
 8009076:	b2db      	uxtb	r3, r3
 8009078:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800907a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800907e:	2b00      	cmp	r3, #0
 8009080:	dce9      	bgt.n	8009056 <prvUnlockQueue+0x16>
 8009082:	e000      	b.n	8009086 <prvUnlockQueue+0x46>
					break;
 8009084:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	22ff      	movs	r2, #255	; 0xff
 800908a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800908e:	f001 fc61 	bl	800a954 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009092:	f001 fc2f 	bl	800a8f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800909c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800909e:	e011      	b.n	80090c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d012      	beq.n	80090ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	3310      	adds	r3, #16
 80090ac:	4618      	mov	r0, r3
 80090ae:	f000 fd05 	bl	8009abc <xTaskRemoveFromEventList>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d001      	beq.n	80090bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80090b8:	f000 fddc 	bl	8009c74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80090bc:	7bbb      	ldrb	r3, [r7, #14]
 80090be:	3b01      	subs	r3, #1
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	dce9      	bgt.n	80090a0 <prvUnlockQueue+0x60>
 80090cc:	e000      	b.n	80090d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80090ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	22ff      	movs	r2, #255	; 0xff
 80090d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80090d8:	f001 fc3c 	bl	800a954 <vPortExitCritical>
}
 80090dc:	bf00      	nop
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090ec:	f001 fc02 	bl	800a8f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d102      	bne.n	80090fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80090f8:	2301      	movs	r3, #1
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	e001      	b.n	8009102 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80090fe:	2300      	movs	r3, #0
 8009100:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009102:	f001 fc27 	bl	800a954 <vPortExitCritical>

	return xReturn;
 8009106:	68fb      	ldr	r3, [r7, #12]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009118:	f001 fbec 	bl	800a8f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009124:	429a      	cmp	r2, r3
 8009126:	d102      	bne.n	800912e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009128:	2301      	movs	r3, #1
 800912a:	60fb      	str	r3, [r7, #12]
 800912c:	e001      	b.n	8009132 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800912e:	2300      	movs	r3, #0
 8009130:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009132:	f001 fc0f 	bl	800a954 <vPortExitCritical>

	return xReturn;
 8009136:	68fb      	ldr	r3, [r7, #12]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3710      	adds	r7, #16
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800914a:	2300      	movs	r3, #0
 800914c:	60fb      	str	r3, [r7, #12]
 800914e:	e014      	b.n	800917a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009150:	4a0f      	ldr	r2, [pc, #60]	; (8009190 <vQueueAddToRegistry+0x50>)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d10b      	bne.n	8009174 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800915c:	490c      	ldr	r1, [pc, #48]	; (8009190 <vQueueAddToRegistry+0x50>)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009166:	4a0a      	ldr	r2, [pc, #40]	; (8009190 <vQueueAddToRegistry+0x50>)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	00db      	lsls	r3, r3, #3
 800916c:	4413      	add	r3, r2
 800916e:	687a      	ldr	r2, [r7, #4]
 8009170:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009172:	e006      	b.n	8009182 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3301      	adds	r3, #1
 8009178:	60fb      	str	r3, [r7, #12]
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2b07      	cmp	r3, #7
 800917e:	d9e7      	bls.n	8009150 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	3714      	adds	r7, #20
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	20001ebc 	.word	0x20001ebc

08009194 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009194:	b580      	push	{r7, lr}
 8009196:	b086      	sub	sp, #24
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80091a4:	f001 fba6 	bl	800a8f4 <vPortEnterCritical>
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091ae:	b25b      	sxtb	r3, r3
 80091b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091b4:	d103      	bne.n	80091be <vQueueWaitForMessageRestricted+0x2a>
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2200      	movs	r2, #0
 80091ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091be:	697b      	ldr	r3, [r7, #20]
 80091c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091c4:	b25b      	sxtb	r3, r3
 80091c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ca:	d103      	bne.n	80091d4 <vQueueWaitForMessageRestricted+0x40>
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091d4:	f001 fbbe 	bl	800a954 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d106      	bne.n	80091ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80091e0:	697b      	ldr	r3, [r7, #20]
 80091e2:	3324      	adds	r3, #36	; 0x24
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	68b9      	ldr	r1, [r7, #8]
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fc3b 	bl	8009a64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80091ee:	6978      	ldr	r0, [r7, #20]
 80091f0:	f7ff ff26 	bl	8009040 <prvUnlockQueue>
	}
 80091f4:	bf00      	nop
 80091f6:	3718      	adds	r7, #24
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08e      	sub	sp, #56	; 0x38
 8009200:	af04      	add	r7, sp, #16
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	607a      	str	r2, [r7, #4]
 8009208:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800920a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800920c:	2b00      	cmp	r3, #0
 800920e:	d10a      	bne.n	8009226 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009214:	f383 8811 	msr	BASEPRI, r3
 8009218:	f3bf 8f6f 	isb	sy
 800921c:	f3bf 8f4f 	dsb	sy
 8009220:	623b      	str	r3, [r7, #32]
}
 8009222:	bf00      	nop
 8009224:	e7fe      	b.n	8009224 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009228:	2b00      	cmp	r3, #0
 800922a:	d10a      	bne.n	8009242 <xTaskCreateStatic+0x46>
	__asm volatile
 800922c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	61fb      	str	r3, [r7, #28]
}
 800923e:	bf00      	nop
 8009240:	e7fe      	b.n	8009240 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009242:	235c      	movs	r3, #92	; 0x5c
 8009244:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	2b5c      	cmp	r3, #92	; 0x5c
 800924a:	d00a      	beq.n	8009262 <xTaskCreateStatic+0x66>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	61bb      	str	r3, [r7, #24]
}
 800925e:	bf00      	nop
 8009260:	e7fe      	b.n	8009260 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009262:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009266:	2b00      	cmp	r3, #0
 8009268:	d01e      	beq.n	80092a8 <xTaskCreateStatic+0xac>
 800926a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800926c:	2b00      	cmp	r3, #0
 800926e:	d01b      	beq.n	80092a8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009272:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009276:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009278:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800927a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927c:	2202      	movs	r2, #2
 800927e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009282:	2300      	movs	r3, #0
 8009284:	9303      	str	r3, [sp, #12]
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	9302      	str	r3, [sp, #8]
 800928a:	f107 0314 	add.w	r3, r7, #20
 800928e:	9301      	str	r3, [sp, #4]
 8009290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009292:	9300      	str	r3, [sp, #0]
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	68b9      	ldr	r1, [r7, #8]
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 f850 	bl	8009340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80092a2:	f000 f8dd 	bl	8009460 <prvAddNewTaskToReadyList>
 80092a6:	e001      	b.n	80092ac <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80092a8:	2300      	movs	r3, #0
 80092aa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80092ac:	697b      	ldr	r3, [r7, #20]
	}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3728      	adds	r7, #40	; 0x28
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}

080092b6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80092b6:	b580      	push	{r7, lr}
 80092b8:	b08c      	sub	sp, #48	; 0x30
 80092ba:	af04      	add	r7, sp, #16
 80092bc:	60f8      	str	r0, [r7, #12]
 80092be:	60b9      	str	r1, [r7, #8]
 80092c0:	603b      	str	r3, [r7, #0]
 80092c2:	4613      	mov	r3, r2
 80092c4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80092c6:	88fb      	ldrh	r3, [r7, #6]
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	4618      	mov	r0, r3
 80092cc:	f001 fc34 	bl	800ab38 <pvPortMalloc>
 80092d0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00e      	beq.n	80092f6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80092d8:	205c      	movs	r0, #92	; 0x5c
 80092da:	f001 fc2d 	bl	800ab38 <pvPortMalloc>
 80092de:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d003      	beq.n	80092ee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	697a      	ldr	r2, [r7, #20]
 80092ea:	631a      	str	r2, [r3, #48]	; 0x30
 80092ec:	e005      	b.n	80092fa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80092ee:	6978      	ldr	r0, [r7, #20]
 80092f0:	f001 fcee 	bl	800acd0 <vPortFree>
 80092f4:	e001      	b.n	80092fa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80092f6:	2300      	movs	r3, #0
 80092f8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80092fa:	69fb      	ldr	r3, [r7, #28]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d017      	beq.n	8009330 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009308:	88fa      	ldrh	r2, [r7, #6]
 800930a:	2300      	movs	r3, #0
 800930c:	9303      	str	r3, [sp, #12]
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	9302      	str	r3, [sp, #8]
 8009312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009314:	9301      	str	r3, [sp, #4]
 8009316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009318:	9300      	str	r3, [sp, #0]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68b9      	ldr	r1, [r7, #8]
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f000 f80e 	bl	8009340 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009324:	69f8      	ldr	r0, [r7, #28]
 8009326:	f000 f89b 	bl	8009460 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800932a:	2301      	movs	r3, #1
 800932c:	61bb      	str	r3, [r7, #24]
 800932e:	e002      	b.n	8009336 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009330:	f04f 33ff 	mov.w	r3, #4294967295
 8009334:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009336:	69bb      	ldr	r3, [r7, #24]
	}
 8009338:	4618      	mov	r0, r3
 800933a:	3720      	adds	r7, #32
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b088      	sub	sp, #32
 8009344:	af00      	add	r7, sp, #0
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
 800934c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800934e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009350:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	461a      	mov	r2, r3
 8009358:	21a5      	movs	r1, #165	; 0xa5
 800935a:	f001 fe0f 	bl	800af7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800935e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009360:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009368:	3b01      	subs	r3, #1
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4413      	add	r3, r2
 800936e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	f023 0307 	bic.w	r3, r3, #7
 8009376:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	f003 0307 	and.w	r3, r3, #7
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00a      	beq.n	8009398 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009386:	f383 8811 	msr	BASEPRI, r3
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	617b      	str	r3, [r7, #20]
}
 8009394:	bf00      	nop
 8009396:	e7fe      	b.n	8009396 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d01f      	beq.n	80093de <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800939e:	2300      	movs	r3, #0
 80093a0:	61fb      	str	r3, [r7, #28]
 80093a2:	e012      	b.n	80093ca <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	69fb      	ldr	r3, [r7, #28]
 80093a8:	4413      	add	r3, r2
 80093aa:	7819      	ldrb	r1, [r3, #0]
 80093ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	4413      	add	r3, r2
 80093b2:	3334      	adds	r3, #52	; 0x34
 80093b4:	460a      	mov	r2, r1
 80093b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80093b8:	68ba      	ldr	r2, [r7, #8]
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	4413      	add	r3, r2
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d006      	beq.n	80093d2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	3301      	adds	r3, #1
 80093c8:	61fb      	str	r3, [r7, #28]
 80093ca:	69fb      	ldr	r3, [r7, #28]
 80093cc:	2b0f      	cmp	r3, #15
 80093ce:	d9e9      	bls.n	80093a4 <prvInitialiseNewTask+0x64>
 80093d0:	e000      	b.n	80093d4 <prvInitialiseNewTask+0x94>
			{
				break;
 80093d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80093d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80093dc:	e003      	b.n	80093e6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80093de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80093e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e8:	2b37      	cmp	r3, #55	; 0x37
 80093ea:	d901      	bls.n	80093f0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80093ec:	2337      	movs	r3, #55	; 0x37
 80093ee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80093f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093f4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80093f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80093fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093fe:	2200      	movs	r2, #0
 8009400:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009404:	3304      	adds	r3, #4
 8009406:	4618      	mov	r0, r3
 8009408:	f7ff f882 	bl	8008510 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800940c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800940e:	3318      	adds	r3, #24
 8009410:	4618      	mov	r0, r3
 8009412:	f7ff f87d 	bl	8008510 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009418:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800941a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800941c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009424:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800942a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800942c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942e:	2200      	movs	r2, #0
 8009430:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009434:	2200      	movs	r2, #0
 8009436:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	68f9      	ldr	r1, [r7, #12]
 800943e:	69b8      	ldr	r0, [r7, #24]
 8009440:	f001 f928 	bl	800a694 <pxPortInitialiseStack>
 8009444:	4602      	mov	r2, r0
 8009446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009448:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800944a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800944c:	2b00      	cmp	r3, #0
 800944e:	d002      	beq.n	8009456 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009452:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009456:	bf00      	nop
 8009458:	3720      	adds	r7, #32
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
	...

08009460 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009468:	f001 fa44 	bl	800a8f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800946c:	4b2d      	ldr	r3, [pc, #180]	; (8009524 <prvAddNewTaskToReadyList+0xc4>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3301      	adds	r3, #1
 8009472:	4a2c      	ldr	r2, [pc, #176]	; (8009524 <prvAddNewTaskToReadyList+0xc4>)
 8009474:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009476:	4b2c      	ldr	r3, [pc, #176]	; (8009528 <prvAddNewTaskToReadyList+0xc8>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d109      	bne.n	8009492 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800947e:	4a2a      	ldr	r2, [pc, #168]	; (8009528 <prvAddNewTaskToReadyList+0xc8>)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009484:	4b27      	ldr	r3, [pc, #156]	; (8009524 <prvAddNewTaskToReadyList+0xc4>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d110      	bne.n	80094ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800948c:	f000 fc16 	bl	8009cbc <prvInitialiseTaskLists>
 8009490:	e00d      	b.n	80094ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009492:	4b26      	ldr	r3, [pc, #152]	; (800952c <prvAddNewTaskToReadyList+0xcc>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d109      	bne.n	80094ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800949a:	4b23      	ldr	r3, [pc, #140]	; (8009528 <prvAddNewTaskToReadyList+0xc8>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d802      	bhi.n	80094ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80094a8:	4a1f      	ldr	r2, [pc, #124]	; (8009528 <prvAddNewTaskToReadyList+0xc8>)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80094ae:	4b20      	ldr	r3, [pc, #128]	; (8009530 <prvAddNewTaskToReadyList+0xd0>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	3301      	adds	r3, #1
 80094b4:	4a1e      	ldr	r2, [pc, #120]	; (8009530 <prvAddNewTaskToReadyList+0xd0>)
 80094b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80094b8:	4b1d      	ldr	r3, [pc, #116]	; (8009530 <prvAddNewTaskToReadyList+0xd0>)
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c4:	4b1b      	ldr	r3, [pc, #108]	; (8009534 <prvAddNewTaskToReadyList+0xd4>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d903      	bls.n	80094d4 <prvAddNewTaskToReadyList+0x74>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094d0:	4a18      	ldr	r2, [pc, #96]	; (8009534 <prvAddNewTaskToReadyList+0xd4>)
 80094d2:	6013      	str	r3, [r2, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094d8:	4613      	mov	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	4413      	add	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4a15      	ldr	r2, [pc, #84]	; (8009538 <prvAddNewTaskToReadyList+0xd8>)
 80094e2:	441a      	add	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	3304      	adds	r3, #4
 80094e8:	4619      	mov	r1, r3
 80094ea:	4610      	mov	r0, r2
 80094ec:	f7ff f81d 	bl	800852a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80094f0:	f001 fa30 	bl	800a954 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80094f4:	4b0d      	ldr	r3, [pc, #52]	; (800952c <prvAddNewTaskToReadyList+0xcc>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00e      	beq.n	800951a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80094fc:	4b0a      	ldr	r3, [pc, #40]	; (8009528 <prvAddNewTaskToReadyList+0xc8>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009506:	429a      	cmp	r2, r3
 8009508:	d207      	bcs.n	800951a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800950a:	4b0c      	ldr	r3, [pc, #48]	; (800953c <prvAddNewTaskToReadyList+0xdc>)
 800950c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009510:	601a      	str	r2, [r3, #0]
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800951a:	bf00      	nop
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	20000ee4 	.word	0x20000ee4
 8009528:	20000a10 	.word	0x20000a10
 800952c:	20000ef0 	.word	0x20000ef0
 8009530:	20000f00 	.word	0x20000f00
 8009534:	20000eec 	.word	0x20000eec
 8009538:	20000a14 	.word	0x20000a14
 800953c:	e000ed04 	.word	0xe000ed04

08009540 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009548:	2300      	movs	r3, #0
 800954a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d017      	beq.n	8009582 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009552:	4b13      	ldr	r3, [pc, #76]	; (80095a0 <vTaskDelay+0x60>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00a      	beq.n	8009570 <vTaskDelay+0x30>
	__asm volatile
 800955a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955e:	f383 8811 	msr	BASEPRI, r3
 8009562:	f3bf 8f6f 	isb	sy
 8009566:	f3bf 8f4f 	dsb	sy
 800956a:	60bb      	str	r3, [r7, #8]
}
 800956c:	bf00      	nop
 800956e:	e7fe      	b.n	800956e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009570:	f000 f880 	bl	8009674 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009574:	2100      	movs	r1, #0
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fcea 	bl	8009f50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800957c:	f000 f888 	bl	8009690 <xTaskResumeAll>
 8009580:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d107      	bne.n	8009598 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009588:	4b06      	ldr	r3, [pc, #24]	; (80095a4 <vTaskDelay+0x64>)
 800958a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800958e:	601a      	str	r2, [r3, #0]
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009598:	bf00      	nop
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	20000f0c 	.word	0x20000f0c
 80095a4:	e000ed04 	.word	0xe000ed04

080095a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b08a      	sub	sp, #40	; 0x28
 80095ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80095ae:	2300      	movs	r3, #0
 80095b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80095b6:	463a      	mov	r2, r7
 80095b8:	1d39      	adds	r1, r7, #4
 80095ba:	f107 0308 	add.w	r3, r7, #8
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe ff52 	bl	8008468 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095c4:	6839      	ldr	r1, [r7, #0]
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	9202      	str	r2, [sp, #8]
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	2300      	movs	r3, #0
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	2300      	movs	r3, #0
 80095d4:	460a      	mov	r2, r1
 80095d6:	4921      	ldr	r1, [pc, #132]	; (800965c <vTaskStartScheduler+0xb4>)
 80095d8:	4821      	ldr	r0, [pc, #132]	; (8009660 <vTaskStartScheduler+0xb8>)
 80095da:	f7ff fe0f 	bl	80091fc <xTaskCreateStatic>
 80095de:	4603      	mov	r3, r0
 80095e0:	4a20      	ldr	r2, [pc, #128]	; (8009664 <vTaskStartScheduler+0xbc>)
 80095e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80095e4:	4b1f      	ldr	r3, [pc, #124]	; (8009664 <vTaskStartScheduler+0xbc>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d002      	beq.n	80095f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80095ec:	2301      	movs	r3, #1
 80095ee:	617b      	str	r3, [r7, #20]
 80095f0:	e001      	b.n	80095f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80095f2:	2300      	movs	r3, #0
 80095f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d102      	bne.n	8009602 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80095fc:	f000 fcfc 	bl	8009ff8 <xTimerCreateTimerTask>
 8009600:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	2b01      	cmp	r3, #1
 8009606:	d116      	bne.n	8009636 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	613b      	str	r3, [r7, #16]
}
 800961a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800961c:	4b12      	ldr	r3, [pc, #72]	; (8009668 <vTaskStartScheduler+0xc0>)
 800961e:	f04f 32ff 	mov.w	r2, #4294967295
 8009622:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009624:	4b11      	ldr	r3, [pc, #68]	; (800966c <vTaskStartScheduler+0xc4>)
 8009626:	2201      	movs	r2, #1
 8009628:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800962a:	4b11      	ldr	r3, [pc, #68]	; (8009670 <vTaskStartScheduler+0xc8>)
 800962c:	2200      	movs	r2, #0
 800962e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009630:	f001 f8be 	bl	800a7b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009634:	e00e      	b.n	8009654 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800963c:	d10a      	bne.n	8009654 <vTaskStartScheduler+0xac>
	__asm volatile
 800963e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009642:	f383 8811 	msr	BASEPRI, r3
 8009646:	f3bf 8f6f 	isb	sy
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	60fb      	str	r3, [r7, #12]
}
 8009650:	bf00      	nop
 8009652:	e7fe      	b.n	8009652 <vTaskStartScheduler+0xaa>
}
 8009654:	bf00      	nop
 8009656:	3718      	adds	r7, #24
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	0800f894 	.word	0x0800f894
 8009660:	08009c8d 	.word	0x08009c8d
 8009664:	20000f08 	.word	0x20000f08
 8009668:	20000f04 	.word	0x20000f04
 800966c:	20000ef0 	.word	0x20000ef0
 8009670:	20000ee8 	.word	0x20000ee8

08009674 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009674:	b480      	push	{r7}
 8009676:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009678:	4b04      	ldr	r3, [pc, #16]	; (800968c <vTaskSuspendAll+0x18>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	3301      	adds	r3, #1
 800967e:	4a03      	ldr	r2, [pc, #12]	; (800968c <vTaskSuspendAll+0x18>)
 8009680:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009682:	bf00      	nop
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr
 800968c:	20000f0c 	.word	0x20000f0c

08009690 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009696:	2300      	movs	r3, #0
 8009698:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800969a:	2300      	movs	r3, #0
 800969c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800969e:	4b42      	ldr	r3, [pc, #264]	; (80097a8 <xTaskResumeAll+0x118>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d10a      	bne.n	80096bc <xTaskResumeAll+0x2c>
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	603b      	str	r3, [r7, #0]
}
 80096b8:	bf00      	nop
 80096ba:	e7fe      	b.n	80096ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096bc:	f001 f91a 	bl	800a8f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096c0:	4b39      	ldr	r3, [pc, #228]	; (80097a8 <xTaskResumeAll+0x118>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3b01      	subs	r3, #1
 80096c6:	4a38      	ldr	r2, [pc, #224]	; (80097a8 <xTaskResumeAll+0x118>)
 80096c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096ca:	4b37      	ldr	r3, [pc, #220]	; (80097a8 <xTaskResumeAll+0x118>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d162      	bne.n	8009798 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80096d2:	4b36      	ldr	r3, [pc, #216]	; (80097ac <xTaskResumeAll+0x11c>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d05e      	beq.n	8009798 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096da:	e02f      	b.n	800973c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096dc:	4b34      	ldr	r3, [pc, #208]	; (80097b0 <xTaskResumeAll+0x120>)
 80096de:	68db      	ldr	r3, [r3, #12]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3318      	adds	r3, #24
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7fe ff7b 	bl	80085e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	3304      	adds	r3, #4
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fe ff76 	bl	80085e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096fc:	4b2d      	ldr	r3, [pc, #180]	; (80097b4 <xTaskResumeAll+0x124>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	429a      	cmp	r2, r3
 8009702:	d903      	bls.n	800970c <xTaskResumeAll+0x7c>
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009708:	4a2a      	ldr	r2, [pc, #168]	; (80097b4 <xTaskResumeAll+0x124>)
 800970a:	6013      	str	r3, [r2, #0]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009710:	4613      	mov	r3, r2
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	4413      	add	r3, r2
 8009716:	009b      	lsls	r3, r3, #2
 8009718:	4a27      	ldr	r2, [pc, #156]	; (80097b8 <xTaskResumeAll+0x128>)
 800971a:	441a      	add	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3304      	adds	r3, #4
 8009720:	4619      	mov	r1, r3
 8009722:	4610      	mov	r0, r2
 8009724:	f7fe ff01 	bl	800852a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800972c:	4b23      	ldr	r3, [pc, #140]	; (80097bc <xTaskResumeAll+0x12c>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009732:	429a      	cmp	r2, r3
 8009734:	d302      	bcc.n	800973c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009736:	4b22      	ldr	r3, [pc, #136]	; (80097c0 <xTaskResumeAll+0x130>)
 8009738:	2201      	movs	r2, #1
 800973a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800973c:	4b1c      	ldr	r3, [pc, #112]	; (80097b0 <xTaskResumeAll+0x120>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1cb      	bne.n	80096dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d001      	beq.n	800974e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800974a:	f000 fb55 	bl	8009df8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800974e:	4b1d      	ldr	r3, [pc, #116]	; (80097c4 <xTaskResumeAll+0x134>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d010      	beq.n	800977c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800975a:	f000 f847 	bl	80097ec <xTaskIncrementTick>
 800975e:	4603      	mov	r3, r0
 8009760:	2b00      	cmp	r3, #0
 8009762:	d002      	beq.n	800976a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009764:	4b16      	ldr	r3, [pc, #88]	; (80097c0 <xTaskResumeAll+0x130>)
 8009766:	2201      	movs	r2, #1
 8009768:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	3b01      	subs	r3, #1
 800976e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1f1      	bne.n	800975a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009776:	4b13      	ldr	r3, [pc, #76]	; (80097c4 <xTaskResumeAll+0x134>)
 8009778:	2200      	movs	r2, #0
 800977a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800977c:	4b10      	ldr	r3, [pc, #64]	; (80097c0 <xTaskResumeAll+0x130>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d009      	beq.n	8009798 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009784:	2301      	movs	r3, #1
 8009786:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009788:	4b0f      	ldr	r3, [pc, #60]	; (80097c8 <xTaskResumeAll+0x138>)
 800978a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800978e:	601a      	str	r2, [r3, #0]
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009798:	f001 f8dc 	bl	800a954 <vPortExitCritical>

	return xAlreadyYielded;
 800979c:	68bb      	ldr	r3, [r7, #8]
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3710      	adds	r7, #16
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
 80097a6:	bf00      	nop
 80097a8:	20000f0c 	.word	0x20000f0c
 80097ac:	20000ee4 	.word	0x20000ee4
 80097b0:	20000ea4 	.word	0x20000ea4
 80097b4:	20000eec 	.word	0x20000eec
 80097b8:	20000a14 	.word	0x20000a14
 80097bc:	20000a10 	.word	0x20000a10
 80097c0:	20000ef8 	.word	0x20000ef8
 80097c4:	20000ef4 	.word	0x20000ef4
 80097c8:	e000ed04 	.word	0xe000ed04

080097cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80097d2:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <xTaskGetTickCount+0x1c>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80097d8:	687b      	ldr	r3, [r7, #4]
}
 80097da:	4618      	mov	r0, r3
 80097dc:	370c      	adds	r7, #12
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	20000ee8 	.word	0x20000ee8

080097ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b086      	sub	sp, #24
 80097f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80097f2:	2300      	movs	r3, #0
 80097f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097f6:	4b4f      	ldr	r3, [pc, #316]	; (8009934 <xTaskIncrementTick+0x148>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	f040 808f 	bne.w	800991e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009800:	4b4d      	ldr	r3, [pc, #308]	; (8009938 <xTaskIncrementTick+0x14c>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	3301      	adds	r3, #1
 8009806:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009808:	4a4b      	ldr	r2, [pc, #300]	; (8009938 <xTaskIncrementTick+0x14c>)
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d120      	bne.n	8009856 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009814:	4b49      	ldr	r3, [pc, #292]	; (800993c <xTaskIncrementTick+0x150>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d00a      	beq.n	8009834 <xTaskIncrementTick+0x48>
	__asm volatile
 800981e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	603b      	str	r3, [r7, #0]
}
 8009830:	bf00      	nop
 8009832:	e7fe      	b.n	8009832 <xTaskIncrementTick+0x46>
 8009834:	4b41      	ldr	r3, [pc, #260]	; (800993c <xTaskIncrementTick+0x150>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	60fb      	str	r3, [r7, #12]
 800983a:	4b41      	ldr	r3, [pc, #260]	; (8009940 <xTaskIncrementTick+0x154>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a3f      	ldr	r2, [pc, #252]	; (800993c <xTaskIncrementTick+0x150>)
 8009840:	6013      	str	r3, [r2, #0]
 8009842:	4a3f      	ldr	r2, [pc, #252]	; (8009940 <xTaskIncrementTick+0x154>)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	4b3e      	ldr	r3, [pc, #248]	; (8009944 <xTaskIncrementTick+0x158>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	3301      	adds	r3, #1
 800984e:	4a3d      	ldr	r2, [pc, #244]	; (8009944 <xTaskIncrementTick+0x158>)
 8009850:	6013      	str	r3, [r2, #0]
 8009852:	f000 fad1 	bl	8009df8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009856:	4b3c      	ldr	r3, [pc, #240]	; (8009948 <xTaskIncrementTick+0x15c>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	693a      	ldr	r2, [r7, #16]
 800985c:	429a      	cmp	r2, r3
 800985e:	d349      	bcc.n	80098f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009860:	4b36      	ldr	r3, [pc, #216]	; (800993c <xTaskIncrementTick+0x150>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d104      	bne.n	8009874 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800986a:	4b37      	ldr	r3, [pc, #220]	; (8009948 <xTaskIncrementTick+0x15c>)
 800986c:	f04f 32ff 	mov.w	r2, #4294967295
 8009870:	601a      	str	r2, [r3, #0]
					break;
 8009872:	e03f      	b.n	80098f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009874:	4b31      	ldr	r3, [pc, #196]	; (800993c <xTaskIncrementTick+0x150>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009884:	693a      	ldr	r2, [r7, #16]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	429a      	cmp	r2, r3
 800988a:	d203      	bcs.n	8009894 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800988c:	4a2e      	ldr	r2, [pc, #184]	; (8009948 <xTaskIncrementTick+0x15c>)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009892:	e02f      	b.n	80098f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	3304      	adds	r3, #4
 8009898:	4618      	mov	r0, r3
 800989a:	f7fe fea3 	bl	80085e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d004      	beq.n	80098b0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	3318      	adds	r3, #24
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7fe fe9a 	bl	80085e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b4:	4b25      	ldr	r3, [pc, #148]	; (800994c <xTaskIncrementTick+0x160>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d903      	bls.n	80098c4 <xTaskIncrementTick+0xd8>
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c0:	4a22      	ldr	r2, [pc, #136]	; (800994c <xTaskIncrementTick+0x160>)
 80098c2:	6013      	str	r3, [r2, #0]
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098c8:	4613      	mov	r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	4a1f      	ldr	r2, [pc, #124]	; (8009950 <xTaskIncrementTick+0x164>)
 80098d2:	441a      	add	r2, r3
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	3304      	adds	r3, #4
 80098d8:	4619      	mov	r1, r3
 80098da:	4610      	mov	r0, r2
 80098dc:	f7fe fe25 	bl	800852a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098e4:	4b1b      	ldr	r3, [pc, #108]	; (8009954 <xTaskIncrementTick+0x168>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d3b8      	bcc.n	8009860 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80098ee:	2301      	movs	r3, #1
 80098f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098f2:	e7b5      	b.n	8009860 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80098f4:	4b17      	ldr	r3, [pc, #92]	; (8009954 <xTaskIncrementTick+0x168>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098fa:	4915      	ldr	r1, [pc, #84]	; (8009950 <xTaskIncrementTick+0x164>)
 80098fc:	4613      	mov	r3, r2
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	4413      	add	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	440b      	add	r3, r1
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b01      	cmp	r3, #1
 800990a:	d901      	bls.n	8009910 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800990c:	2301      	movs	r3, #1
 800990e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009910:	4b11      	ldr	r3, [pc, #68]	; (8009958 <xTaskIncrementTick+0x16c>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d007      	beq.n	8009928 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009918:	2301      	movs	r3, #1
 800991a:	617b      	str	r3, [r7, #20]
 800991c:	e004      	b.n	8009928 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800991e:	4b0f      	ldr	r3, [pc, #60]	; (800995c <xTaskIncrementTick+0x170>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3301      	adds	r3, #1
 8009924:	4a0d      	ldr	r2, [pc, #52]	; (800995c <xTaskIncrementTick+0x170>)
 8009926:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009928:	697b      	ldr	r3, [r7, #20]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3718      	adds	r7, #24
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	20000f0c 	.word	0x20000f0c
 8009938:	20000ee8 	.word	0x20000ee8
 800993c:	20000e9c 	.word	0x20000e9c
 8009940:	20000ea0 	.word	0x20000ea0
 8009944:	20000efc 	.word	0x20000efc
 8009948:	20000f04 	.word	0x20000f04
 800994c:	20000eec 	.word	0x20000eec
 8009950:	20000a14 	.word	0x20000a14
 8009954:	20000a10 	.word	0x20000a10
 8009958:	20000ef8 	.word	0x20000ef8
 800995c:	20000ef4 	.word	0x20000ef4

08009960 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009966:	4b28      	ldr	r3, [pc, #160]	; (8009a08 <vTaskSwitchContext+0xa8>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d003      	beq.n	8009976 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800996e:	4b27      	ldr	r3, [pc, #156]	; (8009a0c <vTaskSwitchContext+0xac>)
 8009970:	2201      	movs	r2, #1
 8009972:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009974:	e041      	b.n	80099fa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009976:	4b25      	ldr	r3, [pc, #148]	; (8009a0c <vTaskSwitchContext+0xac>)
 8009978:	2200      	movs	r2, #0
 800997a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800997c:	4b24      	ldr	r3, [pc, #144]	; (8009a10 <vTaskSwitchContext+0xb0>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	e010      	b.n	80099a6 <vTaskSwitchContext+0x46>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d10a      	bne.n	80099a0 <vTaskSwitchContext+0x40>
	__asm volatile
 800998a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800998e:	f383 8811 	msr	BASEPRI, r3
 8009992:	f3bf 8f6f 	isb	sy
 8009996:	f3bf 8f4f 	dsb	sy
 800999a:	607b      	str	r3, [r7, #4]
}
 800999c:	bf00      	nop
 800999e:	e7fe      	b.n	800999e <vTaskSwitchContext+0x3e>
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	3b01      	subs	r3, #1
 80099a4:	60fb      	str	r3, [r7, #12]
 80099a6:	491b      	ldr	r1, [pc, #108]	; (8009a14 <vTaskSwitchContext+0xb4>)
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	4613      	mov	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4413      	add	r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	440b      	add	r3, r1
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d0e4      	beq.n	8009984 <vTaskSwitchContext+0x24>
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	4613      	mov	r3, r2
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	4a13      	ldr	r2, [pc, #76]	; (8009a14 <vTaskSwitchContext+0xb4>)
 80099c6:	4413      	add	r3, r2
 80099c8:	60bb      	str	r3, [r7, #8]
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	605a      	str	r2, [r3, #4]
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	685a      	ldr	r2, [r3, #4]
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	3308      	adds	r3, #8
 80099dc:	429a      	cmp	r2, r3
 80099de:	d104      	bne.n	80099ea <vTaskSwitchContext+0x8a>
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	605a      	str	r2, [r3, #4]
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	4a09      	ldr	r2, [pc, #36]	; (8009a18 <vTaskSwitchContext+0xb8>)
 80099f2:	6013      	str	r3, [r2, #0]
 80099f4:	4a06      	ldr	r2, [pc, #24]	; (8009a10 <vTaskSwitchContext+0xb0>)
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	6013      	str	r3, [r2, #0]
}
 80099fa:	bf00      	nop
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	20000f0c 	.word	0x20000f0c
 8009a0c:	20000ef8 	.word	0x20000ef8
 8009a10:	20000eec 	.word	0x20000eec
 8009a14:	20000a14 	.word	0x20000a14
 8009a18:	20000a10 	.word	0x20000a10

08009a1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10a      	bne.n	8009a42 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a30:	f383 8811 	msr	BASEPRI, r3
 8009a34:	f3bf 8f6f 	isb	sy
 8009a38:	f3bf 8f4f 	dsb	sy
 8009a3c:	60fb      	str	r3, [r7, #12]
}
 8009a3e:	bf00      	nop
 8009a40:	e7fe      	b.n	8009a40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a42:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <vTaskPlaceOnEventList+0x44>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	3318      	adds	r3, #24
 8009a48:	4619      	mov	r1, r3
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f7fe fd91 	bl	8008572 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a50:	2101      	movs	r1, #1
 8009a52:	6838      	ldr	r0, [r7, #0]
 8009a54:	f000 fa7c 	bl	8009f50 <prvAddCurrentTaskToDelayedList>
}
 8009a58:	bf00      	nop
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	20000a10 	.word	0x20000a10

08009a64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10a      	bne.n	8009a8c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	617b      	str	r3, [r7, #20]
}
 8009a88:	bf00      	nop
 8009a8a:	e7fe      	b.n	8009a8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a8c:	4b0a      	ldr	r3, [pc, #40]	; (8009ab8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	3318      	adds	r3, #24
 8009a92:	4619      	mov	r1, r3
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f7fe fd48 	bl	800852a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d002      	beq.n	8009aa6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8009aa4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009aa6:	6879      	ldr	r1, [r7, #4]
 8009aa8:	68b8      	ldr	r0, [r7, #8]
 8009aaa:	f000 fa51 	bl	8009f50 <prvAddCurrentTaskToDelayedList>
	}
 8009aae:	bf00      	nop
 8009ab0:	3718      	adds	r7, #24
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	20000a10 	.word	0x20000a10

08009abc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b086      	sub	sp, #24
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d10a      	bne.n	8009ae8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad6:	f383 8811 	msr	BASEPRI, r3
 8009ada:	f3bf 8f6f 	isb	sy
 8009ade:	f3bf 8f4f 	dsb	sy
 8009ae2:	60fb      	str	r3, [r7, #12]
}
 8009ae4:	bf00      	nop
 8009ae6:	e7fe      	b.n	8009ae6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	3318      	adds	r3, #24
 8009aec:	4618      	mov	r0, r3
 8009aee:	f7fe fd79 	bl	80085e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009af2:	4b1e      	ldr	r3, [pc, #120]	; (8009b6c <xTaskRemoveFromEventList+0xb0>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d11d      	bne.n	8009b36 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	3304      	adds	r3, #4
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7fe fd70 	bl	80085e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b08:	4b19      	ldr	r3, [pc, #100]	; (8009b70 <xTaskRemoveFromEventList+0xb4>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d903      	bls.n	8009b18 <xTaskRemoveFromEventList+0x5c>
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b14:	4a16      	ldr	r2, [pc, #88]	; (8009b70 <xTaskRemoveFromEventList+0xb4>)
 8009b16:	6013      	str	r3, [r2, #0]
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	4413      	add	r3, r2
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	4a13      	ldr	r2, [pc, #76]	; (8009b74 <xTaskRemoveFromEventList+0xb8>)
 8009b26:	441a      	add	r2, r3
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	3304      	adds	r3, #4
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	4610      	mov	r0, r2
 8009b30:	f7fe fcfb 	bl	800852a <vListInsertEnd>
 8009b34:	e005      	b.n	8009b42 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	3318      	adds	r3, #24
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	480e      	ldr	r0, [pc, #56]	; (8009b78 <xTaskRemoveFromEventList+0xbc>)
 8009b3e:	f7fe fcf4 	bl	800852a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b46:	4b0d      	ldr	r3, [pc, #52]	; (8009b7c <xTaskRemoveFromEventList+0xc0>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d905      	bls.n	8009b5c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b50:	2301      	movs	r3, #1
 8009b52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b54:	4b0a      	ldr	r3, [pc, #40]	; (8009b80 <xTaskRemoveFromEventList+0xc4>)
 8009b56:	2201      	movs	r2, #1
 8009b58:	601a      	str	r2, [r3, #0]
 8009b5a:	e001      	b.n	8009b60 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009b60:	697b      	ldr	r3, [r7, #20]
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3718      	adds	r7, #24
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	20000f0c 	.word	0x20000f0c
 8009b70:	20000eec 	.word	0x20000eec
 8009b74:	20000a14 	.word	0x20000a14
 8009b78:	20000ea4 	.word	0x20000ea4
 8009b7c:	20000a10 	.word	0x20000a10
 8009b80:	20000ef8 	.word	0x20000ef8

08009b84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009b8c:	4b06      	ldr	r3, [pc, #24]	; (8009ba8 <vTaskInternalSetTimeOutState+0x24>)
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009b94:	4b05      	ldr	r3, [pc, #20]	; (8009bac <vTaskInternalSetTimeOutState+0x28>)
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	605a      	str	r2, [r3, #4]
}
 8009b9c:	bf00      	nop
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr
 8009ba8:	20000efc 	.word	0x20000efc
 8009bac:	20000ee8 	.word	0x20000ee8

08009bb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b088      	sub	sp, #32
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10a      	bne.n	8009bd6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	613b      	str	r3, [r7, #16]
}
 8009bd2:	bf00      	nop
 8009bd4:	e7fe      	b.n	8009bd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d10a      	bne.n	8009bf2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be0:	f383 8811 	msr	BASEPRI, r3
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	60fb      	str	r3, [r7, #12]
}
 8009bee:	bf00      	nop
 8009bf0:	e7fe      	b.n	8009bf0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009bf2:	f000 fe7f 	bl	800a8f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009bf6:	4b1d      	ldr	r3, [pc, #116]	; (8009c6c <xTaskCheckForTimeOut+0xbc>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	69ba      	ldr	r2, [r7, #24]
 8009c02:	1ad3      	subs	r3, r2, r3
 8009c04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c0e:	d102      	bne.n	8009c16 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c10:	2300      	movs	r3, #0
 8009c12:	61fb      	str	r3, [r7, #28]
 8009c14:	e023      	b.n	8009c5e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	4b15      	ldr	r3, [pc, #84]	; (8009c70 <xTaskCheckForTimeOut+0xc0>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d007      	beq.n	8009c32 <xTaskCheckForTimeOut+0x82>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	69ba      	ldr	r2, [r7, #24]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d302      	bcc.n	8009c32 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	61fb      	str	r3, [r7, #28]
 8009c30:	e015      	b.n	8009c5e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	697a      	ldr	r2, [r7, #20]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d20b      	bcs.n	8009c54 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	697b      	ldr	r3, [r7, #20]
 8009c42:	1ad2      	subs	r2, r2, r3
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7ff ff9b 	bl	8009b84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	61fb      	str	r3, [r7, #28]
 8009c52:	e004      	b.n	8009c5e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2200      	movs	r2, #0
 8009c58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009c5e:	f000 fe79 	bl	800a954 <vPortExitCritical>

	return xReturn;
 8009c62:	69fb      	ldr	r3, [r7, #28]
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3720      	adds	r7, #32
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	20000ee8 	.word	0x20000ee8
 8009c70:	20000efc 	.word	0x20000efc

08009c74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009c74:	b480      	push	{r7}
 8009c76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009c78:	4b03      	ldr	r3, [pc, #12]	; (8009c88 <vTaskMissedYield+0x14>)
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	601a      	str	r2, [r3, #0]
}
 8009c7e:	bf00      	nop
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr
 8009c88:	20000ef8 	.word	0x20000ef8

08009c8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b082      	sub	sp, #8
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009c94:	f000 f852 	bl	8009d3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009c98:	4b06      	ldr	r3, [pc, #24]	; (8009cb4 <prvIdleTask+0x28>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d9f9      	bls.n	8009c94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009ca0:	4b05      	ldr	r3, [pc, #20]	; (8009cb8 <prvIdleTask+0x2c>)
 8009ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ca6:	601a      	str	r2, [r3, #0]
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009cb0:	e7f0      	b.n	8009c94 <prvIdleTask+0x8>
 8009cb2:	bf00      	nop
 8009cb4:	20000a14 	.word	0x20000a14
 8009cb8:	e000ed04 	.word	0xe000ed04

08009cbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	607b      	str	r3, [r7, #4]
 8009cc6:	e00c      	b.n	8009ce2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	4613      	mov	r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	4413      	add	r3, r2
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4a12      	ldr	r2, [pc, #72]	; (8009d1c <prvInitialiseTaskLists+0x60>)
 8009cd4:	4413      	add	r3, r2
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fe fbfa 	bl	80084d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	607b      	str	r3, [r7, #4]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2b37      	cmp	r3, #55	; 0x37
 8009ce6:	d9ef      	bls.n	8009cc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ce8:	480d      	ldr	r0, [pc, #52]	; (8009d20 <prvInitialiseTaskLists+0x64>)
 8009cea:	f7fe fbf1 	bl	80084d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009cee:	480d      	ldr	r0, [pc, #52]	; (8009d24 <prvInitialiseTaskLists+0x68>)
 8009cf0:	f7fe fbee 	bl	80084d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009cf4:	480c      	ldr	r0, [pc, #48]	; (8009d28 <prvInitialiseTaskLists+0x6c>)
 8009cf6:	f7fe fbeb 	bl	80084d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009cfa:	480c      	ldr	r0, [pc, #48]	; (8009d2c <prvInitialiseTaskLists+0x70>)
 8009cfc:	f7fe fbe8 	bl	80084d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d00:	480b      	ldr	r0, [pc, #44]	; (8009d30 <prvInitialiseTaskLists+0x74>)
 8009d02:	f7fe fbe5 	bl	80084d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d06:	4b0b      	ldr	r3, [pc, #44]	; (8009d34 <prvInitialiseTaskLists+0x78>)
 8009d08:	4a05      	ldr	r2, [pc, #20]	; (8009d20 <prvInitialiseTaskLists+0x64>)
 8009d0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d0c:	4b0a      	ldr	r3, [pc, #40]	; (8009d38 <prvInitialiseTaskLists+0x7c>)
 8009d0e:	4a05      	ldr	r2, [pc, #20]	; (8009d24 <prvInitialiseTaskLists+0x68>)
 8009d10:	601a      	str	r2, [r3, #0]
}
 8009d12:	bf00      	nop
 8009d14:	3708      	adds	r7, #8
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	20000a14 	.word	0x20000a14
 8009d20:	20000e74 	.word	0x20000e74
 8009d24:	20000e88 	.word	0x20000e88
 8009d28:	20000ea4 	.word	0x20000ea4
 8009d2c:	20000eb8 	.word	0x20000eb8
 8009d30:	20000ed0 	.word	0x20000ed0
 8009d34:	20000e9c 	.word	0x20000e9c
 8009d38:	20000ea0 	.word	0x20000ea0

08009d3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d42:	e019      	b.n	8009d78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009d44:	f000 fdd6 	bl	800a8f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d48:	4b10      	ldr	r3, [pc, #64]	; (8009d8c <prvCheckTasksWaitingTermination+0x50>)
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	68db      	ldr	r3, [r3, #12]
 8009d4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	3304      	adds	r3, #4
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7fe fc45 	bl	80085e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	; (8009d90 <prvCheckTasksWaitingTermination+0x54>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	4a0b      	ldr	r2, [pc, #44]	; (8009d90 <prvCheckTasksWaitingTermination+0x54>)
 8009d62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009d64:	4b0b      	ldr	r3, [pc, #44]	; (8009d94 <prvCheckTasksWaitingTermination+0x58>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	4a0a      	ldr	r2, [pc, #40]	; (8009d94 <prvCheckTasksWaitingTermination+0x58>)
 8009d6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009d6e:	f000 fdf1 	bl	800a954 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 f810 	bl	8009d98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d78:	4b06      	ldr	r3, [pc, #24]	; (8009d94 <prvCheckTasksWaitingTermination+0x58>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1e1      	bne.n	8009d44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009d80:	bf00      	nop
 8009d82:	bf00      	nop
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	20000eb8 	.word	0x20000eb8
 8009d90:	20000ee4 	.word	0x20000ee4
 8009d94:	20000ecc 	.word	0x20000ecc

08009d98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d108      	bne.n	8009dbc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dae:	4618      	mov	r0, r3
 8009db0:	f000 ff8e 	bl	800acd0 <vPortFree>
				vPortFree( pxTCB );
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 ff8b 	bl	800acd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009dba:	e018      	b.n	8009dee <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d103      	bne.n	8009dce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 ff82 	bl	800acd0 <vPortFree>
	}
 8009dcc:	e00f      	b.n	8009dee <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d00a      	beq.n	8009dee <prvDeleteTCB+0x56>
	__asm volatile
 8009dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ddc:	f383 8811 	msr	BASEPRI, r3
 8009de0:	f3bf 8f6f 	isb	sy
 8009de4:	f3bf 8f4f 	dsb	sy
 8009de8:	60fb      	str	r3, [r7, #12]
}
 8009dea:	bf00      	nop
 8009dec:	e7fe      	b.n	8009dec <prvDeleteTCB+0x54>
	}
 8009dee:	bf00      	nop
 8009df0:	3710      	adds	r7, #16
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
	...

08009df8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dfe:	4b0c      	ldr	r3, [pc, #48]	; (8009e30 <prvResetNextTaskUnblockTime+0x38>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d104      	bne.n	8009e12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e08:	4b0a      	ldr	r3, [pc, #40]	; (8009e34 <prvResetNextTaskUnblockTime+0x3c>)
 8009e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e10:	e008      	b.n	8009e24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e12:	4b07      	ldr	r3, [pc, #28]	; (8009e30 <prvResetNextTaskUnblockTime+0x38>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	68db      	ldr	r3, [r3, #12]
 8009e1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	4a04      	ldr	r2, [pc, #16]	; (8009e34 <prvResetNextTaskUnblockTime+0x3c>)
 8009e22:	6013      	str	r3, [r2, #0]
}
 8009e24:	bf00      	nop
 8009e26:	370c      	adds	r7, #12
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr
 8009e30:	20000e9c 	.word	0x20000e9c
 8009e34:	20000f04 	.word	0x20000f04

08009e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e3e:	4b0b      	ldr	r3, [pc, #44]	; (8009e6c <xTaskGetSchedulerState+0x34>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d102      	bne.n	8009e4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009e46:	2301      	movs	r3, #1
 8009e48:	607b      	str	r3, [r7, #4]
 8009e4a:	e008      	b.n	8009e5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e4c:	4b08      	ldr	r3, [pc, #32]	; (8009e70 <xTaskGetSchedulerState+0x38>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d102      	bne.n	8009e5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009e54:	2302      	movs	r3, #2
 8009e56:	607b      	str	r3, [r7, #4]
 8009e58:	e001      	b.n	8009e5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009e5e:	687b      	ldr	r3, [r7, #4]
	}
 8009e60:	4618      	mov	r0, r3
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6a:	4770      	bx	lr
 8009e6c:	20000ef0 	.word	0x20000ef0
 8009e70:	20000f0c 	.word	0x20000f0c

08009e74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b086      	sub	sp, #24
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009e80:	2300      	movs	r3, #0
 8009e82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d056      	beq.n	8009f38 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009e8a:	4b2e      	ldr	r3, [pc, #184]	; (8009f44 <xTaskPriorityDisinherit+0xd0>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	693a      	ldr	r2, [r7, #16]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d00a      	beq.n	8009eaa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	60fb      	str	r3, [r7, #12]
}
 8009ea6:	bf00      	nop
 8009ea8:	e7fe      	b.n	8009ea8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10a      	bne.n	8009ec8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb6:	f383 8811 	msr	BASEPRI, r3
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	60bb      	str	r3, [r7, #8]
}
 8009ec4:	bf00      	nop
 8009ec6:	e7fe      	b.n	8009ec6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ecc:	1e5a      	subs	r2, r3, #1
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d02c      	beq.n	8009f38 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d128      	bne.n	8009f38 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	3304      	adds	r3, #4
 8009eea:	4618      	mov	r0, r3
 8009eec:	f7fe fb7a 	bl	80085e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009efc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f08:	4b0f      	ldr	r3, [pc, #60]	; (8009f48 <xTaskPriorityDisinherit+0xd4>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d903      	bls.n	8009f18 <xTaskPriorityDisinherit+0xa4>
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f14:	4a0c      	ldr	r2, [pc, #48]	; (8009f48 <xTaskPriorityDisinherit+0xd4>)
 8009f16:	6013      	str	r3, [r2, #0]
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4413      	add	r3, r2
 8009f22:	009b      	lsls	r3, r3, #2
 8009f24:	4a09      	ldr	r2, [pc, #36]	; (8009f4c <xTaskPriorityDisinherit+0xd8>)
 8009f26:	441a      	add	r2, r3
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	3304      	adds	r3, #4
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	4610      	mov	r0, r2
 8009f30:	f7fe fafb 	bl	800852a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009f34:	2301      	movs	r3, #1
 8009f36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f38:	697b      	ldr	r3, [r7, #20]
	}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3718      	adds	r7, #24
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	20000a10 	.word	0x20000a10
 8009f48:	20000eec 	.word	0x20000eec
 8009f4c:	20000a14 	.word	0x20000a14

08009f50 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009f5a:	4b21      	ldr	r3, [pc, #132]	; (8009fe0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f60:	4b20      	ldr	r3, [pc, #128]	; (8009fe4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	3304      	adds	r3, #4
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fe fb3c 	bl	80085e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f72:	d10a      	bne.n	8009f8a <prvAddCurrentTaskToDelayedList+0x3a>
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d007      	beq.n	8009f8a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f7a:	4b1a      	ldr	r3, [pc, #104]	; (8009fe4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	3304      	adds	r3, #4
 8009f80:	4619      	mov	r1, r3
 8009f82:	4819      	ldr	r0, [pc, #100]	; (8009fe8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009f84:	f7fe fad1 	bl	800852a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009f88:	e026      	b.n	8009fd8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	4413      	add	r3, r2
 8009f90:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009f92:	4b14      	ldr	r3, [pc, #80]	; (8009fe4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68ba      	ldr	r2, [r7, #8]
 8009f98:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009f9a:	68ba      	ldr	r2, [r7, #8]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d209      	bcs.n	8009fb6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fa2:	4b12      	ldr	r3, [pc, #72]	; (8009fec <prvAddCurrentTaskToDelayedList+0x9c>)
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	4b0f      	ldr	r3, [pc, #60]	; (8009fe4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	3304      	adds	r3, #4
 8009fac:	4619      	mov	r1, r3
 8009fae:	4610      	mov	r0, r2
 8009fb0:	f7fe fadf 	bl	8008572 <vListInsert>
}
 8009fb4:	e010      	b.n	8009fd8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fb6:	4b0e      	ldr	r3, [pc, #56]	; (8009ff0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	4b0a      	ldr	r3, [pc, #40]	; (8009fe4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	3304      	adds	r3, #4
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	4610      	mov	r0, r2
 8009fc4:	f7fe fad5 	bl	8008572 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009fc8:	4b0a      	ldr	r3, [pc, #40]	; (8009ff4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d202      	bcs.n	8009fd8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009fd2:	4a08      	ldr	r2, [pc, #32]	; (8009ff4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	6013      	str	r3, [r2, #0]
}
 8009fd8:	bf00      	nop
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}
 8009fe0:	20000ee8 	.word	0x20000ee8
 8009fe4:	20000a10 	.word	0x20000a10
 8009fe8:	20000ed0 	.word	0x20000ed0
 8009fec:	20000ea0 	.word	0x20000ea0
 8009ff0:	20000e9c 	.word	0x20000e9c
 8009ff4:	20000f04 	.word	0x20000f04

08009ff8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b08a      	sub	sp, #40	; 0x28
 8009ffc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009ffe:	2300      	movs	r3, #0
 800a000:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a002:	f000 fb07 	bl	800a614 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a006:	4b1c      	ldr	r3, [pc, #112]	; (800a078 <xTimerCreateTimerTask+0x80>)
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d021      	beq.n	800a052 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a00e:	2300      	movs	r3, #0
 800a010:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a012:	2300      	movs	r3, #0
 800a014:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a016:	1d3a      	adds	r2, r7, #4
 800a018:	f107 0108 	add.w	r1, r7, #8
 800a01c:	f107 030c 	add.w	r3, r7, #12
 800a020:	4618      	mov	r0, r3
 800a022:	f7fe fa3b 	bl	800849c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a026:	6879      	ldr	r1, [r7, #4]
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	9202      	str	r2, [sp, #8]
 800a02e:	9301      	str	r3, [sp, #4]
 800a030:	2302      	movs	r3, #2
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	2300      	movs	r3, #0
 800a036:	460a      	mov	r2, r1
 800a038:	4910      	ldr	r1, [pc, #64]	; (800a07c <xTimerCreateTimerTask+0x84>)
 800a03a:	4811      	ldr	r0, [pc, #68]	; (800a080 <xTimerCreateTimerTask+0x88>)
 800a03c:	f7ff f8de 	bl	80091fc <xTaskCreateStatic>
 800a040:	4603      	mov	r3, r0
 800a042:	4a10      	ldr	r2, [pc, #64]	; (800a084 <xTimerCreateTimerTask+0x8c>)
 800a044:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a046:	4b0f      	ldr	r3, [pc, #60]	; (800a084 <xTimerCreateTimerTask+0x8c>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d001      	beq.n	800a052 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a04e:	2301      	movs	r3, #1
 800a050:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d10a      	bne.n	800a06e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a05c:	f383 8811 	msr	BASEPRI, r3
 800a060:	f3bf 8f6f 	isb	sy
 800a064:	f3bf 8f4f 	dsb	sy
 800a068:	613b      	str	r3, [r7, #16]
}
 800a06a:	bf00      	nop
 800a06c:	e7fe      	b.n	800a06c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a06e:	697b      	ldr	r3, [r7, #20]
}
 800a070:	4618      	mov	r0, r3
 800a072:	3718      	adds	r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	20000f40 	.word	0x20000f40
 800a07c:	0800f89c 	.word	0x0800f89c
 800a080:	0800a1bd 	.word	0x0800a1bd
 800a084:	20000f44 	.word	0x20000f44

0800a088 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b08a      	sub	sp, #40	; 0x28
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
 800a094:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a096:	2300      	movs	r3, #0
 800a098:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d10a      	bne.n	800a0b6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a4:	f383 8811 	msr	BASEPRI, r3
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	623b      	str	r3, [r7, #32]
}
 800a0b2:	bf00      	nop
 800a0b4:	e7fe      	b.n	800a0b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a0b6:	4b1a      	ldr	r3, [pc, #104]	; (800a120 <xTimerGenericCommand+0x98>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d02a      	beq.n	800a114 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	2b05      	cmp	r3, #5
 800a0ce:	dc18      	bgt.n	800a102 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a0d0:	f7ff feb2 	bl	8009e38 <xTaskGetSchedulerState>
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d109      	bne.n	800a0ee <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a0da:	4b11      	ldr	r3, [pc, #68]	; (800a120 <xTimerGenericCommand+0x98>)
 800a0dc:	6818      	ldr	r0, [r3, #0]
 800a0de:	f107 0110 	add.w	r1, r7, #16
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0e6:	f7fe fbe5 	bl	80088b4 <xQueueGenericSend>
 800a0ea:	6278      	str	r0, [r7, #36]	; 0x24
 800a0ec:	e012      	b.n	800a114 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a0ee:	4b0c      	ldr	r3, [pc, #48]	; (800a120 <xTimerGenericCommand+0x98>)
 800a0f0:	6818      	ldr	r0, [r3, #0]
 800a0f2:	f107 0110 	add.w	r1, r7, #16
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f7fe fbdb 	bl	80088b4 <xQueueGenericSend>
 800a0fe:	6278      	str	r0, [r7, #36]	; 0x24
 800a100:	e008      	b.n	800a114 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a102:	4b07      	ldr	r3, [pc, #28]	; (800a120 <xTimerGenericCommand+0x98>)
 800a104:	6818      	ldr	r0, [r3, #0]
 800a106:	f107 0110 	add.w	r1, r7, #16
 800a10a:	2300      	movs	r3, #0
 800a10c:	683a      	ldr	r2, [r7, #0]
 800a10e:	f7fe fccf 	bl	8008ab0 <xQueueGenericSendFromISR>
 800a112:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a116:	4618      	mov	r0, r3
 800a118:	3728      	adds	r7, #40	; 0x28
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	20000f40 	.word	0x20000f40

0800a124 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b088      	sub	sp, #32
 800a128:	af02      	add	r7, sp, #8
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a12e:	4b22      	ldr	r3, [pc, #136]	; (800a1b8 <prvProcessExpiredTimer+0x94>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	3304      	adds	r3, #4
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7fe fa51 	bl	80085e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a148:	f003 0304 	and.w	r3, r3, #4
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d022      	beq.n	800a196 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	699a      	ldr	r2, [r3, #24]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	18d1      	adds	r1, r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	683a      	ldr	r2, [r7, #0]
 800a15c:	6978      	ldr	r0, [r7, #20]
 800a15e:	f000 f8d1 	bl	800a304 <prvInsertTimerInActiveList>
 800a162:	4603      	mov	r3, r0
 800a164:	2b00      	cmp	r3, #0
 800a166:	d01f      	beq.n	800a1a8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a168:	2300      	movs	r3, #0
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	2300      	movs	r3, #0
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	2100      	movs	r1, #0
 800a172:	6978      	ldr	r0, [r7, #20]
 800a174:	f7ff ff88 	bl	800a088 <xTimerGenericCommand>
 800a178:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d113      	bne.n	800a1a8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a184:	f383 8811 	msr	BASEPRI, r3
 800a188:	f3bf 8f6f 	isb	sy
 800a18c:	f3bf 8f4f 	dsb	sy
 800a190:	60fb      	str	r3, [r7, #12]
}
 800a192:	bf00      	nop
 800a194:	e7fe      	b.n	800a194 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a19c:	f023 0301 	bic.w	r3, r3, #1
 800a1a0:	b2da      	uxtb	r2, r3
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	6a1b      	ldr	r3, [r3, #32]
 800a1ac:	6978      	ldr	r0, [r7, #20]
 800a1ae:	4798      	blx	r3
}
 800a1b0:	bf00      	nop
 800a1b2:	3718      	adds	r7, #24
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	20000f38 	.word	0x20000f38

0800a1bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a1c4:	f107 0308 	add.w	r3, r7, #8
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f000 f857 	bl	800a27c <prvGetNextExpireTime>
 800a1ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f000 f803 	bl	800a1e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a1da:	f000 f8d5 	bl	800a388 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a1de:	e7f1      	b.n	800a1c4 <prvTimerTask+0x8>

0800a1e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b084      	sub	sp, #16
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a1ea:	f7ff fa43 	bl	8009674 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a1ee:	f107 0308 	add.w	r3, r7, #8
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f000 f866 	bl	800a2c4 <prvSampleTimeNow>
 800a1f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d130      	bne.n	800a262 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d10a      	bne.n	800a21c <prvProcessTimerOrBlockTask+0x3c>
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d806      	bhi.n	800a21c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a20e:	f7ff fa3f 	bl	8009690 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a212:	68f9      	ldr	r1, [r7, #12]
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f7ff ff85 	bl	800a124 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a21a:	e024      	b.n	800a266 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d008      	beq.n	800a234 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a222:	4b13      	ldr	r3, [pc, #76]	; (800a270 <prvProcessTimerOrBlockTask+0x90>)
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d101      	bne.n	800a230 <prvProcessTimerOrBlockTask+0x50>
 800a22c:	2301      	movs	r3, #1
 800a22e:	e000      	b.n	800a232 <prvProcessTimerOrBlockTask+0x52>
 800a230:	2300      	movs	r3, #0
 800a232:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a234:	4b0f      	ldr	r3, [pc, #60]	; (800a274 <prvProcessTimerOrBlockTask+0x94>)
 800a236:	6818      	ldr	r0, [r3, #0]
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	1ad3      	subs	r3, r2, r3
 800a23e:	683a      	ldr	r2, [r7, #0]
 800a240:	4619      	mov	r1, r3
 800a242:	f7fe ffa7 	bl	8009194 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a246:	f7ff fa23 	bl	8009690 <xTaskResumeAll>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d10a      	bne.n	800a266 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a250:	4b09      	ldr	r3, [pc, #36]	; (800a278 <prvProcessTimerOrBlockTask+0x98>)
 800a252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a256:	601a      	str	r2, [r3, #0]
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	f3bf 8f6f 	isb	sy
}
 800a260:	e001      	b.n	800a266 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a262:	f7ff fa15 	bl	8009690 <xTaskResumeAll>
}
 800a266:	bf00      	nop
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	20000f3c 	.word	0x20000f3c
 800a274:	20000f40 	.word	0x20000f40
 800a278:	e000ed04 	.word	0xe000ed04

0800a27c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a27c:	b480      	push	{r7}
 800a27e:	b085      	sub	sp, #20
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a284:	4b0e      	ldr	r3, [pc, #56]	; (800a2c0 <prvGetNextExpireTime+0x44>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <prvGetNextExpireTime+0x16>
 800a28e:	2201      	movs	r2, #1
 800a290:	e000      	b.n	800a294 <prvGetNextExpireTime+0x18>
 800a292:	2200      	movs	r2, #0
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d105      	bne.n	800a2ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2a0:	4b07      	ldr	r3, [pc, #28]	; (800a2c0 <prvGetNextExpireTime+0x44>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	68db      	ldr	r3, [r3, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	60fb      	str	r3, [r7, #12]
 800a2aa:	e001      	b.n	800a2b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
 800a2be:	bf00      	nop
 800a2c0:	20000f38 	.word	0x20000f38

0800a2c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a2cc:	f7ff fa7e 	bl	80097cc <xTaskGetTickCount>
 800a2d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a2d2:	4b0b      	ldr	r3, [pc, #44]	; (800a300 <prvSampleTimeNow+0x3c>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68fa      	ldr	r2, [r7, #12]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d205      	bcs.n	800a2e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a2dc:	f000 f936 	bl	800a54c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	e002      	b.n	800a2ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a2ee:	4a04      	ldr	r2, [pc, #16]	; (800a300 <prvSampleTimeNow+0x3c>)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	20000f48 	.word	0x20000f48

0800a304 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af00      	add	r7, sp, #0
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	607a      	str	r2, [r7, #4]
 800a310:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a312:	2300      	movs	r3, #0
 800a314:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	68ba      	ldr	r2, [r7, #8]
 800a31a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a322:	68ba      	ldr	r2, [r7, #8]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	429a      	cmp	r2, r3
 800a328:	d812      	bhi.n	800a350 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	1ad2      	subs	r2, r2, r3
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	699b      	ldr	r3, [r3, #24]
 800a334:	429a      	cmp	r2, r3
 800a336:	d302      	bcc.n	800a33e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a338:	2301      	movs	r3, #1
 800a33a:	617b      	str	r3, [r7, #20]
 800a33c:	e01b      	b.n	800a376 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a33e:	4b10      	ldr	r3, [pc, #64]	; (800a380 <prvInsertTimerInActiveList+0x7c>)
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	3304      	adds	r3, #4
 800a346:	4619      	mov	r1, r3
 800a348:	4610      	mov	r0, r2
 800a34a:	f7fe f912 	bl	8008572 <vListInsert>
 800a34e:	e012      	b.n	800a376 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	429a      	cmp	r2, r3
 800a356:	d206      	bcs.n	800a366 <prvInsertTimerInActiveList+0x62>
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d302      	bcc.n	800a366 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a360:	2301      	movs	r3, #1
 800a362:	617b      	str	r3, [r7, #20]
 800a364:	e007      	b.n	800a376 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a366:	4b07      	ldr	r3, [pc, #28]	; (800a384 <prvInsertTimerInActiveList+0x80>)
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	3304      	adds	r3, #4
 800a36e:	4619      	mov	r1, r3
 800a370:	4610      	mov	r0, r2
 800a372:	f7fe f8fe 	bl	8008572 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a376:	697b      	ldr	r3, [r7, #20]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3718      	adds	r7, #24
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	20000f3c 	.word	0x20000f3c
 800a384:	20000f38 	.word	0x20000f38

0800a388 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b08e      	sub	sp, #56	; 0x38
 800a38c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a38e:	e0ca      	b.n	800a526 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	da18      	bge.n	800a3c8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a396:	1d3b      	adds	r3, r7, #4
 800a398:	3304      	adds	r3, #4
 800a39a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10a      	bne.n	800a3b8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a3a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	61fb      	str	r3, [r7, #28]
}
 800a3b4:	bf00      	nop
 800a3b6:	e7fe      	b.n	800a3b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3be:	6850      	ldr	r0, [r2, #4]
 800a3c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3c2:	6892      	ldr	r2, [r2, #8]
 800a3c4:	4611      	mov	r1, r2
 800a3c6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	f2c0 80aa 	blt.w	800a524 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d004      	beq.n	800a3e6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3de:	3304      	adds	r3, #4
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7fe f8ff 	bl	80085e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a3e6:	463b      	mov	r3, r7
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7ff ff6b 	bl	800a2c4 <prvSampleTimeNow>
 800a3ee:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2b09      	cmp	r3, #9
 800a3f4:	f200 8097 	bhi.w	800a526 <prvProcessReceivedCommands+0x19e>
 800a3f8:	a201      	add	r2, pc, #4	; (adr r2, 800a400 <prvProcessReceivedCommands+0x78>)
 800a3fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fe:	bf00      	nop
 800a400:	0800a429 	.word	0x0800a429
 800a404:	0800a429 	.word	0x0800a429
 800a408:	0800a429 	.word	0x0800a429
 800a40c:	0800a49d 	.word	0x0800a49d
 800a410:	0800a4b1 	.word	0x0800a4b1
 800a414:	0800a4fb 	.word	0x0800a4fb
 800a418:	0800a429 	.word	0x0800a429
 800a41c:	0800a429 	.word	0x0800a429
 800a420:	0800a49d 	.word	0x0800a49d
 800a424:	0800a4b1 	.word	0x0800a4b1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a42e:	f043 0301 	orr.w	r3, r3, #1
 800a432:	b2da      	uxtb	r2, r3
 800a434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a436:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a43a:	68ba      	ldr	r2, [r7, #8]
 800a43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a43e:	699b      	ldr	r3, [r3, #24]
 800a440:	18d1      	adds	r1, r2, r3
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a448:	f7ff ff5c 	bl	800a304 <prvInsertTimerInActiveList>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d069      	beq.n	800a526 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a454:	6a1b      	ldr	r3, [r3, #32]
 800a456:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a458:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a45c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a460:	f003 0304 	and.w	r3, r3, #4
 800a464:	2b00      	cmp	r3, #0
 800a466:	d05e      	beq.n	800a526 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a46c:	699b      	ldr	r3, [r3, #24]
 800a46e:	441a      	add	r2, r3
 800a470:	2300      	movs	r3, #0
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	2300      	movs	r3, #0
 800a476:	2100      	movs	r1, #0
 800a478:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a47a:	f7ff fe05 	bl	800a088 <xTimerGenericCommand>
 800a47e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a480:	6a3b      	ldr	r3, [r7, #32]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d14f      	bne.n	800a526 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	61bb      	str	r3, [r7, #24]
}
 800a498:	bf00      	nop
 800a49a:	e7fe      	b.n	800a49a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a49c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a49e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a4a2:	f023 0301 	bic.w	r3, r3, #1
 800a4a6:	b2da      	uxtb	r2, r3
 800a4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a4ae:	e03a      	b.n	800a526 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a4b6:	f043 0301 	orr.w	r3, r3, #1
 800a4ba:	b2da      	uxtb	r2, r3
 800a4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a4c2:	68ba      	ldr	r2, [r7, #8]
 800a4c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a4c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ca:	699b      	ldr	r3, [r3, #24]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10a      	bne.n	800a4e6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	617b      	str	r3, [r7, #20]
}
 800a4e2:	bf00      	nop
 800a4e4:	e7fe      	b.n	800a4e4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4e8:	699a      	ldr	r2, [r3, #24]
 800a4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ec:	18d1      	adds	r1, r2, r3
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4f4:	f7ff ff06 	bl	800a304 <prvInsertTimerInActiveList>
					break;
 800a4f8:	e015      	b.n	800a526 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a500:	f003 0302 	and.w	r3, r3, #2
 800a504:	2b00      	cmp	r3, #0
 800a506:	d103      	bne.n	800a510 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a508:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a50a:	f000 fbe1 	bl	800acd0 <vPortFree>
 800a50e:	e00a      	b.n	800a526 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a512:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a516:	f023 0301 	bic.w	r3, r3, #1
 800a51a:	b2da      	uxtb	r2, r3
 800a51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a51e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a522:	e000      	b.n	800a526 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a524:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a526:	4b08      	ldr	r3, [pc, #32]	; (800a548 <prvProcessReceivedCommands+0x1c0>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	1d39      	adds	r1, r7, #4
 800a52c:	2200      	movs	r2, #0
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fe fb5a 	bl	8008be8 <xQueueReceive>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	f47f af2a 	bne.w	800a390 <prvProcessReceivedCommands+0x8>
	}
}
 800a53c:	bf00      	nop
 800a53e:	bf00      	nop
 800a540:	3730      	adds	r7, #48	; 0x30
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	20000f40 	.word	0x20000f40

0800a54c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b088      	sub	sp, #32
 800a550:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a552:	e048      	b.n	800a5e6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a554:	4b2d      	ldr	r3, [pc, #180]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a55e:	4b2b      	ldr	r3, [pc, #172]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	68db      	ldr	r3, [r3, #12]
 800a566:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	3304      	adds	r3, #4
 800a56c:	4618      	mov	r0, r3
 800a56e:	f7fe f839 	bl	80085e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	6a1b      	ldr	r3, [r3, #32]
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a580:	f003 0304 	and.w	r3, r3, #4
 800a584:	2b00      	cmp	r3, #0
 800a586:	d02e      	beq.n	800a5e6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	699b      	ldr	r3, [r3, #24]
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4413      	add	r3, r2
 800a590:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a592:	68ba      	ldr	r2, [r7, #8]
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	429a      	cmp	r2, r3
 800a598:	d90e      	bls.n	800a5b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5a6:	4b19      	ldr	r3, [pc, #100]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	3304      	adds	r3, #4
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	4610      	mov	r0, r2
 800a5b2:	f7fd ffde 	bl	8008572 <vListInsert>
 800a5b6:	e016      	b.n	800a5e6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	9300      	str	r3, [sp, #0]
 800a5bc:	2300      	movs	r3, #0
 800a5be:	693a      	ldr	r2, [r7, #16]
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	68f8      	ldr	r0, [r7, #12]
 800a5c4:	f7ff fd60 	bl	800a088 <xTimerGenericCommand>
 800a5c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d10a      	bne.n	800a5e6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d4:	f383 8811 	msr	BASEPRI, r3
 800a5d8:	f3bf 8f6f 	isb	sy
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	603b      	str	r3, [r7, #0]
}
 800a5e2:	bf00      	nop
 800a5e4:	e7fe      	b.n	800a5e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a5e6:	4b09      	ldr	r3, [pc, #36]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d1b1      	bne.n	800a554 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a5f0:	4b06      	ldr	r3, [pc, #24]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a5f6:	4b06      	ldr	r3, [pc, #24]	; (800a610 <prvSwitchTimerLists+0xc4>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a04      	ldr	r2, [pc, #16]	; (800a60c <prvSwitchTimerLists+0xc0>)
 800a5fc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a5fe:	4a04      	ldr	r2, [pc, #16]	; (800a610 <prvSwitchTimerLists+0xc4>)
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	6013      	str	r3, [r2, #0]
}
 800a604:	bf00      	nop
 800a606:	3718      	adds	r7, #24
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	20000f38 	.word	0x20000f38
 800a610:	20000f3c 	.word	0x20000f3c

0800a614 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a61a:	f000 f96b 	bl	800a8f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a61e:	4b15      	ldr	r3, [pc, #84]	; (800a674 <prvCheckForValidListAndQueue+0x60>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d120      	bne.n	800a668 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a626:	4814      	ldr	r0, [pc, #80]	; (800a678 <prvCheckForValidListAndQueue+0x64>)
 800a628:	f7fd ff52 	bl	80084d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a62c:	4813      	ldr	r0, [pc, #76]	; (800a67c <prvCheckForValidListAndQueue+0x68>)
 800a62e:	f7fd ff4f 	bl	80084d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a632:	4b13      	ldr	r3, [pc, #76]	; (800a680 <prvCheckForValidListAndQueue+0x6c>)
 800a634:	4a10      	ldr	r2, [pc, #64]	; (800a678 <prvCheckForValidListAndQueue+0x64>)
 800a636:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a638:	4b12      	ldr	r3, [pc, #72]	; (800a684 <prvCheckForValidListAndQueue+0x70>)
 800a63a:	4a10      	ldr	r2, [pc, #64]	; (800a67c <prvCheckForValidListAndQueue+0x68>)
 800a63c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a63e:	2300      	movs	r3, #0
 800a640:	9300      	str	r3, [sp, #0]
 800a642:	4b11      	ldr	r3, [pc, #68]	; (800a688 <prvCheckForValidListAndQueue+0x74>)
 800a644:	4a11      	ldr	r2, [pc, #68]	; (800a68c <prvCheckForValidListAndQueue+0x78>)
 800a646:	2110      	movs	r1, #16
 800a648:	200a      	movs	r0, #10
 800a64a:	f7fe f85d 	bl	8008708 <xQueueGenericCreateStatic>
 800a64e:	4603      	mov	r3, r0
 800a650:	4a08      	ldr	r2, [pc, #32]	; (800a674 <prvCheckForValidListAndQueue+0x60>)
 800a652:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a654:	4b07      	ldr	r3, [pc, #28]	; (800a674 <prvCheckForValidListAndQueue+0x60>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d005      	beq.n	800a668 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a65c:	4b05      	ldr	r3, [pc, #20]	; (800a674 <prvCheckForValidListAndQueue+0x60>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	490b      	ldr	r1, [pc, #44]	; (800a690 <prvCheckForValidListAndQueue+0x7c>)
 800a662:	4618      	mov	r0, r3
 800a664:	f7fe fd6c 	bl	8009140 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a668:	f000 f974 	bl	800a954 <vPortExitCritical>
}
 800a66c:	bf00      	nop
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
 800a672:	bf00      	nop
 800a674:	20000f40 	.word	0x20000f40
 800a678:	20000f10 	.word	0x20000f10
 800a67c:	20000f24 	.word	0x20000f24
 800a680:	20000f38 	.word	0x20000f38
 800a684:	20000f3c 	.word	0x20000f3c
 800a688:	20000fec 	.word	0x20000fec
 800a68c:	20000f4c 	.word	0x20000f4c
 800a690:	0800f8a4 	.word	0x0800f8a4

0800a694 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a694:	b480      	push	{r7}
 800a696:	b085      	sub	sp, #20
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	60b9      	str	r1, [r7, #8]
 800a69e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	3b04      	subs	r3, #4
 800a6a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a6ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	3b04      	subs	r3, #4
 800a6b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	f023 0201 	bic.w	r2, r3, #1
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	3b04      	subs	r3, #4
 800a6c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a6c4:	4a0c      	ldr	r2, [pc, #48]	; (800a6f8 <pxPortInitialiseStack+0x64>)
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	3b14      	subs	r3, #20
 800a6ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	3b04      	subs	r3, #4
 800a6da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f06f 0202 	mvn.w	r2, #2
 800a6e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	3b20      	subs	r3, #32
 800a6e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3714      	adds	r7, #20
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr
 800a6f8:	0800a6fd 	.word	0x0800a6fd

0800a6fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a702:	2300      	movs	r3, #0
 800a704:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a706:	4b12      	ldr	r3, [pc, #72]	; (800a750 <prvTaskExitError+0x54>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a70e:	d00a      	beq.n	800a726 <prvTaskExitError+0x2a>
	__asm volatile
 800a710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a714:	f383 8811 	msr	BASEPRI, r3
 800a718:	f3bf 8f6f 	isb	sy
 800a71c:	f3bf 8f4f 	dsb	sy
 800a720:	60fb      	str	r3, [r7, #12]
}
 800a722:	bf00      	nop
 800a724:	e7fe      	b.n	800a724 <prvTaskExitError+0x28>
	__asm volatile
 800a726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72a:	f383 8811 	msr	BASEPRI, r3
 800a72e:	f3bf 8f6f 	isb	sy
 800a732:	f3bf 8f4f 	dsb	sy
 800a736:	60bb      	str	r3, [r7, #8]
}
 800a738:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a73a:	bf00      	nop
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d0fc      	beq.n	800a73c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a742:	bf00      	nop
 800a744:	bf00      	nop
 800a746:	3714      	adds	r7, #20
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr
 800a750:	2000013c 	.word	0x2000013c
	...

0800a760 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a760:	4b07      	ldr	r3, [pc, #28]	; (800a780 <pxCurrentTCBConst2>)
 800a762:	6819      	ldr	r1, [r3, #0]
 800a764:	6808      	ldr	r0, [r1, #0]
 800a766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a76a:	f380 8809 	msr	PSP, r0
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f04f 0000 	mov.w	r0, #0
 800a776:	f380 8811 	msr	BASEPRI, r0
 800a77a:	4770      	bx	lr
 800a77c:	f3af 8000 	nop.w

0800a780 <pxCurrentTCBConst2>:
 800a780:	20000a10 	.word	0x20000a10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a784:	bf00      	nop
 800a786:	bf00      	nop

0800a788 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a788:	4808      	ldr	r0, [pc, #32]	; (800a7ac <prvPortStartFirstTask+0x24>)
 800a78a:	6800      	ldr	r0, [r0, #0]
 800a78c:	6800      	ldr	r0, [r0, #0]
 800a78e:	f380 8808 	msr	MSP, r0
 800a792:	f04f 0000 	mov.w	r0, #0
 800a796:	f380 8814 	msr	CONTROL, r0
 800a79a:	b662      	cpsie	i
 800a79c:	b661      	cpsie	f
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	f3bf 8f6f 	isb	sy
 800a7a6:	df00      	svc	0
 800a7a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a7aa:	bf00      	nop
 800a7ac:	e000ed08 	.word	0xe000ed08

0800a7b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a7b6:	4b46      	ldr	r3, [pc, #280]	; (800a8d0 <xPortStartScheduler+0x120>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a46      	ldr	r2, [pc, #280]	; (800a8d4 <xPortStartScheduler+0x124>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d10a      	bne.n	800a7d6 <xPortStartScheduler+0x26>
	__asm volatile
 800a7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	613b      	str	r3, [r7, #16]
}
 800a7d2:	bf00      	nop
 800a7d4:	e7fe      	b.n	800a7d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a7d6:	4b3e      	ldr	r3, [pc, #248]	; (800a8d0 <xPortStartScheduler+0x120>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a3f      	ldr	r2, [pc, #252]	; (800a8d8 <xPortStartScheduler+0x128>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d10a      	bne.n	800a7f6 <xPortStartScheduler+0x46>
	__asm volatile
 800a7e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e4:	f383 8811 	msr	BASEPRI, r3
 800a7e8:	f3bf 8f6f 	isb	sy
 800a7ec:	f3bf 8f4f 	dsb	sy
 800a7f0:	60fb      	str	r3, [r7, #12]
}
 800a7f2:	bf00      	nop
 800a7f4:	e7fe      	b.n	800a7f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a7f6:	4b39      	ldr	r3, [pc, #228]	; (800a8dc <xPortStartScheduler+0x12c>)
 800a7f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	22ff      	movs	r2, #255	; 0xff
 800a806:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a810:	78fb      	ldrb	r3, [r7, #3]
 800a812:	b2db      	uxtb	r3, r3
 800a814:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a818:	b2da      	uxtb	r2, r3
 800a81a:	4b31      	ldr	r3, [pc, #196]	; (800a8e0 <xPortStartScheduler+0x130>)
 800a81c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a81e:	4b31      	ldr	r3, [pc, #196]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a820:	2207      	movs	r2, #7
 800a822:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a824:	e009      	b.n	800a83a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a826:	4b2f      	ldr	r3, [pc, #188]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	4a2d      	ldr	r2, [pc, #180]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a82e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a830:	78fb      	ldrb	r3, [r7, #3]
 800a832:	b2db      	uxtb	r3, r3
 800a834:	005b      	lsls	r3, r3, #1
 800a836:	b2db      	uxtb	r3, r3
 800a838:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a83a:	78fb      	ldrb	r3, [r7, #3]
 800a83c:	b2db      	uxtb	r3, r3
 800a83e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a842:	2b80      	cmp	r3, #128	; 0x80
 800a844:	d0ef      	beq.n	800a826 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a846:	4b27      	ldr	r3, [pc, #156]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f1c3 0307 	rsb	r3, r3, #7
 800a84e:	2b04      	cmp	r3, #4
 800a850:	d00a      	beq.n	800a868 <xPortStartScheduler+0xb8>
	__asm volatile
 800a852:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a856:	f383 8811 	msr	BASEPRI, r3
 800a85a:	f3bf 8f6f 	isb	sy
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	60bb      	str	r3, [r7, #8]
}
 800a864:	bf00      	nop
 800a866:	e7fe      	b.n	800a866 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a868:	4b1e      	ldr	r3, [pc, #120]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	021b      	lsls	r3, r3, #8
 800a86e:	4a1d      	ldr	r2, [pc, #116]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a870:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a872:	4b1c      	ldr	r3, [pc, #112]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a87a:	4a1a      	ldr	r2, [pc, #104]	; (800a8e4 <xPortStartScheduler+0x134>)
 800a87c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	b2da      	uxtb	r2, r3
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a886:	4b18      	ldr	r3, [pc, #96]	; (800a8e8 <xPortStartScheduler+0x138>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4a17      	ldr	r2, [pc, #92]	; (800a8e8 <xPortStartScheduler+0x138>)
 800a88c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a890:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a892:	4b15      	ldr	r3, [pc, #84]	; (800a8e8 <xPortStartScheduler+0x138>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a14      	ldr	r2, [pc, #80]	; (800a8e8 <xPortStartScheduler+0x138>)
 800a898:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a89c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a89e:	f000 f8dd 	bl	800aa5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a8a2:	4b12      	ldr	r3, [pc, #72]	; (800a8ec <xPortStartScheduler+0x13c>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a8a8:	f000 f8fc 	bl	800aaa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a8ac:	4b10      	ldr	r3, [pc, #64]	; (800a8f0 <xPortStartScheduler+0x140>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4a0f      	ldr	r2, [pc, #60]	; (800a8f0 <xPortStartScheduler+0x140>)
 800a8b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a8b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a8b8:	f7ff ff66 	bl	800a788 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a8bc:	f7ff f850 	bl	8009960 <vTaskSwitchContext>
	prvTaskExitError();
 800a8c0:	f7ff ff1c 	bl	800a6fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a8c4:	2300      	movs	r3, #0
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3718      	adds	r7, #24
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	e000ed00 	.word	0xe000ed00
 800a8d4:	410fc271 	.word	0x410fc271
 800a8d8:	410fc270 	.word	0x410fc270
 800a8dc:	e000e400 	.word	0xe000e400
 800a8e0:	2000103c 	.word	0x2000103c
 800a8e4:	20001040 	.word	0x20001040
 800a8e8:	e000ed20 	.word	0xe000ed20
 800a8ec:	2000013c 	.word	0x2000013c
 800a8f0:	e000ef34 	.word	0xe000ef34

0800a8f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b083      	sub	sp, #12
 800a8f8:	af00      	add	r7, sp, #0
	__asm volatile
 800a8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8fe:	f383 8811 	msr	BASEPRI, r3
 800a902:	f3bf 8f6f 	isb	sy
 800a906:	f3bf 8f4f 	dsb	sy
 800a90a:	607b      	str	r3, [r7, #4]
}
 800a90c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a90e:	4b0f      	ldr	r3, [pc, #60]	; (800a94c <vPortEnterCritical+0x58>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	3301      	adds	r3, #1
 800a914:	4a0d      	ldr	r2, [pc, #52]	; (800a94c <vPortEnterCritical+0x58>)
 800a916:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a918:	4b0c      	ldr	r3, [pc, #48]	; (800a94c <vPortEnterCritical+0x58>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d10f      	bne.n	800a940 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a920:	4b0b      	ldr	r3, [pc, #44]	; (800a950 <vPortEnterCritical+0x5c>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	b2db      	uxtb	r3, r3
 800a926:	2b00      	cmp	r3, #0
 800a928:	d00a      	beq.n	800a940 <vPortEnterCritical+0x4c>
	__asm volatile
 800a92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a92e:	f383 8811 	msr	BASEPRI, r3
 800a932:	f3bf 8f6f 	isb	sy
 800a936:	f3bf 8f4f 	dsb	sy
 800a93a:	603b      	str	r3, [r7, #0]
}
 800a93c:	bf00      	nop
 800a93e:	e7fe      	b.n	800a93e <vPortEnterCritical+0x4a>
	}
}
 800a940:	bf00      	nop
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr
 800a94c:	2000013c 	.word	0x2000013c
 800a950:	e000ed04 	.word	0xe000ed04

0800a954 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a954:	b480      	push	{r7}
 800a956:	b083      	sub	sp, #12
 800a958:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a95a:	4b12      	ldr	r3, [pc, #72]	; (800a9a4 <vPortExitCritical+0x50>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d10a      	bne.n	800a978 <vPortExitCritical+0x24>
	__asm volatile
 800a962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a966:	f383 8811 	msr	BASEPRI, r3
 800a96a:	f3bf 8f6f 	isb	sy
 800a96e:	f3bf 8f4f 	dsb	sy
 800a972:	607b      	str	r3, [r7, #4]
}
 800a974:	bf00      	nop
 800a976:	e7fe      	b.n	800a976 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a978:	4b0a      	ldr	r3, [pc, #40]	; (800a9a4 <vPortExitCritical+0x50>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	3b01      	subs	r3, #1
 800a97e:	4a09      	ldr	r2, [pc, #36]	; (800a9a4 <vPortExitCritical+0x50>)
 800a980:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a982:	4b08      	ldr	r3, [pc, #32]	; (800a9a4 <vPortExitCritical+0x50>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d105      	bne.n	800a996 <vPortExitCritical+0x42>
 800a98a:	2300      	movs	r3, #0
 800a98c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	f383 8811 	msr	BASEPRI, r3
}
 800a994:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a996:	bf00      	nop
 800a998:	370c      	adds	r7, #12
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr
 800a9a2:	bf00      	nop
 800a9a4:	2000013c 	.word	0x2000013c
	...

0800a9b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a9b0:	f3ef 8009 	mrs	r0, PSP
 800a9b4:	f3bf 8f6f 	isb	sy
 800a9b8:	4b15      	ldr	r3, [pc, #84]	; (800aa10 <pxCurrentTCBConst>)
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	f01e 0f10 	tst.w	lr, #16
 800a9c0:	bf08      	it	eq
 800a9c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a9c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9ca:	6010      	str	r0, [r2, #0]
 800a9cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a9d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a9d4:	f380 8811 	msr	BASEPRI, r0
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f7fe ffbe 	bl	8009960 <vTaskSwitchContext>
 800a9e4:	f04f 0000 	mov.w	r0, #0
 800a9e8:	f380 8811 	msr	BASEPRI, r0
 800a9ec:	bc09      	pop	{r0, r3}
 800a9ee:	6819      	ldr	r1, [r3, #0]
 800a9f0:	6808      	ldr	r0, [r1, #0]
 800a9f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f6:	f01e 0f10 	tst.w	lr, #16
 800a9fa:	bf08      	it	eq
 800a9fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aa00:	f380 8809 	msr	PSP, r0
 800aa04:	f3bf 8f6f 	isb	sy
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	f3af 8000 	nop.w

0800aa10 <pxCurrentTCBConst>:
 800aa10:	20000a10 	.word	0x20000a10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop

0800aa18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa22:	f383 8811 	msr	BASEPRI, r3
 800aa26:	f3bf 8f6f 	isb	sy
 800aa2a:	f3bf 8f4f 	dsb	sy
 800aa2e:	607b      	str	r3, [r7, #4]
}
 800aa30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aa32:	f7fe fedb 	bl	80097ec <xTaskIncrementTick>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d003      	beq.n	800aa44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aa3c:	4b06      	ldr	r3, [pc, #24]	; (800aa58 <xPortSysTickHandler+0x40>)
 800aa3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa42:	601a      	str	r2, [r3, #0]
 800aa44:	2300      	movs	r3, #0
 800aa46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	f383 8811 	msr	BASEPRI, r3
}
 800aa4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aa50:	bf00      	nop
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}
 800aa58:	e000ed04 	.word	0xe000ed04

0800aa5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa60:	4b0b      	ldr	r3, [pc, #44]	; (800aa90 <vPortSetupTimerInterrupt+0x34>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa66:	4b0b      	ldr	r3, [pc, #44]	; (800aa94 <vPortSetupTimerInterrupt+0x38>)
 800aa68:	2200      	movs	r2, #0
 800aa6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa6c:	4b0a      	ldr	r3, [pc, #40]	; (800aa98 <vPortSetupTimerInterrupt+0x3c>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <vPortSetupTimerInterrupt+0x40>)
 800aa72:	fba2 2303 	umull	r2, r3, r2, r3
 800aa76:	099b      	lsrs	r3, r3, #6
 800aa78:	4a09      	ldr	r2, [pc, #36]	; (800aaa0 <vPortSetupTimerInterrupt+0x44>)
 800aa7a:	3b01      	subs	r3, #1
 800aa7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa7e:	4b04      	ldr	r3, [pc, #16]	; (800aa90 <vPortSetupTimerInterrupt+0x34>)
 800aa80:	2207      	movs	r2, #7
 800aa82:	601a      	str	r2, [r3, #0]
}
 800aa84:	bf00      	nop
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr
 800aa8e:	bf00      	nop
 800aa90:	e000e010 	.word	0xe000e010
 800aa94:	e000e018 	.word	0xe000e018
 800aa98:	20000000 	.word	0x20000000
 800aa9c:	10624dd3 	.word	0x10624dd3
 800aaa0:	e000e014 	.word	0xe000e014

0800aaa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aaa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aab4 <vPortEnableVFP+0x10>
 800aaa8:	6801      	ldr	r1, [r0, #0]
 800aaaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aaae:	6001      	str	r1, [r0, #0]
 800aab0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aab2:	bf00      	nop
 800aab4:	e000ed88 	.word	0xe000ed88

0800aab8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aab8:	b480      	push	{r7}
 800aaba:	b085      	sub	sp, #20
 800aabc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aabe:	f3ef 8305 	mrs	r3, IPSR
 800aac2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2b0f      	cmp	r3, #15
 800aac8:	d914      	bls.n	800aaf4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aaca:	4a17      	ldr	r2, [pc, #92]	; (800ab28 <vPortValidateInterruptPriority+0x70>)
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4413      	add	r3, r2
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aad4:	4b15      	ldr	r3, [pc, #84]	; (800ab2c <vPortValidateInterruptPriority+0x74>)
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	7afa      	ldrb	r2, [r7, #11]
 800aada:	429a      	cmp	r2, r3
 800aadc:	d20a      	bcs.n	800aaf4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aae2:	f383 8811 	msr	BASEPRI, r3
 800aae6:	f3bf 8f6f 	isb	sy
 800aaea:	f3bf 8f4f 	dsb	sy
 800aaee:	607b      	str	r3, [r7, #4]
}
 800aaf0:	bf00      	nop
 800aaf2:	e7fe      	b.n	800aaf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aaf4:	4b0e      	ldr	r3, [pc, #56]	; (800ab30 <vPortValidateInterruptPriority+0x78>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aafc:	4b0d      	ldr	r3, [pc, #52]	; (800ab34 <vPortValidateInterruptPriority+0x7c>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d90a      	bls.n	800ab1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	603b      	str	r3, [r7, #0]
}
 800ab16:	bf00      	nop
 800ab18:	e7fe      	b.n	800ab18 <vPortValidateInterruptPriority+0x60>
	}
 800ab1a:	bf00      	nop
 800ab1c:	3714      	adds	r7, #20
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	e000e3f0 	.word	0xe000e3f0
 800ab2c:	2000103c 	.word	0x2000103c
 800ab30:	e000ed0c 	.word	0xe000ed0c
 800ab34:	20001040 	.word	0x20001040

0800ab38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b08a      	sub	sp, #40	; 0x28
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ab40:	2300      	movs	r3, #0
 800ab42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ab44:	f7fe fd96 	bl	8009674 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ab48:	4b5b      	ldr	r3, [pc, #364]	; (800acb8 <pvPortMalloc+0x180>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d101      	bne.n	800ab54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ab50:	f000 f920 	bl	800ad94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab54:	4b59      	ldr	r3, [pc, #356]	; (800acbc <pvPortMalloc+0x184>)
 800ab56:	681a      	ldr	r2, [r3, #0]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f040 8093 	bne.w	800ac88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d01d      	beq.n	800aba4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ab68:	2208      	movs	r2, #8
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f003 0307 	and.w	r3, r3, #7
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d014      	beq.n	800aba4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f023 0307 	bic.w	r3, r3, #7
 800ab80:	3308      	adds	r3, #8
 800ab82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f003 0307 	and.w	r3, r3, #7
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00a      	beq.n	800aba4 <pvPortMalloc+0x6c>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	617b      	str	r3, [r7, #20]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d06e      	beq.n	800ac88 <pvPortMalloc+0x150>
 800abaa:	4b45      	ldr	r3, [pc, #276]	; (800acc0 <pvPortMalloc+0x188>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	687a      	ldr	r2, [r7, #4]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d869      	bhi.n	800ac88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800abb4:	4b43      	ldr	r3, [pc, #268]	; (800acc4 <pvPortMalloc+0x18c>)
 800abb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800abb8:	4b42      	ldr	r3, [pc, #264]	; (800acc4 <pvPortMalloc+0x18c>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800abbe:	e004      	b.n	800abca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800abc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800abc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800abca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d903      	bls.n	800abdc <pvPortMalloc+0xa4>
 800abd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d1f1      	bne.n	800abc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800abdc:	4b36      	ldr	r3, [pc, #216]	; (800acb8 <pvPortMalloc+0x180>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d050      	beq.n	800ac88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800abe6:	6a3b      	ldr	r3, [r7, #32]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2208      	movs	r2, #8
 800abec:	4413      	add	r3, r2
 800abee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800abf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfa:	685a      	ldr	r2, [r3, #4]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	1ad2      	subs	r2, r2, r3
 800ac00:	2308      	movs	r3, #8
 800ac02:	005b      	lsls	r3, r3, #1
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d91f      	bls.n	800ac48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ac08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac10:	69bb      	ldr	r3, [r7, #24]
 800ac12:	f003 0307 	and.w	r3, r3, #7
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00a      	beq.n	800ac30 <pvPortMalloc+0xf8>
	__asm volatile
 800ac1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1e:	f383 8811 	msr	BASEPRI, r3
 800ac22:	f3bf 8f6f 	isb	sy
 800ac26:	f3bf 8f4f 	dsb	sy
 800ac2a:	613b      	str	r3, [r7, #16]
}
 800ac2c:	bf00      	nop
 800ac2e:	e7fe      	b.n	800ac2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ac30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac32:	685a      	ldr	r2, [r3, #4]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	1ad2      	subs	r2, r2, r3
 800ac38:	69bb      	ldr	r3, [r7, #24]
 800ac3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ac3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ac42:	69b8      	ldr	r0, [r7, #24]
 800ac44:	f000 f908 	bl	800ae58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac48:	4b1d      	ldr	r3, [pc, #116]	; (800acc0 <pvPortMalloc+0x188>)
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	1ad3      	subs	r3, r2, r3
 800ac52:	4a1b      	ldr	r2, [pc, #108]	; (800acc0 <pvPortMalloc+0x188>)
 800ac54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac56:	4b1a      	ldr	r3, [pc, #104]	; (800acc0 <pvPortMalloc+0x188>)
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	4b1b      	ldr	r3, [pc, #108]	; (800acc8 <pvPortMalloc+0x190>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	429a      	cmp	r2, r3
 800ac60:	d203      	bcs.n	800ac6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac62:	4b17      	ldr	r3, [pc, #92]	; (800acc0 <pvPortMalloc+0x188>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a18      	ldr	r2, [pc, #96]	; (800acc8 <pvPortMalloc+0x190>)
 800ac68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac6c:	685a      	ldr	r2, [r3, #4]
 800ac6e:	4b13      	ldr	r3, [pc, #76]	; (800acbc <pvPortMalloc+0x184>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	431a      	orrs	r2, r3
 800ac74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ac7e:	4b13      	ldr	r3, [pc, #76]	; (800accc <pvPortMalloc+0x194>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3301      	adds	r3, #1
 800ac84:	4a11      	ldr	r2, [pc, #68]	; (800accc <pvPortMalloc+0x194>)
 800ac86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac88:	f7fe fd02 	bl	8009690 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac8c:	69fb      	ldr	r3, [r7, #28]
 800ac8e:	f003 0307 	and.w	r3, r3, #7
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00a      	beq.n	800acac <pvPortMalloc+0x174>
	__asm volatile
 800ac96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac9a:	f383 8811 	msr	BASEPRI, r3
 800ac9e:	f3bf 8f6f 	isb	sy
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	60fb      	str	r3, [r7, #12]
}
 800aca8:	bf00      	nop
 800acaa:	e7fe      	b.n	800acaa <pvPortMalloc+0x172>
	return pvReturn;
 800acac:	69fb      	ldr	r3, [r7, #28]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3728      	adds	r7, #40	; 0x28
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
 800acb6:	bf00      	nop
 800acb8:	20001c04 	.word	0x20001c04
 800acbc:	20001c18 	.word	0x20001c18
 800acc0:	20001c08 	.word	0x20001c08
 800acc4:	20001bfc 	.word	0x20001bfc
 800acc8:	20001c0c 	.word	0x20001c0c
 800accc:	20001c10 	.word	0x20001c10

0800acd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b086      	sub	sp, #24
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d04d      	beq.n	800ad7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ace2:	2308      	movs	r3, #8
 800ace4:	425b      	negs	r3, r3
 800ace6:	697a      	ldr	r2, [r7, #20]
 800ace8:	4413      	add	r3, r2
 800acea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	685a      	ldr	r2, [r3, #4]
 800acf4:	4b24      	ldr	r3, [pc, #144]	; (800ad88 <vPortFree+0xb8>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4013      	ands	r3, r2
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10a      	bne.n	800ad14 <vPortFree+0x44>
	__asm volatile
 800acfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad02:	f383 8811 	msr	BASEPRI, r3
 800ad06:	f3bf 8f6f 	isb	sy
 800ad0a:	f3bf 8f4f 	dsb	sy
 800ad0e:	60fb      	str	r3, [r7, #12]
}
 800ad10:	bf00      	nop
 800ad12:	e7fe      	b.n	800ad12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d00a      	beq.n	800ad32 <vPortFree+0x62>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	60bb      	str	r3, [r7, #8]
}
 800ad2e:	bf00      	nop
 800ad30:	e7fe      	b.n	800ad30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	685a      	ldr	r2, [r3, #4]
 800ad36:	4b14      	ldr	r3, [pc, #80]	; (800ad88 <vPortFree+0xb8>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d01e      	beq.n	800ad7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d11a      	bne.n	800ad7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	685a      	ldr	r2, [r3, #4]
 800ad4c:	4b0e      	ldr	r3, [pc, #56]	; (800ad88 <vPortFree+0xb8>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	43db      	mvns	r3, r3
 800ad52:	401a      	ands	r2, r3
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ad58:	f7fe fc8c 	bl	8009674 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	4b0a      	ldr	r3, [pc, #40]	; (800ad8c <vPortFree+0xbc>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4413      	add	r3, r2
 800ad66:	4a09      	ldr	r2, [pc, #36]	; (800ad8c <vPortFree+0xbc>)
 800ad68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ad6a:	6938      	ldr	r0, [r7, #16]
 800ad6c:	f000 f874 	bl	800ae58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ad70:	4b07      	ldr	r3, [pc, #28]	; (800ad90 <vPortFree+0xc0>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	3301      	adds	r3, #1
 800ad76:	4a06      	ldr	r2, [pc, #24]	; (800ad90 <vPortFree+0xc0>)
 800ad78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ad7a:	f7fe fc89 	bl	8009690 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ad7e:	bf00      	nop
 800ad80:	3718      	adds	r7, #24
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop
 800ad88:	20001c18 	.word	0x20001c18
 800ad8c:	20001c08 	.word	0x20001c08
 800ad90:	20001c14 	.word	0x20001c14

0800ad94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad94:	b480      	push	{r7}
 800ad96:	b085      	sub	sp, #20
 800ad98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad9a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800ad9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ada0:	4b27      	ldr	r3, [pc, #156]	; (800ae40 <prvHeapInit+0xac>)
 800ada2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f003 0307 	and.w	r3, r3, #7
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00c      	beq.n	800adc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3307      	adds	r3, #7
 800adb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f023 0307 	bic.w	r3, r3, #7
 800adba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800adbc:	68ba      	ldr	r2, [r7, #8]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	1ad3      	subs	r3, r2, r3
 800adc2:	4a1f      	ldr	r2, [pc, #124]	; (800ae40 <prvHeapInit+0xac>)
 800adc4:	4413      	add	r3, r2
 800adc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800adcc:	4a1d      	ldr	r2, [pc, #116]	; (800ae44 <prvHeapInit+0xb0>)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800add2:	4b1c      	ldr	r3, [pc, #112]	; (800ae44 <prvHeapInit+0xb0>)
 800add4:	2200      	movs	r2, #0
 800add6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	68ba      	ldr	r2, [r7, #8]
 800addc:	4413      	add	r3, r2
 800adde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ade0:	2208      	movs	r2, #8
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	1a9b      	subs	r3, r3, r2
 800ade6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f023 0307 	bic.w	r3, r3, #7
 800adee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	4a15      	ldr	r2, [pc, #84]	; (800ae48 <prvHeapInit+0xb4>)
 800adf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800adf6:	4b14      	ldr	r3, [pc, #80]	; (800ae48 <prvHeapInit+0xb4>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	2200      	movs	r2, #0
 800adfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800adfe:	4b12      	ldr	r3, [pc, #72]	; (800ae48 <prvHeapInit+0xb4>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2200      	movs	r2, #0
 800ae04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	68fa      	ldr	r2, [r7, #12]
 800ae0e:	1ad2      	subs	r2, r2, r3
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ae14:	4b0c      	ldr	r3, [pc, #48]	; (800ae48 <prvHeapInit+0xb4>)
 800ae16:	681a      	ldr	r2, [r3, #0]
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	4a0a      	ldr	r2, [pc, #40]	; (800ae4c <prvHeapInit+0xb8>)
 800ae22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	4a09      	ldr	r2, [pc, #36]	; (800ae50 <prvHeapInit+0xbc>)
 800ae2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ae2c:	4b09      	ldr	r3, [pc, #36]	; (800ae54 <prvHeapInit+0xc0>)
 800ae2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ae32:	601a      	str	r2, [r3, #0]
}
 800ae34:	bf00      	nop
 800ae36:	3714      	adds	r7, #20
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr
 800ae40:	20001044 	.word	0x20001044
 800ae44:	20001bfc 	.word	0x20001bfc
 800ae48:	20001c04 	.word	0x20001c04
 800ae4c:	20001c0c 	.word	0x20001c0c
 800ae50:	20001c08 	.word	0x20001c08
 800ae54:	20001c18 	.word	0x20001c18

0800ae58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b085      	sub	sp, #20
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ae60:	4b28      	ldr	r3, [pc, #160]	; (800af04 <prvInsertBlockIntoFreeList+0xac>)
 800ae62:	60fb      	str	r3, [r7, #12]
 800ae64:	e002      	b.n	800ae6c <prvInsertBlockIntoFreeList+0x14>
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	60fb      	str	r3, [r7, #12]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d8f7      	bhi.n	800ae66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	68ba      	ldr	r2, [r7, #8]
 800ae80:	4413      	add	r3, r2
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d108      	bne.n	800ae9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	685a      	ldr	r2, [r3, #4]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	441a      	add	r2, r3
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	68ba      	ldr	r2, [r7, #8]
 800aea4:	441a      	add	r2, r3
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d118      	bne.n	800aee0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681a      	ldr	r2, [r3, #0]
 800aeb2:	4b15      	ldr	r3, [pc, #84]	; (800af08 <prvInsertBlockIntoFreeList+0xb0>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d00d      	beq.n	800aed6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	685a      	ldr	r2, [r3, #4]
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	441a      	add	r2, r3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	601a      	str	r2, [r3, #0]
 800aed4:	e008      	b.n	800aee8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aed6:	4b0c      	ldr	r3, [pc, #48]	; (800af08 <prvInsertBlockIntoFreeList+0xb0>)
 800aed8:	681a      	ldr	r2, [r3, #0]
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	601a      	str	r2, [r3, #0]
 800aede:	e003      	b.n	800aee8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681a      	ldr	r2, [r3, #0]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aee8:	68fa      	ldr	r2, [r7, #12]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d002      	beq.n	800aef6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aef6:	bf00      	nop
 800aef8:	3714      	adds	r7, #20
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	20001bfc 	.word	0x20001bfc
 800af08:	20001c04 	.word	0x20001c04

0800af0c <__errno>:
 800af0c:	4b01      	ldr	r3, [pc, #4]	; (800af14 <__errno+0x8>)
 800af0e:	6818      	ldr	r0, [r3, #0]
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	20000140 	.word	0x20000140

0800af18 <__libc_init_array>:
 800af18:	b570      	push	{r4, r5, r6, lr}
 800af1a:	4d0d      	ldr	r5, [pc, #52]	; (800af50 <__libc_init_array+0x38>)
 800af1c:	4c0d      	ldr	r4, [pc, #52]	; (800af54 <__libc_init_array+0x3c>)
 800af1e:	1b64      	subs	r4, r4, r5
 800af20:	10a4      	asrs	r4, r4, #2
 800af22:	2600      	movs	r6, #0
 800af24:	42a6      	cmp	r6, r4
 800af26:	d109      	bne.n	800af3c <__libc_init_array+0x24>
 800af28:	4d0b      	ldr	r5, [pc, #44]	; (800af58 <__libc_init_array+0x40>)
 800af2a:	4c0c      	ldr	r4, [pc, #48]	; (800af5c <__libc_init_array+0x44>)
 800af2c:	f004 fc5c 	bl	800f7e8 <_init>
 800af30:	1b64      	subs	r4, r4, r5
 800af32:	10a4      	asrs	r4, r4, #2
 800af34:	2600      	movs	r6, #0
 800af36:	42a6      	cmp	r6, r4
 800af38:	d105      	bne.n	800af46 <__libc_init_array+0x2e>
 800af3a:	bd70      	pop	{r4, r5, r6, pc}
 800af3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af40:	4798      	blx	r3
 800af42:	3601      	adds	r6, #1
 800af44:	e7ee      	b.n	800af24 <__libc_init_array+0xc>
 800af46:	f855 3b04 	ldr.w	r3, [r5], #4
 800af4a:	4798      	blx	r3
 800af4c:	3601      	adds	r6, #1
 800af4e:	e7f2      	b.n	800af36 <__libc_init_array+0x1e>
 800af50:	0800fe74 	.word	0x0800fe74
 800af54:	0800fe74 	.word	0x0800fe74
 800af58:	0800fe74 	.word	0x0800fe74
 800af5c:	0800fe78 	.word	0x0800fe78

0800af60 <memcpy>:
 800af60:	440a      	add	r2, r1
 800af62:	4291      	cmp	r1, r2
 800af64:	f100 33ff 	add.w	r3, r0, #4294967295
 800af68:	d100      	bne.n	800af6c <memcpy+0xc>
 800af6a:	4770      	bx	lr
 800af6c:	b510      	push	{r4, lr}
 800af6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af76:	4291      	cmp	r1, r2
 800af78:	d1f9      	bne.n	800af6e <memcpy+0xe>
 800af7a:	bd10      	pop	{r4, pc}

0800af7c <memset>:
 800af7c:	4402      	add	r2, r0
 800af7e:	4603      	mov	r3, r0
 800af80:	4293      	cmp	r3, r2
 800af82:	d100      	bne.n	800af86 <memset+0xa>
 800af84:	4770      	bx	lr
 800af86:	f803 1b01 	strb.w	r1, [r3], #1
 800af8a:	e7f9      	b.n	800af80 <memset+0x4>

0800af8c <__cvt>:
 800af8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af90:	ec55 4b10 	vmov	r4, r5, d0
 800af94:	2d00      	cmp	r5, #0
 800af96:	460e      	mov	r6, r1
 800af98:	4619      	mov	r1, r3
 800af9a:	462b      	mov	r3, r5
 800af9c:	bfbb      	ittet	lt
 800af9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800afa2:	461d      	movlt	r5, r3
 800afa4:	2300      	movge	r3, #0
 800afa6:	232d      	movlt	r3, #45	; 0x2d
 800afa8:	700b      	strb	r3, [r1, #0]
 800afaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800afb0:	4691      	mov	r9, r2
 800afb2:	f023 0820 	bic.w	r8, r3, #32
 800afb6:	bfbc      	itt	lt
 800afb8:	4622      	movlt	r2, r4
 800afba:	4614      	movlt	r4, r2
 800afbc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800afc0:	d005      	beq.n	800afce <__cvt+0x42>
 800afc2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800afc6:	d100      	bne.n	800afca <__cvt+0x3e>
 800afc8:	3601      	adds	r6, #1
 800afca:	2102      	movs	r1, #2
 800afcc:	e000      	b.n	800afd0 <__cvt+0x44>
 800afce:	2103      	movs	r1, #3
 800afd0:	ab03      	add	r3, sp, #12
 800afd2:	9301      	str	r3, [sp, #4]
 800afd4:	ab02      	add	r3, sp, #8
 800afd6:	9300      	str	r3, [sp, #0]
 800afd8:	ec45 4b10 	vmov	d0, r4, r5
 800afdc:	4653      	mov	r3, sl
 800afde:	4632      	mov	r2, r6
 800afe0:	f001 fdca 	bl	800cb78 <_dtoa_r>
 800afe4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800afe8:	4607      	mov	r7, r0
 800afea:	d102      	bne.n	800aff2 <__cvt+0x66>
 800afec:	f019 0f01 	tst.w	r9, #1
 800aff0:	d022      	beq.n	800b038 <__cvt+0xac>
 800aff2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aff6:	eb07 0906 	add.w	r9, r7, r6
 800affa:	d110      	bne.n	800b01e <__cvt+0x92>
 800affc:	783b      	ldrb	r3, [r7, #0]
 800affe:	2b30      	cmp	r3, #48	; 0x30
 800b000:	d10a      	bne.n	800b018 <__cvt+0x8c>
 800b002:	2200      	movs	r2, #0
 800b004:	2300      	movs	r3, #0
 800b006:	4620      	mov	r0, r4
 800b008:	4629      	mov	r1, r5
 800b00a:	f7f5 fd75 	bl	8000af8 <__aeabi_dcmpeq>
 800b00e:	b918      	cbnz	r0, 800b018 <__cvt+0x8c>
 800b010:	f1c6 0601 	rsb	r6, r6, #1
 800b014:	f8ca 6000 	str.w	r6, [sl]
 800b018:	f8da 3000 	ldr.w	r3, [sl]
 800b01c:	4499      	add	r9, r3
 800b01e:	2200      	movs	r2, #0
 800b020:	2300      	movs	r3, #0
 800b022:	4620      	mov	r0, r4
 800b024:	4629      	mov	r1, r5
 800b026:	f7f5 fd67 	bl	8000af8 <__aeabi_dcmpeq>
 800b02a:	b108      	cbz	r0, 800b030 <__cvt+0xa4>
 800b02c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b030:	2230      	movs	r2, #48	; 0x30
 800b032:	9b03      	ldr	r3, [sp, #12]
 800b034:	454b      	cmp	r3, r9
 800b036:	d307      	bcc.n	800b048 <__cvt+0xbc>
 800b038:	9b03      	ldr	r3, [sp, #12]
 800b03a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b03c:	1bdb      	subs	r3, r3, r7
 800b03e:	4638      	mov	r0, r7
 800b040:	6013      	str	r3, [r2, #0]
 800b042:	b004      	add	sp, #16
 800b044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b048:	1c59      	adds	r1, r3, #1
 800b04a:	9103      	str	r1, [sp, #12]
 800b04c:	701a      	strb	r2, [r3, #0]
 800b04e:	e7f0      	b.n	800b032 <__cvt+0xa6>

0800b050 <__exponent>:
 800b050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b052:	4603      	mov	r3, r0
 800b054:	2900      	cmp	r1, #0
 800b056:	bfb8      	it	lt
 800b058:	4249      	neglt	r1, r1
 800b05a:	f803 2b02 	strb.w	r2, [r3], #2
 800b05e:	bfb4      	ite	lt
 800b060:	222d      	movlt	r2, #45	; 0x2d
 800b062:	222b      	movge	r2, #43	; 0x2b
 800b064:	2909      	cmp	r1, #9
 800b066:	7042      	strb	r2, [r0, #1]
 800b068:	dd2a      	ble.n	800b0c0 <__exponent+0x70>
 800b06a:	f10d 0407 	add.w	r4, sp, #7
 800b06e:	46a4      	mov	ip, r4
 800b070:	270a      	movs	r7, #10
 800b072:	46a6      	mov	lr, r4
 800b074:	460a      	mov	r2, r1
 800b076:	fb91 f6f7 	sdiv	r6, r1, r7
 800b07a:	fb07 1516 	mls	r5, r7, r6, r1
 800b07e:	3530      	adds	r5, #48	; 0x30
 800b080:	2a63      	cmp	r2, #99	; 0x63
 800b082:	f104 34ff 	add.w	r4, r4, #4294967295
 800b086:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b08a:	4631      	mov	r1, r6
 800b08c:	dcf1      	bgt.n	800b072 <__exponent+0x22>
 800b08e:	3130      	adds	r1, #48	; 0x30
 800b090:	f1ae 0502 	sub.w	r5, lr, #2
 800b094:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b098:	1c44      	adds	r4, r0, #1
 800b09a:	4629      	mov	r1, r5
 800b09c:	4561      	cmp	r1, ip
 800b09e:	d30a      	bcc.n	800b0b6 <__exponent+0x66>
 800b0a0:	f10d 0209 	add.w	r2, sp, #9
 800b0a4:	eba2 020e 	sub.w	r2, r2, lr
 800b0a8:	4565      	cmp	r5, ip
 800b0aa:	bf88      	it	hi
 800b0ac:	2200      	movhi	r2, #0
 800b0ae:	4413      	add	r3, r2
 800b0b0:	1a18      	subs	r0, r3, r0
 800b0b2:	b003      	add	sp, #12
 800b0b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b0be:	e7ed      	b.n	800b09c <__exponent+0x4c>
 800b0c0:	2330      	movs	r3, #48	; 0x30
 800b0c2:	3130      	adds	r1, #48	; 0x30
 800b0c4:	7083      	strb	r3, [r0, #2]
 800b0c6:	70c1      	strb	r1, [r0, #3]
 800b0c8:	1d03      	adds	r3, r0, #4
 800b0ca:	e7f1      	b.n	800b0b0 <__exponent+0x60>

0800b0cc <_printf_float>:
 800b0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d0:	ed2d 8b02 	vpush	{d8}
 800b0d4:	b08d      	sub	sp, #52	; 0x34
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b0dc:	4616      	mov	r6, r2
 800b0de:	461f      	mov	r7, r3
 800b0e0:	4605      	mov	r5, r0
 800b0e2:	f002 fea5 	bl	800de30 <_localeconv_r>
 800b0e6:	f8d0 a000 	ldr.w	sl, [r0]
 800b0ea:	4650      	mov	r0, sl
 800b0ec:	f7f5 f888 	bl	8000200 <strlen>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b0f4:	6823      	ldr	r3, [r4, #0]
 800b0f6:	9305      	str	r3, [sp, #20]
 800b0f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b0fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b100:	3307      	adds	r3, #7
 800b102:	f023 0307 	bic.w	r3, r3, #7
 800b106:	f103 0208 	add.w	r2, r3, #8
 800b10a:	f8c8 2000 	str.w	r2, [r8]
 800b10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b112:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b116:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b11a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b11e:	9307      	str	r3, [sp, #28]
 800b120:	f8cd 8018 	str.w	r8, [sp, #24]
 800b124:	ee08 0a10 	vmov	s16, r0
 800b128:	4b9f      	ldr	r3, [pc, #636]	; (800b3a8 <_printf_float+0x2dc>)
 800b12a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b12e:	f04f 32ff 	mov.w	r2, #4294967295
 800b132:	f7f5 fd13 	bl	8000b5c <__aeabi_dcmpun>
 800b136:	bb88      	cbnz	r0, 800b19c <_printf_float+0xd0>
 800b138:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b13c:	4b9a      	ldr	r3, [pc, #616]	; (800b3a8 <_printf_float+0x2dc>)
 800b13e:	f04f 32ff 	mov.w	r2, #4294967295
 800b142:	f7f5 fced 	bl	8000b20 <__aeabi_dcmple>
 800b146:	bb48      	cbnz	r0, 800b19c <_printf_float+0xd0>
 800b148:	2200      	movs	r2, #0
 800b14a:	2300      	movs	r3, #0
 800b14c:	4640      	mov	r0, r8
 800b14e:	4649      	mov	r1, r9
 800b150:	f7f5 fcdc 	bl	8000b0c <__aeabi_dcmplt>
 800b154:	b110      	cbz	r0, 800b15c <_printf_float+0x90>
 800b156:	232d      	movs	r3, #45	; 0x2d
 800b158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b15c:	4b93      	ldr	r3, [pc, #588]	; (800b3ac <_printf_float+0x2e0>)
 800b15e:	4894      	ldr	r0, [pc, #592]	; (800b3b0 <_printf_float+0x2e4>)
 800b160:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b164:	bf94      	ite	ls
 800b166:	4698      	movls	r8, r3
 800b168:	4680      	movhi	r8, r0
 800b16a:	2303      	movs	r3, #3
 800b16c:	6123      	str	r3, [r4, #16]
 800b16e:	9b05      	ldr	r3, [sp, #20]
 800b170:	f023 0204 	bic.w	r2, r3, #4
 800b174:	6022      	str	r2, [r4, #0]
 800b176:	f04f 0900 	mov.w	r9, #0
 800b17a:	9700      	str	r7, [sp, #0]
 800b17c:	4633      	mov	r3, r6
 800b17e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b180:	4621      	mov	r1, r4
 800b182:	4628      	mov	r0, r5
 800b184:	f000 f9d8 	bl	800b538 <_printf_common>
 800b188:	3001      	adds	r0, #1
 800b18a:	f040 8090 	bne.w	800b2ae <_printf_float+0x1e2>
 800b18e:	f04f 30ff 	mov.w	r0, #4294967295
 800b192:	b00d      	add	sp, #52	; 0x34
 800b194:	ecbd 8b02 	vpop	{d8}
 800b198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19c:	4642      	mov	r2, r8
 800b19e:	464b      	mov	r3, r9
 800b1a0:	4640      	mov	r0, r8
 800b1a2:	4649      	mov	r1, r9
 800b1a4:	f7f5 fcda 	bl	8000b5c <__aeabi_dcmpun>
 800b1a8:	b140      	cbz	r0, 800b1bc <_printf_float+0xf0>
 800b1aa:	464b      	mov	r3, r9
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	bfbc      	itt	lt
 800b1b0:	232d      	movlt	r3, #45	; 0x2d
 800b1b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b1b6:	487f      	ldr	r0, [pc, #508]	; (800b3b4 <_printf_float+0x2e8>)
 800b1b8:	4b7f      	ldr	r3, [pc, #508]	; (800b3b8 <_printf_float+0x2ec>)
 800b1ba:	e7d1      	b.n	800b160 <_printf_float+0x94>
 800b1bc:	6863      	ldr	r3, [r4, #4]
 800b1be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b1c2:	9206      	str	r2, [sp, #24]
 800b1c4:	1c5a      	adds	r2, r3, #1
 800b1c6:	d13f      	bne.n	800b248 <_printf_float+0x17c>
 800b1c8:	2306      	movs	r3, #6
 800b1ca:	6063      	str	r3, [r4, #4]
 800b1cc:	9b05      	ldr	r3, [sp, #20]
 800b1ce:	6861      	ldr	r1, [r4, #4]
 800b1d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	9303      	str	r3, [sp, #12]
 800b1d8:	ab0a      	add	r3, sp, #40	; 0x28
 800b1da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b1de:	ab09      	add	r3, sp, #36	; 0x24
 800b1e0:	ec49 8b10 	vmov	d0, r8, r9
 800b1e4:	9300      	str	r3, [sp, #0]
 800b1e6:	6022      	str	r2, [r4, #0]
 800b1e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	f7ff fecd 	bl	800af8c <__cvt>
 800b1f2:	9b06      	ldr	r3, [sp, #24]
 800b1f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1f6:	2b47      	cmp	r3, #71	; 0x47
 800b1f8:	4680      	mov	r8, r0
 800b1fa:	d108      	bne.n	800b20e <_printf_float+0x142>
 800b1fc:	1cc8      	adds	r0, r1, #3
 800b1fe:	db02      	blt.n	800b206 <_printf_float+0x13a>
 800b200:	6863      	ldr	r3, [r4, #4]
 800b202:	4299      	cmp	r1, r3
 800b204:	dd41      	ble.n	800b28a <_printf_float+0x1be>
 800b206:	f1ab 0b02 	sub.w	fp, fp, #2
 800b20a:	fa5f fb8b 	uxtb.w	fp, fp
 800b20e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b212:	d820      	bhi.n	800b256 <_printf_float+0x18a>
 800b214:	3901      	subs	r1, #1
 800b216:	465a      	mov	r2, fp
 800b218:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b21c:	9109      	str	r1, [sp, #36]	; 0x24
 800b21e:	f7ff ff17 	bl	800b050 <__exponent>
 800b222:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b224:	1813      	adds	r3, r2, r0
 800b226:	2a01      	cmp	r2, #1
 800b228:	4681      	mov	r9, r0
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	dc02      	bgt.n	800b234 <_printf_float+0x168>
 800b22e:	6822      	ldr	r2, [r4, #0]
 800b230:	07d2      	lsls	r2, r2, #31
 800b232:	d501      	bpl.n	800b238 <_printf_float+0x16c>
 800b234:	3301      	adds	r3, #1
 800b236:	6123      	str	r3, [r4, #16]
 800b238:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d09c      	beq.n	800b17a <_printf_float+0xae>
 800b240:	232d      	movs	r3, #45	; 0x2d
 800b242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b246:	e798      	b.n	800b17a <_printf_float+0xae>
 800b248:	9a06      	ldr	r2, [sp, #24]
 800b24a:	2a47      	cmp	r2, #71	; 0x47
 800b24c:	d1be      	bne.n	800b1cc <_printf_float+0x100>
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d1bc      	bne.n	800b1cc <_printf_float+0x100>
 800b252:	2301      	movs	r3, #1
 800b254:	e7b9      	b.n	800b1ca <_printf_float+0xfe>
 800b256:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b25a:	d118      	bne.n	800b28e <_printf_float+0x1c2>
 800b25c:	2900      	cmp	r1, #0
 800b25e:	6863      	ldr	r3, [r4, #4]
 800b260:	dd0b      	ble.n	800b27a <_printf_float+0x1ae>
 800b262:	6121      	str	r1, [r4, #16]
 800b264:	b913      	cbnz	r3, 800b26c <_printf_float+0x1a0>
 800b266:	6822      	ldr	r2, [r4, #0]
 800b268:	07d0      	lsls	r0, r2, #31
 800b26a:	d502      	bpl.n	800b272 <_printf_float+0x1a6>
 800b26c:	3301      	adds	r3, #1
 800b26e:	440b      	add	r3, r1
 800b270:	6123      	str	r3, [r4, #16]
 800b272:	65a1      	str	r1, [r4, #88]	; 0x58
 800b274:	f04f 0900 	mov.w	r9, #0
 800b278:	e7de      	b.n	800b238 <_printf_float+0x16c>
 800b27a:	b913      	cbnz	r3, 800b282 <_printf_float+0x1b6>
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	07d2      	lsls	r2, r2, #31
 800b280:	d501      	bpl.n	800b286 <_printf_float+0x1ba>
 800b282:	3302      	adds	r3, #2
 800b284:	e7f4      	b.n	800b270 <_printf_float+0x1a4>
 800b286:	2301      	movs	r3, #1
 800b288:	e7f2      	b.n	800b270 <_printf_float+0x1a4>
 800b28a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b28e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b290:	4299      	cmp	r1, r3
 800b292:	db05      	blt.n	800b2a0 <_printf_float+0x1d4>
 800b294:	6823      	ldr	r3, [r4, #0]
 800b296:	6121      	str	r1, [r4, #16]
 800b298:	07d8      	lsls	r0, r3, #31
 800b29a:	d5ea      	bpl.n	800b272 <_printf_float+0x1a6>
 800b29c:	1c4b      	adds	r3, r1, #1
 800b29e:	e7e7      	b.n	800b270 <_printf_float+0x1a4>
 800b2a0:	2900      	cmp	r1, #0
 800b2a2:	bfd4      	ite	le
 800b2a4:	f1c1 0202 	rsble	r2, r1, #2
 800b2a8:	2201      	movgt	r2, #1
 800b2aa:	4413      	add	r3, r2
 800b2ac:	e7e0      	b.n	800b270 <_printf_float+0x1a4>
 800b2ae:	6823      	ldr	r3, [r4, #0]
 800b2b0:	055a      	lsls	r2, r3, #21
 800b2b2:	d407      	bmi.n	800b2c4 <_printf_float+0x1f8>
 800b2b4:	6923      	ldr	r3, [r4, #16]
 800b2b6:	4642      	mov	r2, r8
 800b2b8:	4631      	mov	r1, r6
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	47b8      	blx	r7
 800b2be:	3001      	adds	r0, #1
 800b2c0:	d12c      	bne.n	800b31c <_printf_float+0x250>
 800b2c2:	e764      	b.n	800b18e <_printf_float+0xc2>
 800b2c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b2c8:	f240 80e0 	bls.w	800b48c <_printf_float+0x3c0>
 800b2cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f7f5 fc10 	bl	8000af8 <__aeabi_dcmpeq>
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	d034      	beq.n	800b346 <_printf_float+0x27a>
 800b2dc:	4a37      	ldr	r2, [pc, #220]	; (800b3bc <_printf_float+0x2f0>)
 800b2de:	2301      	movs	r3, #1
 800b2e0:	4631      	mov	r1, r6
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	47b8      	blx	r7
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	f43f af51 	beq.w	800b18e <_printf_float+0xc2>
 800b2ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	db02      	blt.n	800b2fa <_printf_float+0x22e>
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	07d8      	lsls	r0, r3, #31
 800b2f8:	d510      	bpl.n	800b31c <_printf_float+0x250>
 800b2fa:	ee18 3a10 	vmov	r3, s16
 800b2fe:	4652      	mov	r2, sl
 800b300:	4631      	mov	r1, r6
 800b302:	4628      	mov	r0, r5
 800b304:	47b8      	blx	r7
 800b306:	3001      	adds	r0, #1
 800b308:	f43f af41 	beq.w	800b18e <_printf_float+0xc2>
 800b30c:	f04f 0800 	mov.w	r8, #0
 800b310:	f104 091a 	add.w	r9, r4, #26
 800b314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b316:	3b01      	subs	r3, #1
 800b318:	4543      	cmp	r3, r8
 800b31a:	dc09      	bgt.n	800b330 <_printf_float+0x264>
 800b31c:	6823      	ldr	r3, [r4, #0]
 800b31e:	079b      	lsls	r3, r3, #30
 800b320:	f100 8105 	bmi.w	800b52e <_printf_float+0x462>
 800b324:	68e0      	ldr	r0, [r4, #12]
 800b326:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b328:	4298      	cmp	r0, r3
 800b32a:	bfb8      	it	lt
 800b32c:	4618      	movlt	r0, r3
 800b32e:	e730      	b.n	800b192 <_printf_float+0xc6>
 800b330:	2301      	movs	r3, #1
 800b332:	464a      	mov	r2, r9
 800b334:	4631      	mov	r1, r6
 800b336:	4628      	mov	r0, r5
 800b338:	47b8      	blx	r7
 800b33a:	3001      	adds	r0, #1
 800b33c:	f43f af27 	beq.w	800b18e <_printf_float+0xc2>
 800b340:	f108 0801 	add.w	r8, r8, #1
 800b344:	e7e6      	b.n	800b314 <_printf_float+0x248>
 800b346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b348:	2b00      	cmp	r3, #0
 800b34a:	dc39      	bgt.n	800b3c0 <_printf_float+0x2f4>
 800b34c:	4a1b      	ldr	r2, [pc, #108]	; (800b3bc <_printf_float+0x2f0>)
 800b34e:	2301      	movs	r3, #1
 800b350:	4631      	mov	r1, r6
 800b352:	4628      	mov	r0, r5
 800b354:	47b8      	blx	r7
 800b356:	3001      	adds	r0, #1
 800b358:	f43f af19 	beq.w	800b18e <_printf_float+0xc2>
 800b35c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b360:	4313      	orrs	r3, r2
 800b362:	d102      	bne.n	800b36a <_printf_float+0x29e>
 800b364:	6823      	ldr	r3, [r4, #0]
 800b366:	07d9      	lsls	r1, r3, #31
 800b368:	d5d8      	bpl.n	800b31c <_printf_float+0x250>
 800b36a:	ee18 3a10 	vmov	r3, s16
 800b36e:	4652      	mov	r2, sl
 800b370:	4631      	mov	r1, r6
 800b372:	4628      	mov	r0, r5
 800b374:	47b8      	blx	r7
 800b376:	3001      	adds	r0, #1
 800b378:	f43f af09 	beq.w	800b18e <_printf_float+0xc2>
 800b37c:	f04f 0900 	mov.w	r9, #0
 800b380:	f104 0a1a 	add.w	sl, r4, #26
 800b384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b386:	425b      	negs	r3, r3
 800b388:	454b      	cmp	r3, r9
 800b38a:	dc01      	bgt.n	800b390 <_printf_float+0x2c4>
 800b38c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b38e:	e792      	b.n	800b2b6 <_printf_float+0x1ea>
 800b390:	2301      	movs	r3, #1
 800b392:	4652      	mov	r2, sl
 800b394:	4631      	mov	r1, r6
 800b396:	4628      	mov	r0, r5
 800b398:	47b8      	blx	r7
 800b39a:	3001      	adds	r0, #1
 800b39c:	f43f aef7 	beq.w	800b18e <_printf_float+0xc2>
 800b3a0:	f109 0901 	add.w	r9, r9, #1
 800b3a4:	e7ee      	b.n	800b384 <_printf_float+0x2b8>
 800b3a6:	bf00      	nop
 800b3a8:	7fefffff 	.word	0x7fefffff
 800b3ac:	0800f9bc 	.word	0x0800f9bc
 800b3b0:	0800f9c0 	.word	0x0800f9c0
 800b3b4:	0800f9c8 	.word	0x0800f9c8
 800b3b8:	0800f9c4 	.word	0x0800f9c4
 800b3bc:	0800f9cc 	.word	0x0800f9cc
 800b3c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	bfa8      	it	ge
 800b3c8:	461a      	movge	r2, r3
 800b3ca:	2a00      	cmp	r2, #0
 800b3cc:	4691      	mov	r9, r2
 800b3ce:	dc37      	bgt.n	800b440 <_printf_float+0x374>
 800b3d0:	f04f 0b00 	mov.w	fp, #0
 800b3d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3d8:	f104 021a 	add.w	r2, r4, #26
 800b3dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3de:	9305      	str	r3, [sp, #20]
 800b3e0:	eba3 0309 	sub.w	r3, r3, r9
 800b3e4:	455b      	cmp	r3, fp
 800b3e6:	dc33      	bgt.n	800b450 <_printf_float+0x384>
 800b3e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	db3b      	blt.n	800b468 <_printf_float+0x39c>
 800b3f0:	6823      	ldr	r3, [r4, #0]
 800b3f2:	07da      	lsls	r2, r3, #31
 800b3f4:	d438      	bmi.n	800b468 <_printf_float+0x39c>
 800b3f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3f8:	9b05      	ldr	r3, [sp, #20]
 800b3fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3fc:	1ad3      	subs	r3, r2, r3
 800b3fe:	eba2 0901 	sub.w	r9, r2, r1
 800b402:	4599      	cmp	r9, r3
 800b404:	bfa8      	it	ge
 800b406:	4699      	movge	r9, r3
 800b408:	f1b9 0f00 	cmp.w	r9, #0
 800b40c:	dc35      	bgt.n	800b47a <_printf_float+0x3ae>
 800b40e:	f04f 0800 	mov.w	r8, #0
 800b412:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b416:	f104 0a1a 	add.w	sl, r4, #26
 800b41a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b41e:	1a9b      	subs	r3, r3, r2
 800b420:	eba3 0309 	sub.w	r3, r3, r9
 800b424:	4543      	cmp	r3, r8
 800b426:	f77f af79 	ble.w	800b31c <_printf_float+0x250>
 800b42a:	2301      	movs	r3, #1
 800b42c:	4652      	mov	r2, sl
 800b42e:	4631      	mov	r1, r6
 800b430:	4628      	mov	r0, r5
 800b432:	47b8      	blx	r7
 800b434:	3001      	adds	r0, #1
 800b436:	f43f aeaa 	beq.w	800b18e <_printf_float+0xc2>
 800b43a:	f108 0801 	add.w	r8, r8, #1
 800b43e:	e7ec      	b.n	800b41a <_printf_float+0x34e>
 800b440:	4613      	mov	r3, r2
 800b442:	4631      	mov	r1, r6
 800b444:	4642      	mov	r2, r8
 800b446:	4628      	mov	r0, r5
 800b448:	47b8      	blx	r7
 800b44a:	3001      	adds	r0, #1
 800b44c:	d1c0      	bne.n	800b3d0 <_printf_float+0x304>
 800b44e:	e69e      	b.n	800b18e <_printf_float+0xc2>
 800b450:	2301      	movs	r3, #1
 800b452:	4631      	mov	r1, r6
 800b454:	4628      	mov	r0, r5
 800b456:	9205      	str	r2, [sp, #20]
 800b458:	47b8      	blx	r7
 800b45a:	3001      	adds	r0, #1
 800b45c:	f43f ae97 	beq.w	800b18e <_printf_float+0xc2>
 800b460:	9a05      	ldr	r2, [sp, #20]
 800b462:	f10b 0b01 	add.w	fp, fp, #1
 800b466:	e7b9      	b.n	800b3dc <_printf_float+0x310>
 800b468:	ee18 3a10 	vmov	r3, s16
 800b46c:	4652      	mov	r2, sl
 800b46e:	4631      	mov	r1, r6
 800b470:	4628      	mov	r0, r5
 800b472:	47b8      	blx	r7
 800b474:	3001      	adds	r0, #1
 800b476:	d1be      	bne.n	800b3f6 <_printf_float+0x32a>
 800b478:	e689      	b.n	800b18e <_printf_float+0xc2>
 800b47a:	9a05      	ldr	r2, [sp, #20]
 800b47c:	464b      	mov	r3, r9
 800b47e:	4442      	add	r2, r8
 800b480:	4631      	mov	r1, r6
 800b482:	4628      	mov	r0, r5
 800b484:	47b8      	blx	r7
 800b486:	3001      	adds	r0, #1
 800b488:	d1c1      	bne.n	800b40e <_printf_float+0x342>
 800b48a:	e680      	b.n	800b18e <_printf_float+0xc2>
 800b48c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b48e:	2a01      	cmp	r2, #1
 800b490:	dc01      	bgt.n	800b496 <_printf_float+0x3ca>
 800b492:	07db      	lsls	r3, r3, #31
 800b494:	d538      	bpl.n	800b508 <_printf_float+0x43c>
 800b496:	2301      	movs	r3, #1
 800b498:	4642      	mov	r2, r8
 800b49a:	4631      	mov	r1, r6
 800b49c:	4628      	mov	r0, r5
 800b49e:	47b8      	blx	r7
 800b4a0:	3001      	adds	r0, #1
 800b4a2:	f43f ae74 	beq.w	800b18e <_printf_float+0xc2>
 800b4a6:	ee18 3a10 	vmov	r3, s16
 800b4aa:	4652      	mov	r2, sl
 800b4ac:	4631      	mov	r1, r6
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	47b8      	blx	r7
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	f43f ae6b 	beq.w	800b18e <_printf_float+0xc2>
 800b4b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2300      	movs	r3, #0
 800b4c0:	f7f5 fb1a 	bl	8000af8 <__aeabi_dcmpeq>
 800b4c4:	b9d8      	cbnz	r0, 800b4fe <_printf_float+0x432>
 800b4c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4c8:	f108 0201 	add.w	r2, r8, #1
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	4631      	mov	r1, r6
 800b4d0:	4628      	mov	r0, r5
 800b4d2:	47b8      	blx	r7
 800b4d4:	3001      	adds	r0, #1
 800b4d6:	d10e      	bne.n	800b4f6 <_printf_float+0x42a>
 800b4d8:	e659      	b.n	800b18e <_printf_float+0xc2>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	4652      	mov	r2, sl
 800b4de:	4631      	mov	r1, r6
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	47b8      	blx	r7
 800b4e4:	3001      	adds	r0, #1
 800b4e6:	f43f ae52 	beq.w	800b18e <_printf_float+0xc2>
 800b4ea:	f108 0801 	add.w	r8, r8, #1
 800b4ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4f0:	3b01      	subs	r3, #1
 800b4f2:	4543      	cmp	r3, r8
 800b4f4:	dcf1      	bgt.n	800b4da <_printf_float+0x40e>
 800b4f6:	464b      	mov	r3, r9
 800b4f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b4fc:	e6dc      	b.n	800b2b8 <_printf_float+0x1ec>
 800b4fe:	f04f 0800 	mov.w	r8, #0
 800b502:	f104 0a1a 	add.w	sl, r4, #26
 800b506:	e7f2      	b.n	800b4ee <_printf_float+0x422>
 800b508:	2301      	movs	r3, #1
 800b50a:	4642      	mov	r2, r8
 800b50c:	e7df      	b.n	800b4ce <_printf_float+0x402>
 800b50e:	2301      	movs	r3, #1
 800b510:	464a      	mov	r2, r9
 800b512:	4631      	mov	r1, r6
 800b514:	4628      	mov	r0, r5
 800b516:	47b8      	blx	r7
 800b518:	3001      	adds	r0, #1
 800b51a:	f43f ae38 	beq.w	800b18e <_printf_float+0xc2>
 800b51e:	f108 0801 	add.w	r8, r8, #1
 800b522:	68e3      	ldr	r3, [r4, #12]
 800b524:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b526:	1a5b      	subs	r3, r3, r1
 800b528:	4543      	cmp	r3, r8
 800b52a:	dcf0      	bgt.n	800b50e <_printf_float+0x442>
 800b52c:	e6fa      	b.n	800b324 <_printf_float+0x258>
 800b52e:	f04f 0800 	mov.w	r8, #0
 800b532:	f104 0919 	add.w	r9, r4, #25
 800b536:	e7f4      	b.n	800b522 <_printf_float+0x456>

0800b538 <_printf_common>:
 800b538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b53c:	4616      	mov	r6, r2
 800b53e:	4699      	mov	r9, r3
 800b540:	688a      	ldr	r2, [r1, #8]
 800b542:	690b      	ldr	r3, [r1, #16]
 800b544:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b548:	4293      	cmp	r3, r2
 800b54a:	bfb8      	it	lt
 800b54c:	4613      	movlt	r3, r2
 800b54e:	6033      	str	r3, [r6, #0]
 800b550:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b554:	4607      	mov	r7, r0
 800b556:	460c      	mov	r4, r1
 800b558:	b10a      	cbz	r2, 800b55e <_printf_common+0x26>
 800b55a:	3301      	adds	r3, #1
 800b55c:	6033      	str	r3, [r6, #0]
 800b55e:	6823      	ldr	r3, [r4, #0]
 800b560:	0699      	lsls	r1, r3, #26
 800b562:	bf42      	ittt	mi
 800b564:	6833      	ldrmi	r3, [r6, #0]
 800b566:	3302      	addmi	r3, #2
 800b568:	6033      	strmi	r3, [r6, #0]
 800b56a:	6825      	ldr	r5, [r4, #0]
 800b56c:	f015 0506 	ands.w	r5, r5, #6
 800b570:	d106      	bne.n	800b580 <_printf_common+0x48>
 800b572:	f104 0a19 	add.w	sl, r4, #25
 800b576:	68e3      	ldr	r3, [r4, #12]
 800b578:	6832      	ldr	r2, [r6, #0]
 800b57a:	1a9b      	subs	r3, r3, r2
 800b57c:	42ab      	cmp	r3, r5
 800b57e:	dc26      	bgt.n	800b5ce <_printf_common+0x96>
 800b580:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b584:	1e13      	subs	r3, r2, #0
 800b586:	6822      	ldr	r2, [r4, #0]
 800b588:	bf18      	it	ne
 800b58a:	2301      	movne	r3, #1
 800b58c:	0692      	lsls	r2, r2, #26
 800b58e:	d42b      	bmi.n	800b5e8 <_printf_common+0xb0>
 800b590:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b594:	4649      	mov	r1, r9
 800b596:	4638      	mov	r0, r7
 800b598:	47c0      	blx	r8
 800b59a:	3001      	adds	r0, #1
 800b59c:	d01e      	beq.n	800b5dc <_printf_common+0xa4>
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	68e5      	ldr	r5, [r4, #12]
 800b5a2:	6832      	ldr	r2, [r6, #0]
 800b5a4:	f003 0306 	and.w	r3, r3, #6
 800b5a8:	2b04      	cmp	r3, #4
 800b5aa:	bf08      	it	eq
 800b5ac:	1aad      	subeq	r5, r5, r2
 800b5ae:	68a3      	ldr	r3, [r4, #8]
 800b5b0:	6922      	ldr	r2, [r4, #16]
 800b5b2:	bf0c      	ite	eq
 800b5b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5b8:	2500      	movne	r5, #0
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	bfc4      	itt	gt
 800b5be:	1a9b      	subgt	r3, r3, r2
 800b5c0:	18ed      	addgt	r5, r5, r3
 800b5c2:	2600      	movs	r6, #0
 800b5c4:	341a      	adds	r4, #26
 800b5c6:	42b5      	cmp	r5, r6
 800b5c8:	d11a      	bne.n	800b600 <_printf_common+0xc8>
 800b5ca:	2000      	movs	r0, #0
 800b5cc:	e008      	b.n	800b5e0 <_printf_common+0xa8>
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	4652      	mov	r2, sl
 800b5d2:	4649      	mov	r1, r9
 800b5d4:	4638      	mov	r0, r7
 800b5d6:	47c0      	blx	r8
 800b5d8:	3001      	adds	r0, #1
 800b5da:	d103      	bne.n	800b5e4 <_printf_common+0xac>
 800b5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5e4:	3501      	adds	r5, #1
 800b5e6:	e7c6      	b.n	800b576 <_printf_common+0x3e>
 800b5e8:	18e1      	adds	r1, r4, r3
 800b5ea:	1c5a      	adds	r2, r3, #1
 800b5ec:	2030      	movs	r0, #48	; 0x30
 800b5ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5f2:	4422      	add	r2, r4
 800b5f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5fc:	3302      	adds	r3, #2
 800b5fe:	e7c7      	b.n	800b590 <_printf_common+0x58>
 800b600:	2301      	movs	r3, #1
 800b602:	4622      	mov	r2, r4
 800b604:	4649      	mov	r1, r9
 800b606:	4638      	mov	r0, r7
 800b608:	47c0      	blx	r8
 800b60a:	3001      	adds	r0, #1
 800b60c:	d0e6      	beq.n	800b5dc <_printf_common+0xa4>
 800b60e:	3601      	adds	r6, #1
 800b610:	e7d9      	b.n	800b5c6 <_printf_common+0x8e>
	...

0800b614 <_printf_i>:
 800b614:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b618:	460c      	mov	r4, r1
 800b61a:	4691      	mov	r9, r2
 800b61c:	7e27      	ldrb	r7, [r4, #24]
 800b61e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b620:	2f78      	cmp	r7, #120	; 0x78
 800b622:	4680      	mov	r8, r0
 800b624:	469a      	mov	sl, r3
 800b626:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b62a:	d807      	bhi.n	800b63c <_printf_i+0x28>
 800b62c:	2f62      	cmp	r7, #98	; 0x62
 800b62e:	d80a      	bhi.n	800b646 <_printf_i+0x32>
 800b630:	2f00      	cmp	r7, #0
 800b632:	f000 80d8 	beq.w	800b7e6 <_printf_i+0x1d2>
 800b636:	2f58      	cmp	r7, #88	; 0x58
 800b638:	f000 80a3 	beq.w	800b782 <_printf_i+0x16e>
 800b63c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b640:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b644:	e03a      	b.n	800b6bc <_printf_i+0xa8>
 800b646:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b64a:	2b15      	cmp	r3, #21
 800b64c:	d8f6      	bhi.n	800b63c <_printf_i+0x28>
 800b64e:	a001      	add	r0, pc, #4	; (adr r0, 800b654 <_printf_i+0x40>)
 800b650:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b654:	0800b6ad 	.word	0x0800b6ad
 800b658:	0800b6c1 	.word	0x0800b6c1
 800b65c:	0800b63d 	.word	0x0800b63d
 800b660:	0800b63d 	.word	0x0800b63d
 800b664:	0800b63d 	.word	0x0800b63d
 800b668:	0800b63d 	.word	0x0800b63d
 800b66c:	0800b6c1 	.word	0x0800b6c1
 800b670:	0800b63d 	.word	0x0800b63d
 800b674:	0800b63d 	.word	0x0800b63d
 800b678:	0800b63d 	.word	0x0800b63d
 800b67c:	0800b63d 	.word	0x0800b63d
 800b680:	0800b7cd 	.word	0x0800b7cd
 800b684:	0800b6f1 	.word	0x0800b6f1
 800b688:	0800b7af 	.word	0x0800b7af
 800b68c:	0800b63d 	.word	0x0800b63d
 800b690:	0800b63d 	.word	0x0800b63d
 800b694:	0800b7ef 	.word	0x0800b7ef
 800b698:	0800b63d 	.word	0x0800b63d
 800b69c:	0800b6f1 	.word	0x0800b6f1
 800b6a0:	0800b63d 	.word	0x0800b63d
 800b6a4:	0800b63d 	.word	0x0800b63d
 800b6a8:	0800b7b7 	.word	0x0800b7b7
 800b6ac:	680b      	ldr	r3, [r1, #0]
 800b6ae:	1d1a      	adds	r2, r3, #4
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	600a      	str	r2, [r1, #0]
 800b6b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b6b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e0a3      	b.n	800b808 <_printf_i+0x1f4>
 800b6c0:	6825      	ldr	r5, [r4, #0]
 800b6c2:	6808      	ldr	r0, [r1, #0]
 800b6c4:	062e      	lsls	r6, r5, #24
 800b6c6:	f100 0304 	add.w	r3, r0, #4
 800b6ca:	d50a      	bpl.n	800b6e2 <_printf_i+0xce>
 800b6cc:	6805      	ldr	r5, [r0, #0]
 800b6ce:	600b      	str	r3, [r1, #0]
 800b6d0:	2d00      	cmp	r5, #0
 800b6d2:	da03      	bge.n	800b6dc <_printf_i+0xc8>
 800b6d4:	232d      	movs	r3, #45	; 0x2d
 800b6d6:	426d      	negs	r5, r5
 800b6d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6dc:	485e      	ldr	r0, [pc, #376]	; (800b858 <_printf_i+0x244>)
 800b6de:	230a      	movs	r3, #10
 800b6e0:	e019      	b.n	800b716 <_printf_i+0x102>
 800b6e2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b6e6:	6805      	ldr	r5, [r0, #0]
 800b6e8:	600b      	str	r3, [r1, #0]
 800b6ea:	bf18      	it	ne
 800b6ec:	b22d      	sxthne	r5, r5
 800b6ee:	e7ef      	b.n	800b6d0 <_printf_i+0xbc>
 800b6f0:	680b      	ldr	r3, [r1, #0]
 800b6f2:	6825      	ldr	r5, [r4, #0]
 800b6f4:	1d18      	adds	r0, r3, #4
 800b6f6:	6008      	str	r0, [r1, #0]
 800b6f8:	0628      	lsls	r0, r5, #24
 800b6fa:	d501      	bpl.n	800b700 <_printf_i+0xec>
 800b6fc:	681d      	ldr	r5, [r3, #0]
 800b6fe:	e002      	b.n	800b706 <_printf_i+0xf2>
 800b700:	0669      	lsls	r1, r5, #25
 800b702:	d5fb      	bpl.n	800b6fc <_printf_i+0xe8>
 800b704:	881d      	ldrh	r5, [r3, #0]
 800b706:	4854      	ldr	r0, [pc, #336]	; (800b858 <_printf_i+0x244>)
 800b708:	2f6f      	cmp	r7, #111	; 0x6f
 800b70a:	bf0c      	ite	eq
 800b70c:	2308      	moveq	r3, #8
 800b70e:	230a      	movne	r3, #10
 800b710:	2100      	movs	r1, #0
 800b712:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b716:	6866      	ldr	r6, [r4, #4]
 800b718:	60a6      	str	r6, [r4, #8]
 800b71a:	2e00      	cmp	r6, #0
 800b71c:	bfa2      	ittt	ge
 800b71e:	6821      	ldrge	r1, [r4, #0]
 800b720:	f021 0104 	bicge.w	r1, r1, #4
 800b724:	6021      	strge	r1, [r4, #0]
 800b726:	b90d      	cbnz	r5, 800b72c <_printf_i+0x118>
 800b728:	2e00      	cmp	r6, #0
 800b72a:	d04d      	beq.n	800b7c8 <_printf_i+0x1b4>
 800b72c:	4616      	mov	r6, r2
 800b72e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b732:	fb03 5711 	mls	r7, r3, r1, r5
 800b736:	5dc7      	ldrb	r7, [r0, r7]
 800b738:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b73c:	462f      	mov	r7, r5
 800b73e:	42bb      	cmp	r3, r7
 800b740:	460d      	mov	r5, r1
 800b742:	d9f4      	bls.n	800b72e <_printf_i+0x11a>
 800b744:	2b08      	cmp	r3, #8
 800b746:	d10b      	bne.n	800b760 <_printf_i+0x14c>
 800b748:	6823      	ldr	r3, [r4, #0]
 800b74a:	07df      	lsls	r7, r3, #31
 800b74c:	d508      	bpl.n	800b760 <_printf_i+0x14c>
 800b74e:	6923      	ldr	r3, [r4, #16]
 800b750:	6861      	ldr	r1, [r4, #4]
 800b752:	4299      	cmp	r1, r3
 800b754:	bfde      	ittt	le
 800b756:	2330      	movle	r3, #48	; 0x30
 800b758:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b75c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b760:	1b92      	subs	r2, r2, r6
 800b762:	6122      	str	r2, [r4, #16]
 800b764:	f8cd a000 	str.w	sl, [sp]
 800b768:	464b      	mov	r3, r9
 800b76a:	aa03      	add	r2, sp, #12
 800b76c:	4621      	mov	r1, r4
 800b76e:	4640      	mov	r0, r8
 800b770:	f7ff fee2 	bl	800b538 <_printf_common>
 800b774:	3001      	adds	r0, #1
 800b776:	d14c      	bne.n	800b812 <_printf_i+0x1fe>
 800b778:	f04f 30ff 	mov.w	r0, #4294967295
 800b77c:	b004      	add	sp, #16
 800b77e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b782:	4835      	ldr	r0, [pc, #212]	; (800b858 <_printf_i+0x244>)
 800b784:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	680e      	ldr	r6, [r1, #0]
 800b78c:	061f      	lsls	r7, r3, #24
 800b78e:	f856 5b04 	ldr.w	r5, [r6], #4
 800b792:	600e      	str	r6, [r1, #0]
 800b794:	d514      	bpl.n	800b7c0 <_printf_i+0x1ac>
 800b796:	07d9      	lsls	r1, r3, #31
 800b798:	bf44      	itt	mi
 800b79a:	f043 0320 	orrmi.w	r3, r3, #32
 800b79e:	6023      	strmi	r3, [r4, #0]
 800b7a0:	b91d      	cbnz	r5, 800b7aa <_printf_i+0x196>
 800b7a2:	6823      	ldr	r3, [r4, #0]
 800b7a4:	f023 0320 	bic.w	r3, r3, #32
 800b7a8:	6023      	str	r3, [r4, #0]
 800b7aa:	2310      	movs	r3, #16
 800b7ac:	e7b0      	b.n	800b710 <_printf_i+0xfc>
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	f043 0320 	orr.w	r3, r3, #32
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	2378      	movs	r3, #120	; 0x78
 800b7b8:	4828      	ldr	r0, [pc, #160]	; (800b85c <_printf_i+0x248>)
 800b7ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b7be:	e7e3      	b.n	800b788 <_printf_i+0x174>
 800b7c0:	065e      	lsls	r6, r3, #25
 800b7c2:	bf48      	it	mi
 800b7c4:	b2ad      	uxthmi	r5, r5
 800b7c6:	e7e6      	b.n	800b796 <_printf_i+0x182>
 800b7c8:	4616      	mov	r6, r2
 800b7ca:	e7bb      	b.n	800b744 <_printf_i+0x130>
 800b7cc:	680b      	ldr	r3, [r1, #0]
 800b7ce:	6826      	ldr	r6, [r4, #0]
 800b7d0:	6960      	ldr	r0, [r4, #20]
 800b7d2:	1d1d      	adds	r5, r3, #4
 800b7d4:	600d      	str	r5, [r1, #0]
 800b7d6:	0635      	lsls	r5, r6, #24
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	d501      	bpl.n	800b7e0 <_printf_i+0x1cc>
 800b7dc:	6018      	str	r0, [r3, #0]
 800b7de:	e002      	b.n	800b7e6 <_printf_i+0x1d2>
 800b7e0:	0671      	lsls	r1, r6, #25
 800b7e2:	d5fb      	bpl.n	800b7dc <_printf_i+0x1c8>
 800b7e4:	8018      	strh	r0, [r3, #0]
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	6123      	str	r3, [r4, #16]
 800b7ea:	4616      	mov	r6, r2
 800b7ec:	e7ba      	b.n	800b764 <_printf_i+0x150>
 800b7ee:	680b      	ldr	r3, [r1, #0]
 800b7f0:	1d1a      	adds	r2, r3, #4
 800b7f2:	600a      	str	r2, [r1, #0]
 800b7f4:	681e      	ldr	r6, [r3, #0]
 800b7f6:	6862      	ldr	r2, [r4, #4]
 800b7f8:	2100      	movs	r1, #0
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	f7f4 fd08 	bl	8000210 <memchr>
 800b800:	b108      	cbz	r0, 800b806 <_printf_i+0x1f2>
 800b802:	1b80      	subs	r0, r0, r6
 800b804:	6060      	str	r0, [r4, #4]
 800b806:	6863      	ldr	r3, [r4, #4]
 800b808:	6123      	str	r3, [r4, #16]
 800b80a:	2300      	movs	r3, #0
 800b80c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b810:	e7a8      	b.n	800b764 <_printf_i+0x150>
 800b812:	6923      	ldr	r3, [r4, #16]
 800b814:	4632      	mov	r2, r6
 800b816:	4649      	mov	r1, r9
 800b818:	4640      	mov	r0, r8
 800b81a:	47d0      	blx	sl
 800b81c:	3001      	adds	r0, #1
 800b81e:	d0ab      	beq.n	800b778 <_printf_i+0x164>
 800b820:	6823      	ldr	r3, [r4, #0]
 800b822:	079b      	lsls	r3, r3, #30
 800b824:	d413      	bmi.n	800b84e <_printf_i+0x23a>
 800b826:	68e0      	ldr	r0, [r4, #12]
 800b828:	9b03      	ldr	r3, [sp, #12]
 800b82a:	4298      	cmp	r0, r3
 800b82c:	bfb8      	it	lt
 800b82e:	4618      	movlt	r0, r3
 800b830:	e7a4      	b.n	800b77c <_printf_i+0x168>
 800b832:	2301      	movs	r3, #1
 800b834:	4632      	mov	r2, r6
 800b836:	4649      	mov	r1, r9
 800b838:	4640      	mov	r0, r8
 800b83a:	47d0      	blx	sl
 800b83c:	3001      	adds	r0, #1
 800b83e:	d09b      	beq.n	800b778 <_printf_i+0x164>
 800b840:	3501      	adds	r5, #1
 800b842:	68e3      	ldr	r3, [r4, #12]
 800b844:	9903      	ldr	r1, [sp, #12]
 800b846:	1a5b      	subs	r3, r3, r1
 800b848:	42ab      	cmp	r3, r5
 800b84a:	dcf2      	bgt.n	800b832 <_printf_i+0x21e>
 800b84c:	e7eb      	b.n	800b826 <_printf_i+0x212>
 800b84e:	2500      	movs	r5, #0
 800b850:	f104 0619 	add.w	r6, r4, #25
 800b854:	e7f5      	b.n	800b842 <_printf_i+0x22e>
 800b856:	bf00      	nop
 800b858:	0800f9ce 	.word	0x0800f9ce
 800b85c:	0800f9df 	.word	0x0800f9df

0800b860 <_scanf_float>:
 800b860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b864:	b087      	sub	sp, #28
 800b866:	4617      	mov	r7, r2
 800b868:	9303      	str	r3, [sp, #12]
 800b86a:	688b      	ldr	r3, [r1, #8]
 800b86c:	1e5a      	subs	r2, r3, #1
 800b86e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b872:	bf83      	ittte	hi
 800b874:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b878:	195b      	addhi	r3, r3, r5
 800b87a:	9302      	strhi	r3, [sp, #8]
 800b87c:	2300      	movls	r3, #0
 800b87e:	bf86      	itte	hi
 800b880:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b884:	608b      	strhi	r3, [r1, #8]
 800b886:	9302      	strls	r3, [sp, #8]
 800b888:	680b      	ldr	r3, [r1, #0]
 800b88a:	468b      	mov	fp, r1
 800b88c:	2500      	movs	r5, #0
 800b88e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b892:	f84b 3b1c 	str.w	r3, [fp], #28
 800b896:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b89a:	4680      	mov	r8, r0
 800b89c:	460c      	mov	r4, r1
 800b89e:	465e      	mov	r6, fp
 800b8a0:	46aa      	mov	sl, r5
 800b8a2:	46a9      	mov	r9, r5
 800b8a4:	9501      	str	r5, [sp, #4]
 800b8a6:	68a2      	ldr	r2, [r4, #8]
 800b8a8:	b152      	cbz	r2, 800b8c0 <_scanf_float+0x60>
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	781b      	ldrb	r3, [r3, #0]
 800b8ae:	2b4e      	cmp	r3, #78	; 0x4e
 800b8b0:	d864      	bhi.n	800b97c <_scanf_float+0x11c>
 800b8b2:	2b40      	cmp	r3, #64	; 0x40
 800b8b4:	d83c      	bhi.n	800b930 <_scanf_float+0xd0>
 800b8b6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b8ba:	b2c8      	uxtb	r0, r1
 800b8bc:	280e      	cmp	r0, #14
 800b8be:	d93a      	bls.n	800b936 <_scanf_float+0xd6>
 800b8c0:	f1b9 0f00 	cmp.w	r9, #0
 800b8c4:	d003      	beq.n	800b8ce <_scanf_float+0x6e>
 800b8c6:	6823      	ldr	r3, [r4, #0]
 800b8c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b8cc:	6023      	str	r3, [r4, #0]
 800b8ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b8d2:	f1ba 0f01 	cmp.w	sl, #1
 800b8d6:	f200 8113 	bhi.w	800bb00 <_scanf_float+0x2a0>
 800b8da:	455e      	cmp	r6, fp
 800b8dc:	f200 8105 	bhi.w	800baea <_scanf_float+0x28a>
 800b8e0:	2501      	movs	r5, #1
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	b007      	add	sp, #28
 800b8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b8ee:	2a0d      	cmp	r2, #13
 800b8f0:	d8e6      	bhi.n	800b8c0 <_scanf_float+0x60>
 800b8f2:	a101      	add	r1, pc, #4	; (adr r1, 800b8f8 <_scanf_float+0x98>)
 800b8f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8f8:	0800ba37 	.word	0x0800ba37
 800b8fc:	0800b8c1 	.word	0x0800b8c1
 800b900:	0800b8c1 	.word	0x0800b8c1
 800b904:	0800b8c1 	.word	0x0800b8c1
 800b908:	0800ba97 	.word	0x0800ba97
 800b90c:	0800ba6f 	.word	0x0800ba6f
 800b910:	0800b8c1 	.word	0x0800b8c1
 800b914:	0800b8c1 	.word	0x0800b8c1
 800b918:	0800ba45 	.word	0x0800ba45
 800b91c:	0800b8c1 	.word	0x0800b8c1
 800b920:	0800b8c1 	.word	0x0800b8c1
 800b924:	0800b8c1 	.word	0x0800b8c1
 800b928:	0800b8c1 	.word	0x0800b8c1
 800b92c:	0800b9fd 	.word	0x0800b9fd
 800b930:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b934:	e7db      	b.n	800b8ee <_scanf_float+0x8e>
 800b936:	290e      	cmp	r1, #14
 800b938:	d8c2      	bhi.n	800b8c0 <_scanf_float+0x60>
 800b93a:	a001      	add	r0, pc, #4	; (adr r0, 800b940 <_scanf_float+0xe0>)
 800b93c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b940:	0800b9ef 	.word	0x0800b9ef
 800b944:	0800b8c1 	.word	0x0800b8c1
 800b948:	0800b9ef 	.word	0x0800b9ef
 800b94c:	0800ba83 	.word	0x0800ba83
 800b950:	0800b8c1 	.word	0x0800b8c1
 800b954:	0800b99d 	.word	0x0800b99d
 800b958:	0800b9d9 	.word	0x0800b9d9
 800b95c:	0800b9d9 	.word	0x0800b9d9
 800b960:	0800b9d9 	.word	0x0800b9d9
 800b964:	0800b9d9 	.word	0x0800b9d9
 800b968:	0800b9d9 	.word	0x0800b9d9
 800b96c:	0800b9d9 	.word	0x0800b9d9
 800b970:	0800b9d9 	.word	0x0800b9d9
 800b974:	0800b9d9 	.word	0x0800b9d9
 800b978:	0800b9d9 	.word	0x0800b9d9
 800b97c:	2b6e      	cmp	r3, #110	; 0x6e
 800b97e:	d809      	bhi.n	800b994 <_scanf_float+0x134>
 800b980:	2b60      	cmp	r3, #96	; 0x60
 800b982:	d8b2      	bhi.n	800b8ea <_scanf_float+0x8a>
 800b984:	2b54      	cmp	r3, #84	; 0x54
 800b986:	d077      	beq.n	800ba78 <_scanf_float+0x218>
 800b988:	2b59      	cmp	r3, #89	; 0x59
 800b98a:	d199      	bne.n	800b8c0 <_scanf_float+0x60>
 800b98c:	2d07      	cmp	r5, #7
 800b98e:	d197      	bne.n	800b8c0 <_scanf_float+0x60>
 800b990:	2508      	movs	r5, #8
 800b992:	e029      	b.n	800b9e8 <_scanf_float+0x188>
 800b994:	2b74      	cmp	r3, #116	; 0x74
 800b996:	d06f      	beq.n	800ba78 <_scanf_float+0x218>
 800b998:	2b79      	cmp	r3, #121	; 0x79
 800b99a:	e7f6      	b.n	800b98a <_scanf_float+0x12a>
 800b99c:	6821      	ldr	r1, [r4, #0]
 800b99e:	05c8      	lsls	r0, r1, #23
 800b9a0:	d51a      	bpl.n	800b9d8 <_scanf_float+0x178>
 800b9a2:	9b02      	ldr	r3, [sp, #8]
 800b9a4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b9a8:	6021      	str	r1, [r4, #0]
 800b9aa:	f109 0901 	add.w	r9, r9, #1
 800b9ae:	b11b      	cbz	r3, 800b9b8 <_scanf_float+0x158>
 800b9b0:	3b01      	subs	r3, #1
 800b9b2:	3201      	adds	r2, #1
 800b9b4:	9302      	str	r3, [sp, #8]
 800b9b6:	60a2      	str	r2, [r4, #8]
 800b9b8:	68a3      	ldr	r3, [r4, #8]
 800b9ba:	3b01      	subs	r3, #1
 800b9bc:	60a3      	str	r3, [r4, #8]
 800b9be:	6923      	ldr	r3, [r4, #16]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	6123      	str	r3, [r4, #16]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	3b01      	subs	r3, #1
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	607b      	str	r3, [r7, #4]
 800b9cc:	f340 8084 	ble.w	800bad8 <_scanf_float+0x278>
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	603b      	str	r3, [r7, #0]
 800b9d6:	e766      	b.n	800b8a6 <_scanf_float+0x46>
 800b9d8:	eb1a 0f05 	cmn.w	sl, r5
 800b9dc:	f47f af70 	bne.w	800b8c0 <_scanf_float+0x60>
 800b9e0:	6822      	ldr	r2, [r4, #0]
 800b9e2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b9e6:	6022      	str	r2, [r4, #0]
 800b9e8:	f806 3b01 	strb.w	r3, [r6], #1
 800b9ec:	e7e4      	b.n	800b9b8 <_scanf_float+0x158>
 800b9ee:	6822      	ldr	r2, [r4, #0]
 800b9f0:	0610      	lsls	r0, r2, #24
 800b9f2:	f57f af65 	bpl.w	800b8c0 <_scanf_float+0x60>
 800b9f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9fa:	e7f4      	b.n	800b9e6 <_scanf_float+0x186>
 800b9fc:	f1ba 0f00 	cmp.w	sl, #0
 800ba00:	d10e      	bne.n	800ba20 <_scanf_float+0x1c0>
 800ba02:	f1b9 0f00 	cmp.w	r9, #0
 800ba06:	d10e      	bne.n	800ba26 <_scanf_float+0x1c6>
 800ba08:	6822      	ldr	r2, [r4, #0]
 800ba0a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ba0e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ba12:	d108      	bne.n	800ba26 <_scanf_float+0x1c6>
 800ba14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ba18:	6022      	str	r2, [r4, #0]
 800ba1a:	f04f 0a01 	mov.w	sl, #1
 800ba1e:	e7e3      	b.n	800b9e8 <_scanf_float+0x188>
 800ba20:	f1ba 0f02 	cmp.w	sl, #2
 800ba24:	d055      	beq.n	800bad2 <_scanf_float+0x272>
 800ba26:	2d01      	cmp	r5, #1
 800ba28:	d002      	beq.n	800ba30 <_scanf_float+0x1d0>
 800ba2a:	2d04      	cmp	r5, #4
 800ba2c:	f47f af48 	bne.w	800b8c0 <_scanf_float+0x60>
 800ba30:	3501      	adds	r5, #1
 800ba32:	b2ed      	uxtb	r5, r5
 800ba34:	e7d8      	b.n	800b9e8 <_scanf_float+0x188>
 800ba36:	f1ba 0f01 	cmp.w	sl, #1
 800ba3a:	f47f af41 	bne.w	800b8c0 <_scanf_float+0x60>
 800ba3e:	f04f 0a02 	mov.w	sl, #2
 800ba42:	e7d1      	b.n	800b9e8 <_scanf_float+0x188>
 800ba44:	b97d      	cbnz	r5, 800ba66 <_scanf_float+0x206>
 800ba46:	f1b9 0f00 	cmp.w	r9, #0
 800ba4a:	f47f af3c 	bne.w	800b8c6 <_scanf_float+0x66>
 800ba4e:	6822      	ldr	r2, [r4, #0]
 800ba50:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ba54:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ba58:	f47f af39 	bne.w	800b8ce <_scanf_float+0x6e>
 800ba5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ba60:	6022      	str	r2, [r4, #0]
 800ba62:	2501      	movs	r5, #1
 800ba64:	e7c0      	b.n	800b9e8 <_scanf_float+0x188>
 800ba66:	2d03      	cmp	r5, #3
 800ba68:	d0e2      	beq.n	800ba30 <_scanf_float+0x1d0>
 800ba6a:	2d05      	cmp	r5, #5
 800ba6c:	e7de      	b.n	800ba2c <_scanf_float+0x1cc>
 800ba6e:	2d02      	cmp	r5, #2
 800ba70:	f47f af26 	bne.w	800b8c0 <_scanf_float+0x60>
 800ba74:	2503      	movs	r5, #3
 800ba76:	e7b7      	b.n	800b9e8 <_scanf_float+0x188>
 800ba78:	2d06      	cmp	r5, #6
 800ba7a:	f47f af21 	bne.w	800b8c0 <_scanf_float+0x60>
 800ba7e:	2507      	movs	r5, #7
 800ba80:	e7b2      	b.n	800b9e8 <_scanf_float+0x188>
 800ba82:	6822      	ldr	r2, [r4, #0]
 800ba84:	0591      	lsls	r1, r2, #22
 800ba86:	f57f af1b 	bpl.w	800b8c0 <_scanf_float+0x60>
 800ba8a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800ba8e:	6022      	str	r2, [r4, #0]
 800ba90:	f8cd 9004 	str.w	r9, [sp, #4]
 800ba94:	e7a8      	b.n	800b9e8 <_scanf_float+0x188>
 800ba96:	6822      	ldr	r2, [r4, #0]
 800ba98:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800ba9c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800baa0:	d006      	beq.n	800bab0 <_scanf_float+0x250>
 800baa2:	0550      	lsls	r0, r2, #21
 800baa4:	f57f af0c 	bpl.w	800b8c0 <_scanf_float+0x60>
 800baa8:	f1b9 0f00 	cmp.w	r9, #0
 800baac:	f43f af0f 	beq.w	800b8ce <_scanf_float+0x6e>
 800bab0:	0591      	lsls	r1, r2, #22
 800bab2:	bf58      	it	pl
 800bab4:	9901      	ldrpl	r1, [sp, #4]
 800bab6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800baba:	bf58      	it	pl
 800babc:	eba9 0101 	subpl.w	r1, r9, r1
 800bac0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bac4:	bf58      	it	pl
 800bac6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800baca:	6022      	str	r2, [r4, #0]
 800bacc:	f04f 0900 	mov.w	r9, #0
 800bad0:	e78a      	b.n	800b9e8 <_scanf_float+0x188>
 800bad2:	f04f 0a03 	mov.w	sl, #3
 800bad6:	e787      	b.n	800b9e8 <_scanf_float+0x188>
 800bad8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800badc:	4639      	mov	r1, r7
 800bade:	4640      	mov	r0, r8
 800bae0:	4798      	blx	r3
 800bae2:	2800      	cmp	r0, #0
 800bae4:	f43f aedf 	beq.w	800b8a6 <_scanf_float+0x46>
 800bae8:	e6ea      	b.n	800b8c0 <_scanf_float+0x60>
 800baea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800baee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800baf2:	463a      	mov	r2, r7
 800baf4:	4640      	mov	r0, r8
 800baf6:	4798      	blx	r3
 800baf8:	6923      	ldr	r3, [r4, #16]
 800bafa:	3b01      	subs	r3, #1
 800bafc:	6123      	str	r3, [r4, #16]
 800bafe:	e6ec      	b.n	800b8da <_scanf_float+0x7a>
 800bb00:	1e6b      	subs	r3, r5, #1
 800bb02:	2b06      	cmp	r3, #6
 800bb04:	d825      	bhi.n	800bb52 <_scanf_float+0x2f2>
 800bb06:	2d02      	cmp	r5, #2
 800bb08:	d836      	bhi.n	800bb78 <_scanf_float+0x318>
 800bb0a:	455e      	cmp	r6, fp
 800bb0c:	f67f aee8 	bls.w	800b8e0 <_scanf_float+0x80>
 800bb10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb14:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb18:	463a      	mov	r2, r7
 800bb1a:	4640      	mov	r0, r8
 800bb1c:	4798      	blx	r3
 800bb1e:	6923      	ldr	r3, [r4, #16]
 800bb20:	3b01      	subs	r3, #1
 800bb22:	6123      	str	r3, [r4, #16]
 800bb24:	e7f1      	b.n	800bb0a <_scanf_float+0x2aa>
 800bb26:	9802      	ldr	r0, [sp, #8]
 800bb28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb2c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bb30:	9002      	str	r0, [sp, #8]
 800bb32:	463a      	mov	r2, r7
 800bb34:	4640      	mov	r0, r8
 800bb36:	4798      	blx	r3
 800bb38:	6923      	ldr	r3, [r4, #16]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	6123      	str	r3, [r4, #16]
 800bb3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb42:	fa5f fa8a 	uxtb.w	sl, sl
 800bb46:	f1ba 0f02 	cmp.w	sl, #2
 800bb4a:	d1ec      	bne.n	800bb26 <_scanf_float+0x2c6>
 800bb4c:	3d03      	subs	r5, #3
 800bb4e:	b2ed      	uxtb	r5, r5
 800bb50:	1b76      	subs	r6, r6, r5
 800bb52:	6823      	ldr	r3, [r4, #0]
 800bb54:	05da      	lsls	r2, r3, #23
 800bb56:	d52f      	bpl.n	800bbb8 <_scanf_float+0x358>
 800bb58:	055b      	lsls	r3, r3, #21
 800bb5a:	d510      	bpl.n	800bb7e <_scanf_float+0x31e>
 800bb5c:	455e      	cmp	r6, fp
 800bb5e:	f67f aebf 	bls.w	800b8e0 <_scanf_float+0x80>
 800bb62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb6a:	463a      	mov	r2, r7
 800bb6c:	4640      	mov	r0, r8
 800bb6e:	4798      	blx	r3
 800bb70:	6923      	ldr	r3, [r4, #16]
 800bb72:	3b01      	subs	r3, #1
 800bb74:	6123      	str	r3, [r4, #16]
 800bb76:	e7f1      	b.n	800bb5c <_scanf_float+0x2fc>
 800bb78:	46aa      	mov	sl, r5
 800bb7a:	9602      	str	r6, [sp, #8]
 800bb7c:	e7df      	b.n	800bb3e <_scanf_float+0x2de>
 800bb7e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bb82:	6923      	ldr	r3, [r4, #16]
 800bb84:	2965      	cmp	r1, #101	; 0x65
 800bb86:	f103 33ff 	add.w	r3, r3, #4294967295
 800bb8a:	f106 35ff 	add.w	r5, r6, #4294967295
 800bb8e:	6123      	str	r3, [r4, #16]
 800bb90:	d00c      	beq.n	800bbac <_scanf_float+0x34c>
 800bb92:	2945      	cmp	r1, #69	; 0x45
 800bb94:	d00a      	beq.n	800bbac <_scanf_float+0x34c>
 800bb96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb9a:	463a      	mov	r2, r7
 800bb9c:	4640      	mov	r0, r8
 800bb9e:	4798      	blx	r3
 800bba0:	6923      	ldr	r3, [r4, #16]
 800bba2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bba6:	3b01      	subs	r3, #1
 800bba8:	1eb5      	subs	r5, r6, #2
 800bbaa:	6123      	str	r3, [r4, #16]
 800bbac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbb0:	463a      	mov	r2, r7
 800bbb2:	4640      	mov	r0, r8
 800bbb4:	4798      	blx	r3
 800bbb6:	462e      	mov	r6, r5
 800bbb8:	6825      	ldr	r5, [r4, #0]
 800bbba:	f015 0510 	ands.w	r5, r5, #16
 800bbbe:	d158      	bne.n	800bc72 <_scanf_float+0x412>
 800bbc0:	7035      	strb	r5, [r6, #0]
 800bbc2:	6823      	ldr	r3, [r4, #0]
 800bbc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bbc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbcc:	d11c      	bne.n	800bc08 <_scanf_float+0x3a8>
 800bbce:	9b01      	ldr	r3, [sp, #4]
 800bbd0:	454b      	cmp	r3, r9
 800bbd2:	eba3 0209 	sub.w	r2, r3, r9
 800bbd6:	d124      	bne.n	800bc22 <_scanf_float+0x3c2>
 800bbd8:	2200      	movs	r2, #0
 800bbda:	4659      	mov	r1, fp
 800bbdc:	4640      	mov	r0, r8
 800bbde:	f000 feb1 	bl	800c944 <_strtod_r>
 800bbe2:	9b03      	ldr	r3, [sp, #12]
 800bbe4:	6821      	ldr	r1, [r4, #0]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f011 0f02 	tst.w	r1, #2
 800bbec:	ec57 6b10 	vmov	r6, r7, d0
 800bbf0:	f103 0204 	add.w	r2, r3, #4
 800bbf4:	d020      	beq.n	800bc38 <_scanf_float+0x3d8>
 800bbf6:	9903      	ldr	r1, [sp, #12]
 800bbf8:	600a      	str	r2, [r1, #0]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	e9c3 6700 	strd	r6, r7, [r3]
 800bc00:	68e3      	ldr	r3, [r4, #12]
 800bc02:	3301      	adds	r3, #1
 800bc04:	60e3      	str	r3, [r4, #12]
 800bc06:	e66c      	b.n	800b8e2 <_scanf_float+0x82>
 800bc08:	9b04      	ldr	r3, [sp, #16]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d0e4      	beq.n	800bbd8 <_scanf_float+0x378>
 800bc0e:	9905      	ldr	r1, [sp, #20]
 800bc10:	230a      	movs	r3, #10
 800bc12:	462a      	mov	r2, r5
 800bc14:	3101      	adds	r1, #1
 800bc16:	4640      	mov	r0, r8
 800bc18:	f000 ff1e 	bl	800ca58 <_strtol_r>
 800bc1c:	9b04      	ldr	r3, [sp, #16]
 800bc1e:	9e05      	ldr	r6, [sp, #20]
 800bc20:	1ac2      	subs	r2, r0, r3
 800bc22:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bc26:	429e      	cmp	r6, r3
 800bc28:	bf28      	it	cs
 800bc2a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bc2e:	4912      	ldr	r1, [pc, #72]	; (800bc78 <_scanf_float+0x418>)
 800bc30:	4630      	mov	r0, r6
 800bc32:	f000 f82b 	bl	800bc8c <siprintf>
 800bc36:	e7cf      	b.n	800bbd8 <_scanf_float+0x378>
 800bc38:	f011 0f04 	tst.w	r1, #4
 800bc3c:	9903      	ldr	r1, [sp, #12]
 800bc3e:	600a      	str	r2, [r1, #0]
 800bc40:	d1db      	bne.n	800bbfa <_scanf_float+0x39a>
 800bc42:	f8d3 8000 	ldr.w	r8, [r3]
 800bc46:	ee10 2a10 	vmov	r2, s0
 800bc4a:	ee10 0a10 	vmov	r0, s0
 800bc4e:	463b      	mov	r3, r7
 800bc50:	4639      	mov	r1, r7
 800bc52:	f7f4 ff83 	bl	8000b5c <__aeabi_dcmpun>
 800bc56:	b128      	cbz	r0, 800bc64 <_scanf_float+0x404>
 800bc58:	4808      	ldr	r0, [pc, #32]	; (800bc7c <_scanf_float+0x41c>)
 800bc5a:	f000 f811 	bl	800bc80 <nanf>
 800bc5e:	ed88 0a00 	vstr	s0, [r8]
 800bc62:	e7cd      	b.n	800bc00 <_scanf_float+0x3a0>
 800bc64:	4630      	mov	r0, r6
 800bc66:	4639      	mov	r1, r7
 800bc68:	f7f4 ffd6 	bl	8000c18 <__aeabi_d2f>
 800bc6c:	f8c8 0000 	str.w	r0, [r8]
 800bc70:	e7c6      	b.n	800bc00 <_scanf_float+0x3a0>
 800bc72:	2500      	movs	r5, #0
 800bc74:	e635      	b.n	800b8e2 <_scanf_float+0x82>
 800bc76:	bf00      	nop
 800bc78:	0800f9f0 	.word	0x0800f9f0
 800bc7c:	0800fe08 	.word	0x0800fe08

0800bc80 <nanf>:
 800bc80:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bc88 <nanf+0x8>
 800bc84:	4770      	bx	lr
 800bc86:	bf00      	nop
 800bc88:	7fc00000 	.word	0x7fc00000

0800bc8c <siprintf>:
 800bc8c:	b40e      	push	{r1, r2, r3}
 800bc8e:	b500      	push	{lr}
 800bc90:	b09c      	sub	sp, #112	; 0x70
 800bc92:	ab1d      	add	r3, sp, #116	; 0x74
 800bc94:	9002      	str	r0, [sp, #8]
 800bc96:	9006      	str	r0, [sp, #24]
 800bc98:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc9c:	4809      	ldr	r0, [pc, #36]	; (800bcc4 <siprintf+0x38>)
 800bc9e:	9107      	str	r1, [sp, #28]
 800bca0:	9104      	str	r1, [sp, #16]
 800bca2:	4909      	ldr	r1, [pc, #36]	; (800bcc8 <siprintf+0x3c>)
 800bca4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca8:	9105      	str	r1, [sp, #20]
 800bcaa:	6800      	ldr	r0, [r0, #0]
 800bcac:	9301      	str	r3, [sp, #4]
 800bcae:	a902      	add	r1, sp, #8
 800bcb0:	f002 feac 	bl	800ea0c <_svfiprintf_r>
 800bcb4:	9b02      	ldr	r3, [sp, #8]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	701a      	strb	r2, [r3, #0]
 800bcba:	b01c      	add	sp, #112	; 0x70
 800bcbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcc0:	b003      	add	sp, #12
 800bcc2:	4770      	bx	lr
 800bcc4:	20000140 	.word	0x20000140
 800bcc8:	ffff0208 	.word	0xffff0208

0800bccc <strncat>:
 800bccc:	b530      	push	{r4, r5, lr}
 800bcce:	4604      	mov	r4, r0
 800bcd0:	7825      	ldrb	r5, [r4, #0]
 800bcd2:	4623      	mov	r3, r4
 800bcd4:	3401      	adds	r4, #1
 800bcd6:	2d00      	cmp	r5, #0
 800bcd8:	d1fa      	bne.n	800bcd0 <strncat+0x4>
 800bcda:	3a01      	subs	r2, #1
 800bcdc:	d304      	bcc.n	800bce8 <strncat+0x1c>
 800bcde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bce2:	f803 4b01 	strb.w	r4, [r3], #1
 800bce6:	b904      	cbnz	r4, 800bcea <strncat+0x1e>
 800bce8:	bd30      	pop	{r4, r5, pc}
 800bcea:	2a00      	cmp	r2, #0
 800bcec:	d1f5      	bne.n	800bcda <strncat+0xe>
 800bcee:	701a      	strb	r2, [r3, #0]
 800bcf0:	e7f3      	b.n	800bcda <strncat+0xe>

0800bcf2 <sulp>:
 800bcf2:	b570      	push	{r4, r5, r6, lr}
 800bcf4:	4604      	mov	r4, r0
 800bcf6:	460d      	mov	r5, r1
 800bcf8:	ec45 4b10 	vmov	d0, r4, r5
 800bcfc:	4616      	mov	r6, r2
 800bcfe:	f002 fc21 	bl	800e544 <__ulp>
 800bd02:	ec51 0b10 	vmov	r0, r1, d0
 800bd06:	b17e      	cbz	r6, 800bd28 <sulp+0x36>
 800bd08:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bd0c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	dd09      	ble.n	800bd28 <sulp+0x36>
 800bd14:	051b      	lsls	r3, r3, #20
 800bd16:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bd1a:	2400      	movs	r4, #0
 800bd1c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bd20:	4622      	mov	r2, r4
 800bd22:	462b      	mov	r3, r5
 800bd24:	f7f4 fc80 	bl	8000628 <__aeabi_dmul>
 800bd28:	bd70      	pop	{r4, r5, r6, pc}
 800bd2a:	0000      	movs	r0, r0
 800bd2c:	0000      	movs	r0, r0
	...

0800bd30 <_strtod_l>:
 800bd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd34:	b0a3      	sub	sp, #140	; 0x8c
 800bd36:	461f      	mov	r7, r3
 800bd38:	2300      	movs	r3, #0
 800bd3a:	931e      	str	r3, [sp, #120]	; 0x78
 800bd3c:	4ba4      	ldr	r3, [pc, #656]	; (800bfd0 <_strtod_l+0x2a0>)
 800bd3e:	9219      	str	r2, [sp, #100]	; 0x64
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	9307      	str	r3, [sp, #28]
 800bd44:	4604      	mov	r4, r0
 800bd46:	4618      	mov	r0, r3
 800bd48:	4688      	mov	r8, r1
 800bd4a:	f7f4 fa59 	bl	8000200 <strlen>
 800bd4e:	f04f 0a00 	mov.w	sl, #0
 800bd52:	4605      	mov	r5, r0
 800bd54:	f04f 0b00 	mov.w	fp, #0
 800bd58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800bd5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd5e:	781a      	ldrb	r2, [r3, #0]
 800bd60:	2a2b      	cmp	r2, #43	; 0x2b
 800bd62:	d04c      	beq.n	800bdfe <_strtod_l+0xce>
 800bd64:	d839      	bhi.n	800bdda <_strtod_l+0xaa>
 800bd66:	2a0d      	cmp	r2, #13
 800bd68:	d832      	bhi.n	800bdd0 <_strtod_l+0xa0>
 800bd6a:	2a08      	cmp	r2, #8
 800bd6c:	d832      	bhi.n	800bdd4 <_strtod_l+0xa4>
 800bd6e:	2a00      	cmp	r2, #0
 800bd70:	d03c      	beq.n	800bdec <_strtod_l+0xbc>
 800bd72:	2300      	movs	r3, #0
 800bd74:	930e      	str	r3, [sp, #56]	; 0x38
 800bd76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800bd78:	7833      	ldrb	r3, [r6, #0]
 800bd7a:	2b30      	cmp	r3, #48	; 0x30
 800bd7c:	f040 80b4 	bne.w	800bee8 <_strtod_l+0x1b8>
 800bd80:	7873      	ldrb	r3, [r6, #1]
 800bd82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bd86:	2b58      	cmp	r3, #88	; 0x58
 800bd88:	d16c      	bne.n	800be64 <_strtod_l+0x134>
 800bd8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd8c:	9301      	str	r3, [sp, #4]
 800bd8e:	ab1e      	add	r3, sp, #120	; 0x78
 800bd90:	9702      	str	r7, [sp, #8]
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	4a8f      	ldr	r2, [pc, #572]	; (800bfd4 <_strtod_l+0x2a4>)
 800bd96:	ab1f      	add	r3, sp, #124	; 0x7c
 800bd98:	a91d      	add	r1, sp, #116	; 0x74
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f001 fd40 	bl	800d820 <__gethex>
 800bda0:	f010 0707 	ands.w	r7, r0, #7
 800bda4:	4605      	mov	r5, r0
 800bda6:	d005      	beq.n	800bdb4 <_strtod_l+0x84>
 800bda8:	2f06      	cmp	r7, #6
 800bdaa:	d12a      	bne.n	800be02 <_strtod_l+0xd2>
 800bdac:	3601      	adds	r6, #1
 800bdae:	2300      	movs	r3, #0
 800bdb0:	961d      	str	r6, [sp, #116]	; 0x74
 800bdb2:	930e      	str	r3, [sp, #56]	; 0x38
 800bdb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f040 8596 	bne.w	800c8e8 <_strtod_l+0xbb8>
 800bdbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdbe:	b1db      	cbz	r3, 800bdf8 <_strtod_l+0xc8>
 800bdc0:	4652      	mov	r2, sl
 800bdc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bdc6:	ec43 2b10 	vmov	d0, r2, r3
 800bdca:	b023      	add	sp, #140	; 0x8c
 800bdcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd0:	2a20      	cmp	r2, #32
 800bdd2:	d1ce      	bne.n	800bd72 <_strtod_l+0x42>
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	931d      	str	r3, [sp, #116]	; 0x74
 800bdd8:	e7c0      	b.n	800bd5c <_strtod_l+0x2c>
 800bdda:	2a2d      	cmp	r2, #45	; 0x2d
 800bddc:	d1c9      	bne.n	800bd72 <_strtod_l+0x42>
 800bdde:	2201      	movs	r2, #1
 800bde0:	920e      	str	r2, [sp, #56]	; 0x38
 800bde2:	1c5a      	adds	r2, r3, #1
 800bde4:	921d      	str	r2, [sp, #116]	; 0x74
 800bde6:	785b      	ldrb	r3, [r3, #1]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1c4      	bne.n	800bd76 <_strtod_l+0x46>
 800bdec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bdee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	f040 8576 	bne.w	800c8e4 <_strtod_l+0xbb4>
 800bdf8:	4652      	mov	r2, sl
 800bdfa:	465b      	mov	r3, fp
 800bdfc:	e7e3      	b.n	800bdc6 <_strtod_l+0x96>
 800bdfe:	2200      	movs	r2, #0
 800be00:	e7ee      	b.n	800bde0 <_strtod_l+0xb0>
 800be02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800be04:	b13a      	cbz	r2, 800be16 <_strtod_l+0xe6>
 800be06:	2135      	movs	r1, #53	; 0x35
 800be08:	a820      	add	r0, sp, #128	; 0x80
 800be0a:	f002 fca6 	bl	800e75a <__copybits>
 800be0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800be10:	4620      	mov	r0, r4
 800be12:	f002 f86b 	bl	800deec <_Bfree>
 800be16:	3f01      	subs	r7, #1
 800be18:	2f05      	cmp	r7, #5
 800be1a:	d807      	bhi.n	800be2c <_strtod_l+0xfc>
 800be1c:	e8df f007 	tbb	[pc, r7]
 800be20:	1d180b0e 	.word	0x1d180b0e
 800be24:	030e      	.short	0x030e
 800be26:	f04f 0b00 	mov.w	fp, #0
 800be2a:	46da      	mov	sl, fp
 800be2c:	0728      	lsls	r0, r5, #28
 800be2e:	d5c1      	bpl.n	800bdb4 <_strtod_l+0x84>
 800be30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800be34:	e7be      	b.n	800bdb4 <_strtod_l+0x84>
 800be36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800be3a:	e7f7      	b.n	800be2c <_strtod_l+0xfc>
 800be3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800be40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800be42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800be46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800be4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800be4e:	e7ed      	b.n	800be2c <_strtod_l+0xfc>
 800be50:	f8df b184 	ldr.w	fp, [pc, #388]	; 800bfd8 <_strtod_l+0x2a8>
 800be54:	f04f 0a00 	mov.w	sl, #0
 800be58:	e7e8      	b.n	800be2c <_strtod_l+0xfc>
 800be5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800be5e:	f04f 3aff 	mov.w	sl, #4294967295
 800be62:	e7e3      	b.n	800be2c <_strtod_l+0xfc>
 800be64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800be66:	1c5a      	adds	r2, r3, #1
 800be68:	921d      	str	r2, [sp, #116]	; 0x74
 800be6a:	785b      	ldrb	r3, [r3, #1]
 800be6c:	2b30      	cmp	r3, #48	; 0x30
 800be6e:	d0f9      	beq.n	800be64 <_strtod_l+0x134>
 800be70:	2b00      	cmp	r3, #0
 800be72:	d09f      	beq.n	800bdb4 <_strtod_l+0x84>
 800be74:	2301      	movs	r3, #1
 800be76:	f04f 0900 	mov.w	r9, #0
 800be7a:	9304      	str	r3, [sp, #16]
 800be7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800be7e:	930a      	str	r3, [sp, #40]	; 0x28
 800be80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800be84:	464f      	mov	r7, r9
 800be86:	220a      	movs	r2, #10
 800be88:	981d      	ldr	r0, [sp, #116]	; 0x74
 800be8a:	7806      	ldrb	r6, [r0, #0]
 800be8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800be90:	b2d9      	uxtb	r1, r3
 800be92:	2909      	cmp	r1, #9
 800be94:	d92a      	bls.n	800beec <_strtod_l+0x1bc>
 800be96:	9907      	ldr	r1, [sp, #28]
 800be98:	462a      	mov	r2, r5
 800be9a:	f002 fed1 	bl	800ec40 <strncmp>
 800be9e:	b398      	cbz	r0, 800bf08 <_strtod_l+0x1d8>
 800bea0:	2000      	movs	r0, #0
 800bea2:	4633      	mov	r3, r6
 800bea4:	463d      	mov	r5, r7
 800bea6:	9007      	str	r0, [sp, #28]
 800bea8:	4602      	mov	r2, r0
 800beaa:	2b65      	cmp	r3, #101	; 0x65
 800beac:	d001      	beq.n	800beb2 <_strtod_l+0x182>
 800beae:	2b45      	cmp	r3, #69	; 0x45
 800beb0:	d118      	bne.n	800bee4 <_strtod_l+0x1b4>
 800beb2:	b91d      	cbnz	r5, 800bebc <_strtod_l+0x18c>
 800beb4:	9b04      	ldr	r3, [sp, #16]
 800beb6:	4303      	orrs	r3, r0
 800beb8:	d098      	beq.n	800bdec <_strtod_l+0xbc>
 800beba:	2500      	movs	r5, #0
 800bebc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800bec0:	f108 0301 	add.w	r3, r8, #1
 800bec4:	931d      	str	r3, [sp, #116]	; 0x74
 800bec6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800beca:	2b2b      	cmp	r3, #43	; 0x2b
 800becc:	d075      	beq.n	800bfba <_strtod_l+0x28a>
 800bece:	2b2d      	cmp	r3, #45	; 0x2d
 800bed0:	d07b      	beq.n	800bfca <_strtod_l+0x29a>
 800bed2:	f04f 0c00 	mov.w	ip, #0
 800bed6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800beda:	2909      	cmp	r1, #9
 800bedc:	f240 8082 	bls.w	800bfe4 <_strtod_l+0x2b4>
 800bee0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800bee4:	2600      	movs	r6, #0
 800bee6:	e09d      	b.n	800c024 <_strtod_l+0x2f4>
 800bee8:	2300      	movs	r3, #0
 800beea:	e7c4      	b.n	800be76 <_strtod_l+0x146>
 800beec:	2f08      	cmp	r7, #8
 800beee:	bfd8      	it	le
 800bef0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800bef2:	f100 0001 	add.w	r0, r0, #1
 800bef6:	bfda      	itte	le
 800bef8:	fb02 3301 	mlale	r3, r2, r1, r3
 800befc:	9309      	strle	r3, [sp, #36]	; 0x24
 800befe:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bf02:	3701      	adds	r7, #1
 800bf04:	901d      	str	r0, [sp, #116]	; 0x74
 800bf06:	e7bf      	b.n	800be88 <_strtod_l+0x158>
 800bf08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bf0a:	195a      	adds	r2, r3, r5
 800bf0c:	921d      	str	r2, [sp, #116]	; 0x74
 800bf0e:	5d5b      	ldrb	r3, [r3, r5]
 800bf10:	2f00      	cmp	r7, #0
 800bf12:	d037      	beq.n	800bf84 <_strtod_l+0x254>
 800bf14:	9007      	str	r0, [sp, #28]
 800bf16:	463d      	mov	r5, r7
 800bf18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800bf1c:	2a09      	cmp	r2, #9
 800bf1e:	d912      	bls.n	800bf46 <_strtod_l+0x216>
 800bf20:	2201      	movs	r2, #1
 800bf22:	e7c2      	b.n	800beaa <_strtod_l+0x17a>
 800bf24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bf26:	1c5a      	adds	r2, r3, #1
 800bf28:	921d      	str	r2, [sp, #116]	; 0x74
 800bf2a:	785b      	ldrb	r3, [r3, #1]
 800bf2c:	3001      	adds	r0, #1
 800bf2e:	2b30      	cmp	r3, #48	; 0x30
 800bf30:	d0f8      	beq.n	800bf24 <_strtod_l+0x1f4>
 800bf32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800bf36:	2a08      	cmp	r2, #8
 800bf38:	f200 84db 	bhi.w	800c8f2 <_strtod_l+0xbc2>
 800bf3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bf3e:	9007      	str	r0, [sp, #28]
 800bf40:	2000      	movs	r0, #0
 800bf42:	920a      	str	r2, [sp, #40]	; 0x28
 800bf44:	4605      	mov	r5, r0
 800bf46:	3b30      	subs	r3, #48	; 0x30
 800bf48:	f100 0201 	add.w	r2, r0, #1
 800bf4c:	d014      	beq.n	800bf78 <_strtod_l+0x248>
 800bf4e:	9907      	ldr	r1, [sp, #28]
 800bf50:	4411      	add	r1, r2
 800bf52:	9107      	str	r1, [sp, #28]
 800bf54:	462a      	mov	r2, r5
 800bf56:	eb00 0e05 	add.w	lr, r0, r5
 800bf5a:	210a      	movs	r1, #10
 800bf5c:	4572      	cmp	r2, lr
 800bf5e:	d113      	bne.n	800bf88 <_strtod_l+0x258>
 800bf60:	182a      	adds	r2, r5, r0
 800bf62:	2a08      	cmp	r2, #8
 800bf64:	f105 0501 	add.w	r5, r5, #1
 800bf68:	4405      	add	r5, r0
 800bf6a:	dc1c      	bgt.n	800bfa6 <_strtod_l+0x276>
 800bf6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf6e:	220a      	movs	r2, #10
 800bf70:	fb02 3301 	mla	r3, r2, r1, r3
 800bf74:	9309      	str	r3, [sp, #36]	; 0x24
 800bf76:	2200      	movs	r2, #0
 800bf78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bf7a:	1c59      	adds	r1, r3, #1
 800bf7c:	911d      	str	r1, [sp, #116]	; 0x74
 800bf7e:	785b      	ldrb	r3, [r3, #1]
 800bf80:	4610      	mov	r0, r2
 800bf82:	e7c9      	b.n	800bf18 <_strtod_l+0x1e8>
 800bf84:	4638      	mov	r0, r7
 800bf86:	e7d2      	b.n	800bf2e <_strtod_l+0x1fe>
 800bf88:	2a08      	cmp	r2, #8
 800bf8a:	dc04      	bgt.n	800bf96 <_strtod_l+0x266>
 800bf8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800bf8e:	434e      	muls	r6, r1
 800bf90:	9609      	str	r6, [sp, #36]	; 0x24
 800bf92:	3201      	adds	r2, #1
 800bf94:	e7e2      	b.n	800bf5c <_strtod_l+0x22c>
 800bf96:	f102 0c01 	add.w	ip, r2, #1
 800bf9a:	f1bc 0f10 	cmp.w	ip, #16
 800bf9e:	bfd8      	it	le
 800bfa0:	fb01 f909 	mulle.w	r9, r1, r9
 800bfa4:	e7f5      	b.n	800bf92 <_strtod_l+0x262>
 800bfa6:	2d10      	cmp	r5, #16
 800bfa8:	bfdc      	itt	le
 800bfaa:	220a      	movle	r2, #10
 800bfac:	fb02 3909 	mlale	r9, r2, r9, r3
 800bfb0:	e7e1      	b.n	800bf76 <_strtod_l+0x246>
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	9307      	str	r3, [sp, #28]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	e77c      	b.n	800beb4 <_strtod_l+0x184>
 800bfba:	f04f 0c00 	mov.w	ip, #0
 800bfbe:	f108 0302 	add.w	r3, r8, #2
 800bfc2:	931d      	str	r3, [sp, #116]	; 0x74
 800bfc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800bfc8:	e785      	b.n	800bed6 <_strtod_l+0x1a6>
 800bfca:	f04f 0c01 	mov.w	ip, #1
 800bfce:	e7f6      	b.n	800bfbe <_strtod_l+0x28e>
 800bfd0:	0800fc48 	.word	0x0800fc48
 800bfd4:	0800f9f8 	.word	0x0800f9f8
 800bfd8:	7ff00000 	.word	0x7ff00000
 800bfdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bfde:	1c59      	adds	r1, r3, #1
 800bfe0:	911d      	str	r1, [sp, #116]	; 0x74
 800bfe2:	785b      	ldrb	r3, [r3, #1]
 800bfe4:	2b30      	cmp	r3, #48	; 0x30
 800bfe6:	d0f9      	beq.n	800bfdc <_strtod_l+0x2ac>
 800bfe8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800bfec:	2908      	cmp	r1, #8
 800bfee:	f63f af79 	bhi.w	800bee4 <_strtod_l+0x1b4>
 800bff2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bff6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bff8:	9308      	str	r3, [sp, #32]
 800bffa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bffc:	1c59      	adds	r1, r3, #1
 800bffe:	911d      	str	r1, [sp, #116]	; 0x74
 800c000:	785b      	ldrb	r3, [r3, #1]
 800c002:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c006:	2e09      	cmp	r6, #9
 800c008:	d937      	bls.n	800c07a <_strtod_l+0x34a>
 800c00a:	9e08      	ldr	r6, [sp, #32]
 800c00c:	1b89      	subs	r1, r1, r6
 800c00e:	2908      	cmp	r1, #8
 800c010:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c014:	dc02      	bgt.n	800c01c <_strtod_l+0x2ec>
 800c016:	4576      	cmp	r6, lr
 800c018:	bfa8      	it	ge
 800c01a:	4676      	movge	r6, lr
 800c01c:	f1bc 0f00 	cmp.w	ip, #0
 800c020:	d000      	beq.n	800c024 <_strtod_l+0x2f4>
 800c022:	4276      	negs	r6, r6
 800c024:	2d00      	cmp	r5, #0
 800c026:	d14f      	bne.n	800c0c8 <_strtod_l+0x398>
 800c028:	9904      	ldr	r1, [sp, #16]
 800c02a:	4301      	orrs	r1, r0
 800c02c:	f47f aec2 	bne.w	800bdb4 <_strtod_l+0x84>
 800c030:	2a00      	cmp	r2, #0
 800c032:	f47f aedb 	bne.w	800bdec <_strtod_l+0xbc>
 800c036:	2b69      	cmp	r3, #105	; 0x69
 800c038:	d027      	beq.n	800c08a <_strtod_l+0x35a>
 800c03a:	dc24      	bgt.n	800c086 <_strtod_l+0x356>
 800c03c:	2b49      	cmp	r3, #73	; 0x49
 800c03e:	d024      	beq.n	800c08a <_strtod_l+0x35a>
 800c040:	2b4e      	cmp	r3, #78	; 0x4e
 800c042:	f47f aed3 	bne.w	800bdec <_strtod_l+0xbc>
 800c046:	499e      	ldr	r1, [pc, #632]	; (800c2c0 <_strtod_l+0x590>)
 800c048:	a81d      	add	r0, sp, #116	; 0x74
 800c04a:	f001 fe41 	bl	800dcd0 <__match>
 800c04e:	2800      	cmp	r0, #0
 800c050:	f43f aecc 	beq.w	800bdec <_strtod_l+0xbc>
 800c054:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	2b28      	cmp	r3, #40	; 0x28
 800c05a:	d12d      	bne.n	800c0b8 <_strtod_l+0x388>
 800c05c:	4999      	ldr	r1, [pc, #612]	; (800c2c4 <_strtod_l+0x594>)
 800c05e:	aa20      	add	r2, sp, #128	; 0x80
 800c060:	a81d      	add	r0, sp, #116	; 0x74
 800c062:	f001 fe49 	bl	800dcf8 <__hexnan>
 800c066:	2805      	cmp	r0, #5
 800c068:	d126      	bne.n	800c0b8 <_strtod_l+0x388>
 800c06a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c06c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800c070:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c074:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c078:	e69c      	b.n	800bdb4 <_strtod_l+0x84>
 800c07a:	210a      	movs	r1, #10
 800c07c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800c080:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c084:	e7b9      	b.n	800bffa <_strtod_l+0x2ca>
 800c086:	2b6e      	cmp	r3, #110	; 0x6e
 800c088:	e7db      	b.n	800c042 <_strtod_l+0x312>
 800c08a:	498f      	ldr	r1, [pc, #572]	; (800c2c8 <_strtod_l+0x598>)
 800c08c:	a81d      	add	r0, sp, #116	; 0x74
 800c08e:	f001 fe1f 	bl	800dcd0 <__match>
 800c092:	2800      	cmp	r0, #0
 800c094:	f43f aeaa 	beq.w	800bdec <_strtod_l+0xbc>
 800c098:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c09a:	498c      	ldr	r1, [pc, #560]	; (800c2cc <_strtod_l+0x59c>)
 800c09c:	3b01      	subs	r3, #1
 800c09e:	a81d      	add	r0, sp, #116	; 0x74
 800c0a0:	931d      	str	r3, [sp, #116]	; 0x74
 800c0a2:	f001 fe15 	bl	800dcd0 <__match>
 800c0a6:	b910      	cbnz	r0, 800c0ae <_strtod_l+0x37e>
 800c0a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	931d      	str	r3, [sp, #116]	; 0x74
 800c0ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800c2dc <_strtod_l+0x5ac>
 800c0b2:	f04f 0a00 	mov.w	sl, #0
 800c0b6:	e67d      	b.n	800bdb4 <_strtod_l+0x84>
 800c0b8:	4885      	ldr	r0, [pc, #532]	; (800c2d0 <_strtod_l+0x5a0>)
 800c0ba:	f002 fda9 	bl	800ec10 <nan>
 800c0be:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c0c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c0c6:	e675      	b.n	800bdb4 <_strtod_l+0x84>
 800c0c8:	9b07      	ldr	r3, [sp, #28]
 800c0ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0cc:	1af3      	subs	r3, r6, r3
 800c0ce:	2f00      	cmp	r7, #0
 800c0d0:	bf08      	it	eq
 800c0d2:	462f      	moveq	r7, r5
 800c0d4:	2d10      	cmp	r5, #16
 800c0d6:	9308      	str	r3, [sp, #32]
 800c0d8:	46a8      	mov	r8, r5
 800c0da:	bfa8      	it	ge
 800c0dc:	f04f 0810 	movge.w	r8, #16
 800c0e0:	f7f4 fa28 	bl	8000534 <__aeabi_ui2d>
 800c0e4:	2d09      	cmp	r5, #9
 800c0e6:	4682      	mov	sl, r0
 800c0e8:	468b      	mov	fp, r1
 800c0ea:	dd13      	ble.n	800c114 <_strtod_l+0x3e4>
 800c0ec:	4b79      	ldr	r3, [pc, #484]	; (800c2d4 <_strtod_l+0x5a4>)
 800c0ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c0f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c0f6:	f7f4 fa97 	bl	8000628 <__aeabi_dmul>
 800c0fa:	4682      	mov	sl, r0
 800c0fc:	4648      	mov	r0, r9
 800c0fe:	468b      	mov	fp, r1
 800c100:	f7f4 fa18 	bl	8000534 <__aeabi_ui2d>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	4650      	mov	r0, sl
 800c10a:	4659      	mov	r1, fp
 800c10c:	f7f4 f8d6 	bl	80002bc <__adddf3>
 800c110:	4682      	mov	sl, r0
 800c112:	468b      	mov	fp, r1
 800c114:	2d0f      	cmp	r5, #15
 800c116:	dc38      	bgt.n	800c18a <_strtod_l+0x45a>
 800c118:	9b08      	ldr	r3, [sp, #32]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f43f ae4a 	beq.w	800bdb4 <_strtod_l+0x84>
 800c120:	dd24      	ble.n	800c16c <_strtod_l+0x43c>
 800c122:	2b16      	cmp	r3, #22
 800c124:	dc0b      	bgt.n	800c13e <_strtod_l+0x40e>
 800c126:	4d6b      	ldr	r5, [pc, #428]	; (800c2d4 <_strtod_l+0x5a4>)
 800c128:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800c12c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800c130:	4652      	mov	r2, sl
 800c132:	465b      	mov	r3, fp
 800c134:	f7f4 fa78 	bl	8000628 <__aeabi_dmul>
 800c138:	4682      	mov	sl, r0
 800c13a:	468b      	mov	fp, r1
 800c13c:	e63a      	b.n	800bdb4 <_strtod_l+0x84>
 800c13e:	9a08      	ldr	r2, [sp, #32]
 800c140:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c144:	4293      	cmp	r3, r2
 800c146:	db20      	blt.n	800c18a <_strtod_l+0x45a>
 800c148:	4c62      	ldr	r4, [pc, #392]	; (800c2d4 <_strtod_l+0x5a4>)
 800c14a:	f1c5 050f 	rsb	r5, r5, #15
 800c14e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c152:	4652      	mov	r2, sl
 800c154:	465b      	mov	r3, fp
 800c156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c15a:	f7f4 fa65 	bl	8000628 <__aeabi_dmul>
 800c15e:	9b08      	ldr	r3, [sp, #32]
 800c160:	1b5d      	subs	r5, r3, r5
 800c162:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c166:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c16a:	e7e3      	b.n	800c134 <_strtod_l+0x404>
 800c16c:	9b08      	ldr	r3, [sp, #32]
 800c16e:	3316      	adds	r3, #22
 800c170:	db0b      	blt.n	800c18a <_strtod_l+0x45a>
 800c172:	9b07      	ldr	r3, [sp, #28]
 800c174:	4a57      	ldr	r2, [pc, #348]	; (800c2d4 <_strtod_l+0x5a4>)
 800c176:	1b9e      	subs	r6, r3, r6
 800c178:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800c17c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c180:	4650      	mov	r0, sl
 800c182:	4659      	mov	r1, fp
 800c184:	f7f4 fb7a 	bl	800087c <__aeabi_ddiv>
 800c188:	e7d6      	b.n	800c138 <_strtod_l+0x408>
 800c18a:	9b08      	ldr	r3, [sp, #32]
 800c18c:	eba5 0808 	sub.w	r8, r5, r8
 800c190:	4498      	add	r8, r3
 800c192:	f1b8 0f00 	cmp.w	r8, #0
 800c196:	dd71      	ble.n	800c27c <_strtod_l+0x54c>
 800c198:	f018 030f 	ands.w	r3, r8, #15
 800c19c:	d00a      	beq.n	800c1b4 <_strtod_l+0x484>
 800c19e:	494d      	ldr	r1, [pc, #308]	; (800c2d4 <_strtod_l+0x5a4>)
 800c1a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1ac:	f7f4 fa3c 	bl	8000628 <__aeabi_dmul>
 800c1b0:	4682      	mov	sl, r0
 800c1b2:	468b      	mov	fp, r1
 800c1b4:	f038 080f 	bics.w	r8, r8, #15
 800c1b8:	d04d      	beq.n	800c256 <_strtod_l+0x526>
 800c1ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c1be:	dd22      	ble.n	800c206 <_strtod_l+0x4d6>
 800c1c0:	2500      	movs	r5, #0
 800c1c2:	462e      	mov	r6, r5
 800c1c4:	9509      	str	r5, [sp, #36]	; 0x24
 800c1c6:	9507      	str	r5, [sp, #28]
 800c1c8:	2322      	movs	r3, #34	; 0x22
 800c1ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 800c2dc <_strtod_l+0x5ac>
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	f04f 0a00 	mov.w	sl, #0
 800c1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f43f adec 	beq.w	800bdb4 <_strtod_l+0x84>
 800c1dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c1de:	4620      	mov	r0, r4
 800c1e0:	f001 fe84 	bl	800deec <_Bfree>
 800c1e4:	9907      	ldr	r1, [sp, #28]
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	f001 fe80 	bl	800deec <_Bfree>
 800c1ec:	4631      	mov	r1, r6
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	f001 fe7c 	bl	800deec <_Bfree>
 800c1f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	f001 fe78 	bl	800deec <_Bfree>
 800c1fc:	4629      	mov	r1, r5
 800c1fe:	4620      	mov	r0, r4
 800c200:	f001 fe74 	bl	800deec <_Bfree>
 800c204:	e5d6      	b.n	800bdb4 <_strtod_l+0x84>
 800c206:	2300      	movs	r3, #0
 800c208:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c20c:	4650      	mov	r0, sl
 800c20e:	4659      	mov	r1, fp
 800c210:	4699      	mov	r9, r3
 800c212:	f1b8 0f01 	cmp.w	r8, #1
 800c216:	dc21      	bgt.n	800c25c <_strtod_l+0x52c>
 800c218:	b10b      	cbz	r3, 800c21e <_strtod_l+0x4ee>
 800c21a:	4682      	mov	sl, r0
 800c21c:	468b      	mov	fp, r1
 800c21e:	4b2e      	ldr	r3, [pc, #184]	; (800c2d8 <_strtod_l+0x5a8>)
 800c220:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c224:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c228:	4652      	mov	r2, sl
 800c22a:	465b      	mov	r3, fp
 800c22c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c230:	f7f4 f9fa 	bl	8000628 <__aeabi_dmul>
 800c234:	4b29      	ldr	r3, [pc, #164]	; (800c2dc <_strtod_l+0x5ac>)
 800c236:	460a      	mov	r2, r1
 800c238:	400b      	ands	r3, r1
 800c23a:	4929      	ldr	r1, [pc, #164]	; (800c2e0 <_strtod_l+0x5b0>)
 800c23c:	428b      	cmp	r3, r1
 800c23e:	4682      	mov	sl, r0
 800c240:	d8be      	bhi.n	800c1c0 <_strtod_l+0x490>
 800c242:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c246:	428b      	cmp	r3, r1
 800c248:	bf86      	itte	hi
 800c24a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800c2e4 <_strtod_l+0x5b4>
 800c24e:	f04f 3aff 	movhi.w	sl, #4294967295
 800c252:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c256:	2300      	movs	r3, #0
 800c258:	9304      	str	r3, [sp, #16]
 800c25a:	e081      	b.n	800c360 <_strtod_l+0x630>
 800c25c:	f018 0f01 	tst.w	r8, #1
 800c260:	d007      	beq.n	800c272 <_strtod_l+0x542>
 800c262:	4b1d      	ldr	r3, [pc, #116]	; (800c2d8 <_strtod_l+0x5a8>)
 800c264:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800c268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26c:	f7f4 f9dc 	bl	8000628 <__aeabi_dmul>
 800c270:	2301      	movs	r3, #1
 800c272:	f109 0901 	add.w	r9, r9, #1
 800c276:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c27a:	e7ca      	b.n	800c212 <_strtod_l+0x4e2>
 800c27c:	d0eb      	beq.n	800c256 <_strtod_l+0x526>
 800c27e:	f1c8 0800 	rsb	r8, r8, #0
 800c282:	f018 020f 	ands.w	r2, r8, #15
 800c286:	d00a      	beq.n	800c29e <_strtod_l+0x56e>
 800c288:	4b12      	ldr	r3, [pc, #72]	; (800c2d4 <_strtod_l+0x5a4>)
 800c28a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c28e:	4650      	mov	r0, sl
 800c290:	4659      	mov	r1, fp
 800c292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c296:	f7f4 faf1 	bl	800087c <__aeabi_ddiv>
 800c29a:	4682      	mov	sl, r0
 800c29c:	468b      	mov	fp, r1
 800c29e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c2a2:	d0d8      	beq.n	800c256 <_strtod_l+0x526>
 800c2a4:	f1b8 0f1f 	cmp.w	r8, #31
 800c2a8:	dd1e      	ble.n	800c2e8 <_strtod_l+0x5b8>
 800c2aa:	2500      	movs	r5, #0
 800c2ac:	462e      	mov	r6, r5
 800c2ae:	9509      	str	r5, [sp, #36]	; 0x24
 800c2b0:	9507      	str	r5, [sp, #28]
 800c2b2:	2322      	movs	r3, #34	; 0x22
 800c2b4:	f04f 0a00 	mov.w	sl, #0
 800c2b8:	f04f 0b00 	mov.w	fp, #0
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	e789      	b.n	800c1d4 <_strtod_l+0x4a4>
 800c2c0:	0800f9c9 	.word	0x0800f9c9
 800c2c4:	0800fa0c 	.word	0x0800fa0c
 800c2c8:	0800f9c1 	.word	0x0800f9c1
 800c2cc:	0800fb4c 	.word	0x0800fb4c
 800c2d0:	0800fe08 	.word	0x0800fe08
 800c2d4:	0800fce8 	.word	0x0800fce8
 800c2d8:	0800fcc0 	.word	0x0800fcc0
 800c2dc:	7ff00000 	.word	0x7ff00000
 800c2e0:	7ca00000 	.word	0x7ca00000
 800c2e4:	7fefffff 	.word	0x7fefffff
 800c2e8:	f018 0310 	ands.w	r3, r8, #16
 800c2ec:	bf18      	it	ne
 800c2ee:	236a      	movne	r3, #106	; 0x6a
 800c2f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800c6a8 <_strtod_l+0x978>
 800c2f4:	9304      	str	r3, [sp, #16]
 800c2f6:	4650      	mov	r0, sl
 800c2f8:	4659      	mov	r1, fp
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	f018 0f01 	tst.w	r8, #1
 800c300:	d004      	beq.n	800c30c <_strtod_l+0x5dc>
 800c302:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c306:	f7f4 f98f 	bl	8000628 <__aeabi_dmul>
 800c30a:	2301      	movs	r3, #1
 800c30c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c310:	f109 0908 	add.w	r9, r9, #8
 800c314:	d1f2      	bne.n	800c2fc <_strtod_l+0x5cc>
 800c316:	b10b      	cbz	r3, 800c31c <_strtod_l+0x5ec>
 800c318:	4682      	mov	sl, r0
 800c31a:	468b      	mov	fp, r1
 800c31c:	9b04      	ldr	r3, [sp, #16]
 800c31e:	b1bb      	cbz	r3, 800c350 <_strtod_l+0x620>
 800c320:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c324:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c328:	2b00      	cmp	r3, #0
 800c32a:	4659      	mov	r1, fp
 800c32c:	dd10      	ble.n	800c350 <_strtod_l+0x620>
 800c32e:	2b1f      	cmp	r3, #31
 800c330:	f340 8128 	ble.w	800c584 <_strtod_l+0x854>
 800c334:	2b34      	cmp	r3, #52	; 0x34
 800c336:	bfde      	ittt	le
 800c338:	3b20      	suble	r3, #32
 800c33a:	f04f 32ff 	movle.w	r2, #4294967295
 800c33e:	fa02 f303 	lslle.w	r3, r2, r3
 800c342:	f04f 0a00 	mov.w	sl, #0
 800c346:	bfcc      	ite	gt
 800c348:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c34c:	ea03 0b01 	andle.w	fp, r3, r1
 800c350:	2200      	movs	r2, #0
 800c352:	2300      	movs	r3, #0
 800c354:	4650      	mov	r0, sl
 800c356:	4659      	mov	r1, fp
 800c358:	f7f4 fbce 	bl	8000af8 <__aeabi_dcmpeq>
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d1a4      	bne.n	800c2aa <_strtod_l+0x57a>
 800c360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c362:	9300      	str	r3, [sp, #0]
 800c364:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c366:	462b      	mov	r3, r5
 800c368:	463a      	mov	r2, r7
 800c36a:	4620      	mov	r0, r4
 800c36c:	f001 fe2a 	bl	800dfc4 <__s2b>
 800c370:	9009      	str	r0, [sp, #36]	; 0x24
 800c372:	2800      	cmp	r0, #0
 800c374:	f43f af24 	beq.w	800c1c0 <_strtod_l+0x490>
 800c378:	9b07      	ldr	r3, [sp, #28]
 800c37a:	1b9e      	subs	r6, r3, r6
 800c37c:	9b08      	ldr	r3, [sp, #32]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	bfb4      	ite	lt
 800c382:	4633      	movlt	r3, r6
 800c384:	2300      	movge	r3, #0
 800c386:	9310      	str	r3, [sp, #64]	; 0x40
 800c388:	9b08      	ldr	r3, [sp, #32]
 800c38a:	2500      	movs	r5, #0
 800c38c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c390:	9318      	str	r3, [sp, #96]	; 0x60
 800c392:	462e      	mov	r6, r5
 800c394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c396:	4620      	mov	r0, r4
 800c398:	6859      	ldr	r1, [r3, #4]
 800c39a:	f001 fd67 	bl	800de6c <_Balloc>
 800c39e:	9007      	str	r0, [sp, #28]
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	f43f af11 	beq.w	800c1c8 <_strtod_l+0x498>
 800c3a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a8:	691a      	ldr	r2, [r3, #16]
 800c3aa:	3202      	adds	r2, #2
 800c3ac:	f103 010c 	add.w	r1, r3, #12
 800c3b0:	0092      	lsls	r2, r2, #2
 800c3b2:	300c      	adds	r0, #12
 800c3b4:	f7fe fdd4 	bl	800af60 <memcpy>
 800c3b8:	ec4b ab10 	vmov	d0, sl, fp
 800c3bc:	aa20      	add	r2, sp, #128	; 0x80
 800c3be:	a91f      	add	r1, sp, #124	; 0x7c
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800c3c6:	f002 f939 	bl	800e63c <__d2b>
 800c3ca:	901e      	str	r0, [sp, #120]	; 0x78
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	f43f aefb 	beq.w	800c1c8 <_strtod_l+0x498>
 800c3d2:	2101      	movs	r1, #1
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	f001 fe8f 	bl	800e0f8 <__i2b>
 800c3da:	4606      	mov	r6, r0
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	f43f aef3 	beq.w	800c1c8 <_strtod_l+0x498>
 800c3e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c3e4:	9904      	ldr	r1, [sp, #16]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	bfab      	itete	ge
 800c3ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800c3ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800c3ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800c3f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800c3f4:	bfac      	ite	ge
 800c3f6:	eb03 0902 	addge.w	r9, r3, r2
 800c3fa:	1ad7      	sublt	r7, r2, r3
 800c3fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c3fe:	eba3 0801 	sub.w	r8, r3, r1
 800c402:	4490      	add	r8, r2
 800c404:	4ba3      	ldr	r3, [pc, #652]	; (800c694 <_strtod_l+0x964>)
 800c406:	f108 38ff 	add.w	r8, r8, #4294967295
 800c40a:	4598      	cmp	r8, r3
 800c40c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c410:	f280 80cc 	bge.w	800c5ac <_strtod_l+0x87c>
 800c414:	eba3 0308 	sub.w	r3, r3, r8
 800c418:	2b1f      	cmp	r3, #31
 800c41a:	eba2 0203 	sub.w	r2, r2, r3
 800c41e:	f04f 0101 	mov.w	r1, #1
 800c422:	f300 80b6 	bgt.w	800c592 <_strtod_l+0x862>
 800c426:	fa01 f303 	lsl.w	r3, r1, r3
 800c42a:	9311      	str	r3, [sp, #68]	; 0x44
 800c42c:	2300      	movs	r3, #0
 800c42e:	930c      	str	r3, [sp, #48]	; 0x30
 800c430:	eb09 0802 	add.w	r8, r9, r2
 800c434:	9b04      	ldr	r3, [sp, #16]
 800c436:	45c1      	cmp	r9, r8
 800c438:	4417      	add	r7, r2
 800c43a:	441f      	add	r7, r3
 800c43c:	464b      	mov	r3, r9
 800c43e:	bfa8      	it	ge
 800c440:	4643      	movge	r3, r8
 800c442:	42bb      	cmp	r3, r7
 800c444:	bfa8      	it	ge
 800c446:	463b      	movge	r3, r7
 800c448:	2b00      	cmp	r3, #0
 800c44a:	bfc2      	ittt	gt
 800c44c:	eba8 0803 	subgt.w	r8, r8, r3
 800c450:	1aff      	subgt	r7, r7, r3
 800c452:	eba9 0903 	subgt.w	r9, r9, r3
 800c456:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c458:	2b00      	cmp	r3, #0
 800c45a:	dd17      	ble.n	800c48c <_strtod_l+0x75c>
 800c45c:	4631      	mov	r1, r6
 800c45e:	461a      	mov	r2, r3
 800c460:	4620      	mov	r0, r4
 800c462:	f001 ff05 	bl	800e270 <__pow5mult>
 800c466:	4606      	mov	r6, r0
 800c468:	2800      	cmp	r0, #0
 800c46a:	f43f aead 	beq.w	800c1c8 <_strtod_l+0x498>
 800c46e:	4601      	mov	r1, r0
 800c470:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c472:	4620      	mov	r0, r4
 800c474:	f001 fe56 	bl	800e124 <__multiply>
 800c478:	900f      	str	r0, [sp, #60]	; 0x3c
 800c47a:	2800      	cmp	r0, #0
 800c47c:	f43f aea4 	beq.w	800c1c8 <_strtod_l+0x498>
 800c480:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c482:	4620      	mov	r0, r4
 800c484:	f001 fd32 	bl	800deec <_Bfree>
 800c488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c48a:	931e      	str	r3, [sp, #120]	; 0x78
 800c48c:	f1b8 0f00 	cmp.w	r8, #0
 800c490:	f300 8091 	bgt.w	800c5b6 <_strtod_l+0x886>
 800c494:	9b08      	ldr	r3, [sp, #32]
 800c496:	2b00      	cmp	r3, #0
 800c498:	dd08      	ble.n	800c4ac <_strtod_l+0x77c>
 800c49a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c49c:	9907      	ldr	r1, [sp, #28]
 800c49e:	4620      	mov	r0, r4
 800c4a0:	f001 fee6 	bl	800e270 <__pow5mult>
 800c4a4:	9007      	str	r0, [sp, #28]
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f43f ae8e 	beq.w	800c1c8 <_strtod_l+0x498>
 800c4ac:	2f00      	cmp	r7, #0
 800c4ae:	dd08      	ble.n	800c4c2 <_strtod_l+0x792>
 800c4b0:	9907      	ldr	r1, [sp, #28]
 800c4b2:	463a      	mov	r2, r7
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	f001 ff35 	bl	800e324 <__lshift>
 800c4ba:	9007      	str	r0, [sp, #28]
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	f43f ae83 	beq.w	800c1c8 <_strtod_l+0x498>
 800c4c2:	f1b9 0f00 	cmp.w	r9, #0
 800c4c6:	dd08      	ble.n	800c4da <_strtod_l+0x7aa>
 800c4c8:	4631      	mov	r1, r6
 800c4ca:	464a      	mov	r2, r9
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f001 ff29 	bl	800e324 <__lshift>
 800c4d2:	4606      	mov	r6, r0
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	f43f ae77 	beq.w	800c1c8 <_strtod_l+0x498>
 800c4da:	9a07      	ldr	r2, [sp, #28]
 800c4dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c4de:	4620      	mov	r0, r4
 800c4e0:	f001 ffa8 	bl	800e434 <__mdiff>
 800c4e4:	4605      	mov	r5, r0
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f43f ae6e 	beq.w	800c1c8 <_strtod_l+0x498>
 800c4ec:	68c3      	ldr	r3, [r0, #12]
 800c4ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	60c3      	str	r3, [r0, #12]
 800c4f4:	4631      	mov	r1, r6
 800c4f6:	f001 ff81 	bl	800e3fc <__mcmp>
 800c4fa:	2800      	cmp	r0, #0
 800c4fc:	da65      	bge.n	800c5ca <_strtod_l+0x89a>
 800c4fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c500:	ea53 030a 	orrs.w	r3, r3, sl
 800c504:	f040 8087 	bne.w	800c616 <_strtod_l+0x8e6>
 800c508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f040 8082 	bne.w	800c616 <_strtod_l+0x8e6>
 800c512:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c516:	0d1b      	lsrs	r3, r3, #20
 800c518:	051b      	lsls	r3, r3, #20
 800c51a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c51e:	d97a      	bls.n	800c616 <_strtod_l+0x8e6>
 800c520:	696b      	ldr	r3, [r5, #20]
 800c522:	b913      	cbnz	r3, 800c52a <_strtod_l+0x7fa>
 800c524:	692b      	ldr	r3, [r5, #16]
 800c526:	2b01      	cmp	r3, #1
 800c528:	dd75      	ble.n	800c616 <_strtod_l+0x8e6>
 800c52a:	4629      	mov	r1, r5
 800c52c:	2201      	movs	r2, #1
 800c52e:	4620      	mov	r0, r4
 800c530:	f001 fef8 	bl	800e324 <__lshift>
 800c534:	4631      	mov	r1, r6
 800c536:	4605      	mov	r5, r0
 800c538:	f001 ff60 	bl	800e3fc <__mcmp>
 800c53c:	2800      	cmp	r0, #0
 800c53e:	dd6a      	ble.n	800c616 <_strtod_l+0x8e6>
 800c540:	9904      	ldr	r1, [sp, #16]
 800c542:	4a55      	ldr	r2, [pc, #340]	; (800c698 <_strtod_l+0x968>)
 800c544:	465b      	mov	r3, fp
 800c546:	2900      	cmp	r1, #0
 800c548:	f000 8085 	beq.w	800c656 <_strtod_l+0x926>
 800c54c:	ea02 010b 	and.w	r1, r2, fp
 800c550:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c554:	dc7f      	bgt.n	800c656 <_strtod_l+0x926>
 800c556:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c55a:	f77f aeaa 	ble.w	800c2b2 <_strtod_l+0x582>
 800c55e:	4a4f      	ldr	r2, [pc, #316]	; (800c69c <_strtod_l+0x96c>)
 800c560:	2300      	movs	r3, #0
 800c562:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800c566:	4650      	mov	r0, sl
 800c568:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800c56c:	4659      	mov	r1, fp
 800c56e:	f7f4 f85b 	bl	8000628 <__aeabi_dmul>
 800c572:	460b      	mov	r3, r1
 800c574:	4303      	orrs	r3, r0
 800c576:	bf08      	it	eq
 800c578:	2322      	moveq	r3, #34	; 0x22
 800c57a:	4682      	mov	sl, r0
 800c57c:	468b      	mov	fp, r1
 800c57e:	bf08      	it	eq
 800c580:	6023      	streq	r3, [r4, #0]
 800c582:	e62b      	b.n	800c1dc <_strtod_l+0x4ac>
 800c584:	f04f 32ff 	mov.w	r2, #4294967295
 800c588:	fa02 f303 	lsl.w	r3, r2, r3
 800c58c:	ea03 0a0a 	and.w	sl, r3, sl
 800c590:	e6de      	b.n	800c350 <_strtod_l+0x620>
 800c592:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c596:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c59a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c59e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c5a2:	fa01 f308 	lsl.w	r3, r1, r8
 800c5a6:	930c      	str	r3, [sp, #48]	; 0x30
 800c5a8:	9111      	str	r1, [sp, #68]	; 0x44
 800c5aa:	e741      	b.n	800c430 <_strtod_l+0x700>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	930c      	str	r3, [sp, #48]	; 0x30
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	9311      	str	r3, [sp, #68]	; 0x44
 800c5b4:	e73c      	b.n	800c430 <_strtod_l+0x700>
 800c5b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c5b8:	4642      	mov	r2, r8
 800c5ba:	4620      	mov	r0, r4
 800c5bc:	f001 feb2 	bl	800e324 <__lshift>
 800c5c0:	901e      	str	r0, [sp, #120]	; 0x78
 800c5c2:	2800      	cmp	r0, #0
 800c5c4:	f47f af66 	bne.w	800c494 <_strtod_l+0x764>
 800c5c8:	e5fe      	b.n	800c1c8 <_strtod_l+0x498>
 800c5ca:	465f      	mov	r7, fp
 800c5cc:	d16e      	bne.n	800c6ac <_strtod_l+0x97c>
 800c5ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c5d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5d4:	b342      	cbz	r2, 800c628 <_strtod_l+0x8f8>
 800c5d6:	4a32      	ldr	r2, [pc, #200]	; (800c6a0 <_strtod_l+0x970>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d128      	bne.n	800c62e <_strtod_l+0x8fe>
 800c5dc:	9b04      	ldr	r3, [sp, #16]
 800c5de:	4650      	mov	r0, sl
 800c5e0:	b1eb      	cbz	r3, 800c61e <_strtod_l+0x8ee>
 800c5e2:	4a2d      	ldr	r2, [pc, #180]	; (800c698 <_strtod_l+0x968>)
 800c5e4:	403a      	ands	r2, r7
 800c5e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c5ea:	f04f 31ff 	mov.w	r1, #4294967295
 800c5ee:	d819      	bhi.n	800c624 <_strtod_l+0x8f4>
 800c5f0:	0d12      	lsrs	r2, r2, #20
 800c5f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c5f6:	fa01 f303 	lsl.w	r3, r1, r3
 800c5fa:	4298      	cmp	r0, r3
 800c5fc:	d117      	bne.n	800c62e <_strtod_l+0x8fe>
 800c5fe:	4b29      	ldr	r3, [pc, #164]	; (800c6a4 <_strtod_l+0x974>)
 800c600:	429f      	cmp	r7, r3
 800c602:	d102      	bne.n	800c60a <_strtod_l+0x8da>
 800c604:	3001      	adds	r0, #1
 800c606:	f43f addf 	beq.w	800c1c8 <_strtod_l+0x498>
 800c60a:	4b23      	ldr	r3, [pc, #140]	; (800c698 <_strtod_l+0x968>)
 800c60c:	403b      	ands	r3, r7
 800c60e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c612:	f04f 0a00 	mov.w	sl, #0
 800c616:	9b04      	ldr	r3, [sp, #16]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d1a0      	bne.n	800c55e <_strtod_l+0x82e>
 800c61c:	e5de      	b.n	800c1dc <_strtod_l+0x4ac>
 800c61e:	f04f 33ff 	mov.w	r3, #4294967295
 800c622:	e7ea      	b.n	800c5fa <_strtod_l+0x8ca>
 800c624:	460b      	mov	r3, r1
 800c626:	e7e8      	b.n	800c5fa <_strtod_l+0x8ca>
 800c628:	ea53 030a 	orrs.w	r3, r3, sl
 800c62c:	d088      	beq.n	800c540 <_strtod_l+0x810>
 800c62e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c630:	b1db      	cbz	r3, 800c66a <_strtod_l+0x93a>
 800c632:	423b      	tst	r3, r7
 800c634:	d0ef      	beq.n	800c616 <_strtod_l+0x8e6>
 800c636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c638:	9a04      	ldr	r2, [sp, #16]
 800c63a:	4650      	mov	r0, sl
 800c63c:	4659      	mov	r1, fp
 800c63e:	b1c3      	cbz	r3, 800c672 <_strtod_l+0x942>
 800c640:	f7ff fb57 	bl	800bcf2 <sulp>
 800c644:	4602      	mov	r2, r0
 800c646:	460b      	mov	r3, r1
 800c648:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c64c:	f7f3 fe36 	bl	80002bc <__adddf3>
 800c650:	4682      	mov	sl, r0
 800c652:	468b      	mov	fp, r1
 800c654:	e7df      	b.n	800c616 <_strtod_l+0x8e6>
 800c656:	4013      	ands	r3, r2
 800c658:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c65c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c660:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c664:	f04f 3aff 	mov.w	sl, #4294967295
 800c668:	e7d5      	b.n	800c616 <_strtod_l+0x8e6>
 800c66a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c66c:	ea13 0f0a 	tst.w	r3, sl
 800c670:	e7e0      	b.n	800c634 <_strtod_l+0x904>
 800c672:	f7ff fb3e 	bl	800bcf2 <sulp>
 800c676:	4602      	mov	r2, r0
 800c678:	460b      	mov	r3, r1
 800c67a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c67e:	f7f3 fe1b 	bl	80002b8 <__aeabi_dsub>
 800c682:	2200      	movs	r2, #0
 800c684:	2300      	movs	r3, #0
 800c686:	4682      	mov	sl, r0
 800c688:	468b      	mov	fp, r1
 800c68a:	f7f4 fa35 	bl	8000af8 <__aeabi_dcmpeq>
 800c68e:	2800      	cmp	r0, #0
 800c690:	d0c1      	beq.n	800c616 <_strtod_l+0x8e6>
 800c692:	e60e      	b.n	800c2b2 <_strtod_l+0x582>
 800c694:	fffffc02 	.word	0xfffffc02
 800c698:	7ff00000 	.word	0x7ff00000
 800c69c:	39500000 	.word	0x39500000
 800c6a0:	000fffff 	.word	0x000fffff
 800c6a4:	7fefffff 	.word	0x7fefffff
 800c6a8:	0800fa20 	.word	0x0800fa20
 800c6ac:	4631      	mov	r1, r6
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	f002 f820 	bl	800e6f4 <__ratio>
 800c6b4:	ec59 8b10 	vmov	r8, r9, d0
 800c6b8:	ee10 0a10 	vmov	r0, s0
 800c6bc:	2200      	movs	r2, #0
 800c6be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c6c2:	4649      	mov	r1, r9
 800c6c4:	f7f4 fa2c 	bl	8000b20 <__aeabi_dcmple>
 800c6c8:	2800      	cmp	r0, #0
 800c6ca:	d07c      	beq.n	800c7c6 <_strtod_l+0xa96>
 800c6cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d04c      	beq.n	800c76c <_strtod_l+0xa3c>
 800c6d2:	4b95      	ldr	r3, [pc, #596]	; (800c928 <_strtod_l+0xbf8>)
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800c6da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c928 <_strtod_l+0xbf8>
 800c6de:	f04f 0800 	mov.w	r8, #0
 800c6e2:	4b92      	ldr	r3, [pc, #584]	; (800c92c <_strtod_l+0xbfc>)
 800c6e4:	403b      	ands	r3, r7
 800c6e6:	9311      	str	r3, [sp, #68]	; 0x44
 800c6e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c6ea:	4b91      	ldr	r3, [pc, #580]	; (800c930 <_strtod_l+0xc00>)
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	f040 80b2 	bne.w	800c856 <_strtod_l+0xb26>
 800c6f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c6f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c6fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c6fe:	ec4b ab10 	vmov	d0, sl, fp
 800c702:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800c706:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c70a:	f001 ff1b 	bl	800e544 <__ulp>
 800c70e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c712:	ec53 2b10 	vmov	r2, r3, d0
 800c716:	f7f3 ff87 	bl	8000628 <__aeabi_dmul>
 800c71a:	4652      	mov	r2, sl
 800c71c:	465b      	mov	r3, fp
 800c71e:	f7f3 fdcd 	bl	80002bc <__adddf3>
 800c722:	460b      	mov	r3, r1
 800c724:	4981      	ldr	r1, [pc, #516]	; (800c92c <_strtod_l+0xbfc>)
 800c726:	4a83      	ldr	r2, [pc, #524]	; (800c934 <_strtod_l+0xc04>)
 800c728:	4019      	ands	r1, r3
 800c72a:	4291      	cmp	r1, r2
 800c72c:	4682      	mov	sl, r0
 800c72e:	d95e      	bls.n	800c7ee <_strtod_l+0xabe>
 800c730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c732:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c736:	4293      	cmp	r3, r2
 800c738:	d103      	bne.n	800c742 <_strtod_l+0xa12>
 800c73a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c73c:	3301      	adds	r3, #1
 800c73e:	f43f ad43 	beq.w	800c1c8 <_strtod_l+0x498>
 800c742:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800c940 <_strtod_l+0xc10>
 800c746:	f04f 3aff 	mov.w	sl, #4294967295
 800c74a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c74c:	4620      	mov	r0, r4
 800c74e:	f001 fbcd 	bl	800deec <_Bfree>
 800c752:	9907      	ldr	r1, [sp, #28]
 800c754:	4620      	mov	r0, r4
 800c756:	f001 fbc9 	bl	800deec <_Bfree>
 800c75a:	4631      	mov	r1, r6
 800c75c:	4620      	mov	r0, r4
 800c75e:	f001 fbc5 	bl	800deec <_Bfree>
 800c762:	4629      	mov	r1, r5
 800c764:	4620      	mov	r0, r4
 800c766:	f001 fbc1 	bl	800deec <_Bfree>
 800c76a:	e613      	b.n	800c394 <_strtod_l+0x664>
 800c76c:	f1ba 0f00 	cmp.w	sl, #0
 800c770:	d11b      	bne.n	800c7aa <_strtod_l+0xa7a>
 800c772:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c776:	b9f3      	cbnz	r3, 800c7b6 <_strtod_l+0xa86>
 800c778:	4b6b      	ldr	r3, [pc, #428]	; (800c928 <_strtod_l+0xbf8>)
 800c77a:	2200      	movs	r2, #0
 800c77c:	4640      	mov	r0, r8
 800c77e:	4649      	mov	r1, r9
 800c780:	f7f4 f9c4 	bl	8000b0c <__aeabi_dcmplt>
 800c784:	b9d0      	cbnz	r0, 800c7bc <_strtod_l+0xa8c>
 800c786:	4640      	mov	r0, r8
 800c788:	4649      	mov	r1, r9
 800c78a:	4b6b      	ldr	r3, [pc, #428]	; (800c938 <_strtod_l+0xc08>)
 800c78c:	2200      	movs	r2, #0
 800c78e:	f7f3 ff4b 	bl	8000628 <__aeabi_dmul>
 800c792:	4680      	mov	r8, r0
 800c794:	4689      	mov	r9, r1
 800c796:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c79a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800c79e:	931b      	str	r3, [sp, #108]	; 0x6c
 800c7a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800c7a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800c7a8:	e79b      	b.n	800c6e2 <_strtod_l+0x9b2>
 800c7aa:	f1ba 0f01 	cmp.w	sl, #1
 800c7ae:	d102      	bne.n	800c7b6 <_strtod_l+0xa86>
 800c7b0:	2f00      	cmp	r7, #0
 800c7b2:	f43f ad7e 	beq.w	800c2b2 <_strtod_l+0x582>
 800c7b6:	4b61      	ldr	r3, [pc, #388]	; (800c93c <_strtod_l+0xc0c>)
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	e78c      	b.n	800c6d6 <_strtod_l+0x9a6>
 800c7bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c938 <_strtod_l+0xc08>
 800c7c0:	f04f 0800 	mov.w	r8, #0
 800c7c4:	e7e7      	b.n	800c796 <_strtod_l+0xa66>
 800c7c6:	4b5c      	ldr	r3, [pc, #368]	; (800c938 <_strtod_l+0xc08>)
 800c7c8:	4640      	mov	r0, r8
 800c7ca:	4649      	mov	r1, r9
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	f7f3 ff2b 	bl	8000628 <__aeabi_dmul>
 800c7d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c7d4:	4680      	mov	r8, r0
 800c7d6:	4689      	mov	r9, r1
 800c7d8:	b933      	cbnz	r3, 800c7e8 <_strtod_l+0xab8>
 800c7da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7de:	9012      	str	r0, [sp, #72]	; 0x48
 800c7e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800c7e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c7e6:	e7dd      	b.n	800c7a4 <_strtod_l+0xa74>
 800c7e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800c7ec:	e7f9      	b.n	800c7e2 <_strtod_l+0xab2>
 800c7ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c7f2:	9b04      	ldr	r3, [sp, #16]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d1a8      	bne.n	800c74a <_strtod_l+0xa1a>
 800c7f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c7fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c7fe:	0d1b      	lsrs	r3, r3, #20
 800c800:	051b      	lsls	r3, r3, #20
 800c802:	429a      	cmp	r2, r3
 800c804:	d1a1      	bne.n	800c74a <_strtod_l+0xa1a>
 800c806:	4640      	mov	r0, r8
 800c808:	4649      	mov	r1, r9
 800c80a:	f7f4 fa6d 	bl	8000ce8 <__aeabi_d2lz>
 800c80e:	f7f3 fedd 	bl	80005cc <__aeabi_l2d>
 800c812:	4602      	mov	r2, r0
 800c814:	460b      	mov	r3, r1
 800c816:	4640      	mov	r0, r8
 800c818:	4649      	mov	r1, r9
 800c81a:	f7f3 fd4d 	bl	80002b8 <__aeabi_dsub>
 800c81e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c820:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c824:	ea43 030a 	orr.w	r3, r3, sl
 800c828:	4313      	orrs	r3, r2
 800c82a:	4680      	mov	r8, r0
 800c82c:	4689      	mov	r9, r1
 800c82e:	d053      	beq.n	800c8d8 <_strtod_l+0xba8>
 800c830:	a335      	add	r3, pc, #212	; (adr r3, 800c908 <_strtod_l+0xbd8>)
 800c832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c836:	f7f4 f969 	bl	8000b0c <__aeabi_dcmplt>
 800c83a:	2800      	cmp	r0, #0
 800c83c:	f47f acce 	bne.w	800c1dc <_strtod_l+0x4ac>
 800c840:	a333      	add	r3, pc, #204	; (adr r3, 800c910 <_strtod_l+0xbe0>)
 800c842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c846:	4640      	mov	r0, r8
 800c848:	4649      	mov	r1, r9
 800c84a:	f7f4 f97d 	bl	8000b48 <__aeabi_dcmpgt>
 800c84e:	2800      	cmp	r0, #0
 800c850:	f43f af7b 	beq.w	800c74a <_strtod_l+0xa1a>
 800c854:	e4c2      	b.n	800c1dc <_strtod_l+0x4ac>
 800c856:	9b04      	ldr	r3, [sp, #16]
 800c858:	b333      	cbz	r3, 800c8a8 <_strtod_l+0xb78>
 800c85a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c85c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c860:	d822      	bhi.n	800c8a8 <_strtod_l+0xb78>
 800c862:	a32d      	add	r3, pc, #180	; (adr r3, 800c918 <_strtod_l+0xbe8>)
 800c864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c868:	4640      	mov	r0, r8
 800c86a:	4649      	mov	r1, r9
 800c86c:	f7f4 f958 	bl	8000b20 <__aeabi_dcmple>
 800c870:	b1a0      	cbz	r0, 800c89c <_strtod_l+0xb6c>
 800c872:	4649      	mov	r1, r9
 800c874:	4640      	mov	r0, r8
 800c876:	f7f4 f9af 	bl	8000bd8 <__aeabi_d2uiz>
 800c87a:	2801      	cmp	r0, #1
 800c87c:	bf38      	it	cc
 800c87e:	2001      	movcc	r0, #1
 800c880:	f7f3 fe58 	bl	8000534 <__aeabi_ui2d>
 800c884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c886:	4680      	mov	r8, r0
 800c888:	4689      	mov	r9, r1
 800c88a:	bb13      	cbnz	r3, 800c8d2 <_strtod_l+0xba2>
 800c88c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c890:	9014      	str	r0, [sp, #80]	; 0x50
 800c892:	9315      	str	r3, [sp, #84]	; 0x54
 800c894:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c898:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800c89c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c89e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c8a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c8a4:	1a9b      	subs	r3, r3, r2
 800c8a6:	930d      	str	r3, [sp, #52]	; 0x34
 800c8a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c8ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800c8b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c8b4:	f001 fe46 	bl	800e544 <__ulp>
 800c8b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c8bc:	ec53 2b10 	vmov	r2, r3, d0
 800c8c0:	f7f3 feb2 	bl	8000628 <__aeabi_dmul>
 800c8c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c8c8:	f7f3 fcf8 	bl	80002bc <__adddf3>
 800c8cc:	4682      	mov	sl, r0
 800c8ce:	468b      	mov	fp, r1
 800c8d0:	e78f      	b.n	800c7f2 <_strtod_l+0xac2>
 800c8d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800c8d6:	e7dd      	b.n	800c894 <_strtod_l+0xb64>
 800c8d8:	a311      	add	r3, pc, #68	; (adr r3, 800c920 <_strtod_l+0xbf0>)
 800c8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8de:	f7f4 f915 	bl	8000b0c <__aeabi_dcmplt>
 800c8e2:	e7b4      	b.n	800c84e <_strtod_l+0xb1e>
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	930e      	str	r3, [sp, #56]	; 0x38
 800c8e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c8ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c8ec:	6013      	str	r3, [r2, #0]
 800c8ee:	f7ff ba65 	b.w	800bdbc <_strtod_l+0x8c>
 800c8f2:	2b65      	cmp	r3, #101	; 0x65
 800c8f4:	f43f ab5d 	beq.w	800bfb2 <_strtod_l+0x282>
 800c8f8:	2b45      	cmp	r3, #69	; 0x45
 800c8fa:	f43f ab5a 	beq.w	800bfb2 <_strtod_l+0x282>
 800c8fe:	2201      	movs	r2, #1
 800c900:	f7ff bb92 	b.w	800c028 <_strtod_l+0x2f8>
 800c904:	f3af 8000 	nop.w
 800c908:	94a03595 	.word	0x94a03595
 800c90c:	3fdfffff 	.word	0x3fdfffff
 800c910:	35afe535 	.word	0x35afe535
 800c914:	3fe00000 	.word	0x3fe00000
 800c918:	ffc00000 	.word	0xffc00000
 800c91c:	41dfffff 	.word	0x41dfffff
 800c920:	94a03595 	.word	0x94a03595
 800c924:	3fcfffff 	.word	0x3fcfffff
 800c928:	3ff00000 	.word	0x3ff00000
 800c92c:	7ff00000 	.word	0x7ff00000
 800c930:	7fe00000 	.word	0x7fe00000
 800c934:	7c9fffff 	.word	0x7c9fffff
 800c938:	3fe00000 	.word	0x3fe00000
 800c93c:	bff00000 	.word	0xbff00000
 800c940:	7fefffff 	.word	0x7fefffff

0800c944 <_strtod_r>:
 800c944:	4b01      	ldr	r3, [pc, #4]	; (800c94c <_strtod_r+0x8>)
 800c946:	f7ff b9f3 	b.w	800bd30 <_strtod_l>
 800c94a:	bf00      	nop
 800c94c:	200001a8 	.word	0x200001a8

0800c950 <_strtol_l.isra.0>:
 800c950:	2b01      	cmp	r3, #1
 800c952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c956:	d001      	beq.n	800c95c <_strtol_l.isra.0+0xc>
 800c958:	2b24      	cmp	r3, #36	; 0x24
 800c95a:	d906      	bls.n	800c96a <_strtol_l.isra.0+0x1a>
 800c95c:	f7fe fad6 	bl	800af0c <__errno>
 800c960:	2316      	movs	r3, #22
 800c962:	6003      	str	r3, [r0, #0]
 800c964:	2000      	movs	r0, #0
 800c966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c96a:	4f3a      	ldr	r7, [pc, #232]	; (800ca54 <_strtol_l.isra.0+0x104>)
 800c96c:	468e      	mov	lr, r1
 800c96e:	4676      	mov	r6, lr
 800c970:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800c974:	5de5      	ldrb	r5, [r4, r7]
 800c976:	f015 0508 	ands.w	r5, r5, #8
 800c97a:	d1f8      	bne.n	800c96e <_strtol_l.isra.0+0x1e>
 800c97c:	2c2d      	cmp	r4, #45	; 0x2d
 800c97e:	d134      	bne.n	800c9ea <_strtol_l.isra.0+0x9a>
 800c980:	f89e 4000 	ldrb.w	r4, [lr]
 800c984:	f04f 0801 	mov.w	r8, #1
 800c988:	f106 0e02 	add.w	lr, r6, #2
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d05c      	beq.n	800ca4a <_strtol_l.isra.0+0xfa>
 800c990:	2b10      	cmp	r3, #16
 800c992:	d10c      	bne.n	800c9ae <_strtol_l.isra.0+0x5e>
 800c994:	2c30      	cmp	r4, #48	; 0x30
 800c996:	d10a      	bne.n	800c9ae <_strtol_l.isra.0+0x5e>
 800c998:	f89e 4000 	ldrb.w	r4, [lr]
 800c99c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c9a0:	2c58      	cmp	r4, #88	; 0x58
 800c9a2:	d14d      	bne.n	800ca40 <_strtol_l.isra.0+0xf0>
 800c9a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800c9a8:	2310      	movs	r3, #16
 800c9aa:	f10e 0e02 	add.w	lr, lr, #2
 800c9ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800c9b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c9b6:	2600      	movs	r6, #0
 800c9b8:	fbbc f9f3 	udiv	r9, ip, r3
 800c9bc:	4635      	mov	r5, r6
 800c9be:	fb03 ca19 	mls	sl, r3, r9, ip
 800c9c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800c9c6:	2f09      	cmp	r7, #9
 800c9c8:	d818      	bhi.n	800c9fc <_strtol_l.isra.0+0xac>
 800c9ca:	463c      	mov	r4, r7
 800c9cc:	42a3      	cmp	r3, r4
 800c9ce:	dd24      	ble.n	800ca1a <_strtol_l.isra.0+0xca>
 800c9d0:	2e00      	cmp	r6, #0
 800c9d2:	db1f      	blt.n	800ca14 <_strtol_l.isra.0+0xc4>
 800c9d4:	45a9      	cmp	r9, r5
 800c9d6:	d31d      	bcc.n	800ca14 <_strtol_l.isra.0+0xc4>
 800c9d8:	d101      	bne.n	800c9de <_strtol_l.isra.0+0x8e>
 800c9da:	45a2      	cmp	sl, r4
 800c9dc:	db1a      	blt.n	800ca14 <_strtol_l.isra.0+0xc4>
 800c9de:	fb05 4503 	mla	r5, r5, r3, r4
 800c9e2:	2601      	movs	r6, #1
 800c9e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800c9e8:	e7eb      	b.n	800c9c2 <_strtol_l.isra.0+0x72>
 800c9ea:	2c2b      	cmp	r4, #43	; 0x2b
 800c9ec:	bf08      	it	eq
 800c9ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 800c9f2:	46a8      	mov	r8, r5
 800c9f4:	bf08      	it	eq
 800c9f6:	f106 0e02 	addeq.w	lr, r6, #2
 800c9fa:	e7c7      	b.n	800c98c <_strtol_l.isra.0+0x3c>
 800c9fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ca00:	2f19      	cmp	r7, #25
 800ca02:	d801      	bhi.n	800ca08 <_strtol_l.isra.0+0xb8>
 800ca04:	3c37      	subs	r4, #55	; 0x37
 800ca06:	e7e1      	b.n	800c9cc <_strtol_l.isra.0+0x7c>
 800ca08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ca0c:	2f19      	cmp	r7, #25
 800ca0e:	d804      	bhi.n	800ca1a <_strtol_l.isra.0+0xca>
 800ca10:	3c57      	subs	r4, #87	; 0x57
 800ca12:	e7db      	b.n	800c9cc <_strtol_l.isra.0+0x7c>
 800ca14:	f04f 36ff 	mov.w	r6, #4294967295
 800ca18:	e7e4      	b.n	800c9e4 <_strtol_l.isra.0+0x94>
 800ca1a:	2e00      	cmp	r6, #0
 800ca1c:	da05      	bge.n	800ca2a <_strtol_l.isra.0+0xda>
 800ca1e:	2322      	movs	r3, #34	; 0x22
 800ca20:	6003      	str	r3, [r0, #0]
 800ca22:	4665      	mov	r5, ip
 800ca24:	b942      	cbnz	r2, 800ca38 <_strtol_l.isra.0+0xe8>
 800ca26:	4628      	mov	r0, r5
 800ca28:	e79d      	b.n	800c966 <_strtol_l.isra.0+0x16>
 800ca2a:	f1b8 0f00 	cmp.w	r8, #0
 800ca2e:	d000      	beq.n	800ca32 <_strtol_l.isra.0+0xe2>
 800ca30:	426d      	negs	r5, r5
 800ca32:	2a00      	cmp	r2, #0
 800ca34:	d0f7      	beq.n	800ca26 <_strtol_l.isra.0+0xd6>
 800ca36:	b10e      	cbz	r6, 800ca3c <_strtol_l.isra.0+0xec>
 800ca38:	f10e 31ff 	add.w	r1, lr, #4294967295
 800ca3c:	6011      	str	r1, [r2, #0]
 800ca3e:	e7f2      	b.n	800ca26 <_strtol_l.isra.0+0xd6>
 800ca40:	2430      	movs	r4, #48	; 0x30
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d1b3      	bne.n	800c9ae <_strtol_l.isra.0+0x5e>
 800ca46:	2308      	movs	r3, #8
 800ca48:	e7b1      	b.n	800c9ae <_strtol_l.isra.0+0x5e>
 800ca4a:	2c30      	cmp	r4, #48	; 0x30
 800ca4c:	d0a4      	beq.n	800c998 <_strtol_l.isra.0+0x48>
 800ca4e:	230a      	movs	r3, #10
 800ca50:	e7ad      	b.n	800c9ae <_strtol_l.isra.0+0x5e>
 800ca52:	bf00      	nop
 800ca54:	0800fa49 	.word	0x0800fa49

0800ca58 <_strtol_r>:
 800ca58:	f7ff bf7a 	b.w	800c950 <_strtol_l.isra.0>

0800ca5c <quorem>:
 800ca5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca60:	6903      	ldr	r3, [r0, #16]
 800ca62:	690c      	ldr	r4, [r1, #16]
 800ca64:	42a3      	cmp	r3, r4
 800ca66:	4607      	mov	r7, r0
 800ca68:	f2c0 8081 	blt.w	800cb6e <quorem+0x112>
 800ca6c:	3c01      	subs	r4, #1
 800ca6e:	f101 0814 	add.w	r8, r1, #20
 800ca72:	f100 0514 	add.w	r5, r0, #20
 800ca76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca7a:	9301      	str	r3, [sp, #4]
 800ca7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ca80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca84:	3301      	adds	r3, #1
 800ca86:	429a      	cmp	r2, r3
 800ca88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ca8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ca90:	fbb2 f6f3 	udiv	r6, r2, r3
 800ca94:	d331      	bcc.n	800cafa <quorem+0x9e>
 800ca96:	f04f 0e00 	mov.w	lr, #0
 800ca9a:	4640      	mov	r0, r8
 800ca9c:	46ac      	mov	ip, r5
 800ca9e:	46f2      	mov	sl, lr
 800caa0:	f850 2b04 	ldr.w	r2, [r0], #4
 800caa4:	b293      	uxth	r3, r2
 800caa6:	fb06 e303 	mla	r3, r6, r3, lr
 800caaa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800caae:	b29b      	uxth	r3, r3
 800cab0:	ebaa 0303 	sub.w	r3, sl, r3
 800cab4:	0c12      	lsrs	r2, r2, #16
 800cab6:	f8dc a000 	ldr.w	sl, [ip]
 800caba:	fb06 e202 	mla	r2, r6, r2, lr
 800cabe:	fa13 f38a 	uxtah	r3, r3, sl
 800cac2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cac6:	fa1f fa82 	uxth.w	sl, r2
 800caca:	f8dc 2000 	ldr.w	r2, [ip]
 800cace:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800cad2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cadc:	4581      	cmp	r9, r0
 800cade:	f84c 3b04 	str.w	r3, [ip], #4
 800cae2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cae6:	d2db      	bcs.n	800caa0 <quorem+0x44>
 800cae8:	f855 300b 	ldr.w	r3, [r5, fp]
 800caec:	b92b      	cbnz	r3, 800cafa <quorem+0x9e>
 800caee:	9b01      	ldr	r3, [sp, #4]
 800caf0:	3b04      	subs	r3, #4
 800caf2:	429d      	cmp	r5, r3
 800caf4:	461a      	mov	r2, r3
 800caf6:	d32e      	bcc.n	800cb56 <quorem+0xfa>
 800caf8:	613c      	str	r4, [r7, #16]
 800cafa:	4638      	mov	r0, r7
 800cafc:	f001 fc7e 	bl	800e3fc <__mcmp>
 800cb00:	2800      	cmp	r0, #0
 800cb02:	db24      	blt.n	800cb4e <quorem+0xf2>
 800cb04:	3601      	adds	r6, #1
 800cb06:	4628      	mov	r0, r5
 800cb08:	f04f 0c00 	mov.w	ip, #0
 800cb0c:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb10:	f8d0 e000 	ldr.w	lr, [r0]
 800cb14:	b293      	uxth	r3, r2
 800cb16:	ebac 0303 	sub.w	r3, ip, r3
 800cb1a:	0c12      	lsrs	r2, r2, #16
 800cb1c:	fa13 f38e 	uxtah	r3, r3, lr
 800cb20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cb24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb2e:	45c1      	cmp	r9, r8
 800cb30:	f840 3b04 	str.w	r3, [r0], #4
 800cb34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cb38:	d2e8      	bcs.n	800cb0c <quorem+0xb0>
 800cb3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb42:	b922      	cbnz	r2, 800cb4e <quorem+0xf2>
 800cb44:	3b04      	subs	r3, #4
 800cb46:	429d      	cmp	r5, r3
 800cb48:	461a      	mov	r2, r3
 800cb4a:	d30a      	bcc.n	800cb62 <quorem+0x106>
 800cb4c:	613c      	str	r4, [r7, #16]
 800cb4e:	4630      	mov	r0, r6
 800cb50:	b003      	add	sp, #12
 800cb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb56:	6812      	ldr	r2, [r2, #0]
 800cb58:	3b04      	subs	r3, #4
 800cb5a:	2a00      	cmp	r2, #0
 800cb5c:	d1cc      	bne.n	800caf8 <quorem+0x9c>
 800cb5e:	3c01      	subs	r4, #1
 800cb60:	e7c7      	b.n	800caf2 <quorem+0x96>
 800cb62:	6812      	ldr	r2, [r2, #0]
 800cb64:	3b04      	subs	r3, #4
 800cb66:	2a00      	cmp	r2, #0
 800cb68:	d1f0      	bne.n	800cb4c <quorem+0xf0>
 800cb6a:	3c01      	subs	r4, #1
 800cb6c:	e7eb      	b.n	800cb46 <quorem+0xea>
 800cb6e:	2000      	movs	r0, #0
 800cb70:	e7ee      	b.n	800cb50 <quorem+0xf4>
 800cb72:	0000      	movs	r0, r0
 800cb74:	0000      	movs	r0, r0
	...

0800cb78 <_dtoa_r>:
 800cb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb7c:	ed2d 8b02 	vpush	{d8}
 800cb80:	ec57 6b10 	vmov	r6, r7, d0
 800cb84:	b095      	sub	sp, #84	; 0x54
 800cb86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cb88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cb8c:	9105      	str	r1, [sp, #20]
 800cb8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800cb92:	4604      	mov	r4, r0
 800cb94:	9209      	str	r2, [sp, #36]	; 0x24
 800cb96:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb98:	b975      	cbnz	r5, 800cbb8 <_dtoa_r+0x40>
 800cb9a:	2010      	movs	r0, #16
 800cb9c:	f001 f94c 	bl	800de38 <malloc>
 800cba0:	4602      	mov	r2, r0
 800cba2:	6260      	str	r0, [r4, #36]	; 0x24
 800cba4:	b920      	cbnz	r0, 800cbb0 <_dtoa_r+0x38>
 800cba6:	4bb2      	ldr	r3, [pc, #712]	; (800ce70 <_dtoa_r+0x2f8>)
 800cba8:	21ea      	movs	r1, #234	; 0xea
 800cbaa:	48b2      	ldr	r0, [pc, #712]	; (800ce74 <_dtoa_r+0x2fc>)
 800cbac:	f002 f868 	bl	800ec80 <__assert_func>
 800cbb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cbb4:	6005      	str	r5, [r0, #0]
 800cbb6:	60c5      	str	r5, [r0, #12]
 800cbb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cbba:	6819      	ldr	r1, [r3, #0]
 800cbbc:	b151      	cbz	r1, 800cbd4 <_dtoa_r+0x5c>
 800cbbe:	685a      	ldr	r2, [r3, #4]
 800cbc0:	604a      	str	r2, [r1, #4]
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	4093      	lsls	r3, r2
 800cbc6:	608b      	str	r3, [r1, #8]
 800cbc8:	4620      	mov	r0, r4
 800cbca:	f001 f98f 	bl	800deec <_Bfree>
 800cbce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	601a      	str	r2, [r3, #0]
 800cbd4:	1e3b      	subs	r3, r7, #0
 800cbd6:	bfb9      	ittee	lt
 800cbd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cbdc:	9303      	strlt	r3, [sp, #12]
 800cbde:	2300      	movge	r3, #0
 800cbe0:	f8c8 3000 	strge.w	r3, [r8]
 800cbe4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800cbe8:	4ba3      	ldr	r3, [pc, #652]	; (800ce78 <_dtoa_r+0x300>)
 800cbea:	bfbc      	itt	lt
 800cbec:	2201      	movlt	r2, #1
 800cbee:	f8c8 2000 	strlt.w	r2, [r8]
 800cbf2:	ea33 0309 	bics.w	r3, r3, r9
 800cbf6:	d11b      	bne.n	800cc30 <_dtoa_r+0xb8>
 800cbf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cbfa:	f242 730f 	movw	r3, #9999	; 0x270f
 800cbfe:	6013      	str	r3, [r2, #0]
 800cc00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc04:	4333      	orrs	r3, r6
 800cc06:	f000 857a 	beq.w	800d6fe <_dtoa_r+0xb86>
 800cc0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc0c:	b963      	cbnz	r3, 800cc28 <_dtoa_r+0xb0>
 800cc0e:	4b9b      	ldr	r3, [pc, #620]	; (800ce7c <_dtoa_r+0x304>)
 800cc10:	e024      	b.n	800cc5c <_dtoa_r+0xe4>
 800cc12:	4b9b      	ldr	r3, [pc, #620]	; (800ce80 <_dtoa_r+0x308>)
 800cc14:	9300      	str	r3, [sp, #0]
 800cc16:	3308      	adds	r3, #8
 800cc18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cc1a:	6013      	str	r3, [r2, #0]
 800cc1c:	9800      	ldr	r0, [sp, #0]
 800cc1e:	b015      	add	sp, #84	; 0x54
 800cc20:	ecbd 8b02 	vpop	{d8}
 800cc24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc28:	4b94      	ldr	r3, [pc, #592]	; (800ce7c <_dtoa_r+0x304>)
 800cc2a:	9300      	str	r3, [sp, #0]
 800cc2c:	3303      	adds	r3, #3
 800cc2e:	e7f3      	b.n	800cc18 <_dtoa_r+0xa0>
 800cc30:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc34:	2200      	movs	r2, #0
 800cc36:	ec51 0b17 	vmov	r0, r1, d7
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800cc40:	f7f3 ff5a 	bl	8000af8 <__aeabi_dcmpeq>
 800cc44:	4680      	mov	r8, r0
 800cc46:	b158      	cbz	r0, 800cc60 <_dtoa_r+0xe8>
 800cc48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	6013      	str	r3, [r2, #0]
 800cc4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	f000 8551 	beq.w	800d6f8 <_dtoa_r+0xb80>
 800cc56:	488b      	ldr	r0, [pc, #556]	; (800ce84 <_dtoa_r+0x30c>)
 800cc58:	6018      	str	r0, [r3, #0]
 800cc5a:	1e43      	subs	r3, r0, #1
 800cc5c:	9300      	str	r3, [sp, #0]
 800cc5e:	e7dd      	b.n	800cc1c <_dtoa_r+0xa4>
 800cc60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800cc64:	aa12      	add	r2, sp, #72	; 0x48
 800cc66:	a913      	add	r1, sp, #76	; 0x4c
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f001 fce7 	bl	800e63c <__d2b>
 800cc6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc72:	4683      	mov	fp, r0
 800cc74:	2d00      	cmp	r5, #0
 800cc76:	d07c      	beq.n	800cd72 <_dtoa_r+0x1fa>
 800cc78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800cc7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800cc86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cc8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cc8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cc92:	4b7d      	ldr	r3, [pc, #500]	; (800ce88 <_dtoa_r+0x310>)
 800cc94:	2200      	movs	r2, #0
 800cc96:	4630      	mov	r0, r6
 800cc98:	4639      	mov	r1, r7
 800cc9a:	f7f3 fb0d 	bl	80002b8 <__aeabi_dsub>
 800cc9e:	a36e      	add	r3, pc, #440	; (adr r3, 800ce58 <_dtoa_r+0x2e0>)
 800cca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca4:	f7f3 fcc0 	bl	8000628 <__aeabi_dmul>
 800cca8:	a36d      	add	r3, pc, #436	; (adr r3, 800ce60 <_dtoa_r+0x2e8>)
 800ccaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccae:	f7f3 fb05 	bl	80002bc <__adddf3>
 800ccb2:	4606      	mov	r6, r0
 800ccb4:	4628      	mov	r0, r5
 800ccb6:	460f      	mov	r7, r1
 800ccb8:	f7f3 fc4c 	bl	8000554 <__aeabi_i2d>
 800ccbc:	a36a      	add	r3, pc, #424	; (adr r3, 800ce68 <_dtoa_r+0x2f0>)
 800ccbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc2:	f7f3 fcb1 	bl	8000628 <__aeabi_dmul>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	460b      	mov	r3, r1
 800ccca:	4630      	mov	r0, r6
 800cccc:	4639      	mov	r1, r7
 800ccce:	f7f3 faf5 	bl	80002bc <__adddf3>
 800ccd2:	4606      	mov	r6, r0
 800ccd4:	460f      	mov	r7, r1
 800ccd6:	f7f3 ff57 	bl	8000b88 <__aeabi_d2iz>
 800ccda:	2200      	movs	r2, #0
 800ccdc:	4682      	mov	sl, r0
 800ccde:	2300      	movs	r3, #0
 800cce0:	4630      	mov	r0, r6
 800cce2:	4639      	mov	r1, r7
 800cce4:	f7f3 ff12 	bl	8000b0c <__aeabi_dcmplt>
 800cce8:	b148      	cbz	r0, 800ccfe <_dtoa_r+0x186>
 800ccea:	4650      	mov	r0, sl
 800ccec:	f7f3 fc32 	bl	8000554 <__aeabi_i2d>
 800ccf0:	4632      	mov	r2, r6
 800ccf2:	463b      	mov	r3, r7
 800ccf4:	f7f3 ff00 	bl	8000af8 <__aeabi_dcmpeq>
 800ccf8:	b908      	cbnz	r0, 800ccfe <_dtoa_r+0x186>
 800ccfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ccfe:	f1ba 0f16 	cmp.w	sl, #22
 800cd02:	d854      	bhi.n	800cdae <_dtoa_r+0x236>
 800cd04:	4b61      	ldr	r3, [pc, #388]	; (800ce8c <_dtoa_r+0x314>)
 800cd06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cd12:	f7f3 fefb 	bl	8000b0c <__aeabi_dcmplt>
 800cd16:	2800      	cmp	r0, #0
 800cd18:	d04b      	beq.n	800cdb2 <_dtoa_r+0x23a>
 800cd1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd1e:	2300      	movs	r3, #0
 800cd20:	930e      	str	r3, [sp, #56]	; 0x38
 800cd22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd24:	1b5d      	subs	r5, r3, r5
 800cd26:	1e6b      	subs	r3, r5, #1
 800cd28:	9304      	str	r3, [sp, #16]
 800cd2a:	bf43      	ittte	mi
 800cd2c:	2300      	movmi	r3, #0
 800cd2e:	f1c5 0801 	rsbmi	r8, r5, #1
 800cd32:	9304      	strmi	r3, [sp, #16]
 800cd34:	f04f 0800 	movpl.w	r8, #0
 800cd38:	f1ba 0f00 	cmp.w	sl, #0
 800cd3c:	db3b      	blt.n	800cdb6 <_dtoa_r+0x23e>
 800cd3e:	9b04      	ldr	r3, [sp, #16]
 800cd40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800cd44:	4453      	add	r3, sl
 800cd46:	9304      	str	r3, [sp, #16]
 800cd48:	2300      	movs	r3, #0
 800cd4a:	9306      	str	r3, [sp, #24]
 800cd4c:	9b05      	ldr	r3, [sp, #20]
 800cd4e:	2b09      	cmp	r3, #9
 800cd50:	d869      	bhi.n	800ce26 <_dtoa_r+0x2ae>
 800cd52:	2b05      	cmp	r3, #5
 800cd54:	bfc4      	itt	gt
 800cd56:	3b04      	subgt	r3, #4
 800cd58:	9305      	strgt	r3, [sp, #20]
 800cd5a:	9b05      	ldr	r3, [sp, #20]
 800cd5c:	f1a3 0302 	sub.w	r3, r3, #2
 800cd60:	bfcc      	ite	gt
 800cd62:	2500      	movgt	r5, #0
 800cd64:	2501      	movle	r5, #1
 800cd66:	2b03      	cmp	r3, #3
 800cd68:	d869      	bhi.n	800ce3e <_dtoa_r+0x2c6>
 800cd6a:	e8df f003 	tbb	[pc, r3]
 800cd6e:	4e2c      	.short	0x4e2c
 800cd70:	5a4c      	.short	0x5a4c
 800cd72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800cd76:	441d      	add	r5, r3
 800cd78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cd7c:	2b20      	cmp	r3, #32
 800cd7e:	bfc1      	itttt	gt
 800cd80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cd84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cd88:	fa09 f303 	lslgt.w	r3, r9, r3
 800cd8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cd90:	bfda      	itte	le
 800cd92:	f1c3 0320 	rsble	r3, r3, #32
 800cd96:	fa06 f003 	lslle.w	r0, r6, r3
 800cd9a:	4318      	orrgt	r0, r3
 800cd9c:	f7f3 fbca 	bl	8000534 <__aeabi_ui2d>
 800cda0:	2301      	movs	r3, #1
 800cda2:	4606      	mov	r6, r0
 800cda4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cda8:	3d01      	subs	r5, #1
 800cdaa:	9310      	str	r3, [sp, #64]	; 0x40
 800cdac:	e771      	b.n	800cc92 <_dtoa_r+0x11a>
 800cdae:	2301      	movs	r3, #1
 800cdb0:	e7b6      	b.n	800cd20 <_dtoa_r+0x1a8>
 800cdb2:	900e      	str	r0, [sp, #56]	; 0x38
 800cdb4:	e7b5      	b.n	800cd22 <_dtoa_r+0x1aa>
 800cdb6:	f1ca 0300 	rsb	r3, sl, #0
 800cdba:	9306      	str	r3, [sp, #24]
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	eba8 080a 	sub.w	r8, r8, sl
 800cdc2:	930d      	str	r3, [sp, #52]	; 0x34
 800cdc4:	e7c2      	b.n	800cd4c <_dtoa_r+0x1d4>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	9308      	str	r3, [sp, #32]
 800cdca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	dc39      	bgt.n	800ce44 <_dtoa_r+0x2cc>
 800cdd0:	f04f 0901 	mov.w	r9, #1
 800cdd4:	f8cd 9004 	str.w	r9, [sp, #4]
 800cdd8:	464b      	mov	r3, r9
 800cdda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cdde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cde0:	2200      	movs	r2, #0
 800cde2:	6042      	str	r2, [r0, #4]
 800cde4:	2204      	movs	r2, #4
 800cde6:	f102 0614 	add.w	r6, r2, #20
 800cdea:	429e      	cmp	r6, r3
 800cdec:	6841      	ldr	r1, [r0, #4]
 800cdee:	d92f      	bls.n	800ce50 <_dtoa_r+0x2d8>
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f001 f83b 	bl	800de6c <_Balloc>
 800cdf6:	9000      	str	r0, [sp, #0]
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	d14b      	bne.n	800ce94 <_dtoa_r+0x31c>
 800cdfc:	4b24      	ldr	r3, [pc, #144]	; (800ce90 <_dtoa_r+0x318>)
 800cdfe:	4602      	mov	r2, r0
 800ce00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ce04:	e6d1      	b.n	800cbaa <_dtoa_r+0x32>
 800ce06:	2301      	movs	r3, #1
 800ce08:	e7de      	b.n	800cdc8 <_dtoa_r+0x250>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	9308      	str	r3, [sp, #32]
 800ce0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce10:	eb0a 0903 	add.w	r9, sl, r3
 800ce14:	f109 0301 	add.w	r3, r9, #1
 800ce18:	2b01      	cmp	r3, #1
 800ce1a:	9301      	str	r3, [sp, #4]
 800ce1c:	bfb8      	it	lt
 800ce1e:	2301      	movlt	r3, #1
 800ce20:	e7dd      	b.n	800cdde <_dtoa_r+0x266>
 800ce22:	2301      	movs	r3, #1
 800ce24:	e7f2      	b.n	800ce0c <_dtoa_r+0x294>
 800ce26:	2501      	movs	r5, #1
 800ce28:	2300      	movs	r3, #0
 800ce2a:	9305      	str	r3, [sp, #20]
 800ce2c:	9508      	str	r5, [sp, #32]
 800ce2e:	f04f 39ff 	mov.w	r9, #4294967295
 800ce32:	2200      	movs	r2, #0
 800ce34:	f8cd 9004 	str.w	r9, [sp, #4]
 800ce38:	2312      	movs	r3, #18
 800ce3a:	9209      	str	r2, [sp, #36]	; 0x24
 800ce3c:	e7cf      	b.n	800cdde <_dtoa_r+0x266>
 800ce3e:	2301      	movs	r3, #1
 800ce40:	9308      	str	r3, [sp, #32]
 800ce42:	e7f4      	b.n	800ce2e <_dtoa_r+0x2b6>
 800ce44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ce48:	f8cd 9004 	str.w	r9, [sp, #4]
 800ce4c:	464b      	mov	r3, r9
 800ce4e:	e7c6      	b.n	800cdde <_dtoa_r+0x266>
 800ce50:	3101      	adds	r1, #1
 800ce52:	6041      	str	r1, [r0, #4]
 800ce54:	0052      	lsls	r2, r2, #1
 800ce56:	e7c6      	b.n	800cde6 <_dtoa_r+0x26e>
 800ce58:	636f4361 	.word	0x636f4361
 800ce5c:	3fd287a7 	.word	0x3fd287a7
 800ce60:	8b60c8b3 	.word	0x8b60c8b3
 800ce64:	3fc68a28 	.word	0x3fc68a28
 800ce68:	509f79fb 	.word	0x509f79fb
 800ce6c:	3fd34413 	.word	0x3fd34413
 800ce70:	0800fb56 	.word	0x0800fb56
 800ce74:	0800fb6d 	.word	0x0800fb6d
 800ce78:	7ff00000 	.word	0x7ff00000
 800ce7c:	0800fb52 	.word	0x0800fb52
 800ce80:	0800fb49 	.word	0x0800fb49
 800ce84:	0800f9cd 	.word	0x0800f9cd
 800ce88:	3ff80000 	.word	0x3ff80000
 800ce8c:	0800fce8 	.word	0x0800fce8
 800ce90:	0800fbcc 	.word	0x0800fbcc
 800ce94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce96:	9a00      	ldr	r2, [sp, #0]
 800ce98:	601a      	str	r2, [r3, #0]
 800ce9a:	9b01      	ldr	r3, [sp, #4]
 800ce9c:	2b0e      	cmp	r3, #14
 800ce9e:	f200 80ad 	bhi.w	800cffc <_dtoa_r+0x484>
 800cea2:	2d00      	cmp	r5, #0
 800cea4:	f000 80aa 	beq.w	800cffc <_dtoa_r+0x484>
 800cea8:	f1ba 0f00 	cmp.w	sl, #0
 800ceac:	dd36      	ble.n	800cf1c <_dtoa_r+0x3a4>
 800ceae:	4ac3      	ldr	r2, [pc, #780]	; (800d1bc <_dtoa_r+0x644>)
 800ceb0:	f00a 030f 	and.w	r3, sl, #15
 800ceb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ceb8:	ed93 7b00 	vldr	d7, [r3]
 800cebc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800cec0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800cec4:	eeb0 8a47 	vmov.f32	s16, s14
 800cec8:	eef0 8a67 	vmov.f32	s17, s15
 800cecc:	d016      	beq.n	800cefc <_dtoa_r+0x384>
 800cece:	4bbc      	ldr	r3, [pc, #752]	; (800d1c0 <_dtoa_r+0x648>)
 800ced0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ced4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ced8:	f7f3 fcd0 	bl	800087c <__aeabi_ddiv>
 800cedc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cee0:	f007 070f 	and.w	r7, r7, #15
 800cee4:	2503      	movs	r5, #3
 800cee6:	4eb6      	ldr	r6, [pc, #728]	; (800d1c0 <_dtoa_r+0x648>)
 800cee8:	b957      	cbnz	r7, 800cf00 <_dtoa_r+0x388>
 800ceea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ceee:	ec53 2b18 	vmov	r2, r3, d8
 800cef2:	f7f3 fcc3 	bl	800087c <__aeabi_ddiv>
 800cef6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cefa:	e029      	b.n	800cf50 <_dtoa_r+0x3d8>
 800cefc:	2502      	movs	r5, #2
 800cefe:	e7f2      	b.n	800cee6 <_dtoa_r+0x36e>
 800cf00:	07f9      	lsls	r1, r7, #31
 800cf02:	d508      	bpl.n	800cf16 <_dtoa_r+0x39e>
 800cf04:	ec51 0b18 	vmov	r0, r1, d8
 800cf08:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cf0c:	f7f3 fb8c 	bl	8000628 <__aeabi_dmul>
 800cf10:	ec41 0b18 	vmov	d8, r0, r1
 800cf14:	3501      	adds	r5, #1
 800cf16:	107f      	asrs	r7, r7, #1
 800cf18:	3608      	adds	r6, #8
 800cf1a:	e7e5      	b.n	800cee8 <_dtoa_r+0x370>
 800cf1c:	f000 80a6 	beq.w	800d06c <_dtoa_r+0x4f4>
 800cf20:	f1ca 0600 	rsb	r6, sl, #0
 800cf24:	4ba5      	ldr	r3, [pc, #660]	; (800d1bc <_dtoa_r+0x644>)
 800cf26:	4fa6      	ldr	r7, [pc, #664]	; (800d1c0 <_dtoa_r+0x648>)
 800cf28:	f006 020f 	and.w	r2, r6, #15
 800cf2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cf38:	f7f3 fb76 	bl	8000628 <__aeabi_dmul>
 800cf3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf40:	1136      	asrs	r6, r6, #4
 800cf42:	2300      	movs	r3, #0
 800cf44:	2502      	movs	r5, #2
 800cf46:	2e00      	cmp	r6, #0
 800cf48:	f040 8085 	bne.w	800d056 <_dtoa_r+0x4de>
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1d2      	bne.n	800cef6 <_dtoa_r+0x37e>
 800cf50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	f000 808c 	beq.w	800d070 <_dtoa_r+0x4f8>
 800cf58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cf5c:	4b99      	ldr	r3, [pc, #612]	; (800d1c4 <_dtoa_r+0x64c>)
 800cf5e:	2200      	movs	r2, #0
 800cf60:	4630      	mov	r0, r6
 800cf62:	4639      	mov	r1, r7
 800cf64:	f7f3 fdd2 	bl	8000b0c <__aeabi_dcmplt>
 800cf68:	2800      	cmp	r0, #0
 800cf6a:	f000 8081 	beq.w	800d070 <_dtoa_r+0x4f8>
 800cf6e:	9b01      	ldr	r3, [sp, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d07d      	beq.n	800d070 <_dtoa_r+0x4f8>
 800cf74:	f1b9 0f00 	cmp.w	r9, #0
 800cf78:	dd3c      	ble.n	800cff4 <_dtoa_r+0x47c>
 800cf7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800cf7e:	9307      	str	r3, [sp, #28]
 800cf80:	2200      	movs	r2, #0
 800cf82:	4b91      	ldr	r3, [pc, #580]	; (800d1c8 <_dtoa_r+0x650>)
 800cf84:	4630      	mov	r0, r6
 800cf86:	4639      	mov	r1, r7
 800cf88:	f7f3 fb4e 	bl	8000628 <__aeabi_dmul>
 800cf8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf90:	3501      	adds	r5, #1
 800cf92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800cf96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cf9a:	4628      	mov	r0, r5
 800cf9c:	f7f3 fada 	bl	8000554 <__aeabi_i2d>
 800cfa0:	4632      	mov	r2, r6
 800cfa2:	463b      	mov	r3, r7
 800cfa4:	f7f3 fb40 	bl	8000628 <__aeabi_dmul>
 800cfa8:	4b88      	ldr	r3, [pc, #544]	; (800d1cc <_dtoa_r+0x654>)
 800cfaa:	2200      	movs	r2, #0
 800cfac:	f7f3 f986 	bl	80002bc <__adddf3>
 800cfb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800cfb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfb8:	9303      	str	r3, [sp, #12]
 800cfba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d15c      	bne.n	800d07a <_dtoa_r+0x502>
 800cfc0:	4b83      	ldr	r3, [pc, #524]	; (800d1d0 <_dtoa_r+0x658>)
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	4630      	mov	r0, r6
 800cfc6:	4639      	mov	r1, r7
 800cfc8:	f7f3 f976 	bl	80002b8 <__aeabi_dsub>
 800cfcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfd0:	4606      	mov	r6, r0
 800cfd2:	460f      	mov	r7, r1
 800cfd4:	f7f3 fdb8 	bl	8000b48 <__aeabi_dcmpgt>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	f040 8296 	bne.w	800d50a <_dtoa_r+0x992>
 800cfde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cfe8:	4639      	mov	r1, r7
 800cfea:	f7f3 fd8f 	bl	8000b0c <__aeabi_dcmplt>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	f040 8288 	bne.w	800d504 <_dtoa_r+0x98c>
 800cff4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cff8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cffc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cffe:	2b00      	cmp	r3, #0
 800d000:	f2c0 8158 	blt.w	800d2b4 <_dtoa_r+0x73c>
 800d004:	f1ba 0f0e 	cmp.w	sl, #14
 800d008:	f300 8154 	bgt.w	800d2b4 <_dtoa_r+0x73c>
 800d00c:	4b6b      	ldr	r3, [pc, #428]	; (800d1bc <_dtoa_r+0x644>)
 800d00e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d012:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d018:	2b00      	cmp	r3, #0
 800d01a:	f280 80e3 	bge.w	800d1e4 <_dtoa_r+0x66c>
 800d01e:	9b01      	ldr	r3, [sp, #4]
 800d020:	2b00      	cmp	r3, #0
 800d022:	f300 80df 	bgt.w	800d1e4 <_dtoa_r+0x66c>
 800d026:	f040 826d 	bne.w	800d504 <_dtoa_r+0x98c>
 800d02a:	4b69      	ldr	r3, [pc, #420]	; (800d1d0 <_dtoa_r+0x658>)
 800d02c:	2200      	movs	r2, #0
 800d02e:	4640      	mov	r0, r8
 800d030:	4649      	mov	r1, r9
 800d032:	f7f3 faf9 	bl	8000628 <__aeabi_dmul>
 800d036:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d03a:	f7f3 fd7b 	bl	8000b34 <__aeabi_dcmpge>
 800d03e:	9e01      	ldr	r6, [sp, #4]
 800d040:	4637      	mov	r7, r6
 800d042:	2800      	cmp	r0, #0
 800d044:	f040 8243 	bne.w	800d4ce <_dtoa_r+0x956>
 800d048:	9d00      	ldr	r5, [sp, #0]
 800d04a:	2331      	movs	r3, #49	; 0x31
 800d04c:	f805 3b01 	strb.w	r3, [r5], #1
 800d050:	f10a 0a01 	add.w	sl, sl, #1
 800d054:	e23f      	b.n	800d4d6 <_dtoa_r+0x95e>
 800d056:	07f2      	lsls	r2, r6, #31
 800d058:	d505      	bpl.n	800d066 <_dtoa_r+0x4ee>
 800d05a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d05e:	f7f3 fae3 	bl	8000628 <__aeabi_dmul>
 800d062:	3501      	adds	r5, #1
 800d064:	2301      	movs	r3, #1
 800d066:	1076      	asrs	r6, r6, #1
 800d068:	3708      	adds	r7, #8
 800d06a:	e76c      	b.n	800cf46 <_dtoa_r+0x3ce>
 800d06c:	2502      	movs	r5, #2
 800d06e:	e76f      	b.n	800cf50 <_dtoa_r+0x3d8>
 800d070:	9b01      	ldr	r3, [sp, #4]
 800d072:	f8cd a01c 	str.w	sl, [sp, #28]
 800d076:	930c      	str	r3, [sp, #48]	; 0x30
 800d078:	e78d      	b.n	800cf96 <_dtoa_r+0x41e>
 800d07a:	9900      	ldr	r1, [sp, #0]
 800d07c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d07e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d080:	4b4e      	ldr	r3, [pc, #312]	; (800d1bc <_dtoa_r+0x644>)
 800d082:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d086:	4401      	add	r1, r0
 800d088:	9102      	str	r1, [sp, #8]
 800d08a:	9908      	ldr	r1, [sp, #32]
 800d08c:	eeb0 8a47 	vmov.f32	s16, s14
 800d090:	eef0 8a67 	vmov.f32	s17, s15
 800d094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d098:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d09c:	2900      	cmp	r1, #0
 800d09e:	d045      	beq.n	800d12c <_dtoa_r+0x5b4>
 800d0a0:	494c      	ldr	r1, [pc, #304]	; (800d1d4 <_dtoa_r+0x65c>)
 800d0a2:	2000      	movs	r0, #0
 800d0a4:	f7f3 fbea 	bl	800087c <__aeabi_ddiv>
 800d0a8:	ec53 2b18 	vmov	r2, r3, d8
 800d0ac:	f7f3 f904 	bl	80002b8 <__aeabi_dsub>
 800d0b0:	9d00      	ldr	r5, [sp, #0]
 800d0b2:	ec41 0b18 	vmov	d8, r0, r1
 800d0b6:	4639      	mov	r1, r7
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	f7f3 fd65 	bl	8000b88 <__aeabi_d2iz>
 800d0be:	900c      	str	r0, [sp, #48]	; 0x30
 800d0c0:	f7f3 fa48 	bl	8000554 <__aeabi_i2d>
 800d0c4:	4602      	mov	r2, r0
 800d0c6:	460b      	mov	r3, r1
 800d0c8:	4630      	mov	r0, r6
 800d0ca:	4639      	mov	r1, r7
 800d0cc:	f7f3 f8f4 	bl	80002b8 <__aeabi_dsub>
 800d0d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d0d2:	3330      	adds	r3, #48	; 0x30
 800d0d4:	f805 3b01 	strb.w	r3, [r5], #1
 800d0d8:	ec53 2b18 	vmov	r2, r3, d8
 800d0dc:	4606      	mov	r6, r0
 800d0de:	460f      	mov	r7, r1
 800d0e0:	f7f3 fd14 	bl	8000b0c <__aeabi_dcmplt>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	d165      	bne.n	800d1b4 <_dtoa_r+0x63c>
 800d0e8:	4632      	mov	r2, r6
 800d0ea:	463b      	mov	r3, r7
 800d0ec:	4935      	ldr	r1, [pc, #212]	; (800d1c4 <_dtoa_r+0x64c>)
 800d0ee:	2000      	movs	r0, #0
 800d0f0:	f7f3 f8e2 	bl	80002b8 <__aeabi_dsub>
 800d0f4:	ec53 2b18 	vmov	r2, r3, d8
 800d0f8:	f7f3 fd08 	bl	8000b0c <__aeabi_dcmplt>
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	f040 80b9 	bne.w	800d274 <_dtoa_r+0x6fc>
 800d102:	9b02      	ldr	r3, [sp, #8]
 800d104:	429d      	cmp	r5, r3
 800d106:	f43f af75 	beq.w	800cff4 <_dtoa_r+0x47c>
 800d10a:	4b2f      	ldr	r3, [pc, #188]	; (800d1c8 <_dtoa_r+0x650>)
 800d10c:	ec51 0b18 	vmov	r0, r1, d8
 800d110:	2200      	movs	r2, #0
 800d112:	f7f3 fa89 	bl	8000628 <__aeabi_dmul>
 800d116:	4b2c      	ldr	r3, [pc, #176]	; (800d1c8 <_dtoa_r+0x650>)
 800d118:	ec41 0b18 	vmov	d8, r0, r1
 800d11c:	2200      	movs	r2, #0
 800d11e:	4630      	mov	r0, r6
 800d120:	4639      	mov	r1, r7
 800d122:	f7f3 fa81 	bl	8000628 <__aeabi_dmul>
 800d126:	4606      	mov	r6, r0
 800d128:	460f      	mov	r7, r1
 800d12a:	e7c4      	b.n	800d0b6 <_dtoa_r+0x53e>
 800d12c:	ec51 0b17 	vmov	r0, r1, d7
 800d130:	f7f3 fa7a 	bl	8000628 <__aeabi_dmul>
 800d134:	9b02      	ldr	r3, [sp, #8]
 800d136:	9d00      	ldr	r5, [sp, #0]
 800d138:	930c      	str	r3, [sp, #48]	; 0x30
 800d13a:	ec41 0b18 	vmov	d8, r0, r1
 800d13e:	4639      	mov	r1, r7
 800d140:	4630      	mov	r0, r6
 800d142:	f7f3 fd21 	bl	8000b88 <__aeabi_d2iz>
 800d146:	9011      	str	r0, [sp, #68]	; 0x44
 800d148:	f7f3 fa04 	bl	8000554 <__aeabi_i2d>
 800d14c:	4602      	mov	r2, r0
 800d14e:	460b      	mov	r3, r1
 800d150:	4630      	mov	r0, r6
 800d152:	4639      	mov	r1, r7
 800d154:	f7f3 f8b0 	bl	80002b8 <__aeabi_dsub>
 800d158:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d15a:	3330      	adds	r3, #48	; 0x30
 800d15c:	f805 3b01 	strb.w	r3, [r5], #1
 800d160:	9b02      	ldr	r3, [sp, #8]
 800d162:	429d      	cmp	r5, r3
 800d164:	4606      	mov	r6, r0
 800d166:	460f      	mov	r7, r1
 800d168:	f04f 0200 	mov.w	r2, #0
 800d16c:	d134      	bne.n	800d1d8 <_dtoa_r+0x660>
 800d16e:	4b19      	ldr	r3, [pc, #100]	; (800d1d4 <_dtoa_r+0x65c>)
 800d170:	ec51 0b18 	vmov	r0, r1, d8
 800d174:	f7f3 f8a2 	bl	80002bc <__adddf3>
 800d178:	4602      	mov	r2, r0
 800d17a:	460b      	mov	r3, r1
 800d17c:	4630      	mov	r0, r6
 800d17e:	4639      	mov	r1, r7
 800d180:	f7f3 fce2 	bl	8000b48 <__aeabi_dcmpgt>
 800d184:	2800      	cmp	r0, #0
 800d186:	d175      	bne.n	800d274 <_dtoa_r+0x6fc>
 800d188:	ec53 2b18 	vmov	r2, r3, d8
 800d18c:	4911      	ldr	r1, [pc, #68]	; (800d1d4 <_dtoa_r+0x65c>)
 800d18e:	2000      	movs	r0, #0
 800d190:	f7f3 f892 	bl	80002b8 <__aeabi_dsub>
 800d194:	4602      	mov	r2, r0
 800d196:	460b      	mov	r3, r1
 800d198:	4630      	mov	r0, r6
 800d19a:	4639      	mov	r1, r7
 800d19c:	f7f3 fcb6 	bl	8000b0c <__aeabi_dcmplt>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	f43f af27 	beq.w	800cff4 <_dtoa_r+0x47c>
 800d1a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d1a8:	1e6b      	subs	r3, r5, #1
 800d1aa:	930c      	str	r3, [sp, #48]	; 0x30
 800d1ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d1b0:	2b30      	cmp	r3, #48	; 0x30
 800d1b2:	d0f8      	beq.n	800d1a6 <_dtoa_r+0x62e>
 800d1b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d1b8:	e04a      	b.n	800d250 <_dtoa_r+0x6d8>
 800d1ba:	bf00      	nop
 800d1bc:	0800fce8 	.word	0x0800fce8
 800d1c0:	0800fcc0 	.word	0x0800fcc0
 800d1c4:	3ff00000 	.word	0x3ff00000
 800d1c8:	40240000 	.word	0x40240000
 800d1cc:	401c0000 	.word	0x401c0000
 800d1d0:	40140000 	.word	0x40140000
 800d1d4:	3fe00000 	.word	0x3fe00000
 800d1d8:	4baf      	ldr	r3, [pc, #700]	; (800d498 <_dtoa_r+0x920>)
 800d1da:	f7f3 fa25 	bl	8000628 <__aeabi_dmul>
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460f      	mov	r7, r1
 800d1e2:	e7ac      	b.n	800d13e <_dtoa_r+0x5c6>
 800d1e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d1e8:	9d00      	ldr	r5, [sp, #0]
 800d1ea:	4642      	mov	r2, r8
 800d1ec:	464b      	mov	r3, r9
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	4639      	mov	r1, r7
 800d1f2:	f7f3 fb43 	bl	800087c <__aeabi_ddiv>
 800d1f6:	f7f3 fcc7 	bl	8000b88 <__aeabi_d2iz>
 800d1fa:	9002      	str	r0, [sp, #8]
 800d1fc:	f7f3 f9aa 	bl	8000554 <__aeabi_i2d>
 800d200:	4642      	mov	r2, r8
 800d202:	464b      	mov	r3, r9
 800d204:	f7f3 fa10 	bl	8000628 <__aeabi_dmul>
 800d208:	4602      	mov	r2, r0
 800d20a:	460b      	mov	r3, r1
 800d20c:	4630      	mov	r0, r6
 800d20e:	4639      	mov	r1, r7
 800d210:	f7f3 f852 	bl	80002b8 <__aeabi_dsub>
 800d214:	9e02      	ldr	r6, [sp, #8]
 800d216:	9f01      	ldr	r7, [sp, #4]
 800d218:	3630      	adds	r6, #48	; 0x30
 800d21a:	f805 6b01 	strb.w	r6, [r5], #1
 800d21e:	9e00      	ldr	r6, [sp, #0]
 800d220:	1bae      	subs	r6, r5, r6
 800d222:	42b7      	cmp	r7, r6
 800d224:	4602      	mov	r2, r0
 800d226:	460b      	mov	r3, r1
 800d228:	d137      	bne.n	800d29a <_dtoa_r+0x722>
 800d22a:	f7f3 f847 	bl	80002bc <__adddf3>
 800d22e:	4642      	mov	r2, r8
 800d230:	464b      	mov	r3, r9
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	f7f3 fc87 	bl	8000b48 <__aeabi_dcmpgt>
 800d23a:	b9c8      	cbnz	r0, 800d270 <_dtoa_r+0x6f8>
 800d23c:	4642      	mov	r2, r8
 800d23e:	464b      	mov	r3, r9
 800d240:	4630      	mov	r0, r6
 800d242:	4639      	mov	r1, r7
 800d244:	f7f3 fc58 	bl	8000af8 <__aeabi_dcmpeq>
 800d248:	b110      	cbz	r0, 800d250 <_dtoa_r+0x6d8>
 800d24a:	9b02      	ldr	r3, [sp, #8]
 800d24c:	07d9      	lsls	r1, r3, #31
 800d24e:	d40f      	bmi.n	800d270 <_dtoa_r+0x6f8>
 800d250:	4620      	mov	r0, r4
 800d252:	4659      	mov	r1, fp
 800d254:	f000 fe4a 	bl	800deec <_Bfree>
 800d258:	2300      	movs	r3, #0
 800d25a:	702b      	strb	r3, [r5, #0]
 800d25c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d25e:	f10a 0001 	add.w	r0, sl, #1
 800d262:	6018      	str	r0, [r3, #0]
 800d264:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d266:	2b00      	cmp	r3, #0
 800d268:	f43f acd8 	beq.w	800cc1c <_dtoa_r+0xa4>
 800d26c:	601d      	str	r5, [r3, #0]
 800d26e:	e4d5      	b.n	800cc1c <_dtoa_r+0xa4>
 800d270:	f8cd a01c 	str.w	sl, [sp, #28]
 800d274:	462b      	mov	r3, r5
 800d276:	461d      	mov	r5, r3
 800d278:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d27c:	2a39      	cmp	r2, #57	; 0x39
 800d27e:	d108      	bne.n	800d292 <_dtoa_r+0x71a>
 800d280:	9a00      	ldr	r2, [sp, #0]
 800d282:	429a      	cmp	r2, r3
 800d284:	d1f7      	bne.n	800d276 <_dtoa_r+0x6fe>
 800d286:	9a07      	ldr	r2, [sp, #28]
 800d288:	9900      	ldr	r1, [sp, #0]
 800d28a:	3201      	adds	r2, #1
 800d28c:	9207      	str	r2, [sp, #28]
 800d28e:	2230      	movs	r2, #48	; 0x30
 800d290:	700a      	strb	r2, [r1, #0]
 800d292:	781a      	ldrb	r2, [r3, #0]
 800d294:	3201      	adds	r2, #1
 800d296:	701a      	strb	r2, [r3, #0]
 800d298:	e78c      	b.n	800d1b4 <_dtoa_r+0x63c>
 800d29a:	4b7f      	ldr	r3, [pc, #508]	; (800d498 <_dtoa_r+0x920>)
 800d29c:	2200      	movs	r2, #0
 800d29e:	f7f3 f9c3 	bl	8000628 <__aeabi_dmul>
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	4606      	mov	r6, r0
 800d2a8:	460f      	mov	r7, r1
 800d2aa:	f7f3 fc25 	bl	8000af8 <__aeabi_dcmpeq>
 800d2ae:	2800      	cmp	r0, #0
 800d2b0:	d09b      	beq.n	800d1ea <_dtoa_r+0x672>
 800d2b2:	e7cd      	b.n	800d250 <_dtoa_r+0x6d8>
 800d2b4:	9a08      	ldr	r2, [sp, #32]
 800d2b6:	2a00      	cmp	r2, #0
 800d2b8:	f000 80c4 	beq.w	800d444 <_dtoa_r+0x8cc>
 800d2bc:	9a05      	ldr	r2, [sp, #20]
 800d2be:	2a01      	cmp	r2, #1
 800d2c0:	f300 80a8 	bgt.w	800d414 <_dtoa_r+0x89c>
 800d2c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d2c6:	2a00      	cmp	r2, #0
 800d2c8:	f000 80a0 	beq.w	800d40c <_dtoa_r+0x894>
 800d2cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d2d0:	9e06      	ldr	r6, [sp, #24]
 800d2d2:	4645      	mov	r5, r8
 800d2d4:	9a04      	ldr	r2, [sp, #16]
 800d2d6:	2101      	movs	r1, #1
 800d2d8:	441a      	add	r2, r3
 800d2da:	4620      	mov	r0, r4
 800d2dc:	4498      	add	r8, r3
 800d2de:	9204      	str	r2, [sp, #16]
 800d2e0:	f000 ff0a 	bl	800e0f8 <__i2b>
 800d2e4:	4607      	mov	r7, r0
 800d2e6:	2d00      	cmp	r5, #0
 800d2e8:	dd0b      	ble.n	800d302 <_dtoa_r+0x78a>
 800d2ea:	9b04      	ldr	r3, [sp, #16]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	dd08      	ble.n	800d302 <_dtoa_r+0x78a>
 800d2f0:	42ab      	cmp	r3, r5
 800d2f2:	9a04      	ldr	r2, [sp, #16]
 800d2f4:	bfa8      	it	ge
 800d2f6:	462b      	movge	r3, r5
 800d2f8:	eba8 0803 	sub.w	r8, r8, r3
 800d2fc:	1aed      	subs	r5, r5, r3
 800d2fe:	1ad3      	subs	r3, r2, r3
 800d300:	9304      	str	r3, [sp, #16]
 800d302:	9b06      	ldr	r3, [sp, #24]
 800d304:	b1fb      	cbz	r3, 800d346 <_dtoa_r+0x7ce>
 800d306:	9b08      	ldr	r3, [sp, #32]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	f000 809f 	beq.w	800d44c <_dtoa_r+0x8d4>
 800d30e:	2e00      	cmp	r6, #0
 800d310:	dd11      	ble.n	800d336 <_dtoa_r+0x7be>
 800d312:	4639      	mov	r1, r7
 800d314:	4632      	mov	r2, r6
 800d316:	4620      	mov	r0, r4
 800d318:	f000 ffaa 	bl	800e270 <__pow5mult>
 800d31c:	465a      	mov	r2, fp
 800d31e:	4601      	mov	r1, r0
 800d320:	4607      	mov	r7, r0
 800d322:	4620      	mov	r0, r4
 800d324:	f000 fefe 	bl	800e124 <__multiply>
 800d328:	4659      	mov	r1, fp
 800d32a:	9007      	str	r0, [sp, #28]
 800d32c:	4620      	mov	r0, r4
 800d32e:	f000 fddd 	bl	800deec <_Bfree>
 800d332:	9b07      	ldr	r3, [sp, #28]
 800d334:	469b      	mov	fp, r3
 800d336:	9b06      	ldr	r3, [sp, #24]
 800d338:	1b9a      	subs	r2, r3, r6
 800d33a:	d004      	beq.n	800d346 <_dtoa_r+0x7ce>
 800d33c:	4659      	mov	r1, fp
 800d33e:	4620      	mov	r0, r4
 800d340:	f000 ff96 	bl	800e270 <__pow5mult>
 800d344:	4683      	mov	fp, r0
 800d346:	2101      	movs	r1, #1
 800d348:	4620      	mov	r0, r4
 800d34a:	f000 fed5 	bl	800e0f8 <__i2b>
 800d34e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d350:	2b00      	cmp	r3, #0
 800d352:	4606      	mov	r6, r0
 800d354:	dd7c      	ble.n	800d450 <_dtoa_r+0x8d8>
 800d356:	461a      	mov	r2, r3
 800d358:	4601      	mov	r1, r0
 800d35a:	4620      	mov	r0, r4
 800d35c:	f000 ff88 	bl	800e270 <__pow5mult>
 800d360:	9b05      	ldr	r3, [sp, #20]
 800d362:	2b01      	cmp	r3, #1
 800d364:	4606      	mov	r6, r0
 800d366:	dd76      	ble.n	800d456 <_dtoa_r+0x8de>
 800d368:	2300      	movs	r3, #0
 800d36a:	9306      	str	r3, [sp, #24]
 800d36c:	6933      	ldr	r3, [r6, #16]
 800d36e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d372:	6918      	ldr	r0, [r3, #16]
 800d374:	f000 fe70 	bl	800e058 <__hi0bits>
 800d378:	f1c0 0020 	rsb	r0, r0, #32
 800d37c:	9b04      	ldr	r3, [sp, #16]
 800d37e:	4418      	add	r0, r3
 800d380:	f010 001f 	ands.w	r0, r0, #31
 800d384:	f000 8086 	beq.w	800d494 <_dtoa_r+0x91c>
 800d388:	f1c0 0320 	rsb	r3, r0, #32
 800d38c:	2b04      	cmp	r3, #4
 800d38e:	dd7f      	ble.n	800d490 <_dtoa_r+0x918>
 800d390:	f1c0 001c 	rsb	r0, r0, #28
 800d394:	9b04      	ldr	r3, [sp, #16]
 800d396:	4403      	add	r3, r0
 800d398:	4480      	add	r8, r0
 800d39a:	4405      	add	r5, r0
 800d39c:	9304      	str	r3, [sp, #16]
 800d39e:	f1b8 0f00 	cmp.w	r8, #0
 800d3a2:	dd05      	ble.n	800d3b0 <_dtoa_r+0x838>
 800d3a4:	4659      	mov	r1, fp
 800d3a6:	4642      	mov	r2, r8
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	f000 ffbb 	bl	800e324 <__lshift>
 800d3ae:	4683      	mov	fp, r0
 800d3b0:	9b04      	ldr	r3, [sp, #16]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	dd05      	ble.n	800d3c2 <_dtoa_r+0x84a>
 800d3b6:	4631      	mov	r1, r6
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f000 ffb2 	bl	800e324 <__lshift>
 800d3c0:	4606      	mov	r6, r0
 800d3c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d069      	beq.n	800d49c <_dtoa_r+0x924>
 800d3c8:	4631      	mov	r1, r6
 800d3ca:	4658      	mov	r0, fp
 800d3cc:	f001 f816 	bl	800e3fc <__mcmp>
 800d3d0:	2800      	cmp	r0, #0
 800d3d2:	da63      	bge.n	800d49c <_dtoa_r+0x924>
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	4659      	mov	r1, fp
 800d3d8:	220a      	movs	r2, #10
 800d3da:	4620      	mov	r0, r4
 800d3dc:	f000 fda8 	bl	800df30 <__multadd>
 800d3e0:	9b08      	ldr	r3, [sp, #32]
 800d3e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d3e6:	4683      	mov	fp, r0
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	f000 818f 	beq.w	800d70c <_dtoa_r+0xb94>
 800d3ee:	4639      	mov	r1, r7
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	220a      	movs	r2, #10
 800d3f4:	4620      	mov	r0, r4
 800d3f6:	f000 fd9b 	bl	800df30 <__multadd>
 800d3fa:	f1b9 0f00 	cmp.w	r9, #0
 800d3fe:	4607      	mov	r7, r0
 800d400:	f300 808e 	bgt.w	800d520 <_dtoa_r+0x9a8>
 800d404:	9b05      	ldr	r3, [sp, #20]
 800d406:	2b02      	cmp	r3, #2
 800d408:	dc50      	bgt.n	800d4ac <_dtoa_r+0x934>
 800d40a:	e089      	b.n	800d520 <_dtoa_r+0x9a8>
 800d40c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d40e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d412:	e75d      	b.n	800d2d0 <_dtoa_r+0x758>
 800d414:	9b01      	ldr	r3, [sp, #4]
 800d416:	1e5e      	subs	r6, r3, #1
 800d418:	9b06      	ldr	r3, [sp, #24]
 800d41a:	42b3      	cmp	r3, r6
 800d41c:	bfbf      	itttt	lt
 800d41e:	9b06      	ldrlt	r3, [sp, #24]
 800d420:	9606      	strlt	r6, [sp, #24]
 800d422:	1af2      	sublt	r2, r6, r3
 800d424:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800d426:	bfb6      	itet	lt
 800d428:	189b      	addlt	r3, r3, r2
 800d42a:	1b9e      	subge	r6, r3, r6
 800d42c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800d42e:	9b01      	ldr	r3, [sp, #4]
 800d430:	bfb8      	it	lt
 800d432:	2600      	movlt	r6, #0
 800d434:	2b00      	cmp	r3, #0
 800d436:	bfb5      	itete	lt
 800d438:	eba8 0503 	sublt.w	r5, r8, r3
 800d43c:	9b01      	ldrge	r3, [sp, #4]
 800d43e:	2300      	movlt	r3, #0
 800d440:	4645      	movge	r5, r8
 800d442:	e747      	b.n	800d2d4 <_dtoa_r+0x75c>
 800d444:	9e06      	ldr	r6, [sp, #24]
 800d446:	9f08      	ldr	r7, [sp, #32]
 800d448:	4645      	mov	r5, r8
 800d44a:	e74c      	b.n	800d2e6 <_dtoa_r+0x76e>
 800d44c:	9a06      	ldr	r2, [sp, #24]
 800d44e:	e775      	b.n	800d33c <_dtoa_r+0x7c4>
 800d450:	9b05      	ldr	r3, [sp, #20]
 800d452:	2b01      	cmp	r3, #1
 800d454:	dc18      	bgt.n	800d488 <_dtoa_r+0x910>
 800d456:	9b02      	ldr	r3, [sp, #8]
 800d458:	b9b3      	cbnz	r3, 800d488 <_dtoa_r+0x910>
 800d45a:	9b03      	ldr	r3, [sp, #12]
 800d45c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d460:	b9a3      	cbnz	r3, 800d48c <_dtoa_r+0x914>
 800d462:	9b03      	ldr	r3, [sp, #12]
 800d464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d468:	0d1b      	lsrs	r3, r3, #20
 800d46a:	051b      	lsls	r3, r3, #20
 800d46c:	b12b      	cbz	r3, 800d47a <_dtoa_r+0x902>
 800d46e:	9b04      	ldr	r3, [sp, #16]
 800d470:	3301      	adds	r3, #1
 800d472:	9304      	str	r3, [sp, #16]
 800d474:	f108 0801 	add.w	r8, r8, #1
 800d478:	2301      	movs	r3, #1
 800d47a:	9306      	str	r3, [sp, #24]
 800d47c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d47e:	2b00      	cmp	r3, #0
 800d480:	f47f af74 	bne.w	800d36c <_dtoa_r+0x7f4>
 800d484:	2001      	movs	r0, #1
 800d486:	e779      	b.n	800d37c <_dtoa_r+0x804>
 800d488:	2300      	movs	r3, #0
 800d48a:	e7f6      	b.n	800d47a <_dtoa_r+0x902>
 800d48c:	9b02      	ldr	r3, [sp, #8]
 800d48e:	e7f4      	b.n	800d47a <_dtoa_r+0x902>
 800d490:	d085      	beq.n	800d39e <_dtoa_r+0x826>
 800d492:	4618      	mov	r0, r3
 800d494:	301c      	adds	r0, #28
 800d496:	e77d      	b.n	800d394 <_dtoa_r+0x81c>
 800d498:	40240000 	.word	0x40240000
 800d49c:	9b01      	ldr	r3, [sp, #4]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	dc38      	bgt.n	800d514 <_dtoa_r+0x99c>
 800d4a2:	9b05      	ldr	r3, [sp, #20]
 800d4a4:	2b02      	cmp	r3, #2
 800d4a6:	dd35      	ble.n	800d514 <_dtoa_r+0x99c>
 800d4a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d4ac:	f1b9 0f00 	cmp.w	r9, #0
 800d4b0:	d10d      	bne.n	800d4ce <_dtoa_r+0x956>
 800d4b2:	4631      	mov	r1, r6
 800d4b4:	464b      	mov	r3, r9
 800d4b6:	2205      	movs	r2, #5
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f000 fd39 	bl	800df30 <__multadd>
 800d4be:	4601      	mov	r1, r0
 800d4c0:	4606      	mov	r6, r0
 800d4c2:	4658      	mov	r0, fp
 800d4c4:	f000 ff9a 	bl	800e3fc <__mcmp>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	f73f adbd 	bgt.w	800d048 <_dtoa_r+0x4d0>
 800d4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4d0:	9d00      	ldr	r5, [sp, #0]
 800d4d2:	ea6f 0a03 	mvn.w	sl, r3
 800d4d6:	f04f 0800 	mov.w	r8, #0
 800d4da:	4631      	mov	r1, r6
 800d4dc:	4620      	mov	r0, r4
 800d4de:	f000 fd05 	bl	800deec <_Bfree>
 800d4e2:	2f00      	cmp	r7, #0
 800d4e4:	f43f aeb4 	beq.w	800d250 <_dtoa_r+0x6d8>
 800d4e8:	f1b8 0f00 	cmp.w	r8, #0
 800d4ec:	d005      	beq.n	800d4fa <_dtoa_r+0x982>
 800d4ee:	45b8      	cmp	r8, r7
 800d4f0:	d003      	beq.n	800d4fa <_dtoa_r+0x982>
 800d4f2:	4641      	mov	r1, r8
 800d4f4:	4620      	mov	r0, r4
 800d4f6:	f000 fcf9 	bl	800deec <_Bfree>
 800d4fa:	4639      	mov	r1, r7
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	f000 fcf5 	bl	800deec <_Bfree>
 800d502:	e6a5      	b.n	800d250 <_dtoa_r+0x6d8>
 800d504:	2600      	movs	r6, #0
 800d506:	4637      	mov	r7, r6
 800d508:	e7e1      	b.n	800d4ce <_dtoa_r+0x956>
 800d50a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d50c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d510:	4637      	mov	r7, r6
 800d512:	e599      	b.n	800d048 <_dtoa_r+0x4d0>
 800d514:	9b08      	ldr	r3, [sp, #32]
 800d516:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f000 80fd 	beq.w	800d71a <_dtoa_r+0xba2>
 800d520:	2d00      	cmp	r5, #0
 800d522:	dd05      	ble.n	800d530 <_dtoa_r+0x9b8>
 800d524:	4639      	mov	r1, r7
 800d526:	462a      	mov	r2, r5
 800d528:	4620      	mov	r0, r4
 800d52a:	f000 fefb 	bl	800e324 <__lshift>
 800d52e:	4607      	mov	r7, r0
 800d530:	9b06      	ldr	r3, [sp, #24]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d05c      	beq.n	800d5f0 <_dtoa_r+0xa78>
 800d536:	6879      	ldr	r1, [r7, #4]
 800d538:	4620      	mov	r0, r4
 800d53a:	f000 fc97 	bl	800de6c <_Balloc>
 800d53e:	4605      	mov	r5, r0
 800d540:	b928      	cbnz	r0, 800d54e <_dtoa_r+0x9d6>
 800d542:	4b80      	ldr	r3, [pc, #512]	; (800d744 <_dtoa_r+0xbcc>)
 800d544:	4602      	mov	r2, r0
 800d546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d54a:	f7ff bb2e 	b.w	800cbaa <_dtoa_r+0x32>
 800d54e:	693a      	ldr	r2, [r7, #16]
 800d550:	3202      	adds	r2, #2
 800d552:	0092      	lsls	r2, r2, #2
 800d554:	f107 010c 	add.w	r1, r7, #12
 800d558:	300c      	adds	r0, #12
 800d55a:	f7fd fd01 	bl	800af60 <memcpy>
 800d55e:	2201      	movs	r2, #1
 800d560:	4629      	mov	r1, r5
 800d562:	4620      	mov	r0, r4
 800d564:	f000 fede 	bl	800e324 <__lshift>
 800d568:	9b00      	ldr	r3, [sp, #0]
 800d56a:	3301      	adds	r3, #1
 800d56c:	9301      	str	r3, [sp, #4]
 800d56e:	9b00      	ldr	r3, [sp, #0]
 800d570:	444b      	add	r3, r9
 800d572:	9307      	str	r3, [sp, #28]
 800d574:	9b02      	ldr	r3, [sp, #8]
 800d576:	f003 0301 	and.w	r3, r3, #1
 800d57a:	46b8      	mov	r8, r7
 800d57c:	9306      	str	r3, [sp, #24]
 800d57e:	4607      	mov	r7, r0
 800d580:	9b01      	ldr	r3, [sp, #4]
 800d582:	4631      	mov	r1, r6
 800d584:	3b01      	subs	r3, #1
 800d586:	4658      	mov	r0, fp
 800d588:	9302      	str	r3, [sp, #8]
 800d58a:	f7ff fa67 	bl	800ca5c <quorem>
 800d58e:	4603      	mov	r3, r0
 800d590:	3330      	adds	r3, #48	; 0x30
 800d592:	9004      	str	r0, [sp, #16]
 800d594:	4641      	mov	r1, r8
 800d596:	4658      	mov	r0, fp
 800d598:	9308      	str	r3, [sp, #32]
 800d59a:	f000 ff2f 	bl	800e3fc <__mcmp>
 800d59e:	463a      	mov	r2, r7
 800d5a0:	4681      	mov	r9, r0
 800d5a2:	4631      	mov	r1, r6
 800d5a4:	4620      	mov	r0, r4
 800d5a6:	f000 ff45 	bl	800e434 <__mdiff>
 800d5aa:	68c2      	ldr	r2, [r0, #12]
 800d5ac:	9b08      	ldr	r3, [sp, #32]
 800d5ae:	4605      	mov	r5, r0
 800d5b0:	bb02      	cbnz	r2, 800d5f4 <_dtoa_r+0xa7c>
 800d5b2:	4601      	mov	r1, r0
 800d5b4:	4658      	mov	r0, fp
 800d5b6:	f000 ff21 	bl	800e3fc <__mcmp>
 800d5ba:	9b08      	ldr	r3, [sp, #32]
 800d5bc:	4602      	mov	r2, r0
 800d5be:	4629      	mov	r1, r5
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800d5c6:	f000 fc91 	bl	800deec <_Bfree>
 800d5ca:	9b05      	ldr	r3, [sp, #20]
 800d5cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5ce:	9d01      	ldr	r5, [sp, #4]
 800d5d0:	ea43 0102 	orr.w	r1, r3, r2
 800d5d4:	9b06      	ldr	r3, [sp, #24]
 800d5d6:	430b      	orrs	r3, r1
 800d5d8:	9b08      	ldr	r3, [sp, #32]
 800d5da:	d10d      	bne.n	800d5f8 <_dtoa_r+0xa80>
 800d5dc:	2b39      	cmp	r3, #57	; 0x39
 800d5de:	d029      	beq.n	800d634 <_dtoa_r+0xabc>
 800d5e0:	f1b9 0f00 	cmp.w	r9, #0
 800d5e4:	dd01      	ble.n	800d5ea <_dtoa_r+0xa72>
 800d5e6:	9b04      	ldr	r3, [sp, #16]
 800d5e8:	3331      	adds	r3, #49	; 0x31
 800d5ea:	9a02      	ldr	r2, [sp, #8]
 800d5ec:	7013      	strb	r3, [r2, #0]
 800d5ee:	e774      	b.n	800d4da <_dtoa_r+0x962>
 800d5f0:	4638      	mov	r0, r7
 800d5f2:	e7b9      	b.n	800d568 <_dtoa_r+0x9f0>
 800d5f4:	2201      	movs	r2, #1
 800d5f6:	e7e2      	b.n	800d5be <_dtoa_r+0xa46>
 800d5f8:	f1b9 0f00 	cmp.w	r9, #0
 800d5fc:	db06      	blt.n	800d60c <_dtoa_r+0xa94>
 800d5fe:	9905      	ldr	r1, [sp, #20]
 800d600:	ea41 0909 	orr.w	r9, r1, r9
 800d604:	9906      	ldr	r1, [sp, #24]
 800d606:	ea59 0101 	orrs.w	r1, r9, r1
 800d60a:	d120      	bne.n	800d64e <_dtoa_r+0xad6>
 800d60c:	2a00      	cmp	r2, #0
 800d60e:	ddec      	ble.n	800d5ea <_dtoa_r+0xa72>
 800d610:	4659      	mov	r1, fp
 800d612:	2201      	movs	r2, #1
 800d614:	4620      	mov	r0, r4
 800d616:	9301      	str	r3, [sp, #4]
 800d618:	f000 fe84 	bl	800e324 <__lshift>
 800d61c:	4631      	mov	r1, r6
 800d61e:	4683      	mov	fp, r0
 800d620:	f000 feec 	bl	800e3fc <__mcmp>
 800d624:	2800      	cmp	r0, #0
 800d626:	9b01      	ldr	r3, [sp, #4]
 800d628:	dc02      	bgt.n	800d630 <_dtoa_r+0xab8>
 800d62a:	d1de      	bne.n	800d5ea <_dtoa_r+0xa72>
 800d62c:	07da      	lsls	r2, r3, #31
 800d62e:	d5dc      	bpl.n	800d5ea <_dtoa_r+0xa72>
 800d630:	2b39      	cmp	r3, #57	; 0x39
 800d632:	d1d8      	bne.n	800d5e6 <_dtoa_r+0xa6e>
 800d634:	9a02      	ldr	r2, [sp, #8]
 800d636:	2339      	movs	r3, #57	; 0x39
 800d638:	7013      	strb	r3, [r2, #0]
 800d63a:	462b      	mov	r3, r5
 800d63c:	461d      	mov	r5, r3
 800d63e:	3b01      	subs	r3, #1
 800d640:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d644:	2a39      	cmp	r2, #57	; 0x39
 800d646:	d050      	beq.n	800d6ea <_dtoa_r+0xb72>
 800d648:	3201      	adds	r2, #1
 800d64a:	701a      	strb	r2, [r3, #0]
 800d64c:	e745      	b.n	800d4da <_dtoa_r+0x962>
 800d64e:	2a00      	cmp	r2, #0
 800d650:	dd03      	ble.n	800d65a <_dtoa_r+0xae2>
 800d652:	2b39      	cmp	r3, #57	; 0x39
 800d654:	d0ee      	beq.n	800d634 <_dtoa_r+0xabc>
 800d656:	3301      	adds	r3, #1
 800d658:	e7c7      	b.n	800d5ea <_dtoa_r+0xa72>
 800d65a:	9a01      	ldr	r2, [sp, #4]
 800d65c:	9907      	ldr	r1, [sp, #28]
 800d65e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d662:	428a      	cmp	r2, r1
 800d664:	d02a      	beq.n	800d6bc <_dtoa_r+0xb44>
 800d666:	4659      	mov	r1, fp
 800d668:	2300      	movs	r3, #0
 800d66a:	220a      	movs	r2, #10
 800d66c:	4620      	mov	r0, r4
 800d66e:	f000 fc5f 	bl	800df30 <__multadd>
 800d672:	45b8      	cmp	r8, r7
 800d674:	4683      	mov	fp, r0
 800d676:	f04f 0300 	mov.w	r3, #0
 800d67a:	f04f 020a 	mov.w	r2, #10
 800d67e:	4641      	mov	r1, r8
 800d680:	4620      	mov	r0, r4
 800d682:	d107      	bne.n	800d694 <_dtoa_r+0xb1c>
 800d684:	f000 fc54 	bl	800df30 <__multadd>
 800d688:	4680      	mov	r8, r0
 800d68a:	4607      	mov	r7, r0
 800d68c:	9b01      	ldr	r3, [sp, #4]
 800d68e:	3301      	adds	r3, #1
 800d690:	9301      	str	r3, [sp, #4]
 800d692:	e775      	b.n	800d580 <_dtoa_r+0xa08>
 800d694:	f000 fc4c 	bl	800df30 <__multadd>
 800d698:	4639      	mov	r1, r7
 800d69a:	4680      	mov	r8, r0
 800d69c:	2300      	movs	r3, #0
 800d69e:	220a      	movs	r2, #10
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f000 fc45 	bl	800df30 <__multadd>
 800d6a6:	4607      	mov	r7, r0
 800d6a8:	e7f0      	b.n	800d68c <_dtoa_r+0xb14>
 800d6aa:	f1b9 0f00 	cmp.w	r9, #0
 800d6ae:	9a00      	ldr	r2, [sp, #0]
 800d6b0:	bfcc      	ite	gt
 800d6b2:	464d      	movgt	r5, r9
 800d6b4:	2501      	movle	r5, #1
 800d6b6:	4415      	add	r5, r2
 800d6b8:	f04f 0800 	mov.w	r8, #0
 800d6bc:	4659      	mov	r1, fp
 800d6be:	2201      	movs	r2, #1
 800d6c0:	4620      	mov	r0, r4
 800d6c2:	9301      	str	r3, [sp, #4]
 800d6c4:	f000 fe2e 	bl	800e324 <__lshift>
 800d6c8:	4631      	mov	r1, r6
 800d6ca:	4683      	mov	fp, r0
 800d6cc:	f000 fe96 	bl	800e3fc <__mcmp>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	dcb2      	bgt.n	800d63a <_dtoa_r+0xac2>
 800d6d4:	d102      	bne.n	800d6dc <_dtoa_r+0xb64>
 800d6d6:	9b01      	ldr	r3, [sp, #4]
 800d6d8:	07db      	lsls	r3, r3, #31
 800d6da:	d4ae      	bmi.n	800d63a <_dtoa_r+0xac2>
 800d6dc:	462b      	mov	r3, r5
 800d6de:	461d      	mov	r5, r3
 800d6e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d6e4:	2a30      	cmp	r2, #48	; 0x30
 800d6e6:	d0fa      	beq.n	800d6de <_dtoa_r+0xb66>
 800d6e8:	e6f7      	b.n	800d4da <_dtoa_r+0x962>
 800d6ea:	9a00      	ldr	r2, [sp, #0]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d1a5      	bne.n	800d63c <_dtoa_r+0xac4>
 800d6f0:	f10a 0a01 	add.w	sl, sl, #1
 800d6f4:	2331      	movs	r3, #49	; 0x31
 800d6f6:	e779      	b.n	800d5ec <_dtoa_r+0xa74>
 800d6f8:	4b13      	ldr	r3, [pc, #76]	; (800d748 <_dtoa_r+0xbd0>)
 800d6fa:	f7ff baaf 	b.w	800cc5c <_dtoa_r+0xe4>
 800d6fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d700:	2b00      	cmp	r3, #0
 800d702:	f47f aa86 	bne.w	800cc12 <_dtoa_r+0x9a>
 800d706:	4b11      	ldr	r3, [pc, #68]	; (800d74c <_dtoa_r+0xbd4>)
 800d708:	f7ff baa8 	b.w	800cc5c <_dtoa_r+0xe4>
 800d70c:	f1b9 0f00 	cmp.w	r9, #0
 800d710:	dc03      	bgt.n	800d71a <_dtoa_r+0xba2>
 800d712:	9b05      	ldr	r3, [sp, #20]
 800d714:	2b02      	cmp	r3, #2
 800d716:	f73f aec9 	bgt.w	800d4ac <_dtoa_r+0x934>
 800d71a:	9d00      	ldr	r5, [sp, #0]
 800d71c:	4631      	mov	r1, r6
 800d71e:	4658      	mov	r0, fp
 800d720:	f7ff f99c 	bl	800ca5c <quorem>
 800d724:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d728:	f805 3b01 	strb.w	r3, [r5], #1
 800d72c:	9a00      	ldr	r2, [sp, #0]
 800d72e:	1aaa      	subs	r2, r5, r2
 800d730:	4591      	cmp	r9, r2
 800d732:	ddba      	ble.n	800d6aa <_dtoa_r+0xb32>
 800d734:	4659      	mov	r1, fp
 800d736:	2300      	movs	r3, #0
 800d738:	220a      	movs	r2, #10
 800d73a:	4620      	mov	r0, r4
 800d73c:	f000 fbf8 	bl	800df30 <__multadd>
 800d740:	4683      	mov	fp, r0
 800d742:	e7eb      	b.n	800d71c <_dtoa_r+0xba4>
 800d744:	0800fbcc 	.word	0x0800fbcc
 800d748:	0800f9cc 	.word	0x0800f9cc
 800d74c:	0800fb49 	.word	0x0800fb49

0800d750 <rshift>:
 800d750:	6903      	ldr	r3, [r0, #16]
 800d752:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d756:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d75a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d75e:	f100 0414 	add.w	r4, r0, #20
 800d762:	dd45      	ble.n	800d7f0 <rshift+0xa0>
 800d764:	f011 011f 	ands.w	r1, r1, #31
 800d768:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d76c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d770:	d10c      	bne.n	800d78c <rshift+0x3c>
 800d772:	f100 0710 	add.w	r7, r0, #16
 800d776:	4629      	mov	r1, r5
 800d778:	42b1      	cmp	r1, r6
 800d77a:	d334      	bcc.n	800d7e6 <rshift+0x96>
 800d77c:	1a9b      	subs	r3, r3, r2
 800d77e:	009b      	lsls	r3, r3, #2
 800d780:	1eea      	subs	r2, r5, #3
 800d782:	4296      	cmp	r6, r2
 800d784:	bf38      	it	cc
 800d786:	2300      	movcc	r3, #0
 800d788:	4423      	add	r3, r4
 800d78a:	e015      	b.n	800d7b8 <rshift+0x68>
 800d78c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d790:	f1c1 0820 	rsb	r8, r1, #32
 800d794:	40cf      	lsrs	r7, r1
 800d796:	f105 0e04 	add.w	lr, r5, #4
 800d79a:	46a1      	mov	r9, r4
 800d79c:	4576      	cmp	r6, lr
 800d79e:	46f4      	mov	ip, lr
 800d7a0:	d815      	bhi.n	800d7ce <rshift+0x7e>
 800d7a2:	1a9b      	subs	r3, r3, r2
 800d7a4:	009a      	lsls	r2, r3, #2
 800d7a6:	3a04      	subs	r2, #4
 800d7a8:	3501      	adds	r5, #1
 800d7aa:	42ae      	cmp	r6, r5
 800d7ac:	bf38      	it	cc
 800d7ae:	2200      	movcc	r2, #0
 800d7b0:	18a3      	adds	r3, r4, r2
 800d7b2:	50a7      	str	r7, [r4, r2]
 800d7b4:	b107      	cbz	r7, 800d7b8 <rshift+0x68>
 800d7b6:	3304      	adds	r3, #4
 800d7b8:	1b1a      	subs	r2, r3, r4
 800d7ba:	42a3      	cmp	r3, r4
 800d7bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7c0:	bf08      	it	eq
 800d7c2:	2300      	moveq	r3, #0
 800d7c4:	6102      	str	r2, [r0, #16]
 800d7c6:	bf08      	it	eq
 800d7c8:	6143      	streq	r3, [r0, #20]
 800d7ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7ce:	f8dc c000 	ldr.w	ip, [ip]
 800d7d2:	fa0c fc08 	lsl.w	ip, ip, r8
 800d7d6:	ea4c 0707 	orr.w	r7, ip, r7
 800d7da:	f849 7b04 	str.w	r7, [r9], #4
 800d7de:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d7e2:	40cf      	lsrs	r7, r1
 800d7e4:	e7da      	b.n	800d79c <rshift+0x4c>
 800d7e6:	f851 cb04 	ldr.w	ip, [r1], #4
 800d7ea:	f847 cf04 	str.w	ip, [r7, #4]!
 800d7ee:	e7c3      	b.n	800d778 <rshift+0x28>
 800d7f0:	4623      	mov	r3, r4
 800d7f2:	e7e1      	b.n	800d7b8 <rshift+0x68>

0800d7f4 <__hexdig_fun>:
 800d7f4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d7f8:	2b09      	cmp	r3, #9
 800d7fa:	d802      	bhi.n	800d802 <__hexdig_fun+0xe>
 800d7fc:	3820      	subs	r0, #32
 800d7fe:	b2c0      	uxtb	r0, r0
 800d800:	4770      	bx	lr
 800d802:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d806:	2b05      	cmp	r3, #5
 800d808:	d801      	bhi.n	800d80e <__hexdig_fun+0x1a>
 800d80a:	3847      	subs	r0, #71	; 0x47
 800d80c:	e7f7      	b.n	800d7fe <__hexdig_fun+0xa>
 800d80e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d812:	2b05      	cmp	r3, #5
 800d814:	d801      	bhi.n	800d81a <__hexdig_fun+0x26>
 800d816:	3827      	subs	r0, #39	; 0x27
 800d818:	e7f1      	b.n	800d7fe <__hexdig_fun+0xa>
 800d81a:	2000      	movs	r0, #0
 800d81c:	4770      	bx	lr
	...

0800d820 <__gethex>:
 800d820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d824:	ed2d 8b02 	vpush	{d8}
 800d828:	b089      	sub	sp, #36	; 0x24
 800d82a:	ee08 0a10 	vmov	s16, r0
 800d82e:	9304      	str	r3, [sp, #16]
 800d830:	4bbc      	ldr	r3, [pc, #752]	; (800db24 <__gethex+0x304>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	9301      	str	r3, [sp, #4]
 800d836:	4618      	mov	r0, r3
 800d838:	468b      	mov	fp, r1
 800d83a:	4690      	mov	r8, r2
 800d83c:	f7f2 fce0 	bl	8000200 <strlen>
 800d840:	9b01      	ldr	r3, [sp, #4]
 800d842:	f8db 2000 	ldr.w	r2, [fp]
 800d846:	4403      	add	r3, r0
 800d848:	4682      	mov	sl, r0
 800d84a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d84e:	9305      	str	r3, [sp, #20]
 800d850:	1c93      	adds	r3, r2, #2
 800d852:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d856:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d85a:	32fe      	adds	r2, #254	; 0xfe
 800d85c:	18d1      	adds	r1, r2, r3
 800d85e:	461f      	mov	r7, r3
 800d860:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d864:	9100      	str	r1, [sp, #0]
 800d866:	2830      	cmp	r0, #48	; 0x30
 800d868:	d0f8      	beq.n	800d85c <__gethex+0x3c>
 800d86a:	f7ff ffc3 	bl	800d7f4 <__hexdig_fun>
 800d86e:	4604      	mov	r4, r0
 800d870:	2800      	cmp	r0, #0
 800d872:	d13a      	bne.n	800d8ea <__gethex+0xca>
 800d874:	9901      	ldr	r1, [sp, #4]
 800d876:	4652      	mov	r2, sl
 800d878:	4638      	mov	r0, r7
 800d87a:	f001 f9e1 	bl	800ec40 <strncmp>
 800d87e:	4605      	mov	r5, r0
 800d880:	2800      	cmp	r0, #0
 800d882:	d168      	bne.n	800d956 <__gethex+0x136>
 800d884:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d888:	eb07 060a 	add.w	r6, r7, sl
 800d88c:	f7ff ffb2 	bl	800d7f4 <__hexdig_fun>
 800d890:	2800      	cmp	r0, #0
 800d892:	d062      	beq.n	800d95a <__gethex+0x13a>
 800d894:	4633      	mov	r3, r6
 800d896:	7818      	ldrb	r0, [r3, #0]
 800d898:	2830      	cmp	r0, #48	; 0x30
 800d89a:	461f      	mov	r7, r3
 800d89c:	f103 0301 	add.w	r3, r3, #1
 800d8a0:	d0f9      	beq.n	800d896 <__gethex+0x76>
 800d8a2:	f7ff ffa7 	bl	800d7f4 <__hexdig_fun>
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	fab0 f480 	clz	r4, r0
 800d8ac:	0964      	lsrs	r4, r4, #5
 800d8ae:	4635      	mov	r5, r6
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	463a      	mov	r2, r7
 800d8b4:	4616      	mov	r6, r2
 800d8b6:	3201      	adds	r2, #1
 800d8b8:	7830      	ldrb	r0, [r6, #0]
 800d8ba:	f7ff ff9b 	bl	800d7f4 <__hexdig_fun>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d1f8      	bne.n	800d8b4 <__gethex+0x94>
 800d8c2:	9901      	ldr	r1, [sp, #4]
 800d8c4:	4652      	mov	r2, sl
 800d8c6:	4630      	mov	r0, r6
 800d8c8:	f001 f9ba 	bl	800ec40 <strncmp>
 800d8cc:	b980      	cbnz	r0, 800d8f0 <__gethex+0xd0>
 800d8ce:	b94d      	cbnz	r5, 800d8e4 <__gethex+0xc4>
 800d8d0:	eb06 050a 	add.w	r5, r6, sl
 800d8d4:	462a      	mov	r2, r5
 800d8d6:	4616      	mov	r6, r2
 800d8d8:	3201      	adds	r2, #1
 800d8da:	7830      	ldrb	r0, [r6, #0]
 800d8dc:	f7ff ff8a 	bl	800d7f4 <__hexdig_fun>
 800d8e0:	2800      	cmp	r0, #0
 800d8e2:	d1f8      	bne.n	800d8d6 <__gethex+0xb6>
 800d8e4:	1bad      	subs	r5, r5, r6
 800d8e6:	00ad      	lsls	r5, r5, #2
 800d8e8:	e004      	b.n	800d8f4 <__gethex+0xd4>
 800d8ea:	2400      	movs	r4, #0
 800d8ec:	4625      	mov	r5, r4
 800d8ee:	e7e0      	b.n	800d8b2 <__gethex+0x92>
 800d8f0:	2d00      	cmp	r5, #0
 800d8f2:	d1f7      	bne.n	800d8e4 <__gethex+0xc4>
 800d8f4:	7833      	ldrb	r3, [r6, #0]
 800d8f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d8fa:	2b50      	cmp	r3, #80	; 0x50
 800d8fc:	d13b      	bne.n	800d976 <__gethex+0x156>
 800d8fe:	7873      	ldrb	r3, [r6, #1]
 800d900:	2b2b      	cmp	r3, #43	; 0x2b
 800d902:	d02c      	beq.n	800d95e <__gethex+0x13e>
 800d904:	2b2d      	cmp	r3, #45	; 0x2d
 800d906:	d02e      	beq.n	800d966 <__gethex+0x146>
 800d908:	1c71      	adds	r1, r6, #1
 800d90a:	f04f 0900 	mov.w	r9, #0
 800d90e:	7808      	ldrb	r0, [r1, #0]
 800d910:	f7ff ff70 	bl	800d7f4 <__hexdig_fun>
 800d914:	1e43      	subs	r3, r0, #1
 800d916:	b2db      	uxtb	r3, r3
 800d918:	2b18      	cmp	r3, #24
 800d91a:	d82c      	bhi.n	800d976 <__gethex+0x156>
 800d91c:	f1a0 0210 	sub.w	r2, r0, #16
 800d920:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d924:	f7ff ff66 	bl	800d7f4 <__hexdig_fun>
 800d928:	1e43      	subs	r3, r0, #1
 800d92a:	b2db      	uxtb	r3, r3
 800d92c:	2b18      	cmp	r3, #24
 800d92e:	d91d      	bls.n	800d96c <__gethex+0x14c>
 800d930:	f1b9 0f00 	cmp.w	r9, #0
 800d934:	d000      	beq.n	800d938 <__gethex+0x118>
 800d936:	4252      	negs	r2, r2
 800d938:	4415      	add	r5, r2
 800d93a:	f8cb 1000 	str.w	r1, [fp]
 800d93e:	b1e4      	cbz	r4, 800d97a <__gethex+0x15a>
 800d940:	9b00      	ldr	r3, [sp, #0]
 800d942:	2b00      	cmp	r3, #0
 800d944:	bf14      	ite	ne
 800d946:	2700      	movne	r7, #0
 800d948:	2706      	moveq	r7, #6
 800d94a:	4638      	mov	r0, r7
 800d94c:	b009      	add	sp, #36	; 0x24
 800d94e:	ecbd 8b02 	vpop	{d8}
 800d952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d956:	463e      	mov	r6, r7
 800d958:	4625      	mov	r5, r4
 800d95a:	2401      	movs	r4, #1
 800d95c:	e7ca      	b.n	800d8f4 <__gethex+0xd4>
 800d95e:	f04f 0900 	mov.w	r9, #0
 800d962:	1cb1      	adds	r1, r6, #2
 800d964:	e7d3      	b.n	800d90e <__gethex+0xee>
 800d966:	f04f 0901 	mov.w	r9, #1
 800d96a:	e7fa      	b.n	800d962 <__gethex+0x142>
 800d96c:	230a      	movs	r3, #10
 800d96e:	fb03 0202 	mla	r2, r3, r2, r0
 800d972:	3a10      	subs	r2, #16
 800d974:	e7d4      	b.n	800d920 <__gethex+0x100>
 800d976:	4631      	mov	r1, r6
 800d978:	e7df      	b.n	800d93a <__gethex+0x11a>
 800d97a:	1bf3      	subs	r3, r6, r7
 800d97c:	3b01      	subs	r3, #1
 800d97e:	4621      	mov	r1, r4
 800d980:	2b07      	cmp	r3, #7
 800d982:	dc0b      	bgt.n	800d99c <__gethex+0x17c>
 800d984:	ee18 0a10 	vmov	r0, s16
 800d988:	f000 fa70 	bl	800de6c <_Balloc>
 800d98c:	4604      	mov	r4, r0
 800d98e:	b940      	cbnz	r0, 800d9a2 <__gethex+0x182>
 800d990:	4b65      	ldr	r3, [pc, #404]	; (800db28 <__gethex+0x308>)
 800d992:	4602      	mov	r2, r0
 800d994:	21de      	movs	r1, #222	; 0xde
 800d996:	4865      	ldr	r0, [pc, #404]	; (800db2c <__gethex+0x30c>)
 800d998:	f001 f972 	bl	800ec80 <__assert_func>
 800d99c:	3101      	adds	r1, #1
 800d99e:	105b      	asrs	r3, r3, #1
 800d9a0:	e7ee      	b.n	800d980 <__gethex+0x160>
 800d9a2:	f100 0914 	add.w	r9, r0, #20
 800d9a6:	f04f 0b00 	mov.w	fp, #0
 800d9aa:	f1ca 0301 	rsb	r3, sl, #1
 800d9ae:	f8cd 9008 	str.w	r9, [sp, #8]
 800d9b2:	f8cd b000 	str.w	fp, [sp]
 800d9b6:	9306      	str	r3, [sp, #24]
 800d9b8:	42b7      	cmp	r7, r6
 800d9ba:	d340      	bcc.n	800da3e <__gethex+0x21e>
 800d9bc:	9802      	ldr	r0, [sp, #8]
 800d9be:	9b00      	ldr	r3, [sp, #0]
 800d9c0:	f840 3b04 	str.w	r3, [r0], #4
 800d9c4:	eba0 0009 	sub.w	r0, r0, r9
 800d9c8:	1080      	asrs	r0, r0, #2
 800d9ca:	0146      	lsls	r6, r0, #5
 800d9cc:	6120      	str	r0, [r4, #16]
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f000 fb42 	bl	800e058 <__hi0bits>
 800d9d4:	1a30      	subs	r0, r6, r0
 800d9d6:	f8d8 6000 	ldr.w	r6, [r8]
 800d9da:	42b0      	cmp	r0, r6
 800d9dc:	dd63      	ble.n	800daa6 <__gethex+0x286>
 800d9de:	1b87      	subs	r7, r0, r6
 800d9e0:	4639      	mov	r1, r7
 800d9e2:	4620      	mov	r0, r4
 800d9e4:	f000 fedc 	bl	800e7a0 <__any_on>
 800d9e8:	4682      	mov	sl, r0
 800d9ea:	b1a8      	cbz	r0, 800da18 <__gethex+0x1f8>
 800d9ec:	1e7b      	subs	r3, r7, #1
 800d9ee:	1159      	asrs	r1, r3, #5
 800d9f0:	f003 021f 	and.w	r2, r3, #31
 800d9f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d9f8:	f04f 0a01 	mov.w	sl, #1
 800d9fc:	fa0a f202 	lsl.w	r2, sl, r2
 800da00:	420a      	tst	r2, r1
 800da02:	d009      	beq.n	800da18 <__gethex+0x1f8>
 800da04:	4553      	cmp	r3, sl
 800da06:	dd05      	ble.n	800da14 <__gethex+0x1f4>
 800da08:	1eb9      	subs	r1, r7, #2
 800da0a:	4620      	mov	r0, r4
 800da0c:	f000 fec8 	bl	800e7a0 <__any_on>
 800da10:	2800      	cmp	r0, #0
 800da12:	d145      	bne.n	800daa0 <__gethex+0x280>
 800da14:	f04f 0a02 	mov.w	sl, #2
 800da18:	4639      	mov	r1, r7
 800da1a:	4620      	mov	r0, r4
 800da1c:	f7ff fe98 	bl	800d750 <rshift>
 800da20:	443d      	add	r5, r7
 800da22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da26:	42ab      	cmp	r3, r5
 800da28:	da4c      	bge.n	800dac4 <__gethex+0x2a4>
 800da2a:	ee18 0a10 	vmov	r0, s16
 800da2e:	4621      	mov	r1, r4
 800da30:	f000 fa5c 	bl	800deec <_Bfree>
 800da34:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da36:	2300      	movs	r3, #0
 800da38:	6013      	str	r3, [r2, #0]
 800da3a:	27a3      	movs	r7, #163	; 0xa3
 800da3c:	e785      	b.n	800d94a <__gethex+0x12a>
 800da3e:	1e73      	subs	r3, r6, #1
 800da40:	9a05      	ldr	r2, [sp, #20]
 800da42:	9303      	str	r3, [sp, #12]
 800da44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da48:	4293      	cmp	r3, r2
 800da4a:	d019      	beq.n	800da80 <__gethex+0x260>
 800da4c:	f1bb 0f20 	cmp.w	fp, #32
 800da50:	d107      	bne.n	800da62 <__gethex+0x242>
 800da52:	9b02      	ldr	r3, [sp, #8]
 800da54:	9a00      	ldr	r2, [sp, #0]
 800da56:	f843 2b04 	str.w	r2, [r3], #4
 800da5a:	9302      	str	r3, [sp, #8]
 800da5c:	2300      	movs	r3, #0
 800da5e:	9300      	str	r3, [sp, #0]
 800da60:	469b      	mov	fp, r3
 800da62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800da66:	f7ff fec5 	bl	800d7f4 <__hexdig_fun>
 800da6a:	9b00      	ldr	r3, [sp, #0]
 800da6c:	f000 000f 	and.w	r0, r0, #15
 800da70:	fa00 f00b 	lsl.w	r0, r0, fp
 800da74:	4303      	orrs	r3, r0
 800da76:	9300      	str	r3, [sp, #0]
 800da78:	f10b 0b04 	add.w	fp, fp, #4
 800da7c:	9b03      	ldr	r3, [sp, #12]
 800da7e:	e00d      	b.n	800da9c <__gethex+0x27c>
 800da80:	9b03      	ldr	r3, [sp, #12]
 800da82:	9a06      	ldr	r2, [sp, #24]
 800da84:	4413      	add	r3, r2
 800da86:	42bb      	cmp	r3, r7
 800da88:	d3e0      	bcc.n	800da4c <__gethex+0x22c>
 800da8a:	4618      	mov	r0, r3
 800da8c:	9901      	ldr	r1, [sp, #4]
 800da8e:	9307      	str	r3, [sp, #28]
 800da90:	4652      	mov	r2, sl
 800da92:	f001 f8d5 	bl	800ec40 <strncmp>
 800da96:	9b07      	ldr	r3, [sp, #28]
 800da98:	2800      	cmp	r0, #0
 800da9a:	d1d7      	bne.n	800da4c <__gethex+0x22c>
 800da9c:	461e      	mov	r6, r3
 800da9e:	e78b      	b.n	800d9b8 <__gethex+0x198>
 800daa0:	f04f 0a03 	mov.w	sl, #3
 800daa4:	e7b8      	b.n	800da18 <__gethex+0x1f8>
 800daa6:	da0a      	bge.n	800dabe <__gethex+0x29e>
 800daa8:	1a37      	subs	r7, r6, r0
 800daaa:	4621      	mov	r1, r4
 800daac:	ee18 0a10 	vmov	r0, s16
 800dab0:	463a      	mov	r2, r7
 800dab2:	f000 fc37 	bl	800e324 <__lshift>
 800dab6:	1bed      	subs	r5, r5, r7
 800dab8:	4604      	mov	r4, r0
 800daba:	f100 0914 	add.w	r9, r0, #20
 800dabe:	f04f 0a00 	mov.w	sl, #0
 800dac2:	e7ae      	b.n	800da22 <__gethex+0x202>
 800dac4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dac8:	42a8      	cmp	r0, r5
 800daca:	dd72      	ble.n	800dbb2 <__gethex+0x392>
 800dacc:	1b45      	subs	r5, r0, r5
 800dace:	42ae      	cmp	r6, r5
 800dad0:	dc36      	bgt.n	800db40 <__gethex+0x320>
 800dad2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dad6:	2b02      	cmp	r3, #2
 800dad8:	d02a      	beq.n	800db30 <__gethex+0x310>
 800dada:	2b03      	cmp	r3, #3
 800dadc:	d02c      	beq.n	800db38 <__gethex+0x318>
 800dade:	2b01      	cmp	r3, #1
 800dae0:	d115      	bne.n	800db0e <__gethex+0x2ee>
 800dae2:	42ae      	cmp	r6, r5
 800dae4:	d113      	bne.n	800db0e <__gethex+0x2ee>
 800dae6:	2e01      	cmp	r6, #1
 800dae8:	d10b      	bne.n	800db02 <__gethex+0x2e2>
 800daea:	9a04      	ldr	r2, [sp, #16]
 800daec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800daf0:	6013      	str	r3, [r2, #0]
 800daf2:	2301      	movs	r3, #1
 800daf4:	6123      	str	r3, [r4, #16]
 800daf6:	f8c9 3000 	str.w	r3, [r9]
 800dafa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dafc:	2762      	movs	r7, #98	; 0x62
 800dafe:	601c      	str	r4, [r3, #0]
 800db00:	e723      	b.n	800d94a <__gethex+0x12a>
 800db02:	1e71      	subs	r1, r6, #1
 800db04:	4620      	mov	r0, r4
 800db06:	f000 fe4b 	bl	800e7a0 <__any_on>
 800db0a:	2800      	cmp	r0, #0
 800db0c:	d1ed      	bne.n	800daea <__gethex+0x2ca>
 800db0e:	ee18 0a10 	vmov	r0, s16
 800db12:	4621      	mov	r1, r4
 800db14:	f000 f9ea 	bl	800deec <_Bfree>
 800db18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db1a:	2300      	movs	r3, #0
 800db1c:	6013      	str	r3, [r2, #0]
 800db1e:	2750      	movs	r7, #80	; 0x50
 800db20:	e713      	b.n	800d94a <__gethex+0x12a>
 800db22:	bf00      	nop
 800db24:	0800fc48 	.word	0x0800fc48
 800db28:	0800fbcc 	.word	0x0800fbcc
 800db2c:	0800fbdd 	.word	0x0800fbdd
 800db30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db32:	2b00      	cmp	r3, #0
 800db34:	d1eb      	bne.n	800db0e <__gethex+0x2ee>
 800db36:	e7d8      	b.n	800daea <__gethex+0x2ca>
 800db38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d1d5      	bne.n	800daea <__gethex+0x2ca>
 800db3e:	e7e6      	b.n	800db0e <__gethex+0x2ee>
 800db40:	1e6f      	subs	r7, r5, #1
 800db42:	f1ba 0f00 	cmp.w	sl, #0
 800db46:	d131      	bne.n	800dbac <__gethex+0x38c>
 800db48:	b127      	cbz	r7, 800db54 <__gethex+0x334>
 800db4a:	4639      	mov	r1, r7
 800db4c:	4620      	mov	r0, r4
 800db4e:	f000 fe27 	bl	800e7a0 <__any_on>
 800db52:	4682      	mov	sl, r0
 800db54:	117b      	asrs	r3, r7, #5
 800db56:	2101      	movs	r1, #1
 800db58:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800db5c:	f007 071f 	and.w	r7, r7, #31
 800db60:	fa01 f707 	lsl.w	r7, r1, r7
 800db64:	421f      	tst	r7, r3
 800db66:	4629      	mov	r1, r5
 800db68:	4620      	mov	r0, r4
 800db6a:	bf18      	it	ne
 800db6c:	f04a 0a02 	orrne.w	sl, sl, #2
 800db70:	1b76      	subs	r6, r6, r5
 800db72:	f7ff fded 	bl	800d750 <rshift>
 800db76:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800db7a:	2702      	movs	r7, #2
 800db7c:	f1ba 0f00 	cmp.w	sl, #0
 800db80:	d048      	beq.n	800dc14 <__gethex+0x3f4>
 800db82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db86:	2b02      	cmp	r3, #2
 800db88:	d015      	beq.n	800dbb6 <__gethex+0x396>
 800db8a:	2b03      	cmp	r3, #3
 800db8c:	d017      	beq.n	800dbbe <__gethex+0x39e>
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d109      	bne.n	800dba6 <__gethex+0x386>
 800db92:	f01a 0f02 	tst.w	sl, #2
 800db96:	d006      	beq.n	800dba6 <__gethex+0x386>
 800db98:	f8d9 0000 	ldr.w	r0, [r9]
 800db9c:	ea4a 0a00 	orr.w	sl, sl, r0
 800dba0:	f01a 0f01 	tst.w	sl, #1
 800dba4:	d10e      	bne.n	800dbc4 <__gethex+0x3a4>
 800dba6:	f047 0710 	orr.w	r7, r7, #16
 800dbaa:	e033      	b.n	800dc14 <__gethex+0x3f4>
 800dbac:	f04f 0a01 	mov.w	sl, #1
 800dbb0:	e7d0      	b.n	800db54 <__gethex+0x334>
 800dbb2:	2701      	movs	r7, #1
 800dbb4:	e7e2      	b.n	800db7c <__gethex+0x35c>
 800dbb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbb8:	f1c3 0301 	rsb	r3, r3, #1
 800dbbc:	9315      	str	r3, [sp, #84]	; 0x54
 800dbbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d0f0      	beq.n	800dba6 <__gethex+0x386>
 800dbc4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbc8:	f104 0314 	add.w	r3, r4, #20
 800dbcc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbd0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbd4:	f04f 0c00 	mov.w	ip, #0
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbde:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbe2:	d01c      	beq.n	800dc1e <__gethex+0x3fe>
 800dbe4:	3201      	adds	r2, #1
 800dbe6:	6002      	str	r2, [r0, #0]
 800dbe8:	2f02      	cmp	r7, #2
 800dbea:	f104 0314 	add.w	r3, r4, #20
 800dbee:	d13f      	bne.n	800dc70 <__gethex+0x450>
 800dbf0:	f8d8 2000 	ldr.w	r2, [r8]
 800dbf4:	3a01      	subs	r2, #1
 800dbf6:	42b2      	cmp	r2, r6
 800dbf8:	d10a      	bne.n	800dc10 <__gethex+0x3f0>
 800dbfa:	1171      	asrs	r1, r6, #5
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc02:	f006 061f 	and.w	r6, r6, #31
 800dc06:	fa02 f606 	lsl.w	r6, r2, r6
 800dc0a:	421e      	tst	r6, r3
 800dc0c:	bf18      	it	ne
 800dc0e:	4617      	movne	r7, r2
 800dc10:	f047 0720 	orr.w	r7, r7, #32
 800dc14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc16:	601c      	str	r4, [r3, #0]
 800dc18:	9b04      	ldr	r3, [sp, #16]
 800dc1a:	601d      	str	r5, [r3, #0]
 800dc1c:	e695      	b.n	800d94a <__gethex+0x12a>
 800dc1e:	4299      	cmp	r1, r3
 800dc20:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc24:	d8d8      	bhi.n	800dbd8 <__gethex+0x3b8>
 800dc26:	68a3      	ldr	r3, [r4, #8]
 800dc28:	459b      	cmp	fp, r3
 800dc2a:	db19      	blt.n	800dc60 <__gethex+0x440>
 800dc2c:	6861      	ldr	r1, [r4, #4]
 800dc2e:	ee18 0a10 	vmov	r0, s16
 800dc32:	3101      	adds	r1, #1
 800dc34:	f000 f91a 	bl	800de6c <_Balloc>
 800dc38:	4681      	mov	r9, r0
 800dc3a:	b918      	cbnz	r0, 800dc44 <__gethex+0x424>
 800dc3c:	4b1a      	ldr	r3, [pc, #104]	; (800dca8 <__gethex+0x488>)
 800dc3e:	4602      	mov	r2, r0
 800dc40:	2184      	movs	r1, #132	; 0x84
 800dc42:	e6a8      	b.n	800d996 <__gethex+0x176>
 800dc44:	6922      	ldr	r2, [r4, #16]
 800dc46:	3202      	adds	r2, #2
 800dc48:	f104 010c 	add.w	r1, r4, #12
 800dc4c:	0092      	lsls	r2, r2, #2
 800dc4e:	300c      	adds	r0, #12
 800dc50:	f7fd f986 	bl	800af60 <memcpy>
 800dc54:	4621      	mov	r1, r4
 800dc56:	ee18 0a10 	vmov	r0, s16
 800dc5a:	f000 f947 	bl	800deec <_Bfree>
 800dc5e:	464c      	mov	r4, r9
 800dc60:	6923      	ldr	r3, [r4, #16]
 800dc62:	1c5a      	adds	r2, r3, #1
 800dc64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc68:	6122      	str	r2, [r4, #16]
 800dc6a:	2201      	movs	r2, #1
 800dc6c:	615a      	str	r2, [r3, #20]
 800dc6e:	e7bb      	b.n	800dbe8 <__gethex+0x3c8>
 800dc70:	6922      	ldr	r2, [r4, #16]
 800dc72:	455a      	cmp	r2, fp
 800dc74:	dd0b      	ble.n	800dc8e <__gethex+0x46e>
 800dc76:	2101      	movs	r1, #1
 800dc78:	4620      	mov	r0, r4
 800dc7a:	f7ff fd69 	bl	800d750 <rshift>
 800dc7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc82:	3501      	adds	r5, #1
 800dc84:	42ab      	cmp	r3, r5
 800dc86:	f6ff aed0 	blt.w	800da2a <__gethex+0x20a>
 800dc8a:	2701      	movs	r7, #1
 800dc8c:	e7c0      	b.n	800dc10 <__gethex+0x3f0>
 800dc8e:	f016 061f 	ands.w	r6, r6, #31
 800dc92:	d0fa      	beq.n	800dc8a <__gethex+0x46a>
 800dc94:	449a      	add	sl, r3
 800dc96:	f1c6 0620 	rsb	r6, r6, #32
 800dc9a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800dc9e:	f000 f9db 	bl	800e058 <__hi0bits>
 800dca2:	42b0      	cmp	r0, r6
 800dca4:	dbe7      	blt.n	800dc76 <__gethex+0x456>
 800dca6:	e7f0      	b.n	800dc8a <__gethex+0x46a>
 800dca8:	0800fbcc 	.word	0x0800fbcc

0800dcac <L_shift>:
 800dcac:	f1c2 0208 	rsb	r2, r2, #8
 800dcb0:	0092      	lsls	r2, r2, #2
 800dcb2:	b570      	push	{r4, r5, r6, lr}
 800dcb4:	f1c2 0620 	rsb	r6, r2, #32
 800dcb8:	6843      	ldr	r3, [r0, #4]
 800dcba:	6804      	ldr	r4, [r0, #0]
 800dcbc:	fa03 f506 	lsl.w	r5, r3, r6
 800dcc0:	432c      	orrs	r4, r5
 800dcc2:	40d3      	lsrs	r3, r2
 800dcc4:	6004      	str	r4, [r0, #0]
 800dcc6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcca:	4288      	cmp	r0, r1
 800dccc:	d3f4      	bcc.n	800dcb8 <L_shift+0xc>
 800dcce:	bd70      	pop	{r4, r5, r6, pc}

0800dcd0 <__match>:
 800dcd0:	b530      	push	{r4, r5, lr}
 800dcd2:	6803      	ldr	r3, [r0, #0]
 800dcd4:	3301      	adds	r3, #1
 800dcd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcda:	b914      	cbnz	r4, 800dce2 <__match+0x12>
 800dcdc:	6003      	str	r3, [r0, #0]
 800dcde:	2001      	movs	r0, #1
 800dce0:	bd30      	pop	{r4, r5, pc}
 800dce2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dce6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dcea:	2d19      	cmp	r5, #25
 800dcec:	bf98      	it	ls
 800dcee:	3220      	addls	r2, #32
 800dcf0:	42a2      	cmp	r2, r4
 800dcf2:	d0f0      	beq.n	800dcd6 <__match+0x6>
 800dcf4:	2000      	movs	r0, #0
 800dcf6:	e7f3      	b.n	800dce0 <__match+0x10>

0800dcf8 <__hexnan>:
 800dcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcfc:	680b      	ldr	r3, [r1, #0]
 800dcfe:	6801      	ldr	r1, [r0, #0]
 800dd00:	115e      	asrs	r6, r3, #5
 800dd02:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dd06:	f013 031f 	ands.w	r3, r3, #31
 800dd0a:	b087      	sub	sp, #28
 800dd0c:	bf18      	it	ne
 800dd0e:	3604      	addne	r6, #4
 800dd10:	2500      	movs	r5, #0
 800dd12:	1f37      	subs	r7, r6, #4
 800dd14:	4682      	mov	sl, r0
 800dd16:	4690      	mov	r8, r2
 800dd18:	9301      	str	r3, [sp, #4]
 800dd1a:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd1e:	46b9      	mov	r9, r7
 800dd20:	463c      	mov	r4, r7
 800dd22:	9502      	str	r5, [sp, #8]
 800dd24:	46ab      	mov	fp, r5
 800dd26:	784a      	ldrb	r2, [r1, #1]
 800dd28:	1c4b      	adds	r3, r1, #1
 800dd2a:	9303      	str	r3, [sp, #12]
 800dd2c:	b342      	cbz	r2, 800dd80 <__hexnan+0x88>
 800dd2e:	4610      	mov	r0, r2
 800dd30:	9105      	str	r1, [sp, #20]
 800dd32:	9204      	str	r2, [sp, #16]
 800dd34:	f7ff fd5e 	bl	800d7f4 <__hexdig_fun>
 800dd38:	2800      	cmp	r0, #0
 800dd3a:	d14f      	bne.n	800dddc <__hexnan+0xe4>
 800dd3c:	9a04      	ldr	r2, [sp, #16]
 800dd3e:	9905      	ldr	r1, [sp, #20]
 800dd40:	2a20      	cmp	r2, #32
 800dd42:	d818      	bhi.n	800dd76 <__hexnan+0x7e>
 800dd44:	9b02      	ldr	r3, [sp, #8]
 800dd46:	459b      	cmp	fp, r3
 800dd48:	dd13      	ble.n	800dd72 <__hexnan+0x7a>
 800dd4a:	454c      	cmp	r4, r9
 800dd4c:	d206      	bcs.n	800dd5c <__hexnan+0x64>
 800dd4e:	2d07      	cmp	r5, #7
 800dd50:	dc04      	bgt.n	800dd5c <__hexnan+0x64>
 800dd52:	462a      	mov	r2, r5
 800dd54:	4649      	mov	r1, r9
 800dd56:	4620      	mov	r0, r4
 800dd58:	f7ff ffa8 	bl	800dcac <L_shift>
 800dd5c:	4544      	cmp	r4, r8
 800dd5e:	d950      	bls.n	800de02 <__hexnan+0x10a>
 800dd60:	2300      	movs	r3, #0
 800dd62:	f1a4 0904 	sub.w	r9, r4, #4
 800dd66:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd6a:	f8cd b008 	str.w	fp, [sp, #8]
 800dd6e:	464c      	mov	r4, r9
 800dd70:	461d      	mov	r5, r3
 800dd72:	9903      	ldr	r1, [sp, #12]
 800dd74:	e7d7      	b.n	800dd26 <__hexnan+0x2e>
 800dd76:	2a29      	cmp	r2, #41	; 0x29
 800dd78:	d156      	bne.n	800de28 <__hexnan+0x130>
 800dd7a:	3102      	adds	r1, #2
 800dd7c:	f8ca 1000 	str.w	r1, [sl]
 800dd80:	f1bb 0f00 	cmp.w	fp, #0
 800dd84:	d050      	beq.n	800de28 <__hexnan+0x130>
 800dd86:	454c      	cmp	r4, r9
 800dd88:	d206      	bcs.n	800dd98 <__hexnan+0xa0>
 800dd8a:	2d07      	cmp	r5, #7
 800dd8c:	dc04      	bgt.n	800dd98 <__hexnan+0xa0>
 800dd8e:	462a      	mov	r2, r5
 800dd90:	4649      	mov	r1, r9
 800dd92:	4620      	mov	r0, r4
 800dd94:	f7ff ff8a 	bl	800dcac <L_shift>
 800dd98:	4544      	cmp	r4, r8
 800dd9a:	d934      	bls.n	800de06 <__hexnan+0x10e>
 800dd9c:	f1a8 0204 	sub.w	r2, r8, #4
 800dda0:	4623      	mov	r3, r4
 800dda2:	f853 1b04 	ldr.w	r1, [r3], #4
 800dda6:	f842 1f04 	str.w	r1, [r2, #4]!
 800ddaa:	429f      	cmp	r7, r3
 800ddac:	d2f9      	bcs.n	800dda2 <__hexnan+0xaa>
 800ddae:	1b3b      	subs	r3, r7, r4
 800ddb0:	f023 0303 	bic.w	r3, r3, #3
 800ddb4:	3304      	adds	r3, #4
 800ddb6:	3401      	adds	r4, #1
 800ddb8:	3e03      	subs	r6, #3
 800ddba:	42b4      	cmp	r4, r6
 800ddbc:	bf88      	it	hi
 800ddbe:	2304      	movhi	r3, #4
 800ddc0:	4443      	add	r3, r8
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	f843 2b04 	str.w	r2, [r3], #4
 800ddc8:	429f      	cmp	r7, r3
 800ddca:	d2fb      	bcs.n	800ddc4 <__hexnan+0xcc>
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	b91b      	cbnz	r3, 800ddd8 <__hexnan+0xe0>
 800ddd0:	4547      	cmp	r7, r8
 800ddd2:	d127      	bne.n	800de24 <__hexnan+0x12c>
 800ddd4:	2301      	movs	r3, #1
 800ddd6:	603b      	str	r3, [r7, #0]
 800ddd8:	2005      	movs	r0, #5
 800ddda:	e026      	b.n	800de2a <__hexnan+0x132>
 800dddc:	3501      	adds	r5, #1
 800ddde:	2d08      	cmp	r5, #8
 800dde0:	f10b 0b01 	add.w	fp, fp, #1
 800dde4:	dd06      	ble.n	800ddf4 <__hexnan+0xfc>
 800dde6:	4544      	cmp	r4, r8
 800dde8:	d9c3      	bls.n	800dd72 <__hexnan+0x7a>
 800ddea:	2300      	movs	r3, #0
 800ddec:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddf0:	2501      	movs	r5, #1
 800ddf2:	3c04      	subs	r4, #4
 800ddf4:	6822      	ldr	r2, [r4, #0]
 800ddf6:	f000 000f 	and.w	r0, r0, #15
 800ddfa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ddfe:	6022      	str	r2, [r4, #0]
 800de00:	e7b7      	b.n	800dd72 <__hexnan+0x7a>
 800de02:	2508      	movs	r5, #8
 800de04:	e7b5      	b.n	800dd72 <__hexnan+0x7a>
 800de06:	9b01      	ldr	r3, [sp, #4]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d0df      	beq.n	800ddcc <__hexnan+0xd4>
 800de0c:	f04f 32ff 	mov.w	r2, #4294967295
 800de10:	f1c3 0320 	rsb	r3, r3, #32
 800de14:	fa22 f303 	lsr.w	r3, r2, r3
 800de18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800de1c:	401a      	ands	r2, r3
 800de1e:	f846 2c04 	str.w	r2, [r6, #-4]
 800de22:	e7d3      	b.n	800ddcc <__hexnan+0xd4>
 800de24:	3f04      	subs	r7, #4
 800de26:	e7d1      	b.n	800ddcc <__hexnan+0xd4>
 800de28:	2004      	movs	r0, #4
 800de2a:	b007      	add	sp, #28
 800de2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de30 <_localeconv_r>:
 800de30:	4800      	ldr	r0, [pc, #0]	; (800de34 <_localeconv_r+0x4>)
 800de32:	4770      	bx	lr
 800de34:	20000298 	.word	0x20000298

0800de38 <malloc>:
 800de38:	4b02      	ldr	r3, [pc, #8]	; (800de44 <malloc+0xc>)
 800de3a:	4601      	mov	r1, r0
 800de3c:	6818      	ldr	r0, [r3, #0]
 800de3e:	f000 bd2f 	b.w	800e8a0 <_malloc_r>
 800de42:	bf00      	nop
 800de44:	20000140 	.word	0x20000140

0800de48 <__ascii_mbtowc>:
 800de48:	b082      	sub	sp, #8
 800de4a:	b901      	cbnz	r1, 800de4e <__ascii_mbtowc+0x6>
 800de4c:	a901      	add	r1, sp, #4
 800de4e:	b142      	cbz	r2, 800de62 <__ascii_mbtowc+0x1a>
 800de50:	b14b      	cbz	r3, 800de66 <__ascii_mbtowc+0x1e>
 800de52:	7813      	ldrb	r3, [r2, #0]
 800de54:	600b      	str	r3, [r1, #0]
 800de56:	7812      	ldrb	r2, [r2, #0]
 800de58:	1e10      	subs	r0, r2, #0
 800de5a:	bf18      	it	ne
 800de5c:	2001      	movne	r0, #1
 800de5e:	b002      	add	sp, #8
 800de60:	4770      	bx	lr
 800de62:	4610      	mov	r0, r2
 800de64:	e7fb      	b.n	800de5e <__ascii_mbtowc+0x16>
 800de66:	f06f 0001 	mvn.w	r0, #1
 800de6a:	e7f8      	b.n	800de5e <__ascii_mbtowc+0x16>

0800de6c <_Balloc>:
 800de6c:	b570      	push	{r4, r5, r6, lr}
 800de6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de70:	4604      	mov	r4, r0
 800de72:	460d      	mov	r5, r1
 800de74:	b976      	cbnz	r6, 800de94 <_Balloc+0x28>
 800de76:	2010      	movs	r0, #16
 800de78:	f7ff ffde 	bl	800de38 <malloc>
 800de7c:	4602      	mov	r2, r0
 800de7e:	6260      	str	r0, [r4, #36]	; 0x24
 800de80:	b920      	cbnz	r0, 800de8c <_Balloc+0x20>
 800de82:	4b18      	ldr	r3, [pc, #96]	; (800dee4 <_Balloc+0x78>)
 800de84:	4818      	ldr	r0, [pc, #96]	; (800dee8 <_Balloc+0x7c>)
 800de86:	2166      	movs	r1, #102	; 0x66
 800de88:	f000 fefa 	bl	800ec80 <__assert_func>
 800de8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de90:	6006      	str	r6, [r0, #0]
 800de92:	60c6      	str	r6, [r0, #12]
 800de94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800de96:	68f3      	ldr	r3, [r6, #12]
 800de98:	b183      	cbz	r3, 800debc <_Balloc+0x50>
 800de9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de9c:	68db      	ldr	r3, [r3, #12]
 800de9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dea2:	b9b8      	cbnz	r0, 800ded4 <_Balloc+0x68>
 800dea4:	2101      	movs	r1, #1
 800dea6:	fa01 f605 	lsl.w	r6, r1, r5
 800deaa:	1d72      	adds	r2, r6, #5
 800deac:	0092      	lsls	r2, r2, #2
 800deae:	4620      	mov	r0, r4
 800deb0:	f000 fc97 	bl	800e7e2 <_calloc_r>
 800deb4:	b160      	cbz	r0, 800ded0 <_Balloc+0x64>
 800deb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800deba:	e00e      	b.n	800deda <_Balloc+0x6e>
 800debc:	2221      	movs	r2, #33	; 0x21
 800debe:	2104      	movs	r1, #4
 800dec0:	4620      	mov	r0, r4
 800dec2:	f000 fc8e 	bl	800e7e2 <_calloc_r>
 800dec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dec8:	60f0      	str	r0, [r6, #12]
 800deca:	68db      	ldr	r3, [r3, #12]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d1e4      	bne.n	800de9a <_Balloc+0x2e>
 800ded0:	2000      	movs	r0, #0
 800ded2:	bd70      	pop	{r4, r5, r6, pc}
 800ded4:	6802      	ldr	r2, [r0, #0]
 800ded6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800deda:	2300      	movs	r3, #0
 800dedc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dee0:	e7f7      	b.n	800ded2 <_Balloc+0x66>
 800dee2:	bf00      	nop
 800dee4:	0800fb56 	.word	0x0800fb56
 800dee8:	0800fc5c 	.word	0x0800fc5c

0800deec <_Bfree>:
 800deec:	b570      	push	{r4, r5, r6, lr}
 800deee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800def0:	4605      	mov	r5, r0
 800def2:	460c      	mov	r4, r1
 800def4:	b976      	cbnz	r6, 800df14 <_Bfree+0x28>
 800def6:	2010      	movs	r0, #16
 800def8:	f7ff ff9e 	bl	800de38 <malloc>
 800defc:	4602      	mov	r2, r0
 800defe:	6268      	str	r0, [r5, #36]	; 0x24
 800df00:	b920      	cbnz	r0, 800df0c <_Bfree+0x20>
 800df02:	4b09      	ldr	r3, [pc, #36]	; (800df28 <_Bfree+0x3c>)
 800df04:	4809      	ldr	r0, [pc, #36]	; (800df2c <_Bfree+0x40>)
 800df06:	218a      	movs	r1, #138	; 0x8a
 800df08:	f000 feba 	bl	800ec80 <__assert_func>
 800df0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df10:	6006      	str	r6, [r0, #0]
 800df12:	60c6      	str	r6, [r0, #12]
 800df14:	b13c      	cbz	r4, 800df26 <_Bfree+0x3a>
 800df16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800df18:	6862      	ldr	r2, [r4, #4]
 800df1a:	68db      	ldr	r3, [r3, #12]
 800df1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df20:	6021      	str	r1, [r4, #0]
 800df22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df26:	bd70      	pop	{r4, r5, r6, pc}
 800df28:	0800fb56 	.word	0x0800fb56
 800df2c:	0800fc5c 	.word	0x0800fc5c

0800df30 <__multadd>:
 800df30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df34:	690e      	ldr	r6, [r1, #16]
 800df36:	4607      	mov	r7, r0
 800df38:	4698      	mov	r8, r3
 800df3a:	460c      	mov	r4, r1
 800df3c:	f101 0014 	add.w	r0, r1, #20
 800df40:	2300      	movs	r3, #0
 800df42:	6805      	ldr	r5, [r0, #0]
 800df44:	b2a9      	uxth	r1, r5
 800df46:	fb02 8101 	mla	r1, r2, r1, r8
 800df4a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800df4e:	0c2d      	lsrs	r5, r5, #16
 800df50:	fb02 c505 	mla	r5, r2, r5, ip
 800df54:	b289      	uxth	r1, r1
 800df56:	3301      	adds	r3, #1
 800df58:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800df5c:	429e      	cmp	r6, r3
 800df5e:	f840 1b04 	str.w	r1, [r0], #4
 800df62:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800df66:	dcec      	bgt.n	800df42 <__multadd+0x12>
 800df68:	f1b8 0f00 	cmp.w	r8, #0
 800df6c:	d022      	beq.n	800dfb4 <__multadd+0x84>
 800df6e:	68a3      	ldr	r3, [r4, #8]
 800df70:	42b3      	cmp	r3, r6
 800df72:	dc19      	bgt.n	800dfa8 <__multadd+0x78>
 800df74:	6861      	ldr	r1, [r4, #4]
 800df76:	4638      	mov	r0, r7
 800df78:	3101      	adds	r1, #1
 800df7a:	f7ff ff77 	bl	800de6c <_Balloc>
 800df7e:	4605      	mov	r5, r0
 800df80:	b928      	cbnz	r0, 800df8e <__multadd+0x5e>
 800df82:	4602      	mov	r2, r0
 800df84:	4b0d      	ldr	r3, [pc, #52]	; (800dfbc <__multadd+0x8c>)
 800df86:	480e      	ldr	r0, [pc, #56]	; (800dfc0 <__multadd+0x90>)
 800df88:	21b5      	movs	r1, #181	; 0xb5
 800df8a:	f000 fe79 	bl	800ec80 <__assert_func>
 800df8e:	6922      	ldr	r2, [r4, #16]
 800df90:	3202      	adds	r2, #2
 800df92:	f104 010c 	add.w	r1, r4, #12
 800df96:	0092      	lsls	r2, r2, #2
 800df98:	300c      	adds	r0, #12
 800df9a:	f7fc ffe1 	bl	800af60 <memcpy>
 800df9e:	4621      	mov	r1, r4
 800dfa0:	4638      	mov	r0, r7
 800dfa2:	f7ff ffa3 	bl	800deec <_Bfree>
 800dfa6:	462c      	mov	r4, r5
 800dfa8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800dfac:	3601      	adds	r6, #1
 800dfae:	f8c3 8014 	str.w	r8, [r3, #20]
 800dfb2:	6126      	str	r6, [r4, #16]
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfba:	bf00      	nop
 800dfbc:	0800fbcc 	.word	0x0800fbcc
 800dfc0:	0800fc5c 	.word	0x0800fc5c

0800dfc4 <__s2b>:
 800dfc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfc8:	460c      	mov	r4, r1
 800dfca:	4615      	mov	r5, r2
 800dfcc:	461f      	mov	r7, r3
 800dfce:	2209      	movs	r2, #9
 800dfd0:	3308      	adds	r3, #8
 800dfd2:	4606      	mov	r6, r0
 800dfd4:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfd8:	2100      	movs	r1, #0
 800dfda:	2201      	movs	r2, #1
 800dfdc:	429a      	cmp	r2, r3
 800dfde:	db09      	blt.n	800dff4 <__s2b+0x30>
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	f7ff ff43 	bl	800de6c <_Balloc>
 800dfe6:	b940      	cbnz	r0, 800dffa <__s2b+0x36>
 800dfe8:	4602      	mov	r2, r0
 800dfea:	4b19      	ldr	r3, [pc, #100]	; (800e050 <__s2b+0x8c>)
 800dfec:	4819      	ldr	r0, [pc, #100]	; (800e054 <__s2b+0x90>)
 800dfee:	21ce      	movs	r1, #206	; 0xce
 800dff0:	f000 fe46 	bl	800ec80 <__assert_func>
 800dff4:	0052      	lsls	r2, r2, #1
 800dff6:	3101      	adds	r1, #1
 800dff8:	e7f0      	b.n	800dfdc <__s2b+0x18>
 800dffa:	9b08      	ldr	r3, [sp, #32]
 800dffc:	6143      	str	r3, [r0, #20]
 800dffe:	2d09      	cmp	r5, #9
 800e000:	f04f 0301 	mov.w	r3, #1
 800e004:	6103      	str	r3, [r0, #16]
 800e006:	dd16      	ble.n	800e036 <__s2b+0x72>
 800e008:	f104 0909 	add.w	r9, r4, #9
 800e00c:	46c8      	mov	r8, r9
 800e00e:	442c      	add	r4, r5
 800e010:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e014:	4601      	mov	r1, r0
 800e016:	3b30      	subs	r3, #48	; 0x30
 800e018:	220a      	movs	r2, #10
 800e01a:	4630      	mov	r0, r6
 800e01c:	f7ff ff88 	bl	800df30 <__multadd>
 800e020:	45a0      	cmp	r8, r4
 800e022:	d1f5      	bne.n	800e010 <__s2b+0x4c>
 800e024:	f1a5 0408 	sub.w	r4, r5, #8
 800e028:	444c      	add	r4, r9
 800e02a:	1b2d      	subs	r5, r5, r4
 800e02c:	1963      	adds	r3, r4, r5
 800e02e:	42bb      	cmp	r3, r7
 800e030:	db04      	blt.n	800e03c <__s2b+0x78>
 800e032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e036:	340a      	adds	r4, #10
 800e038:	2509      	movs	r5, #9
 800e03a:	e7f6      	b.n	800e02a <__s2b+0x66>
 800e03c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e040:	4601      	mov	r1, r0
 800e042:	3b30      	subs	r3, #48	; 0x30
 800e044:	220a      	movs	r2, #10
 800e046:	4630      	mov	r0, r6
 800e048:	f7ff ff72 	bl	800df30 <__multadd>
 800e04c:	e7ee      	b.n	800e02c <__s2b+0x68>
 800e04e:	bf00      	nop
 800e050:	0800fbcc 	.word	0x0800fbcc
 800e054:	0800fc5c 	.word	0x0800fc5c

0800e058 <__hi0bits>:
 800e058:	0c03      	lsrs	r3, r0, #16
 800e05a:	041b      	lsls	r3, r3, #16
 800e05c:	b9d3      	cbnz	r3, 800e094 <__hi0bits+0x3c>
 800e05e:	0400      	lsls	r0, r0, #16
 800e060:	2310      	movs	r3, #16
 800e062:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e066:	bf04      	itt	eq
 800e068:	0200      	lsleq	r0, r0, #8
 800e06a:	3308      	addeq	r3, #8
 800e06c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e070:	bf04      	itt	eq
 800e072:	0100      	lsleq	r0, r0, #4
 800e074:	3304      	addeq	r3, #4
 800e076:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e07a:	bf04      	itt	eq
 800e07c:	0080      	lsleq	r0, r0, #2
 800e07e:	3302      	addeq	r3, #2
 800e080:	2800      	cmp	r0, #0
 800e082:	db05      	blt.n	800e090 <__hi0bits+0x38>
 800e084:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e088:	f103 0301 	add.w	r3, r3, #1
 800e08c:	bf08      	it	eq
 800e08e:	2320      	moveq	r3, #32
 800e090:	4618      	mov	r0, r3
 800e092:	4770      	bx	lr
 800e094:	2300      	movs	r3, #0
 800e096:	e7e4      	b.n	800e062 <__hi0bits+0xa>

0800e098 <__lo0bits>:
 800e098:	6803      	ldr	r3, [r0, #0]
 800e09a:	f013 0207 	ands.w	r2, r3, #7
 800e09e:	4601      	mov	r1, r0
 800e0a0:	d00b      	beq.n	800e0ba <__lo0bits+0x22>
 800e0a2:	07da      	lsls	r2, r3, #31
 800e0a4:	d424      	bmi.n	800e0f0 <__lo0bits+0x58>
 800e0a6:	0798      	lsls	r0, r3, #30
 800e0a8:	bf49      	itett	mi
 800e0aa:	085b      	lsrmi	r3, r3, #1
 800e0ac:	089b      	lsrpl	r3, r3, #2
 800e0ae:	2001      	movmi	r0, #1
 800e0b0:	600b      	strmi	r3, [r1, #0]
 800e0b2:	bf5c      	itt	pl
 800e0b4:	600b      	strpl	r3, [r1, #0]
 800e0b6:	2002      	movpl	r0, #2
 800e0b8:	4770      	bx	lr
 800e0ba:	b298      	uxth	r0, r3
 800e0bc:	b9b0      	cbnz	r0, 800e0ec <__lo0bits+0x54>
 800e0be:	0c1b      	lsrs	r3, r3, #16
 800e0c0:	2010      	movs	r0, #16
 800e0c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e0c6:	bf04      	itt	eq
 800e0c8:	0a1b      	lsreq	r3, r3, #8
 800e0ca:	3008      	addeq	r0, #8
 800e0cc:	071a      	lsls	r2, r3, #28
 800e0ce:	bf04      	itt	eq
 800e0d0:	091b      	lsreq	r3, r3, #4
 800e0d2:	3004      	addeq	r0, #4
 800e0d4:	079a      	lsls	r2, r3, #30
 800e0d6:	bf04      	itt	eq
 800e0d8:	089b      	lsreq	r3, r3, #2
 800e0da:	3002      	addeq	r0, #2
 800e0dc:	07da      	lsls	r2, r3, #31
 800e0de:	d403      	bmi.n	800e0e8 <__lo0bits+0x50>
 800e0e0:	085b      	lsrs	r3, r3, #1
 800e0e2:	f100 0001 	add.w	r0, r0, #1
 800e0e6:	d005      	beq.n	800e0f4 <__lo0bits+0x5c>
 800e0e8:	600b      	str	r3, [r1, #0]
 800e0ea:	4770      	bx	lr
 800e0ec:	4610      	mov	r0, r2
 800e0ee:	e7e8      	b.n	800e0c2 <__lo0bits+0x2a>
 800e0f0:	2000      	movs	r0, #0
 800e0f2:	4770      	bx	lr
 800e0f4:	2020      	movs	r0, #32
 800e0f6:	4770      	bx	lr

0800e0f8 <__i2b>:
 800e0f8:	b510      	push	{r4, lr}
 800e0fa:	460c      	mov	r4, r1
 800e0fc:	2101      	movs	r1, #1
 800e0fe:	f7ff feb5 	bl	800de6c <_Balloc>
 800e102:	4602      	mov	r2, r0
 800e104:	b928      	cbnz	r0, 800e112 <__i2b+0x1a>
 800e106:	4b05      	ldr	r3, [pc, #20]	; (800e11c <__i2b+0x24>)
 800e108:	4805      	ldr	r0, [pc, #20]	; (800e120 <__i2b+0x28>)
 800e10a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e10e:	f000 fdb7 	bl	800ec80 <__assert_func>
 800e112:	2301      	movs	r3, #1
 800e114:	6144      	str	r4, [r0, #20]
 800e116:	6103      	str	r3, [r0, #16]
 800e118:	bd10      	pop	{r4, pc}
 800e11a:	bf00      	nop
 800e11c:	0800fbcc 	.word	0x0800fbcc
 800e120:	0800fc5c 	.word	0x0800fc5c

0800e124 <__multiply>:
 800e124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e128:	4614      	mov	r4, r2
 800e12a:	690a      	ldr	r2, [r1, #16]
 800e12c:	6923      	ldr	r3, [r4, #16]
 800e12e:	429a      	cmp	r2, r3
 800e130:	bfb8      	it	lt
 800e132:	460b      	movlt	r3, r1
 800e134:	460d      	mov	r5, r1
 800e136:	bfbc      	itt	lt
 800e138:	4625      	movlt	r5, r4
 800e13a:	461c      	movlt	r4, r3
 800e13c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e140:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e144:	68ab      	ldr	r3, [r5, #8]
 800e146:	6869      	ldr	r1, [r5, #4]
 800e148:	eb0a 0709 	add.w	r7, sl, r9
 800e14c:	42bb      	cmp	r3, r7
 800e14e:	b085      	sub	sp, #20
 800e150:	bfb8      	it	lt
 800e152:	3101      	addlt	r1, #1
 800e154:	f7ff fe8a 	bl	800de6c <_Balloc>
 800e158:	b930      	cbnz	r0, 800e168 <__multiply+0x44>
 800e15a:	4602      	mov	r2, r0
 800e15c:	4b42      	ldr	r3, [pc, #264]	; (800e268 <__multiply+0x144>)
 800e15e:	4843      	ldr	r0, [pc, #268]	; (800e26c <__multiply+0x148>)
 800e160:	f240 115d 	movw	r1, #349	; 0x15d
 800e164:	f000 fd8c 	bl	800ec80 <__assert_func>
 800e168:	f100 0614 	add.w	r6, r0, #20
 800e16c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e170:	4633      	mov	r3, r6
 800e172:	2200      	movs	r2, #0
 800e174:	4543      	cmp	r3, r8
 800e176:	d31e      	bcc.n	800e1b6 <__multiply+0x92>
 800e178:	f105 0c14 	add.w	ip, r5, #20
 800e17c:	f104 0314 	add.w	r3, r4, #20
 800e180:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e184:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e188:	9202      	str	r2, [sp, #8]
 800e18a:	ebac 0205 	sub.w	r2, ip, r5
 800e18e:	3a15      	subs	r2, #21
 800e190:	f022 0203 	bic.w	r2, r2, #3
 800e194:	3204      	adds	r2, #4
 800e196:	f105 0115 	add.w	r1, r5, #21
 800e19a:	458c      	cmp	ip, r1
 800e19c:	bf38      	it	cc
 800e19e:	2204      	movcc	r2, #4
 800e1a0:	9201      	str	r2, [sp, #4]
 800e1a2:	9a02      	ldr	r2, [sp, #8]
 800e1a4:	9303      	str	r3, [sp, #12]
 800e1a6:	429a      	cmp	r2, r3
 800e1a8:	d808      	bhi.n	800e1bc <__multiply+0x98>
 800e1aa:	2f00      	cmp	r7, #0
 800e1ac:	dc55      	bgt.n	800e25a <__multiply+0x136>
 800e1ae:	6107      	str	r7, [r0, #16]
 800e1b0:	b005      	add	sp, #20
 800e1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1b6:	f843 2b04 	str.w	r2, [r3], #4
 800e1ba:	e7db      	b.n	800e174 <__multiply+0x50>
 800e1bc:	f8b3 a000 	ldrh.w	sl, [r3]
 800e1c0:	f1ba 0f00 	cmp.w	sl, #0
 800e1c4:	d020      	beq.n	800e208 <__multiply+0xe4>
 800e1c6:	f105 0e14 	add.w	lr, r5, #20
 800e1ca:	46b1      	mov	r9, r6
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e1d2:	f8d9 b000 	ldr.w	fp, [r9]
 800e1d6:	b2a1      	uxth	r1, r4
 800e1d8:	fa1f fb8b 	uxth.w	fp, fp
 800e1dc:	fb0a b101 	mla	r1, sl, r1, fp
 800e1e0:	4411      	add	r1, r2
 800e1e2:	f8d9 2000 	ldr.w	r2, [r9]
 800e1e6:	0c24      	lsrs	r4, r4, #16
 800e1e8:	0c12      	lsrs	r2, r2, #16
 800e1ea:	fb0a 2404 	mla	r4, sl, r4, r2
 800e1ee:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e1f2:	b289      	uxth	r1, r1
 800e1f4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e1f8:	45f4      	cmp	ip, lr
 800e1fa:	f849 1b04 	str.w	r1, [r9], #4
 800e1fe:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e202:	d8e4      	bhi.n	800e1ce <__multiply+0xaa>
 800e204:	9901      	ldr	r1, [sp, #4]
 800e206:	5072      	str	r2, [r6, r1]
 800e208:	9a03      	ldr	r2, [sp, #12]
 800e20a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e20e:	3304      	adds	r3, #4
 800e210:	f1b9 0f00 	cmp.w	r9, #0
 800e214:	d01f      	beq.n	800e256 <__multiply+0x132>
 800e216:	6834      	ldr	r4, [r6, #0]
 800e218:	f105 0114 	add.w	r1, r5, #20
 800e21c:	46b6      	mov	lr, r6
 800e21e:	f04f 0a00 	mov.w	sl, #0
 800e222:	880a      	ldrh	r2, [r1, #0]
 800e224:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e228:	fb09 b202 	mla	r2, r9, r2, fp
 800e22c:	4492      	add	sl, r2
 800e22e:	b2a4      	uxth	r4, r4
 800e230:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e234:	f84e 4b04 	str.w	r4, [lr], #4
 800e238:	f851 4b04 	ldr.w	r4, [r1], #4
 800e23c:	f8be 2000 	ldrh.w	r2, [lr]
 800e240:	0c24      	lsrs	r4, r4, #16
 800e242:	fb09 2404 	mla	r4, r9, r4, r2
 800e246:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e24a:	458c      	cmp	ip, r1
 800e24c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e250:	d8e7      	bhi.n	800e222 <__multiply+0xfe>
 800e252:	9a01      	ldr	r2, [sp, #4]
 800e254:	50b4      	str	r4, [r6, r2]
 800e256:	3604      	adds	r6, #4
 800e258:	e7a3      	b.n	800e1a2 <__multiply+0x7e>
 800e25a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d1a5      	bne.n	800e1ae <__multiply+0x8a>
 800e262:	3f01      	subs	r7, #1
 800e264:	e7a1      	b.n	800e1aa <__multiply+0x86>
 800e266:	bf00      	nop
 800e268:	0800fbcc 	.word	0x0800fbcc
 800e26c:	0800fc5c 	.word	0x0800fc5c

0800e270 <__pow5mult>:
 800e270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e274:	4615      	mov	r5, r2
 800e276:	f012 0203 	ands.w	r2, r2, #3
 800e27a:	4606      	mov	r6, r0
 800e27c:	460f      	mov	r7, r1
 800e27e:	d007      	beq.n	800e290 <__pow5mult+0x20>
 800e280:	4c25      	ldr	r4, [pc, #148]	; (800e318 <__pow5mult+0xa8>)
 800e282:	3a01      	subs	r2, #1
 800e284:	2300      	movs	r3, #0
 800e286:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e28a:	f7ff fe51 	bl	800df30 <__multadd>
 800e28e:	4607      	mov	r7, r0
 800e290:	10ad      	asrs	r5, r5, #2
 800e292:	d03d      	beq.n	800e310 <__pow5mult+0xa0>
 800e294:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e296:	b97c      	cbnz	r4, 800e2b8 <__pow5mult+0x48>
 800e298:	2010      	movs	r0, #16
 800e29a:	f7ff fdcd 	bl	800de38 <malloc>
 800e29e:	4602      	mov	r2, r0
 800e2a0:	6270      	str	r0, [r6, #36]	; 0x24
 800e2a2:	b928      	cbnz	r0, 800e2b0 <__pow5mult+0x40>
 800e2a4:	4b1d      	ldr	r3, [pc, #116]	; (800e31c <__pow5mult+0xac>)
 800e2a6:	481e      	ldr	r0, [pc, #120]	; (800e320 <__pow5mult+0xb0>)
 800e2a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e2ac:	f000 fce8 	bl	800ec80 <__assert_func>
 800e2b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2b4:	6004      	str	r4, [r0, #0]
 800e2b6:	60c4      	str	r4, [r0, #12]
 800e2b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e2bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e2c0:	b94c      	cbnz	r4, 800e2d6 <__pow5mult+0x66>
 800e2c2:	f240 2171 	movw	r1, #625	; 0x271
 800e2c6:	4630      	mov	r0, r6
 800e2c8:	f7ff ff16 	bl	800e0f8 <__i2b>
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e2d2:	4604      	mov	r4, r0
 800e2d4:	6003      	str	r3, [r0, #0]
 800e2d6:	f04f 0900 	mov.w	r9, #0
 800e2da:	07eb      	lsls	r3, r5, #31
 800e2dc:	d50a      	bpl.n	800e2f4 <__pow5mult+0x84>
 800e2de:	4639      	mov	r1, r7
 800e2e0:	4622      	mov	r2, r4
 800e2e2:	4630      	mov	r0, r6
 800e2e4:	f7ff ff1e 	bl	800e124 <__multiply>
 800e2e8:	4639      	mov	r1, r7
 800e2ea:	4680      	mov	r8, r0
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	f7ff fdfd 	bl	800deec <_Bfree>
 800e2f2:	4647      	mov	r7, r8
 800e2f4:	106d      	asrs	r5, r5, #1
 800e2f6:	d00b      	beq.n	800e310 <__pow5mult+0xa0>
 800e2f8:	6820      	ldr	r0, [r4, #0]
 800e2fa:	b938      	cbnz	r0, 800e30c <__pow5mult+0x9c>
 800e2fc:	4622      	mov	r2, r4
 800e2fe:	4621      	mov	r1, r4
 800e300:	4630      	mov	r0, r6
 800e302:	f7ff ff0f 	bl	800e124 <__multiply>
 800e306:	6020      	str	r0, [r4, #0]
 800e308:	f8c0 9000 	str.w	r9, [r0]
 800e30c:	4604      	mov	r4, r0
 800e30e:	e7e4      	b.n	800e2da <__pow5mult+0x6a>
 800e310:	4638      	mov	r0, r7
 800e312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e316:	bf00      	nop
 800e318:	0800fdb0 	.word	0x0800fdb0
 800e31c:	0800fb56 	.word	0x0800fb56
 800e320:	0800fc5c 	.word	0x0800fc5c

0800e324 <__lshift>:
 800e324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e328:	460c      	mov	r4, r1
 800e32a:	6849      	ldr	r1, [r1, #4]
 800e32c:	6923      	ldr	r3, [r4, #16]
 800e32e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e332:	68a3      	ldr	r3, [r4, #8]
 800e334:	4607      	mov	r7, r0
 800e336:	4691      	mov	r9, r2
 800e338:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e33c:	f108 0601 	add.w	r6, r8, #1
 800e340:	42b3      	cmp	r3, r6
 800e342:	db0b      	blt.n	800e35c <__lshift+0x38>
 800e344:	4638      	mov	r0, r7
 800e346:	f7ff fd91 	bl	800de6c <_Balloc>
 800e34a:	4605      	mov	r5, r0
 800e34c:	b948      	cbnz	r0, 800e362 <__lshift+0x3e>
 800e34e:	4602      	mov	r2, r0
 800e350:	4b28      	ldr	r3, [pc, #160]	; (800e3f4 <__lshift+0xd0>)
 800e352:	4829      	ldr	r0, [pc, #164]	; (800e3f8 <__lshift+0xd4>)
 800e354:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e358:	f000 fc92 	bl	800ec80 <__assert_func>
 800e35c:	3101      	adds	r1, #1
 800e35e:	005b      	lsls	r3, r3, #1
 800e360:	e7ee      	b.n	800e340 <__lshift+0x1c>
 800e362:	2300      	movs	r3, #0
 800e364:	f100 0114 	add.w	r1, r0, #20
 800e368:	f100 0210 	add.w	r2, r0, #16
 800e36c:	4618      	mov	r0, r3
 800e36e:	4553      	cmp	r3, sl
 800e370:	db33      	blt.n	800e3da <__lshift+0xb6>
 800e372:	6920      	ldr	r0, [r4, #16]
 800e374:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e378:	f104 0314 	add.w	r3, r4, #20
 800e37c:	f019 091f 	ands.w	r9, r9, #31
 800e380:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e384:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e388:	d02b      	beq.n	800e3e2 <__lshift+0xbe>
 800e38a:	f1c9 0e20 	rsb	lr, r9, #32
 800e38e:	468a      	mov	sl, r1
 800e390:	2200      	movs	r2, #0
 800e392:	6818      	ldr	r0, [r3, #0]
 800e394:	fa00 f009 	lsl.w	r0, r0, r9
 800e398:	4302      	orrs	r2, r0
 800e39a:	f84a 2b04 	str.w	r2, [sl], #4
 800e39e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3a2:	459c      	cmp	ip, r3
 800e3a4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e3a8:	d8f3      	bhi.n	800e392 <__lshift+0x6e>
 800e3aa:	ebac 0304 	sub.w	r3, ip, r4
 800e3ae:	3b15      	subs	r3, #21
 800e3b0:	f023 0303 	bic.w	r3, r3, #3
 800e3b4:	3304      	adds	r3, #4
 800e3b6:	f104 0015 	add.w	r0, r4, #21
 800e3ba:	4584      	cmp	ip, r0
 800e3bc:	bf38      	it	cc
 800e3be:	2304      	movcc	r3, #4
 800e3c0:	50ca      	str	r2, [r1, r3]
 800e3c2:	b10a      	cbz	r2, 800e3c8 <__lshift+0xa4>
 800e3c4:	f108 0602 	add.w	r6, r8, #2
 800e3c8:	3e01      	subs	r6, #1
 800e3ca:	4638      	mov	r0, r7
 800e3cc:	612e      	str	r6, [r5, #16]
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	f7ff fd8c 	bl	800deec <_Bfree>
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3da:	f842 0f04 	str.w	r0, [r2, #4]!
 800e3de:	3301      	adds	r3, #1
 800e3e0:	e7c5      	b.n	800e36e <__lshift+0x4a>
 800e3e2:	3904      	subs	r1, #4
 800e3e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e3ec:	459c      	cmp	ip, r3
 800e3ee:	d8f9      	bhi.n	800e3e4 <__lshift+0xc0>
 800e3f0:	e7ea      	b.n	800e3c8 <__lshift+0xa4>
 800e3f2:	bf00      	nop
 800e3f4:	0800fbcc 	.word	0x0800fbcc
 800e3f8:	0800fc5c 	.word	0x0800fc5c

0800e3fc <__mcmp>:
 800e3fc:	b530      	push	{r4, r5, lr}
 800e3fe:	6902      	ldr	r2, [r0, #16]
 800e400:	690c      	ldr	r4, [r1, #16]
 800e402:	1b12      	subs	r2, r2, r4
 800e404:	d10e      	bne.n	800e424 <__mcmp+0x28>
 800e406:	f100 0314 	add.w	r3, r0, #20
 800e40a:	3114      	adds	r1, #20
 800e40c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e410:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e414:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e418:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e41c:	42a5      	cmp	r5, r4
 800e41e:	d003      	beq.n	800e428 <__mcmp+0x2c>
 800e420:	d305      	bcc.n	800e42e <__mcmp+0x32>
 800e422:	2201      	movs	r2, #1
 800e424:	4610      	mov	r0, r2
 800e426:	bd30      	pop	{r4, r5, pc}
 800e428:	4283      	cmp	r3, r0
 800e42a:	d3f3      	bcc.n	800e414 <__mcmp+0x18>
 800e42c:	e7fa      	b.n	800e424 <__mcmp+0x28>
 800e42e:	f04f 32ff 	mov.w	r2, #4294967295
 800e432:	e7f7      	b.n	800e424 <__mcmp+0x28>

0800e434 <__mdiff>:
 800e434:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e438:	460c      	mov	r4, r1
 800e43a:	4606      	mov	r6, r0
 800e43c:	4611      	mov	r1, r2
 800e43e:	4620      	mov	r0, r4
 800e440:	4617      	mov	r7, r2
 800e442:	f7ff ffdb 	bl	800e3fc <__mcmp>
 800e446:	1e05      	subs	r5, r0, #0
 800e448:	d110      	bne.n	800e46c <__mdiff+0x38>
 800e44a:	4629      	mov	r1, r5
 800e44c:	4630      	mov	r0, r6
 800e44e:	f7ff fd0d 	bl	800de6c <_Balloc>
 800e452:	b930      	cbnz	r0, 800e462 <__mdiff+0x2e>
 800e454:	4b39      	ldr	r3, [pc, #228]	; (800e53c <__mdiff+0x108>)
 800e456:	4602      	mov	r2, r0
 800e458:	f240 2132 	movw	r1, #562	; 0x232
 800e45c:	4838      	ldr	r0, [pc, #224]	; (800e540 <__mdiff+0x10c>)
 800e45e:	f000 fc0f 	bl	800ec80 <__assert_func>
 800e462:	2301      	movs	r3, #1
 800e464:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e468:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e46c:	bfa4      	itt	ge
 800e46e:	463b      	movge	r3, r7
 800e470:	4627      	movge	r7, r4
 800e472:	4630      	mov	r0, r6
 800e474:	6879      	ldr	r1, [r7, #4]
 800e476:	bfa6      	itte	ge
 800e478:	461c      	movge	r4, r3
 800e47a:	2500      	movge	r5, #0
 800e47c:	2501      	movlt	r5, #1
 800e47e:	f7ff fcf5 	bl	800de6c <_Balloc>
 800e482:	b920      	cbnz	r0, 800e48e <__mdiff+0x5a>
 800e484:	4b2d      	ldr	r3, [pc, #180]	; (800e53c <__mdiff+0x108>)
 800e486:	4602      	mov	r2, r0
 800e488:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e48c:	e7e6      	b.n	800e45c <__mdiff+0x28>
 800e48e:	693e      	ldr	r6, [r7, #16]
 800e490:	60c5      	str	r5, [r0, #12]
 800e492:	6925      	ldr	r5, [r4, #16]
 800e494:	f107 0114 	add.w	r1, r7, #20
 800e498:	f104 0914 	add.w	r9, r4, #20
 800e49c:	f100 0e14 	add.w	lr, r0, #20
 800e4a0:	f107 0210 	add.w	r2, r7, #16
 800e4a4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e4a8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e4ac:	46f2      	mov	sl, lr
 800e4ae:	2700      	movs	r7, #0
 800e4b0:	f859 3b04 	ldr.w	r3, [r9], #4
 800e4b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e4b8:	fa1f f883 	uxth.w	r8, r3
 800e4bc:	fa17 f78b 	uxtah	r7, r7, fp
 800e4c0:	0c1b      	lsrs	r3, r3, #16
 800e4c2:	eba7 0808 	sub.w	r8, r7, r8
 800e4c6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e4ca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e4ce:	fa1f f888 	uxth.w	r8, r8
 800e4d2:	141f      	asrs	r7, r3, #16
 800e4d4:	454d      	cmp	r5, r9
 800e4d6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e4da:	f84a 3b04 	str.w	r3, [sl], #4
 800e4de:	d8e7      	bhi.n	800e4b0 <__mdiff+0x7c>
 800e4e0:	1b2b      	subs	r3, r5, r4
 800e4e2:	3b15      	subs	r3, #21
 800e4e4:	f023 0303 	bic.w	r3, r3, #3
 800e4e8:	3304      	adds	r3, #4
 800e4ea:	3415      	adds	r4, #21
 800e4ec:	42a5      	cmp	r5, r4
 800e4ee:	bf38      	it	cc
 800e4f0:	2304      	movcc	r3, #4
 800e4f2:	4419      	add	r1, r3
 800e4f4:	4473      	add	r3, lr
 800e4f6:	469e      	mov	lr, r3
 800e4f8:	460d      	mov	r5, r1
 800e4fa:	4565      	cmp	r5, ip
 800e4fc:	d30e      	bcc.n	800e51c <__mdiff+0xe8>
 800e4fe:	f10c 0203 	add.w	r2, ip, #3
 800e502:	1a52      	subs	r2, r2, r1
 800e504:	f022 0203 	bic.w	r2, r2, #3
 800e508:	3903      	subs	r1, #3
 800e50a:	458c      	cmp	ip, r1
 800e50c:	bf38      	it	cc
 800e50e:	2200      	movcc	r2, #0
 800e510:	441a      	add	r2, r3
 800e512:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e516:	b17b      	cbz	r3, 800e538 <__mdiff+0x104>
 800e518:	6106      	str	r6, [r0, #16]
 800e51a:	e7a5      	b.n	800e468 <__mdiff+0x34>
 800e51c:	f855 8b04 	ldr.w	r8, [r5], #4
 800e520:	fa17 f488 	uxtah	r4, r7, r8
 800e524:	1422      	asrs	r2, r4, #16
 800e526:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e52a:	b2a4      	uxth	r4, r4
 800e52c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e530:	f84e 4b04 	str.w	r4, [lr], #4
 800e534:	1417      	asrs	r7, r2, #16
 800e536:	e7e0      	b.n	800e4fa <__mdiff+0xc6>
 800e538:	3e01      	subs	r6, #1
 800e53a:	e7ea      	b.n	800e512 <__mdiff+0xde>
 800e53c:	0800fbcc 	.word	0x0800fbcc
 800e540:	0800fc5c 	.word	0x0800fc5c

0800e544 <__ulp>:
 800e544:	b082      	sub	sp, #8
 800e546:	ed8d 0b00 	vstr	d0, [sp]
 800e54a:	9b01      	ldr	r3, [sp, #4]
 800e54c:	4912      	ldr	r1, [pc, #72]	; (800e598 <__ulp+0x54>)
 800e54e:	4019      	ands	r1, r3
 800e550:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e554:	2900      	cmp	r1, #0
 800e556:	dd05      	ble.n	800e564 <__ulp+0x20>
 800e558:	2200      	movs	r2, #0
 800e55a:	460b      	mov	r3, r1
 800e55c:	ec43 2b10 	vmov	d0, r2, r3
 800e560:	b002      	add	sp, #8
 800e562:	4770      	bx	lr
 800e564:	4249      	negs	r1, r1
 800e566:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e56a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e56e:	f04f 0200 	mov.w	r2, #0
 800e572:	f04f 0300 	mov.w	r3, #0
 800e576:	da04      	bge.n	800e582 <__ulp+0x3e>
 800e578:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e57c:	fa41 f300 	asr.w	r3, r1, r0
 800e580:	e7ec      	b.n	800e55c <__ulp+0x18>
 800e582:	f1a0 0114 	sub.w	r1, r0, #20
 800e586:	291e      	cmp	r1, #30
 800e588:	bfda      	itte	le
 800e58a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e58e:	fa20 f101 	lsrle.w	r1, r0, r1
 800e592:	2101      	movgt	r1, #1
 800e594:	460a      	mov	r2, r1
 800e596:	e7e1      	b.n	800e55c <__ulp+0x18>
 800e598:	7ff00000 	.word	0x7ff00000

0800e59c <__b2d>:
 800e59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e59e:	6905      	ldr	r5, [r0, #16]
 800e5a0:	f100 0714 	add.w	r7, r0, #20
 800e5a4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e5a8:	1f2e      	subs	r6, r5, #4
 800e5aa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f7ff fd52 	bl	800e058 <__hi0bits>
 800e5b4:	f1c0 0320 	rsb	r3, r0, #32
 800e5b8:	280a      	cmp	r0, #10
 800e5ba:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e638 <__b2d+0x9c>
 800e5be:	600b      	str	r3, [r1, #0]
 800e5c0:	dc14      	bgt.n	800e5ec <__b2d+0x50>
 800e5c2:	f1c0 0e0b 	rsb	lr, r0, #11
 800e5c6:	fa24 f10e 	lsr.w	r1, r4, lr
 800e5ca:	42b7      	cmp	r7, r6
 800e5cc:	ea41 030c 	orr.w	r3, r1, ip
 800e5d0:	bf34      	ite	cc
 800e5d2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e5d6:	2100      	movcs	r1, #0
 800e5d8:	3015      	adds	r0, #21
 800e5da:	fa04 f000 	lsl.w	r0, r4, r0
 800e5de:	fa21 f10e 	lsr.w	r1, r1, lr
 800e5e2:	ea40 0201 	orr.w	r2, r0, r1
 800e5e6:	ec43 2b10 	vmov	d0, r2, r3
 800e5ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5ec:	42b7      	cmp	r7, r6
 800e5ee:	bf3a      	itte	cc
 800e5f0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e5f4:	f1a5 0608 	subcc.w	r6, r5, #8
 800e5f8:	2100      	movcs	r1, #0
 800e5fa:	380b      	subs	r0, #11
 800e5fc:	d017      	beq.n	800e62e <__b2d+0x92>
 800e5fe:	f1c0 0c20 	rsb	ip, r0, #32
 800e602:	fa04 f500 	lsl.w	r5, r4, r0
 800e606:	42be      	cmp	r6, r7
 800e608:	fa21 f40c 	lsr.w	r4, r1, ip
 800e60c:	ea45 0504 	orr.w	r5, r5, r4
 800e610:	bf8c      	ite	hi
 800e612:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e616:	2400      	movls	r4, #0
 800e618:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e61c:	fa01 f000 	lsl.w	r0, r1, r0
 800e620:	fa24 f40c 	lsr.w	r4, r4, ip
 800e624:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e628:	ea40 0204 	orr.w	r2, r0, r4
 800e62c:	e7db      	b.n	800e5e6 <__b2d+0x4a>
 800e62e:	ea44 030c 	orr.w	r3, r4, ip
 800e632:	460a      	mov	r2, r1
 800e634:	e7d7      	b.n	800e5e6 <__b2d+0x4a>
 800e636:	bf00      	nop
 800e638:	3ff00000 	.word	0x3ff00000

0800e63c <__d2b>:
 800e63c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e640:	4689      	mov	r9, r1
 800e642:	2101      	movs	r1, #1
 800e644:	ec57 6b10 	vmov	r6, r7, d0
 800e648:	4690      	mov	r8, r2
 800e64a:	f7ff fc0f 	bl	800de6c <_Balloc>
 800e64e:	4604      	mov	r4, r0
 800e650:	b930      	cbnz	r0, 800e660 <__d2b+0x24>
 800e652:	4602      	mov	r2, r0
 800e654:	4b25      	ldr	r3, [pc, #148]	; (800e6ec <__d2b+0xb0>)
 800e656:	4826      	ldr	r0, [pc, #152]	; (800e6f0 <__d2b+0xb4>)
 800e658:	f240 310a 	movw	r1, #778	; 0x30a
 800e65c:	f000 fb10 	bl	800ec80 <__assert_func>
 800e660:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e664:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e668:	bb35      	cbnz	r5, 800e6b8 <__d2b+0x7c>
 800e66a:	2e00      	cmp	r6, #0
 800e66c:	9301      	str	r3, [sp, #4]
 800e66e:	d028      	beq.n	800e6c2 <__d2b+0x86>
 800e670:	4668      	mov	r0, sp
 800e672:	9600      	str	r6, [sp, #0]
 800e674:	f7ff fd10 	bl	800e098 <__lo0bits>
 800e678:	9900      	ldr	r1, [sp, #0]
 800e67a:	b300      	cbz	r0, 800e6be <__d2b+0x82>
 800e67c:	9a01      	ldr	r2, [sp, #4]
 800e67e:	f1c0 0320 	rsb	r3, r0, #32
 800e682:	fa02 f303 	lsl.w	r3, r2, r3
 800e686:	430b      	orrs	r3, r1
 800e688:	40c2      	lsrs	r2, r0
 800e68a:	6163      	str	r3, [r4, #20]
 800e68c:	9201      	str	r2, [sp, #4]
 800e68e:	9b01      	ldr	r3, [sp, #4]
 800e690:	61a3      	str	r3, [r4, #24]
 800e692:	2b00      	cmp	r3, #0
 800e694:	bf14      	ite	ne
 800e696:	2202      	movne	r2, #2
 800e698:	2201      	moveq	r2, #1
 800e69a:	6122      	str	r2, [r4, #16]
 800e69c:	b1d5      	cbz	r5, 800e6d4 <__d2b+0x98>
 800e69e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e6a2:	4405      	add	r5, r0
 800e6a4:	f8c9 5000 	str.w	r5, [r9]
 800e6a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e6ac:	f8c8 0000 	str.w	r0, [r8]
 800e6b0:	4620      	mov	r0, r4
 800e6b2:	b003      	add	sp, #12
 800e6b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e6bc:	e7d5      	b.n	800e66a <__d2b+0x2e>
 800e6be:	6161      	str	r1, [r4, #20]
 800e6c0:	e7e5      	b.n	800e68e <__d2b+0x52>
 800e6c2:	a801      	add	r0, sp, #4
 800e6c4:	f7ff fce8 	bl	800e098 <__lo0bits>
 800e6c8:	9b01      	ldr	r3, [sp, #4]
 800e6ca:	6163      	str	r3, [r4, #20]
 800e6cc:	2201      	movs	r2, #1
 800e6ce:	6122      	str	r2, [r4, #16]
 800e6d0:	3020      	adds	r0, #32
 800e6d2:	e7e3      	b.n	800e69c <__d2b+0x60>
 800e6d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e6d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e6dc:	f8c9 0000 	str.w	r0, [r9]
 800e6e0:	6918      	ldr	r0, [r3, #16]
 800e6e2:	f7ff fcb9 	bl	800e058 <__hi0bits>
 800e6e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e6ea:	e7df      	b.n	800e6ac <__d2b+0x70>
 800e6ec:	0800fbcc 	.word	0x0800fbcc
 800e6f0:	0800fc5c 	.word	0x0800fc5c

0800e6f4 <__ratio>:
 800e6f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6f8:	4688      	mov	r8, r1
 800e6fa:	4669      	mov	r1, sp
 800e6fc:	4681      	mov	r9, r0
 800e6fe:	f7ff ff4d 	bl	800e59c <__b2d>
 800e702:	a901      	add	r1, sp, #4
 800e704:	4640      	mov	r0, r8
 800e706:	ec55 4b10 	vmov	r4, r5, d0
 800e70a:	f7ff ff47 	bl	800e59c <__b2d>
 800e70e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e712:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e716:	eba3 0c02 	sub.w	ip, r3, r2
 800e71a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e71e:	1a9b      	subs	r3, r3, r2
 800e720:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e724:	ec51 0b10 	vmov	r0, r1, d0
 800e728:	2b00      	cmp	r3, #0
 800e72a:	bfd6      	itet	le
 800e72c:	460a      	movle	r2, r1
 800e72e:	462a      	movgt	r2, r5
 800e730:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e734:	468b      	mov	fp, r1
 800e736:	462f      	mov	r7, r5
 800e738:	bfd4      	ite	le
 800e73a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e73e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e742:	4620      	mov	r0, r4
 800e744:	ee10 2a10 	vmov	r2, s0
 800e748:	465b      	mov	r3, fp
 800e74a:	4639      	mov	r1, r7
 800e74c:	f7f2 f896 	bl	800087c <__aeabi_ddiv>
 800e750:	ec41 0b10 	vmov	d0, r0, r1
 800e754:	b003      	add	sp, #12
 800e756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e75a <__copybits>:
 800e75a:	3901      	subs	r1, #1
 800e75c:	b570      	push	{r4, r5, r6, lr}
 800e75e:	1149      	asrs	r1, r1, #5
 800e760:	6914      	ldr	r4, [r2, #16]
 800e762:	3101      	adds	r1, #1
 800e764:	f102 0314 	add.w	r3, r2, #20
 800e768:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e76c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e770:	1f05      	subs	r5, r0, #4
 800e772:	42a3      	cmp	r3, r4
 800e774:	d30c      	bcc.n	800e790 <__copybits+0x36>
 800e776:	1aa3      	subs	r3, r4, r2
 800e778:	3b11      	subs	r3, #17
 800e77a:	f023 0303 	bic.w	r3, r3, #3
 800e77e:	3211      	adds	r2, #17
 800e780:	42a2      	cmp	r2, r4
 800e782:	bf88      	it	hi
 800e784:	2300      	movhi	r3, #0
 800e786:	4418      	add	r0, r3
 800e788:	2300      	movs	r3, #0
 800e78a:	4288      	cmp	r0, r1
 800e78c:	d305      	bcc.n	800e79a <__copybits+0x40>
 800e78e:	bd70      	pop	{r4, r5, r6, pc}
 800e790:	f853 6b04 	ldr.w	r6, [r3], #4
 800e794:	f845 6f04 	str.w	r6, [r5, #4]!
 800e798:	e7eb      	b.n	800e772 <__copybits+0x18>
 800e79a:	f840 3b04 	str.w	r3, [r0], #4
 800e79e:	e7f4      	b.n	800e78a <__copybits+0x30>

0800e7a0 <__any_on>:
 800e7a0:	f100 0214 	add.w	r2, r0, #20
 800e7a4:	6900      	ldr	r0, [r0, #16]
 800e7a6:	114b      	asrs	r3, r1, #5
 800e7a8:	4298      	cmp	r0, r3
 800e7aa:	b510      	push	{r4, lr}
 800e7ac:	db11      	blt.n	800e7d2 <__any_on+0x32>
 800e7ae:	dd0a      	ble.n	800e7c6 <__any_on+0x26>
 800e7b0:	f011 011f 	ands.w	r1, r1, #31
 800e7b4:	d007      	beq.n	800e7c6 <__any_on+0x26>
 800e7b6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e7ba:	fa24 f001 	lsr.w	r0, r4, r1
 800e7be:	fa00 f101 	lsl.w	r1, r0, r1
 800e7c2:	428c      	cmp	r4, r1
 800e7c4:	d10b      	bne.n	800e7de <__any_on+0x3e>
 800e7c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	d803      	bhi.n	800e7d6 <__any_on+0x36>
 800e7ce:	2000      	movs	r0, #0
 800e7d0:	bd10      	pop	{r4, pc}
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	e7f7      	b.n	800e7c6 <__any_on+0x26>
 800e7d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e7da:	2900      	cmp	r1, #0
 800e7dc:	d0f5      	beq.n	800e7ca <__any_on+0x2a>
 800e7de:	2001      	movs	r0, #1
 800e7e0:	e7f6      	b.n	800e7d0 <__any_on+0x30>

0800e7e2 <_calloc_r>:
 800e7e2:	b513      	push	{r0, r1, r4, lr}
 800e7e4:	434a      	muls	r2, r1
 800e7e6:	4611      	mov	r1, r2
 800e7e8:	9201      	str	r2, [sp, #4]
 800e7ea:	f000 f859 	bl	800e8a0 <_malloc_r>
 800e7ee:	4604      	mov	r4, r0
 800e7f0:	b118      	cbz	r0, 800e7fa <_calloc_r+0x18>
 800e7f2:	9a01      	ldr	r2, [sp, #4]
 800e7f4:	2100      	movs	r1, #0
 800e7f6:	f7fc fbc1 	bl	800af7c <memset>
 800e7fa:	4620      	mov	r0, r4
 800e7fc:	b002      	add	sp, #8
 800e7fe:	bd10      	pop	{r4, pc}

0800e800 <_free_r>:
 800e800:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e802:	2900      	cmp	r1, #0
 800e804:	d048      	beq.n	800e898 <_free_r+0x98>
 800e806:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e80a:	9001      	str	r0, [sp, #4]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	f1a1 0404 	sub.w	r4, r1, #4
 800e812:	bfb8      	it	lt
 800e814:	18e4      	addlt	r4, r4, r3
 800e816:	f000 fa7d 	bl	800ed14 <__malloc_lock>
 800e81a:	4a20      	ldr	r2, [pc, #128]	; (800e89c <_free_r+0x9c>)
 800e81c:	9801      	ldr	r0, [sp, #4]
 800e81e:	6813      	ldr	r3, [r2, #0]
 800e820:	4615      	mov	r5, r2
 800e822:	b933      	cbnz	r3, 800e832 <_free_r+0x32>
 800e824:	6063      	str	r3, [r4, #4]
 800e826:	6014      	str	r4, [r2, #0]
 800e828:	b003      	add	sp, #12
 800e82a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e82e:	f000 ba77 	b.w	800ed20 <__malloc_unlock>
 800e832:	42a3      	cmp	r3, r4
 800e834:	d90b      	bls.n	800e84e <_free_r+0x4e>
 800e836:	6821      	ldr	r1, [r4, #0]
 800e838:	1862      	adds	r2, r4, r1
 800e83a:	4293      	cmp	r3, r2
 800e83c:	bf04      	itt	eq
 800e83e:	681a      	ldreq	r2, [r3, #0]
 800e840:	685b      	ldreq	r3, [r3, #4]
 800e842:	6063      	str	r3, [r4, #4]
 800e844:	bf04      	itt	eq
 800e846:	1852      	addeq	r2, r2, r1
 800e848:	6022      	streq	r2, [r4, #0]
 800e84a:	602c      	str	r4, [r5, #0]
 800e84c:	e7ec      	b.n	800e828 <_free_r+0x28>
 800e84e:	461a      	mov	r2, r3
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	b10b      	cbz	r3, 800e858 <_free_r+0x58>
 800e854:	42a3      	cmp	r3, r4
 800e856:	d9fa      	bls.n	800e84e <_free_r+0x4e>
 800e858:	6811      	ldr	r1, [r2, #0]
 800e85a:	1855      	adds	r5, r2, r1
 800e85c:	42a5      	cmp	r5, r4
 800e85e:	d10b      	bne.n	800e878 <_free_r+0x78>
 800e860:	6824      	ldr	r4, [r4, #0]
 800e862:	4421      	add	r1, r4
 800e864:	1854      	adds	r4, r2, r1
 800e866:	42a3      	cmp	r3, r4
 800e868:	6011      	str	r1, [r2, #0]
 800e86a:	d1dd      	bne.n	800e828 <_free_r+0x28>
 800e86c:	681c      	ldr	r4, [r3, #0]
 800e86e:	685b      	ldr	r3, [r3, #4]
 800e870:	6053      	str	r3, [r2, #4]
 800e872:	4421      	add	r1, r4
 800e874:	6011      	str	r1, [r2, #0]
 800e876:	e7d7      	b.n	800e828 <_free_r+0x28>
 800e878:	d902      	bls.n	800e880 <_free_r+0x80>
 800e87a:	230c      	movs	r3, #12
 800e87c:	6003      	str	r3, [r0, #0]
 800e87e:	e7d3      	b.n	800e828 <_free_r+0x28>
 800e880:	6825      	ldr	r5, [r4, #0]
 800e882:	1961      	adds	r1, r4, r5
 800e884:	428b      	cmp	r3, r1
 800e886:	bf04      	itt	eq
 800e888:	6819      	ldreq	r1, [r3, #0]
 800e88a:	685b      	ldreq	r3, [r3, #4]
 800e88c:	6063      	str	r3, [r4, #4]
 800e88e:	bf04      	itt	eq
 800e890:	1949      	addeq	r1, r1, r5
 800e892:	6021      	streq	r1, [r4, #0]
 800e894:	6054      	str	r4, [r2, #4]
 800e896:	e7c7      	b.n	800e828 <_free_r+0x28>
 800e898:	b003      	add	sp, #12
 800e89a:	bd30      	pop	{r4, r5, pc}
 800e89c:	20001c1c 	.word	0x20001c1c

0800e8a0 <_malloc_r>:
 800e8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8a2:	1ccd      	adds	r5, r1, #3
 800e8a4:	f025 0503 	bic.w	r5, r5, #3
 800e8a8:	3508      	adds	r5, #8
 800e8aa:	2d0c      	cmp	r5, #12
 800e8ac:	bf38      	it	cc
 800e8ae:	250c      	movcc	r5, #12
 800e8b0:	2d00      	cmp	r5, #0
 800e8b2:	4606      	mov	r6, r0
 800e8b4:	db01      	blt.n	800e8ba <_malloc_r+0x1a>
 800e8b6:	42a9      	cmp	r1, r5
 800e8b8:	d903      	bls.n	800e8c2 <_malloc_r+0x22>
 800e8ba:	230c      	movs	r3, #12
 800e8bc:	6033      	str	r3, [r6, #0]
 800e8be:	2000      	movs	r0, #0
 800e8c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8c2:	f000 fa27 	bl	800ed14 <__malloc_lock>
 800e8c6:	4921      	ldr	r1, [pc, #132]	; (800e94c <_malloc_r+0xac>)
 800e8c8:	680a      	ldr	r2, [r1, #0]
 800e8ca:	4614      	mov	r4, r2
 800e8cc:	b99c      	cbnz	r4, 800e8f6 <_malloc_r+0x56>
 800e8ce:	4f20      	ldr	r7, [pc, #128]	; (800e950 <_malloc_r+0xb0>)
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	b923      	cbnz	r3, 800e8de <_malloc_r+0x3e>
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	f000 f9a2 	bl	800ec20 <_sbrk_r>
 800e8dc:	6038      	str	r0, [r7, #0]
 800e8de:	4629      	mov	r1, r5
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f000 f99d 	bl	800ec20 <_sbrk_r>
 800e8e6:	1c43      	adds	r3, r0, #1
 800e8e8:	d123      	bne.n	800e932 <_malloc_r+0x92>
 800e8ea:	230c      	movs	r3, #12
 800e8ec:	6033      	str	r3, [r6, #0]
 800e8ee:	4630      	mov	r0, r6
 800e8f0:	f000 fa16 	bl	800ed20 <__malloc_unlock>
 800e8f4:	e7e3      	b.n	800e8be <_malloc_r+0x1e>
 800e8f6:	6823      	ldr	r3, [r4, #0]
 800e8f8:	1b5b      	subs	r3, r3, r5
 800e8fa:	d417      	bmi.n	800e92c <_malloc_r+0x8c>
 800e8fc:	2b0b      	cmp	r3, #11
 800e8fe:	d903      	bls.n	800e908 <_malloc_r+0x68>
 800e900:	6023      	str	r3, [r4, #0]
 800e902:	441c      	add	r4, r3
 800e904:	6025      	str	r5, [r4, #0]
 800e906:	e004      	b.n	800e912 <_malloc_r+0x72>
 800e908:	6863      	ldr	r3, [r4, #4]
 800e90a:	42a2      	cmp	r2, r4
 800e90c:	bf0c      	ite	eq
 800e90e:	600b      	streq	r3, [r1, #0]
 800e910:	6053      	strne	r3, [r2, #4]
 800e912:	4630      	mov	r0, r6
 800e914:	f000 fa04 	bl	800ed20 <__malloc_unlock>
 800e918:	f104 000b 	add.w	r0, r4, #11
 800e91c:	1d23      	adds	r3, r4, #4
 800e91e:	f020 0007 	bic.w	r0, r0, #7
 800e922:	1ac2      	subs	r2, r0, r3
 800e924:	d0cc      	beq.n	800e8c0 <_malloc_r+0x20>
 800e926:	1a1b      	subs	r3, r3, r0
 800e928:	50a3      	str	r3, [r4, r2]
 800e92a:	e7c9      	b.n	800e8c0 <_malloc_r+0x20>
 800e92c:	4622      	mov	r2, r4
 800e92e:	6864      	ldr	r4, [r4, #4]
 800e930:	e7cc      	b.n	800e8cc <_malloc_r+0x2c>
 800e932:	1cc4      	adds	r4, r0, #3
 800e934:	f024 0403 	bic.w	r4, r4, #3
 800e938:	42a0      	cmp	r0, r4
 800e93a:	d0e3      	beq.n	800e904 <_malloc_r+0x64>
 800e93c:	1a21      	subs	r1, r4, r0
 800e93e:	4630      	mov	r0, r6
 800e940:	f000 f96e 	bl	800ec20 <_sbrk_r>
 800e944:	3001      	adds	r0, #1
 800e946:	d1dd      	bne.n	800e904 <_malloc_r+0x64>
 800e948:	e7cf      	b.n	800e8ea <_malloc_r+0x4a>
 800e94a:	bf00      	nop
 800e94c:	20001c1c 	.word	0x20001c1c
 800e950:	20001c20 	.word	0x20001c20

0800e954 <__ssputs_r>:
 800e954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e958:	688e      	ldr	r6, [r1, #8]
 800e95a:	429e      	cmp	r6, r3
 800e95c:	4682      	mov	sl, r0
 800e95e:	460c      	mov	r4, r1
 800e960:	4690      	mov	r8, r2
 800e962:	461f      	mov	r7, r3
 800e964:	d838      	bhi.n	800e9d8 <__ssputs_r+0x84>
 800e966:	898a      	ldrh	r2, [r1, #12]
 800e968:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e96c:	d032      	beq.n	800e9d4 <__ssputs_r+0x80>
 800e96e:	6825      	ldr	r5, [r4, #0]
 800e970:	6909      	ldr	r1, [r1, #16]
 800e972:	eba5 0901 	sub.w	r9, r5, r1
 800e976:	6965      	ldr	r5, [r4, #20]
 800e978:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e97c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e980:	3301      	adds	r3, #1
 800e982:	444b      	add	r3, r9
 800e984:	106d      	asrs	r5, r5, #1
 800e986:	429d      	cmp	r5, r3
 800e988:	bf38      	it	cc
 800e98a:	461d      	movcc	r5, r3
 800e98c:	0553      	lsls	r3, r2, #21
 800e98e:	d531      	bpl.n	800e9f4 <__ssputs_r+0xa0>
 800e990:	4629      	mov	r1, r5
 800e992:	f7ff ff85 	bl	800e8a0 <_malloc_r>
 800e996:	4606      	mov	r6, r0
 800e998:	b950      	cbnz	r0, 800e9b0 <__ssputs_r+0x5c>
 800e99a:	230c      	movs	r3, #12
 800e99c:	f8ca 3000 	str.w	r3, [sl]
 800e9a0:	89a3      	ldrh	r3, [r4, #12]
 800e9a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9a6:	81a3      	strh	r3, [r4, #12]
 800e9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9b0:	6921      	ldr	r1, [r4, #16]
 800e9b2:	464a      	mov	r2, r9
 800e9b4:	f7fc fad4 	bl	800af60 <memcpy>
 800e9b8:	89a3      	ldrh	r3, [r4, #12]
 800e9ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e9be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9c2:	81a3      	strh	r3, [r4, #12]
 800e9c4:	6126      	str	r6, [r4, #16]
 800e9c6:	6165      	str	r5, [r4, #20]
 800e9c8:	444e      	add	r6, r9
 800e9ca:	eba5 0509 	sub.w	r5, r5, r9
 800e9ce:	6026      	str	r6, [r4, #0]
 800e9d0:	60a5      	str	r5, [r4, #8]
 800e9d2:	463e      	mov	r6, r7
 800e9d4:	42be      	cmp	r6, r7
 800e9d6:	d900      	bls.n	800e9da <__ssputs_r+0x86>
 800e9d8:	463e      	mov	r6, r7
 800e9da:	4632      	mov	r2, r6
 800e9dc:	6820      	ldr	r0, [r4, #0]
 800e9de:	4641      	mov	r1, r8
 800e9e0:	f000 f97e 	bl	800ece0 <memmove>
 800e9e4:	68a3      	ldr	r3, [r4, #8]
 800e9e6:	6822      	ldr	r2, [r4, #0]
 800e9e8:	1b9b      	subs	r3, r3, r6
 800e9ea:	4432      	add	r2, r6
 800e9ec:	60a3      	str	r3, [r4, #8]
 800e9ee:	6022      	str	r2, [r4, #0]
 800e9f0:	2000      	movs	r0, #0
 800e9f2:	e7db      	b.n	800e9ac <__ssputs_r+0x58>
 800e9f4:	462a      	mov	r2, r5
 800e9f6:	f000 f999 	bl	800ed2c <_realloc_r>
 800e9fa:	4606      	mov	r6, r0
 800e9fc:	2800      	cmp	r0, #0
 800e9fe:	d1e1      	bne.n	800e9c4 <__ssputs_r+0x70>
 800ea00:	6921      	ldr	r1, [r4, #16]
 800ea02:	4650      	mov	r0, sl
 800ea04:	f7ff fefc 	bl	800e800 <_free_r>
 800ea08:	e7c7      	b.n	800e99a <__ssputs_r+0x46>
	...

0800ea0c <_svfiprintf_r>:
 800ea0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea10:	4698      	mov	r8, r3
 800ea12:	898b      	ldrh	r3, [r1, #12]
 800ea14:	061b      	lsls	r3, r3, #24
 800ea16:	b09d      	sub	sp, #116	; 0x74
 800ea18:	4607      	mov	r7, r0
 800ea1a:	460d      	mov	r5, r1
 800ea1c:	4614      	mov	r4, r2
 800ea1e:	d50e      	bpl.n	800ea3e <_svfiprintf_r+0x32>
 800ea20:	690b      	ldr	r3, [r1, #16]
 800ea22:	b963      	cbnz	r3, 800ea3e <_svfiprintf_r+0x32>
 800ea24:	2140      	movs	r1, #64	; 0x40
 800ea26:	f7ff ff3b 	bl	800e8a0 <_malloc_r>
 800ea2a:	6028      	str	r0, [r5, #0]
 800ea2c:	6128      	str	r0, [r5, #16]
 800ea2e:	b920      	cbnz	r0, 800ea3a <_svfiprintf_r+0x2e>
 800ea30:	230c      	movs	r3, #12
 800ea32:	603b      	str	r3, [r7, #0]
 800ea34:	f04f 30ff 	mov.w	r0, #4294967295
 800ea38:	e0d1      	b.n	800ebde <_svfiprintf_r+0x1d2>
 800ea3a:	2340      	movs	r3, #64	; 0x40
 800ea3c:	616b      	str	r3, [r5, #20]
 800ea3e:	2300      	movs	r3, #0
 800ea40:	9309      	str	r3, [sp, #36]	; 0x24
 800ea42:	2320      	movs	r3, #32
 800ea44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea48:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea4c:	2330      	movs	r3, #48	; 0x30
 800ea4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ebf8 <_svfiprintf_r+0x1ec>
 800ea52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea56:	f04f 0901 	mov.w	r9, #1
 800ea5a:	4623      	mov	r3, r4
 800ea5c:	469a      	mov	sl, r3
 800ea5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea62:	b10a      	cbz	r2, 800ea68 <_svfiprintf_r+0x5c>
 800ea64:	2a25      	cmp	r2, #37	; 0x25
 800ea66:	d1f9      	bne.n	800ea5c <_svfiprintf_r+0x50>
 800ea68:	ebba 0b04 	subs.w	fp, sl, r4
 800ea6c:	d00b      	beq.n	800ea86 <_svfiprintf_r+0x7a>
 800ea6e:	465b      	mov	r3, fp
 800ea70:	4622      	mov	r2, r4
 800ea72:	4629      	mov	r1, r5
 800ea74:	4638      	mov	r0, r7
 800ea76:	f7ff ff6d 	bl	800e954 <__ssputs_r>
 800ea7a:	3001      	adds	r0, #1
 800ea7c:	f000 80aa 	beq.w	800ebd4 <_svfiprintf_r+0x1c8>
 800ea80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea82:	445a      	add	r2, fp
 800ea84:	9209      	str	r2, [sp, #36]	; 0x24
 800ea86:	f89a 3000 	ldrb.w	r3, [sl]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	f000 80a2 	beq.w	800ebd4 <_svfiprintf_r+0x1c8>
 800ea90:	2300      	movs	r3, #0
 800ea92:	f04f 32ff 	mov.w	r2, #4294967295
 800ea96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea9a:	f10a 0a01 	add.w	sl, sl, #1
 800ea9e:	9304      	str	r3, [sp, #16]
 800eaa0:	9307      	str	r3, [sp, #28]
 800eaa2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eaa6:	931a      	str	r3, [sp, #104]	; 0x68
 800eaa8:	4654      	mov	r4, sl
 800eaaa:	2205      	movs	r2, #5
 800eaac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eab0:	4851      	ldr	r0, [pc, #324]	; (800ebf8 <_svfiprintf_r+0x1ec>)
 800eab2:	f7f1 fbad 	bl	8000210 <memchr>
 800eab6:	9a04      	ldr	r2, [sp, #16]
 800eab8:	b9d8      	cbnz	r0, 800eaf2 <_svfiprintf_r+0xe6>
 800eaba:	06d0      	lsls	r0, r2, #27
 800eabc:	bf44      	itt	mi
 800eabe:	2320      	movmi	r3, #32
 800eac0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eac4:	0711      	lsls	r1, r2, #28
 800eac6:	bf44      	itt	mi
 800eac8:	232b      	movmi	r3, #43	; 0x2b
 800eaca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eace:	f89a 3000 	ldrb.w	r3, [sl]
 800ead2:	2b2a      	cmp	r3, #42	; 0x2a
 800ead4:	d015      	beq.n	800eb02 <_svfiprintf_r+0xf6>
 800ead6:	9a07      	ldr	r2, [sp, #28]
 800ead8:	4654      	mov	r4, sl
 800eada:	2000      	movs	r0, #0
 800eadc:	f04f 0c0a 	mov.w	ip, #10
 800eae0:	4621      	mov	r1, r4
 800eae2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eae6:	3b30      	subs	r3, #48	; 0x30
 800eae8:	2b09      	cmp	r3, #9
 800eaea:	d94e      	bls.n	800eb8a <_svfiprintf_r+0x17e>
 800eaec:	b1b0      	cbz	r0, 800eb1c <_svfiprintf_r+0x110>
 800eaee:	9207      	str	r2, [sp, #28]
 800eaf0:	e014      	b.n	800eb1c <_svfiprintf_r+0x110>
 800eaf2:	eba0 0308 	sub.w	r3, r0, r8
 800eaf6:	fa09 f303 	lsl.w	r3, r9, r3
 800eafa:	4313      	orrs	r3, r2
 800eafc:	9304      	str	r3, [sp, #16]
 800eafe:	46a2      	mov	sl, r4
 800eb00:	e7d2      	b.n	800eaa8 <_svfiprintf_r+0x9c>
 800eb02:	9b03      	ldr	r3, [sp, #12]
 800eb04:	1d19      	adds	r1, r3, #4
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	9103      	str	r1, [sp, #12]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	bfbb      	ittet	lt
 800eb0e:	425b      	neglt	r3, r3
 800eb10:	f042 0202 	orrlt.w	r2, r2, #2
 800eb14:	9307      	strge	r3, [sp, #28]
 800eb16:	9307      	strlt	r3, [sp, #28]
 800eb18:	bfb8      	it	lt
 800eb1a:	9204      	strlt	r2, [sp, #16]
 800eb1c:	7823      	ldrb	r3, [r4, #0]
 800eb1e:	2b2e      	cmp	r3, #46	; 0x2e
 800eb20:	d10c      	bne.n	800eb3c <_svfiprintf_r+0x130>
 800eb22:	7863      	ldrb	r3, [r4, #1]
 800eb24:	2b2a      	cmp	r3, #42	; 0x2a
 800eb26:	d135      	bne.n	800eb94 <_svfiprintf_r+0x188>
 800eb28:	9b03      	ldr	r3, [sp, #12]
 800eb2a:	1d1a      	adds	r2, r3, #4
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	9203      	str	r2, [sp, #12]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	bfb8      	it	lt
 800eb34:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb38:	3402      	adds	r4, #2
 800eb3a:	9305      	str	r3, [sp, #20]
 800eb3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ec08 <_svfiprintf_r+0x1fc>
 800eb40:	7821      	ldrb	r1, [r4, #0]
 800eb42:	2203      	movs	r2, #3
 800eb44:	4650      	mov	r0, sl
 800eb46:	f7f1 fb63 	bl	8000210 <memchr>
 800eb4a:	b140      	cbz	r0, 800eb5e <_svfiprintf_r+0x152>
 800eb4c:	2340      	movs	r3, #64	; 0x40
 800eb4e:	eba0 000a 	sub.w	r0, r0, sl
 800eb52:	fa03 f000 	lsl.w	r0, r3, r0
 800eb56:	9b04      	ldr	r3, [sp, #16]
 800eb58:	4303      	orrs	r3, r0
 800eb5a:	3401      	adds	r4, #1
 800eb5c:	9304      	str	r3, [sp, #16]
 800eb5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb62:	4826      	ldr	r0, [pc, #152]	; (800ebfc <_svfiprintf_r+0x1f0>)
 800eb64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb68:	2206      	movs	r2, #6
 800eb6a:	f7f1 fb51 	bl	8000210 <memchr>
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	d038      	beq.n	800ebe4 <_svfiprintf_r+0x1d8>
 800eb72:	4b23      	ldr	r3, [pc, #140]	; (800ec00 <_svfiprintf_r+0x1f4>)
 800eb74:	bb1b      	cbnz	r3, 800ebbe <_svfiprintf_r+0x1b2>
 800eb76:	9b03      	ldr	r3, [sp, #12]
 800eb78:	3307      	adds	r3, #7
 800eb7a:	f023 0307 	bic.w	r3, r3, #7
 800eb7e:	3308      	adds	r3, #8
 800eb80:	9303      	str	r3, [sp, #12]
 800eb82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb84:	4433      	add	r3, r6
 800eb86:	9309      	str	r3, [sp, #36]	; 0x24
 800eb88:	e767      	b.n	800ea5a <_svfiprintf_r+0x4e>
 800eb8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb8e:	460c      	mov	r4, r1
 800eb90:	2001      	movs	r0, #1
 800eb92:	e7a5      	b.n	800eae0 <_svfiprintf_r+0xd4>
 800eb94:	2300      	movs	r3, #0
 800eb96:	3401      	adds	r4, #1
 800eb98:	9305      	str	r3, [sp, #20]
 800eb9a:	4619      	mov	r1, r3
 800eb9c:	f04f 0c0a 	mov.w	ip, #10
 800eba0:	4620      	mov	r0, r4
 800eba2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eba6:	3a30      	subs	r2, #48	; 0x30
 800eba8:	2a09      	cmp	r2, #9
 800ebaa:	d903      	bls.n	800ebb4 <_svfiprintf_r+0x1a8>
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d0c5      	beq.n	800eb3c <_svfiprintf_r+0x130>
 800ebb0:	9105      	str	r1, [sp, #20]
 800ebb2:	e7c3      	b.n	800eb3c <_svfiprintf_r+0x130>
 800ebb4:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebb8:	4604      	mov	r4, r0
 800ebba:	2301      	movs	r3, #1
 800ebbc:	e7f0      	b.n	800eba0 <_svfiprintf_r+0x194>
 800ebbe:	ab03      	add	r3, sp, #12
 800ebc0:	9300      	str	r3, [sp, #0]
 800ebc2:	462a      	mov	r2, r5
 800ebc4:	4b0f      	ldr	r3, [pc, #60]	; (800ec04 <_svfiprintf_r+0x1f8>)
 800ebc6:	a904      	add	r1, sp, #16
 800ebc8:	4638      	mov	r0, r7
 800ebca:	f7fc fa7f 	bl	800b0cc <_printf_float>
 800ebce:	1c42      	adds	r2, r0, #1
 800ebd0:	4606      	mov	r6, r0
 800ebd2:	d1d6      	bne.n	800eb82 <_svfiprintf_r+0x176>
 800ebd4:	89ab      	ldrh	r3, [r5, #12]
 800ebd6:	065b      	lsls	r3, r3, #25
 800ebd8:	f53f af2c 	bmi.w	800ea34 <_svfiprintf_r+0x28>
 800ebdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebde:	b01d      	add	sp, #116	; 0x74
 800ebe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebe4:	ab03      	add	r3, sp, #12
 800ebe6:	9300      	str	r3, [sp, #0]
 800ebe8:	462a      	mov	r2, r5
 800ebea:	4b06      	ldr	r3, [pc, #24]	; (800ec04 <_svfiprintf_r+0x1f8>)
 800ebec:	a904      	add	r1, sp, #16
 800ebee:	4638      	mov	r0, r7
 800ebf0:	f7fc fd10 	bl	800b614 <_printf_i>
 800ebf4:	e7eb      	b.n	800ebce <_svfiprintf_r+0x1c2>
 800ebf6:	bf00      	nop
 800ebf8:	0800fdbc 	.word	0x0800fdbc
 800ebfc:	0800fdc6 	.word	0x0800fdc6
 800ec00:	0800b0cd 	.word	0x0800b0cd
 800ec04:	0800e955 	.word	0x0800e955
 800ec08:	0800fdc2 	.word	0x0800fdc2
 800ec0c:	00000000 	.word	0x00000000

0800ec10 <nan>:
 800ec10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ec18 <nan+0x8>
 800ec14:	4770      	bx	lr
 800ec16:	bf00      	nop
 800ec18:	00000000 	.word	0x00000000
 800ec1c:	7ff80000 	.word	0x7ff80000

0800ec20 <_sbrk_r>:
 800ec20:	b538      	push	{r3, r4, r5, lr}
 800ec22:	4d06      	ldr	r5, [pc, #24]	; (800ec3c <_sbrk_r+0x1c>)
 800ec24:	2300      	movs	r3, #0
 800ec26:	4604      	mov	r4, r0
 800ec28:	4608      	mov	r0, r1
 800ec2a:	602b      	str	r3, [r5, #0]
 800ec2c:	f7f3 f8d0 	bl	8001dd0 <_sbrk>
 800ec30:	1c43      	adds	r3, r0, #1
 800ec32:	d102      	bne.n	800ec3a <_sbrk_r+0x1a>
 800ec34:	682b      	ldr	r3, [r5, #0]
 800ec36:	b103      	cbz	r3, 800ec3a <_sbrk_r+0x1a>
 800ec38:	6023      	str	r3, [r4, #0]
 800ec3a:	bd38      	pop	{r3, r4, r5, pc}
 800ec3c:	20001efc 	.word	0x20001efc

0800ec40 <strncmp>:
 800ec40:	b510      	push	{r4, lr}
 800ec42:	b16a      	cbz	r2, 800ec60 <strncmp+0x20>
 800ec44:	3901      	subs	r1, #1
 800ec46:	1884      	adds	r4, r0, r2
 800ec48:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ec4c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ec50:	4293      	cmp	r3, r2
 800ec52:	d103      	bne.n	800ec5c <strncmp+0x1c>
 800ec54:	42a0      	cmp	r0, r4
 800ec56:	d001      	beq.n	800ec5c <strncmp+0x1c>
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d1f5      	bne.n	800ec48 <strncmp+0x8>
 800ec5c:	1a98      	subs	r0, r3, r2
 800ec5e:	bd10      	pop	{r4, pc}
 800ec60:	4610      	mov	r0, r2
 800ec62:	e7fc      	b.n	800ec5e <strncmp+0x1e>

0800ec64 <__ascii_wctomb>:
 800ec64:	b149      	cbz	r1, 800ec7a <__ascii_wctomb+0x16>
 800ec66:	2aff      	cmp	r2, #255	; 0xff
 800ec68:	bf85      	ittet	hi
 800ec6a:	238a      	movhi	r3, #138	; 0x8a
 800ec6c:	6003      	strhi	r3, [r0, #0]
 800ec6e:	700a      	strbls	r2, [r1, #0]
 800ec70:	f04f 30ff 	movhi.w	r0, #4294967295
 800ec74:	bf98      	it	ls
 800ec76:	2001      	movls	r0, #1
 800ec78:	4770      	bx	lr
 800ec7a:	4608      	mov	r0, r1
 800ec7c:	4770      	bx	lr
	...

0800ec80 <__assert_func>:
 800ec80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec82:	4614      	mov	r4, r2
 800ec84:	461a      	mov	r2, r3
 800ec86:	4b09      	ldr	r3, [pc, #36]	; (800ecac <__assert_func+0x2c>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	68d8      	ldr	r0, [r3, #12]
 800ec8e:	b14c      	cbz	r4, 800eca4 <__assert_func+0x24>
 800ec90:	4b07      	ldr	r3, [pc, #28]	; (800ecb0 <__assert_func+0x30>)
 800ec92:	9100      	str	r1, [sp, #0]
 800ec94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec98:	4906      	ldr	r1, [pc, #24]	; (800ecb4 <__assert_func+0x34>)
 800ec9a:	462b      	mov	r3, r5
 800ec9c:	f000 f80e 	bl	800ecbc <fiprintf>
 800eca0:	f000 fa84 	bl	800f1ac <abort>
 800eca4:	4b04      	ldr	r3, [pc, #16]	; (800ecb8 <__assert_func+0x38>)
 800eca6:	461c      	mov	r4, r3
 800eca8:	e7f3      	b.n	800ec92 <__assert_func+0x12>
 800ecaa:	bf00      	nop
 800ecac:	20000140 	.word	0x20000140
 800ecb0:	0800fdcd 	.word	0x0800fdcd
 800ecb4:	0800fdda 	.word	0x0800fdda
 800ecb8:	0800fe08 	.word	0x0800fe08

0800ecbc <fiprintf>:
 800ecbc:	b40e      	push	{r1, r2, r3}
 800ecbe:	b503      	push	{r0, r1, lr}
 800ecc0:	4601      	mov	r1, r0
 800ecc2:	ab03      	add	r3, sp, #12
 800ecc4:	4805      	ldr	r0, [pc, #20]	; (800ecdc <fiprintf+0x20>)
 800ecc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecca:	6800      	ldr	r0, [r0, #0]
 800eccc:	9301      	str	r3, [sp, #4]
 800ecce:	f000 f87d 	bl	800edcc <_vfiprintf_r>
 800ecd2:	b002      	add	sp, #8
 800ecd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ecd8:	b003      	add	sp, #12
 800ecda:	4770      	bx	lr
 800ecdc:	20000140 	.word	0x20000140

0800ece0 <memmove>:
 800ece0:	4288      	cmp	r0, r1
 800ece2:	b510      	push	{r4, lr}
 800ece4:	eb01 0402 	add.w	r4, r1, r2
 800ece8:	d902      	bls.n	800ecf0 <memmove+0x10>
 800ecea:	4284      	cmp	r4, r0
 800ecec:	4623      	mov	r3, r4
 800ecee:	d807      	bhi.n	800ed00 <memmove+0x20>
 800ecf0:	1e43      	subs	r3, r0, #1
 800ecf2:	42a1      	cmp	r1, r4
 800ecf4:	d008      	beq.n	800ed08 <memmove+0x28>
 800ecf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ecfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecfe:	e7f8      	b.n	800ecf2 <memmove+0x12>
 800ed00:	4402      	add	r2, r0
 800ed02:	4601      	mov	r1, r0
 800ed04:	428a      	cmp	r2, r1
 800ed06:	d100      	bne.n	800ed0a <memmove+0x2a>
 800ed08:	bd10      	pop	{r4, pc}
 800ed0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed12:	e7f7      	b.n	800ed04 <memmove+0x24>

0800ed14 <__malloc_lock>:
 800ed14:	4801      	ldr	r0, [pc, #4]	; (800ed1c <__malloc_lock+0x8>)
 800ed16:	f000 bc09 	b.w	800f52c <__retarget_lock_acquire_recursive>
 800ed1a:	bf00      	nop
 800ed1c:	20001f04 	.word	0x20001f04

0800ed20 <__malloc_unlock>:
 800ed20:	4801      	ldr	r0, [pc, #4]	; (800ed28 <__malloc_unlock+0x8>)
 800ed22:	f000 bc04 	b.w	800f52e <__retarget_lock_release_recursive>
 800ed26:	bf00      	nop
 800ed28:	20001f04 	.word	0x20001f04

0800ed2c <_realloc_r>:
 800ed2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed2e:	4607      	mov	r7, r0
 800ed30:	4614      	mov	r4, r2
 800ed32:	460e      	mov	r6, r1
 800ed34:	b921      	cbnz	r1, 800ed40 <_realloc_r+0x14>
 800ed36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ed3a:	4611      	mov	r1, r2
 800ed3c:	f7ff bdb0 	b.w	800e8a0 <_malloc_r>
 800ed40:	b922      	cbnz	r2, 800ed4c <_realloc_r+0x20>
 800ed42:	f7ff fd5d 	bl	800e800 <_free_r>
 800ed46:	4625      	mov	r5, r4
 800ed48:	4628      	mov	r0, r5
 800ed4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed4c:	f000 fc54 	bl	800f5f8 <_malloc_usable_size_r>
 800ed50:	42a0      	cmp	r0, r4
 800ed52:	d20f      	bcs.n	800ed74 <_realloc_r+0x48>
 800ed54:	4621      	mov	r1, r4
 800ed56:	4638      	mov	r0, r7
 800ed58:	f7ff fda2 	bl	800e8a0 <_malloc_r>
 800ed5c:	4605      	mov	r5, r0
 800ed5e:	2800      	cmp	r0, #0
 800ed60:	d0f2      	beq.n	800ed48 <_realloc_r+0x1c>
 800ed62:	4631      	mov	r1, r6
 800ed64:	4622      	mov	r2, r4
 800ed66:	f7fc f8fb 	bl	800af60 <memcpy>
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	4638      	mov	r0, r7
 800ed6e:	f7ff fd47 	bl	800e800 <_free_r>
 800ed72:	e7e9      	b.n	800ed48 <_realloc_r+0x1c>
 800ed74:	4635      	mov	r5, r6
 800ed76:	e7e7      	b.n	800ed48 <_realloc_r+0x1c>

0800ed78 <__sfputc_r>:
 800ed78:	6893      	ldr	r3, [r2, #8]
 800ed7a:	3b01      	subs	r3, #1
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	b410      	push	{r4}
 800ed80:	6093      	str	r3, [r2, #8]
 800ed82:	da08      	bge.n	800ed96 <__sfputc_r+0x1e>
 800ed84:	6994      	ldr	r4, [r2, #24]
 800ed86:	42a3      	cmp	r3, r4
 800ed88:	db01      	blt.n	800ed8e <__sfputc_r+0x16>
 800ed8a:	290a      	cmp	r1, #10
 800ed8c:	d103      	bne.n	800ed96 <__sfputc_r+0x1e>
 800ed8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed92:	f000 b94b 	b.w	800f02c <__swbuf_r>
 800ed96:	6813      	ldr	r3, [r2, #0]
 800ed98:	1c58      	adds	r0, r3, #1
 800ed9a:	6010      	str	r0, [r2, #0]
 800ed9c:	7019      	strb	r1, [r3, #0]
 800ed9e:	4608      	mov	r0, r1
 800eda0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eda4:	4770      	bx	lr

0800eda6 <__sfputs_r>:
 800eda6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eda8:	4606      	mov	r6, r0
 800edaa:	460f      	mov	r7, r1
 800edac:	4614      	mov	r4, r2
 800edae:	18d5      	adds	r5, r2, r3
 800edb0:	42ac      	cmp	r4, r5
 800edb2:	d101      	bne.n	800edb8 <__sfputs_r+0x12>
 800edb4:	2000      	movs	r0, #0
 800edb6:	e007      	b.n	800edc8 <__sfputs_r+0x22>
 800edb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edbc:	463a      	mov	r2, r7
 800edbe:	4630      	mov	r0, r6
 800edc0:	f7ff ffda 	bl	800ed78 <__sfputc_r>
 800edc4:	1c43      	adds	r3, r0, #1
 800edc6:	d1f3      	bne.n	800edb0 <__sfputs_r+0xa>
 800edc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800edcc <_vfiprintf_r>:
 800edcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edd0:	460d      	mov	r5, r1
 800edd2:	b09d      	sub	sp, #116	; 0x74
 800edd4:	4614      	mov	r4, r2
 800edd6:	4698      	mov	r8, r3
 800edd8:	4606      	mov	r6, r0
 800edda:	b118      	cbz	r0, 800ede4 <_vfiprintf_r+0x18>
 800eddc:	6983      	ldr	r3, [r0, #24]
 800edde:	b90b      	cbnz	r3, 800ede4 <_vfiprintf_r+0x18>
 800ede0:	f000 fb06 	bl	800f3f0 <__sinit>
 800ede4:	4b89      	ldr	r3, [pc, #548]	; (800f00c <_vfiprintf_r+0x240>)
 800ede6:	429d      	cmp	r5, r3
 800ede8:	d11b      	bne.n	800ee22 <_vfiprintf_r+0x56>
 800edea:	6875      	ldr	r5, [r6, #4]
 800edec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edee:	07d9      	lsls	r1, r3, #31
 800edf0:	d405      	bmi.n	800edfe <_vfiprintf_r+0x32>
 800edf2:	89ab      	ldrh	r3, [r5, #12]
 800edf4:	059a      	lsls	r2, r3, #22
 800edf6:	d402      	bmi.n	800edfe <_vfiprintf_r+0x32>
 800edf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edfa:	f000 fb97 	bl	800f52c <__retarget_lock_acquire_recursive>
 800edfe:	89ab      	ldrh	r3, [r5, #12]
 800ee00:	071b      	lsls	r3, r3, #28
 800ee02:	d501      	bpl.n	800ee08 <_vfiprintf_r+0x3c>
 800ee04:	692b      	ldr	r3, [r5, #16]
 800ee06:	b9eb      	cbnz	r3, 800ee44 <_vfiprintf_r+0x78>
 800ee08:	4629      	mov	r1, r5
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	f000 f960 	bl	800f0d0 <__swsetup_r>
 800ee10:	b1c0      	cbz	r0, 800ee44 <_vfiprintf_r+0x78>
 800ee12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ee14:	07dc      	lsls	r4, r3, #31
 800ee16:	d50e      	bpl.n	800ee36 <_vfiprintf_r+0x6a>
 800ee18:	f04f 30ff 	mov.w	r0, #4294967295
 800ee1c:	b01d      	add	sp, #116	; 0x74
 800ee1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee22:	4b7b      	ldr	r3, [pc, #492]	; (800f010 <_vfiprintf_r+0x244>)
 800ee24:	429d      	cmp	r5, r3
 800ee26:	d101      	bne.n	800ee2c <_vfiprintf_r+0x60>
 800ee28:	68b5      	ldr	r5, [r6, #8]
 800ee2a:	e7df      	b.n	800edec <_vfiprintf_r+0x20>
 800ee2c:	4b79      	ldr	r3, [pc, #484]	; (800f014 <_vfiprintf_r+0x248>)
 800ee2e:	429d      	cmp	r5, r3
 800ee30:	bf08      	it	eq
 800ee32:	68f5      	ldreq	r5, [r6, #12]
 800ee34:	e7da      	b.n	800edec <_vfiprintf_r+0x20>
 800ee36:	89ab      	ldrh	r3, [r5, #12]
 800ee38:	0598      	lsls	r0, r3, #22
 800ee3a:	d4ed      	bmi.n	800ee18 <_vfiprintf_r+0x4c>
 800ee3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ee3e:	f000 fb76 	bl	800f52e <__retarget_lock_release_recursive>
 800ee42:	e7e9      	b.n	800ee18 <_vfiprintf_r+0x4c>
 800ee44:	2300      	movs	r3, #0
 800ee46:	9309      	str	r3, [sp, #36]	; 0x24
 800ee48:	2320      	movs	r3, #32
 800ee4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee52:	2330      	movs	r3, #48	; 0x30
 800ee54:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f018 <_vfiprintf_r+0x24c>
 800ee58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee5c:	f04f 0901 	mov.w	r9, #1
 800ee60:	4623      	mov	r3, r4
 800ee62:	469a      	mov	sl, r3
 800ee64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee68:	b10a      	cbz	r2, 800ee6e <_vfiprintf_r+0xa2>
 800ee6a:	2a25      	cmp	r2, #37	; 0x25
 800ee6c:	d1f9      	bne.n	800ee62 <_vfiprintf_r+0x96>
 800ee6e:	ebba 0b04 	subs.w	fp, sl, r4
 800ee72:	d00b      	beq.n	800ee8c <_vfiprintf_r+0xc0>
 800ee74:	465b      	mov	r3, fp
 800ee76:	4622      	mov	r2, r4
 800ee78:	4629      	mov	r1, r5
 800ee7a:	4630      	mov	r0, r6
 800ee7c:	f7ff ff93 	bl	800eda6 <__sfputs_r>
 800ee80:	3001      	adds	r0, #1
 800ee82:	f000 80aa 	beq.w	800efda <_vfiprintf_r+0x20e>
 800ee86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee88:	445a      	add	r2, fp
 800ee8a:	9209      	str	r2, [sp, #36]	; 0x24
 800ee8c:	f89a 3000 	ldrb.w	r3, [sl]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	f000 80a2 	beq.w	800efda <_vfiprintf_r+0x20e>
 800ee96:	2300      	movs	r3, #0
 800ee98:	f04f 32ff 	mov.w	r2, #4294967295
 800ee9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eea0:	f10a 0a01 	add.w	sl, sl, #1
 800eea4:	9304      	str	r3, [sp, #16]
 800eea6:	9307      	str	r3, [sp, #28]
 800eea8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eeac:	931a      	str	r3, [sp, #104]	; 0x68
 800eeae:	4654      	mov	r4, sl
 800eeb0:	2205      	movs	r2, #5
 800eeb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeb6:	4858      	ldr	r0, [pc, #352]	; (800f018 <_vfiprintf_r+0x24c>)
 800eeb8:	f7f1 f9aa 	bl	8000210 <memchr>
 800eebc:	9a04      	ldr	r2, [sp, #16]
 800eebe:	b9d8      	cbnz	r0, 800eef8 <_vfiprintf_r+0x12c>
 800eec0:	06d1      	lsls	r1, r2, #27
 800eec2:	bf44      	itt	mi
 800eec4:	2320      	movmi	r3, #32
 800eec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eeca:	0713      	lsls	r3, r2, #28
 800eecc:	bf44      	itt	mi
 800eece:	232b      	movmi	r3, #43	; 0x2b
 800eed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eed4:	f89a 3000 	ldrb.w	r3, [sl]
 800eed8:	2b2a      	cmp	r3, #42	; 0x2a
 800eeda:	d015      	beq.n	800ef08 <_vfiprintf_r+0x13c>
 800eedc:	9a07      	ldr	r2, [sp, #28]
 800eede:	4654      	mov	r4, sl
 800eee0:	2000      	movs	r0, #0
 800eee2:	f04f 0c0a 	mov.w	ip, #10
 800eee6:	4621      	mov	r1, r4
 800eee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eeec:	3b30      	subs	r3, #48	; 0x30
 800eeee:	2b09      	cmp	r3, #9
 800eef0:	d94e      	bls.n	800ef90 <_vfiprintf_r+0x1c4>
 800eef2:	b1b0      	cbz	r0, 800ef22 <_vfiprintf_r+0x156>
 800eef4:	9207      	str	r2, [sp, #28]
 800eef6:	e014      	b.n	800ef22 <_vfiprintf_r+0x156>
 800eef8:	eba0 0308 	sub.w	r3, r0, r8
 800eefc:	fa09 f303 	lsl.w	r3, r9, r3
 800ef00:	4313      	orrs	r3, r2
 800ef02:	9304      	str	r3, [sp, #16]
 800ef04:	46a2      	mov	sl, r4
 800ef06:	e7d2      	b.n	800eeae <_vfiprintf_r+0xe2>
 800ef08:	9b03      	ldr	r3, [sp, #12]
 800ef0a:	1d19      	adds	r1, r3, #4
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	9103      	str	r1, [sp, #12]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	bfbb      	ittet	lt
 800ef14:	425b      	neglt	r3, r3
 800ef16:	f042 0202 	orrlt.w	r2, r2, #2
 800ef1a:	9307      	strge	r3, [sp, #28]
 800ef1c:	9307      	strlt	r3, [sp, #28]
 800ef1e:	bfb8      	it	lt
 800ef20:	9204      	strlt	r2, [sp, #16]
 800ef22:	7823      	ldrb	r3, [r4, #0]
 800ef24:	2b2e      	cmp	r3, #46	; 0x2e
 800ef26:	d10c      	bne.n	800ef42 <_vfiprintf_r+0x176>
 800ef28:	7863      	ldrb	r3, [r4, #1]
 800ef2a:	2b2a      	cmp	r3, #42	; 0x2a
 800ef2c:	d135      	bne.n	800ef9a <_vfiprintf_r+0x1ce>
 800ef2e:	9b03      	ldr	r3, [sp, #12]
 800ef30:	1d1a      	adds	r2, r3, #4
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	9203      	str	r2, [sp, #12]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	bfb8      	it	lt
 800ef3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef3e:	3402      	adds	r4, #2
 800ef40:	9305      	str	r3, [sp, #20]
 800ef42:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f028 <_vfiprintf_r+0x25c>
 800ef46:	7821      	ldrb	r1, [r4, #0]
 800ef48:	2203      	movs	r2, #3
 800ef4a:	4650      	mov	r0, sl
 800ef4c:	f7f1 f960 	bl	8000210 <memchr>
 800ef50:	b140      	cbz	r0, 800ef64 <_vfiprintf_r+0x198>
 800ef52:	2340      	movs	r3, #64	; 0x40
 800ef54:	eba0 000a 	sub.w	r0, r0, sl
 800ef58:	fa03 f000 	lsl.w	r0, r3, r0
 800ef5c:	9b04      	ldr	r3, [sp, #16]
 800ef5e:	4303      	orrs	r3, r0
 800ef60:	3401      	adds	r4, #1
 800ef62:	9304      	str	r3, [sp, #16]
 800ef64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef68:	482c      	ldr	r0, [pc, #176]	; (800f01c <_vfiprintf_r+0x250>)
 800ef6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef6e:	2206      	movs	r2, #6
 800ef70:	f7f1 f94e 	bl	8000210 <memchr>
 800ef74:	2800      	cmp	r0, #0
 800ef76:	d03f      	beq.n	800eff8 <_vfiprintf_r+0x22c>
 800ef78:	4b29      	ldr	r3, [pc, #164]	; (800f020 <_vfiprintf_r+0x254>)
 800ef7a:	bb1b      	cbnz	r3, 800efc4 <_vfiprintf_r+0x1f8>
 800ef7c:	9b03      	ldr	r3, [sp, #12]
 800ef7e:	3307      	adds	r3, #7
 800ef80:	f023 0307 	bic.w	r3, r3, #7
 800ef84:	3308      	adds	r3, #8
 800ef86:	9303      	str	r3, [sp, #12]
 800ef88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef8a:	443b      	add	r3, r7
 800ef8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef8e:	e767      	b.n	800ee60 <_vfiprintf_r+0x94>
 800ef90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef94:	460c      	mov	r4, r1
 800ef96:	2001      	movs	r0, #1
 800ef98:	e7a5      	b.n	800eee6 <_vfiprintf_r+0x11a>
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	3401      	adds	r4, #1
 800ef9e:	9305      	str	r3, [sp, #20]
 800efa0:	4619      	mov	r1, r3
 800efa2:	f04f 0c0a 	mov.w	ip, #10
 800efa6:	4620      	mov	r0, r4
 800efa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efac:	3a30      	subs	r2, #48	; 0x30
 800efae:	2a09      	cmp	r2, #9
 800efb0:	d903      	bls.n	800efba <_vfiprintf_r+0x1ee>
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d0c5      	beq.n	800ef42 <_vfiprintf_r+0x176>
 800efb6:	9105      	str	r1, [sp, #20]
 800efb8:	e7c3      	b.n	800ef42 <_vfiprintf_r+0x176>
 800efba:	fb0c 2101 	mla	r1, ip, r1, r2
 800efbe:	4604      	mov	r4, r0
 800efc0:	2301      	movs	r3, #1
 800efc2:	e7f0      	b.n	800efa6 <_vfiprintf_r+0x1da>
 800efc4:	ab03      	add	r3, sp, #12
 800efc6:	9300      	str	r3, [sp, #0]
 800efc8:	462a      	mov	r2, r5
 800efca:	4b16      	ldr	r3, [pc, #88]	; (800f024 <_vfiprintf_r+0x258>)
 800efcc:	a904      	add	r1, sp, #16
 800efce:	4630      	mov	r0, r6
 800efd0:	f7fc f87c 	bl	800b0cc <_printf_float>
 800efd4:	4607      	mov	r7, r0
 800efd6:	1c78      	adds	r0, r7, #1
 800efd8:	d1d6      	bne.n	800ef88 <_vfiprintf_r+0x1bc>
 800efda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800efdc:	07d9      	lsls	r1, r3, #31
 800efde:	d405      	bmi.n	800efec <_vfiprintf_r+0x220>
 800efe0:	89ab      	ldrh	r3, [r5, #12]
 800efe2:	059a      	lsls	r2, r3, #22
 800efe4:	d402      	bmi.n	800efec <_vfiprintf_r+0x220>
 800efe6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efe8:	f000 faa1 	bl	800f52e <__retarget_lock_release_recursive>
 800efec:	89ab      	ldrh	r3, [r5, #12]
 800efee:	065b      	lsls	r3, r3, #25
 800eff0:	f53f af12 	bmi.w	800ee18 <_vfiprintf_r+0x4c>
 800eff4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eff6:	e711      	b.n	800ee1c <_vfiprintf_r+0x50>
 800eff8:	ab03      	add	r3, sp, #12
 800effa:	9300      	str	r3, [sp, #0]
 800effc:	462a      	mov	r2, r5
 800effe:	4b09      	ldr	r3, [pc, #36]	; (800f024 <_vfiprintf_r+0x258>)
 800f000:	a904      	add	r1, sp, #16
 800f002:	4630      	mov	r0, r6
 800f004:	f7fc fb06 	bl	800b614 <_printf_i>
 800f008:	e7e4      	b.n	800efd4 <_vfiprintf_r+0x208>
 800f00a:	bf00      	nop
 800f00c:	0800fe2c 	.word	0x0800fe2c
 800f010:	0800fe4c 	.word	0x0800fe4c
 800f014:	0800fe0c 	.word	0x0800fe0c
 800f018:	0800fdbc 	.word	0x0800fdbc
 800f01c:	0800fdc6 	.word	0x0800fdc6
 800f020:	0800b0cd 	.word	0x0800b0cd
 800f024:	0800eda7 	.word	0x0800eda7
 800f028:	0800fdc2 	.word	0x0800fdc2

0800f02c <__swbuf_r>:
 800f02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f02e:	460e      	mov	r6, r1
 800f030:	4614      	mov	r4, r2
 800f032:	4605      	mov	r5, r0
 800f034:	b118      	cbz	r0, 800f03e <__swbuf_r+0x12>
 800f036:	6983      	ldr	r3, [r0, #24]
 800f038:	b90b      	cbnz	r3, 800f03e <__swbuf_r+0x12>
 800f03a:	f000 f9d9 	bl	800f3f0 <__sinit>
 800f03e:	4b21      	ldr	r3, [pc, #132]	; (800f0c4 <__swbuf_r+0x98>)
 800f040:	429c      	cmp	r4, r3
 800f042:	d12b      	bne.n	800f09c <__swbuf_r+0x70>
 800f044:	686c      	ldr	r4, [r5, #4]
 800f046:	69a3      	ldr	r3, [r4, #24]
 800f048:	60a3      	str	r3, [r4, #8]
 800f04a:	89a3      	ldrh	r3, [r4, #12]
 800f04c:	071a      	lsls	r2, r3, #28
 800f04e:	d52f      	bpl.n	800f0b0 <__swbuf_r+0x84>
 800f050:	6923      	ldr	r3, [r4, #16]
 800f052:	b36b      	cbz	r3, 800f0b0 <__swbuf_r+0x84>
 800f054:	6923      	ldr	r3, [r4, #16]
 800f056:	6820      	ldr	r0, [r4, #0]
 800f058:	1ac0      	subs	r0, r0, r3
 800f05a:	6963      	ldr	r3, [r4, #20]
 800f05c:	b2f6      	uxtb	r6, r6
 800f05e:	4283      	cmp	r3, r0
 800f060:	4637      	mov	r7, r6
 800f062:	dc04      	bgt.n	800f06e <__swbuf_r+0x42>
 800f064:	4621      	mov	r1, r4
 800f066:	4628      	mov	r0, r5
 800f068:	f000 f92e 	bl	800f2c8 <_fflush_r>
 800f06c:	bb30      	cbnz	r0, 800f0bc <__swbuf_r+0x90>
 800f06e:	68a3      	ldr	r3, [r4, #8]
 800f070:	3b01      	subs	r3, #1
 800f072:	60a3      	str	r3, [r4, #8]
 800f074:	6823      	ldr	r3, [r4, #0]
 800f076:	1c5a      	adds	r2, r3, #1
 800f078:	6022      	str	r2, [r4, #0]
 800f07a:	701e      	strb	r6, [r3, #0]
 800f07c:	6963      	ldr	r3, [r4, #20]
 800f07e:	3001      	adds	r0, #1
 800f080:	4283      	cmp	r3, r0
 800f082:	d004      	beq.n	800f08e <__swbuf_r+0x62>
 800f084:	89a3      	ldrh	r3, [r4, #12]
 800f086:	07db      	lsls	r3, r3, #31
 800f088:	d506      	bpl.n	800f098 <__swbuf_r+0x6c>
 800f08a:	2e0a      	cmp	r6, #10
 800f08c:	d104      	bne.n	800f098 <__swbuf_r+0x6c>
 800f08e:	4621      	mov	r1, r4
 800f090:	4628      	mov	r0, r5
 800f092:	f000 f919 	bl	800f2c8 <_fflush_r>
 800f096:	b988      	cbnz	r0, 800f0bc <__swbuf_r+0x90>
 800f098:	4638      	mov	r0, r7
 800f09a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f09c:	4b0a      	ldr	r3, [pc, #40]	; (800f0c8 <__swbuf_r+0x9c>)
 800f09e:	429c      	cmp	r4, r3
 800f0a0:	d101      	bne.n	800f0a6 <__swbuf_r+0x7a>
 800f0a2:	68ac      	ldr	r4, [r5, #8]
 800f0a4:	e7cf      	b.n	800f046 <__swbuf_r+0x1a>
 800f0a6:	4b09      	ldr	r3, [pc, #36]	; (800f0cc <__swbuf_r+0xa0>)
 800f0a8:	429c      	cmp	r4, r3
 800f0aa:	bf08      	it	eq
 800f0ac:	68ec      	ldreq	r4, [r5, #12]
 800f0ae:	e7ca      	b.n	800f046 <__swbuf_r+0x1a>
 800f0b0:	4621      	mov	r1, r4
 800f0b2:	4628      	mov	r0, r5
 800f0b4:	f000 f80c 	bl	800f0d0 <__swsetup_r>
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d0cb      	beq.n	800f054 <__swbuf_r+0x28>
 800f0bc:	f04f 37ff 	mov.w	r7, #4294967295
 800f0c0:	e7ea      	b.n	800f098 <__swbuf_r+0x6c>
 800f0c2:	bf00      	nop
 800f0c4:	0800fe2c 	.word	0x0800fe2c
 800f0c8:	0800fe4c 	.word	0x0800fe4c
 800f0cc:	0800fe0c 	.word	0x0800fe0c

0800f0d0 <__swsetup_r>:
 800f0d0:	4b32      	ldr	r3, [pc, #200]	; (800f19c <__swsetup_r+0xcc>)
 800f0d2:	b570      	push	{r4, r5, r6, lr}
 800f0d4:	681d      	ldr	r5, [r3, #0]
 800f0d6:	4606      	mov	r6, r0
 800f0d8:	460c      	mov	r4, r1
 800f0da:	b125      	cbz	r5, 800f0e6 <__swsetup_r+0x16>
 800f0dc:	69ab      	ldr	r3, [r5, #24]
 800f0de:	b913      	cbnz	r3, 800f0e6 <__swsetup_r+0x16>
 800f0e0:	4628      	mov	r0, r5
 800f0e2:	f000 f985 	bl	800f3f0 <__sinit>
 800f0e6:	4b2e      	ldr	r3, [pc, #184]	; (800f1a0 <__swsetup_r+0xd0>)
 800f0e8:	429c      	cmp	r4, r3
 800f0ea:	d10f      	bne.n	800f10c <__swsetup_r+0x3c>
 800f0ec:	686c      	ldr	r4, [r5, #4]
 800f0ee:	89a3      	ldrh	r3, [r4, #12]
 800f0f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f0f4:	0719      	lsls	r1, r3, #28
 800f0f6:	d42c      	bmi.n	800f152 <__swsetup_r+0x82>
 800f0f8:	06dd      	lsls	r5, r3, #27
 800f0fa:	d411      	bmi.n	800f120 <__swsetup_r+0x50>
 800f0fc:	2309      	movs	r3, #9
 800f0fe:	6033      	str	r3, [r6, #0]
 800f100:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f104:	81a3      	strh	r3, [r4, #12]
 800f106:	f04f 30ff 	mov.w	r0, #4294967295
 800f10a:	e03e      	b.n	800f18a <__swsetup_r+0xba>
 800f10c:	4b25      	ldr	r3, [pc, #148]	; (800f1a4 <__swsetup_r+0xd4>)
 800f10e:	429c      	cmp	r4, r3
 800f110:	d101      	bne.n	800f116 <__swsetup_r+0x46>
 800f112:	68ac      	ldr	r4, [r5, #8]
 800f114:	e7eb      	b.n	800f0ee <__swsetup_r+0x1e>
 800f116:	4b24      	ldr	r3, [pc, #144]	; (800f1a8 <__swsetup_r+0xd8>)
 800f118:	429c      	cmp	r4, r3
 800f11a:	bf08      	it	eq
 800f11c:	68ec      	ldreq	r4, [r5, #12]
 800f11e:	e7e6      	b.n	800f0ee <__swsetup_r+0x1e>
 800f120:	0758      	lsls	r0, r3, #29
 800f122:	d512      	bpl.n	800f14a <__swsetup_r+0x7a>
 800f124:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f126:	b141      	cbz	r1, 800f13a <__swsetup_r+0x6a>
 800f128:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f12c:	4299      	cmp	r1, r3
 800f12e:	d002      	beq.n	800f136 <__swsetup_r+0x66>
 800f130:	4630      	mov	r0, r6
 800f132:	f7ff fb65 	bl	800e800 <_free_r>
 800f136:	2300      	movs	r3, #0
 800f138:	6363      	str	r3, [r4, #52]	; 0x34
 800f13a:	89a3      	ldrh	r3, [r4, #12]
 800f13c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f140:	81a3      	strh	r3, [r4, #12]
 800f142:	2300      	movs	r3, #0
 800f144:	6063      	str	r3, [r4, #4]
 800f146:	6923      	ldr	r3, [r4, #16]
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	89a3      	ldrh	r3, [r4, #12]
 800f14c:	f043 0308 	orr.w	r3, r3, #8
 800f150:	81a3      	strh	r3, [r4, #12]
 800f152:	6923      	ldr	r3, [r4, #16]
 800f154:	b94b      	cbnz	r3, 800f16a <__swsetup_r+0x9a>
 800f156:	89a3      	ldrh	r3, [r4, #12]
 800f158:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f15c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f160:	d003      	beq.n	800f16a <__swsetup_r+0x9a>
 800f162:	4621      	mov	r1, r4
 800f164:	4630      	mov	r0, r6
 800f166:	f000 fa07 	bl	800f578 <__smakebuf_r>
 800f16a:	89a0      	ldrh	r0, [r4, #12]
 800f16c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f170:	f010 0301 	ands.w	r3, r0, #1
 800f174:	d00a      	beq.n	800f18c <__swsetup_r+0xbc>
 800f176:	2300      	movs	r3, #0
 800f178:	60a3      	str	r3, [r4, #8]
 800f17a:	6963      	ldr	r3, [r4, #20]
 800f17c:	425b      	negs	r3, r3
 800f17e:	61a3      	str	r3, [r4, #24]
 800f180:	6923      	ldr	r3, [r4, #16]
 800f182:	b943      	cbnz	r3, 800f196 <__swsetup_r+0xc6>
 800f184:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f188:	d1ba      	bne.n	800f100 <__swsetup_r+0x30>
 800f18a:	bd70      	pop	{r4, r5, r6, pc}
 800f18c:	0781      	lsls	r1, r0, #30
 800f18e:	bf58      	it	pl
 800f190:	6963      	ldrpl	r3, [r4, #20]
 800f192:	60a3      	str	r3, [r4, #8]
 800f194:	e7f4      	b.n	800f180 <__swsetup_r+0xb0>
 800f196:	2000      	movs	r0, #0
 800f198:	e7f7      	b.n	800f18a <__swsetup_r+0xba>
 800f19a:	bf00      	nop
 800f19c:	20000140 	.word	0x20000140
 800f1a0:	0800fe2c 	.word	0x0800fe2c
 800f1a4:	0800fe4c 	.word	0x0800fe4c
 800f1a8:	0800fe0c 	.word	0x0800fe0c

0800f1ac <abort>:
 800f1ac:	b508      	push	{r3, lr}
 800f1ae:	2006      	movs	r0, #6
 800f1b0:	f000 fa52 	bl	800f658 <raise>
 800f1b4:	2001      	movs	r0, #1
 800f1b6:	f7f2 fd93 	bl	8001ce0 <_exit>
	...

0800f1bc <__sflush_r>:
 800f1bc:	898a      	ldrh	r2, [r1, #12]
 800f1be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1c2:	4605      	mov	r5, r0
 800f1c4:	0710      	lsls	r0, r2, #28
 800f1c6:	460c      	mov	r4, r1
 800f1c8:	d458      	bmi.n	800f27c <__sflush_r+0xc0>
 800f1ca:	684b      	ldr	r3, [r1, #4]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	dc05      	bgt.n	800f1dc <__sflush_r+0x20>
 800f1d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	dc02      	bgt.n	800f1dc <__sflush_r+0x20>
 800f1d6:	2000      	movs	r0, #0
 800f1d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f1de:	2e00      	cmp	r6, #0
 800f1e0:	d0f9      	beq.n	800f1d6 <__sflush_r+0x1a>
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f1e8:	682f      	ldr	r7, [r5, #0]
 800f1ea:	602b      	str	r3, [r5, #0]
 800f1ec:	d032      	beq.n	800f254 <__sflush_r+0x98>
 800f1ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f1f0:	89a3      	ldrh	r3, [r4, #12]
 800f1f2:	075a      	lsls	r2, r3, #29
 800f1f4:	d505      	bpl.n	800f202 <__sflush_r+0x46>
 800f1f6:	6863      	ldr	r3, [r4, #4]
 800f1f8:	1ac0      	subs	r0, r0, r3
 800f1fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f1fc:	b10b      	cbz	r3, 800f202 <__sflush_r+0x46>
 800f1fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f200:	1ac0      	subs	r0, r0, r3
 800f202:	2300      	movs	r3, #0
 800f204:	4602      	mov	r2, r0
 800f206:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f208:	6a21      	ldr	r1, [r4, #32]
 800f20a:	4628      	mov	r0, r5
 800f20c:	47b0      	blx	r6
 800f20e:	1c43      	adds	r3, r0, #1
 800f210:	89a3      	ldrh	r3, [r4, #12]
 800f212:	d106      	bne.n	800f222 <__sflush_r+0x66>
 800f214:	6829      	ldr	r1, [r5, #0]
 800f216:	291d      	cmp	r1, #29
 800f218:	d82c      	bhi.n	800f274 <__sflush_r+0xb8>
 800f21a:	4a2a      	ldr	r2, [pc, #168]	; (800f2c4 <__sflush_r+0x108>)
 800f21c:	40ca      	lsrs	r2, r1
 800f21e:	07d6      	lsls	r6, r2, #31
 800f220:	d528      	bpl.n	800f274 <__sflush_r+0xb8>
 800f222:	2200      	movs	r2, #0
 800f224:	6062      	str	r2, [r4, #4]
 800f226:	04d9      	lsls	r1, r3, #19
 800f228:	6922      	ldr	r2, [r4, #16]
 800f22a:	6022      	str	r2, [r4, #0]
 800f22c:	d504      	bpl.n	800f238 <__sflush_r+0x7c>
 800f22e:	1c42      	adds	r2, r0, #1
 800f230:	d101      	bne.n	800f236 <__sflush_r+0x7a>
 800f232:	682b      	ldr	r3, [r5, #0]
 800f234:	b903      	cbnz	r3, 800f238 <__sflush_r+0x7c>
 800f236:	6560      	str	r0, [r4, #84]	; 0x54
 800f238:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f23a:	602f      	str	r7, [r5, #0]
 800f23c:	2900      	cmp	r1, #0
 800f23e:	d0ca      	beq.n	800f1d6 <__sflush_r+0x1a>
 800f240:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f244:	4299      	cmp	r1, r3
 800f246:	d002      	beq.n	800f24e <__sflush_r+0x92>
 800f248:	4628      	mov	r0, r5
 800f24a:	f7ff fad9 	bl	800e800 <_free_r>
 800f24e:	2000      	movs	r0, #0
 800f250:	6360      	str	r0, [r4, #52]	; 0x34
 800f252:	e7c1      	b.n	800f1d8 <__sflush_r+0x1c>
 800f254:	6a21      	ldr	r1, [r4, #32]
 800f256:	2301      	movs	r3, #1
 800f258:	4628      	mov	r0, r5
 800f25a:	47b0      	blx	r6
 800f25c:	1c41      	adds	r1, r0, #1
 800f25e:	d1c7      	bne.n	800f1f0 <__sflush_r+0x34>
 800f260:	682b      	ldr	r3, [r5, #0]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d0c4      	beq.n	800f1f0 <__sflush_r+0x34>
 800f266:	2b1d      	cmp	r3, #29
 800f268:	d001      	beq.n	800f26e <__sflush_r+0xb2>
 800f26a:	2b16      	cmp	r3, #22
 800f26c:	d101      	bne.n	800f272 <__sflush_r+0xb6>
 800f26e:	602f      	str	r7, [r5, #0]
 800f270:	e7b1      	b.n	800f1d6 <__sflush_r+0x1a>
 800f272:	89a3      	ldrh	r3, [r4, #12]
 800f274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f278:	81a3      	strh	r3, [r4, #12]
 800f27a:	e7ad      	b.n	800f1d8 <__sflush_r+0x1c>
 800f27c:	690f      	ldr	r7, [r1, #16]
 800f27e:	2f00      	cmp	r7, #0
 800f280:	d0a9      	beq.n	800f1d6 <__sflush_r+0x1a>
 800f282:	0793      	lsls	r3, r2, #30
 800f284:	680e      	ldr	r6, [r1, #0]
 800f286:	bf08      	it	eq
 800f288:	694b      	ldreq	r3, [r1, #20]
 800f28a:	600f      	str	r7, [r1, #0]
 800f28c:	bf18      	it	ne
 800f28e:	2300      	movne	r3, #0
 800f290:	eba6 0807 	sub.w	r8, r6, r7
 800f294:	608b      	str	r3, [r1, #8]
 800f296:	f1b8 0f00 	cmp.w	r8, #0
 800f29a:	dd9c      	ble.n	800f1d6 <__sflush_r+0x1a>
 800f29c:	6a21      	ldr	r1, [r4, #32]
 800f29e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f2a0:	4643      	mov	r3, r8
 800f2a2:	463a      	mov	r2, r7
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	47b0      	blx	r6
 800f2a8:	2800      	cmp	r0, #0
 800f2aa:	dc06      	bgt.n	800f2ba <__sflush_r+0xfe>
 800f2ac:	89a3      	ldrh	r3, [r4, #12]
 800f2ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2b2:	81a3      	strh	r3, [r4, #12]
 800f2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b8:	e78e      	b.n	800f1d8 <__sflush_r+0x1c>
 800f2ba:	4407      	add	r7, r0
 800f2bc:	eba8 0800 	sub.w	r8, r8, r0
 800f2c0:	e7e9      	b.n	800f296 <__sflush_r+0xda>
 800f2c2:	bf00      	nop
 800f2c4:	20400001 	.word	0x20400001

0800f2c8 <_fflush_r>:
 800f2c8:	b538      	push	{r3, r4, r5, lr}
 800f2ca:	690b      	ldr	r3, [r1, #16]
 800f2cc:	4605      	mov	r5, r0
 800f2ce:	460c      	mov	r4, r1
 800f2d0:	b913      	cbnz	r3, 800f2d8 <_fflush_r+0x10>
 800f2d2:	2500      	movs	r5, #0
 800f2d4:	4628      	mov	r0, r5
 800f2d6:	bd38      	pop	{r3, r4, r5, pc}
 800f2d8:	b118      	cbz	r0, 800f2e2 <_fflush_r+0x1a>
 800f2da:	6983      	ldr	r3, [r0, #24]
 800f2dc:	b90b      	cbnz	r3, 800f2e2 <_fflush_r+0x1a>
 800f2de:	f000 f887 	bl	800f3f0 <__sinit>
 800f2e2:	4b14      	ldr	r3, [pc, #80]	; (800f334 <_fflush_r+0x6c>)
 800f2e4:	429c      	cmp	r4, r3
 800f2e6:	d11b      	bne.n	800f320 <_fflush_r+0x58>
 800f2e8:	686c      	ldr	r4, [r5, #4]
 800f2ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d0ef      	beq.n	800f2d2 <_fflush_r+0xa>
 800f2f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f2f4:	07d0      	lsls	r0, r2, #31
 800f2f6:	d404      	bmi.n	800f302 <_fflush_r+0x3a>
 800f2f8:	0599      	lsls	r1, r3, #22
 800f2fa:	d402      	bmi.n	800f302 <_fflush_r+0x3a>
 800f2fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f2fe:	f000 f915 	bl	800f52c <__retarget_lock_acquire_recursive>
 800f302:	4628      	mov	r0, r5
 800f304:	4621      	mov	r1, r4
 800f306:	f7ff ff59 	bl	800f1bc <__sflush_r>
 800f30a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f30c:	07da      	lsls	r2, r3, #31
 800f30e:	4605      	mov	r5, r0
 800f310:	d4e0      	bmi.n	800f2d4 <_fflush_r+0xc>
 800f312:	89a3      	ldrh	r3, [r4, #12]
 800f314:	059b      	lsls	r3, r3, #22
 800f316:	d4dd      	bmi.n	800f2d4 <_fflush_r+0xc>
 800f318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f31a:	f000 f908 	bl	800f52e <__retarget_lock_release_recursive>
 800f31e:	e7d9      	b.n	800f2d4 <_fflush_r+0xc>
 800f320:	4b05      	ldr	r3, [pc, #20]	; (800f338 <_fflush_r+0x70>)
 800f322:	429c      	cmp	r4, r3
 800f324:	d101      	bne.n	800f32a <_fflush_r+0x62>
 800f326:	68ac      	ldr	r4, [r5, #8]
 800f328:	e7df      	b.n	800f2ea <_fflush_r+0x22>
 800f32a:	4b04      	ldr	r3, [pc, #16]	; (800f33c <_fflush_r+0x74>)
 800f32c:	429c      	cmp	r4, r3
 800f32e:	bf08      	it	eq
 800f330:	68ec      	ldreq	r4, [r5, #12]
 800f332:	e7da      	b.n	800f2ea <_fflush_r+0x22>
 800f334:	0800fe2c 	.word	0x0800fe2c
 800f338:	0800fe4c 	.word	0x0800fe4c
 800f33c:	0800fe0c 	.word	0x0800fe0c

0800f340 <std>:
 800f340:	2300      	movs	r3, #0
 800f342:	b510      	push	{r4, lr}
 800f344:	4604      	mov	r4, r0
 800f346:	e9c0 3300 	strd	r3, r3, [r0]
 800f34a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f34e:	6083      	str	r3, [r0, #8]
 800f350:	8181      	strh	r1, [r0, #12]
 800f352:	6643      	str	r3, [r0, #100]	; 0x64
 800f354:	81c2      	strh	r2, [r0, #14]
 800f356:	6183      	str	r3, [r0, #24]
 800f358:	4619      	mov	r1, r3
 800f35a:	2208      	movs	r2, #8
 800f35c:	305c      	adds	r0, #92	; 0x5c
 800f35e:	f7fb fe0d 	bl	800af7c <memset>
 800f362:	4b05      	ldr	r3, [pc, #20]	; (800f378 <std+0x38>)
 800f364:	6263      	str	r3, [r4, #36]	; 0x24
 800f366:	4b05      	ldr	r3, [pc, #20]	; (800f37c <std+0x3c>)
 800f368:	62a3      	str	r3, [r4, #40]	; 0x28
 800f36a:	4b05      	ldr	r3, [pc, #20]	; (800f380 <std+0x40>)
 800f36c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f36e:	4b05      	ldr	r3, [pc, #20]	; (800f384 <std+0x44>)
 800f370:	6224      	str	r4, [r4, #32]
 800f372:	6323      	str	r3, [r4, #48]	; 0x30
 800f374:	bd10      	pop	{r4, pc}
 800f376:	bf00      	nop
 800f378:	0800f691 	.word	0x0800f691
 800f37c:	0800f6b3 	.word	0x0800f6b3
 800f380:	0800f6eb 	.word	0x0800f6eb
 800f384:	0800f70f 	.word	0x0800f70f

0800f388 <_cleanup_r>:
 800f388:	4901      	ldr	r1, [pc, #4]	; (800f390 <_cleanup_r+0x8>)
 800f38a:	f000 b8af 	b.w	800f4ec <_fwalk_reent>
 800f38e:	bf00      	nop
 800f390:	0800f2c9 	.word	0x0800f2c9

0800f394 <__sfmoreglue>:
 800f394:	b570      	push	{r4, r5, r6, lr}
 800f396:	1e4a      	subs	r2, r1, #1
 800f398:	2568      	movs	r5, #104	; 0x68
 800f39a:	4355      	muls	r5, r2
 800f39c:	460e      	mov	r6, r1
 800f39e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f3a2:	f7ff fa7d 	bl	800e8a0 <_malloc_r>
 800f3a6:	4604      	mov	r4, r0
 800f3a8:	b140      	cbz	r0, 800f3bc <__sfmoreglue+0x28>
 800f3aa:	2100      	movs	r1, #0
 800f3ac:	e9c0 1600 	strd	r1, r6, [r0]
 800f3b0:	300c      	adds	r0, #12
 800f3b2:	60a0      	str	r0, [r4, #8]
 800f3b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f3b8:	f7fb fde0 	bl	800af7c <memset>
 800f3bc:	4620      	mov	r0, r4
 800f3be:	bd70      	pop	{r4, r5, r6, pc}

0800f3c0 <__sfp_lock_acquire>:
 800f3c0:	4801      	ldr	r0, [pc, #4]	; (800f3c8 <__sfp_lock_acquire+0x8>)
 800f3c2:	f000 b8b3 	b.w	800f52c <__retarget_lock_acquire_recursive>
 800f3c6:	bf00      	nop
 800f3c8:	20001f08 	.word	0x20001f08

0800f3cc <__sfp_lock_release>:
 800f3cc:	4801      	ldr	r0, [pc, #4]	; (800f3d4 <__sfp_lock_release+0x8>)
 800f3ce:	f000 b8ae 	b.w	800f52e <__retarget_lock_release_recursive>
 800f3d2:	bf00      	nop
 800f3d4:	20001f08 	.word	0x20001f08

0800f3d8 <__sinit_lock_acquire>:
 800f3d8:	4801      	ldr	r0, [pc, #4]	; (800f3e0 <__sinit_lock_acquire+0x8>)
 800f3da:	f000 b8a7 	b.w	800f52c <__retarget_lock_acquire_recursive>
 800f3de:	bf00      	nop
 800f3e0:	20001f03 	.word	0x20001f03

0800f3e4 <__sinit_lock_release>:
 800f3e4:	4801      	ldr	r0, [pc, #4]	; (800f3ec <__sinit_lock_release+0x8>)
 800f3e6:	f000 b8a2 	b.w	800f52e <__retarget_lock_release_recursive>
 800f3ea:	bf00      	nop
 800f3ec:	20001f03 	.word	0x20001f03

0800f3f0 <__sinit>:
 800f3f0:	b510      	push	{r4, lr}
 800f3f2:	4604      	mov	r4, r0
 800f3f4:	f7ff fff0 	bl	800f3d8 <__sinit_lock_acquire>
 800f3f8:	69a3      	ldr	r3, [r4, #24]
 800f3fa:	b11b      	cbz	r3, 800f404 <__sinit+0x14>
 800f3fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f400:	f7ff bff0 	b.w	800f3e4 <__sinit_lock_release>
 800f404:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f408:	6523      	str	r3, [r4, #80]	; 0x50
 800f40a:	4b13      	ldr	r3, [pc, #76]	; (800f458 <__sinit+0x68>)
 800f40c:	4a13      	ldr	r2, [pc, #76]	; (800f45c <__sinit+0x6c>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	62a2      	str	r2, [r4, #40]	; 0x28
 800f412:	42a3      	cmp	r3, r4
 800f414:	bf04      	itt	eq
 800f416:	2301      	moveq	r3, #1
 800f418:	61a3      	streq	r3, [r4, #24]
 800f41a:	4620      	mov	r0, r4
 800f41c:	f000 f820 	bl	800f460 <__sfp>
 800f420:	6060      	str	r0, [r4, #4]
 800f422:	4620      	mov	r0, r4
 800f424:	f000 f81c 	bl	800f460 <__sfp>
 800f428:	60a0      	str	r0, [r4, #8]
 800f42a:	4620      	mov	r0, r4
 800f42c:	f000 f818 	bl	800f460 <__sfp>
 800f430:	2200      	movs	r2, #0
 800f432:	60e0      	str	r0, [r4, #12]
 800f434:	2104      	movs	r1, #4
 800f436:	6860      	ldr	r0, [r4, #4]
 800f438:	f7ff ff82 	bl	800f340 <std>
 800f43c:	68a0      	ldr	r0, [r4, #8]
 800f43e:	2201      	movs	r2, #1
 800f440:	2109      	movs	r1, #9
 800f442:	f7ff ff7d 	bl	800f340 <std>
 800f446:	68e0      	ldr	r0, [r4, #12]
 800f448:	2202      	movs	r2, #2
 800f44a:	2112      	movs	r1, #18
 800f44c:	f7ff ff78 	bl	800f340 <std>
 800f450:	2301      	movs	r3, #1
 800f452:	61a3      	str	r3, [r4, #24]
 800f454:	e7d2      	b.n	800f3fc <__sinit+0xc>
 800f456:	bf00      	nop
 800f458:	0800f9b8 	.word	0x0800f9b8
 800f45c:	0800f389 	.word	0x0800f389

0800f460 <__sfp>:
 800f460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f462:	4607      	mov	r7, r0
 800f464:	f7ff ffac 	bl	800f3c0 <__sfp_lock_acquire>
 800f468:	4b1e      	ldr	r3, [pc, #120]	; (800f4e4 <__sfp+0x84>)
 800f46a:	681e      	ldr	r6, [r3, #0]
 800f46c:	69b3      	ldr	r3, [r6, #24]
 800f46e:	b913      	cbnz	r3, 800f476 <__sfp+0x16>
 800f470:	4630      	mov	r0, r6
 800f472:	f7ff ffbd 	bl	800f3f0 <__sinit>
 800f476:	3648      	adds	r6, #72	; 0x48
 800f478:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f47c:	3b01      	subs	r3, #1
 800f47e:	d503      	bpl.n	800f488 <__sfp+0x28>
 800f480:	6833      	ldr	r3, [r6, #0]
 800f482:	b30b      	cbz	r3, 800f4c8 <__sfp+0x68>
 800f484:	6836      	ldr	r6, [r6, #0]
 800f486:	e7f7      	b.n	800f478 <__sfp+0x18>
 800f488:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f48c:	b9d5      	cbnz	r5, 800f4c4 <__sfp+0x64>
 800f48e:	4b16      	ldr	r3, [pc, #88]	; (800f4e8 <__sfp+0x88>)
 800f490:	60e3      	str	r3, [r4, #12]
 800f492:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f496:	6665      	str	r5, [r4, #100]	; 0x64
 800f498:	f000 f847 	bl	800f52a <__retarget_lock_init_recursive>
 800f49c:	f7ff ff96 	bl	800f3cc <__sfp_lock_release>
 800f4a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f4a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f4a8:	6025      	str	r5, [r4, #0]
 800f4aa:	61a5      	str	r5, [r4, #24]
 800f4ac:	2208      	movs	r2, #8
 800f4ae:	4629      	mov	r1, r5
 800f4b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f4b4:	f7fb fd62 	bl	800af7c <memset>
 800f4b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f4bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f4c0:	4620      	mov	r0, r4
 800f4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4c4:	3468      	adds	r4, #104	; 0x68
 800f4c6:	e7d9      	b.n	800f47c <__sfp+0x1c>
 800f4c8:	2104      	movs	r1, #4
 800f4ca:	4638      	mov	r0, r7
 800f4cc:	f7ff ff62 	bl	800f394 <__sfmoreglue>
 800f4d0:	4604      	mov	r4, r0
 800f4d2:	6030      	str	r0, [r6, #0]
 800f4d4:	2800      	cmp	r0, #0
 800f4d6:	d1d5      	bne.n	800f484 <__sfp+0x24>
 800f4d8:	f7ff ff78 	bl	800f3cc <__sfp_lock_release>
 800f4dc:	230c      	movs	r3, #12
 800f4de:	603b      	str	r3, [r7, #0]
 800f4e0:	e7ee      	b.n	800f4c0 <__sfp+0x60>
 800f4e2:	bf00      	nop
 800f4e4:	0800f9b8 	.word	0x0800f9b8
 800f4e8:	ffff0001 	.word	0xffff0001

0800f4ec <_fwalk_reent>:
 800f4ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4f0:	4606      	mov	r6, r0
 800f4f2:	4688      	mov	r8, r1
 800f4f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f4f8:	2700      	movs	r7, #0
 800f4fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f4fe:	f1b9 0901 	subs.w	r9, r9, #1
 800f502:	d505      	bpl.n	800f510 <_fwalk_reent+0x24>
 800f504:	6824      	ldr	r4, [r4, #0]
 800f506:	2c00      	cmp	r4, #0
 800f508:	d1f7      	bne.n	800f4fa <_fwalk_reent+0xe>
 800f50a:	4638      	mov	r0, r7
 800f50c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f510:	89ab      	ldrh	r3, [r5, #12]
 800f512:	2b01      	cmp	r3, #1
 800f514:	d907      	bls.n	800f526 <_fwalk_reent+0x3a>
 800f516:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f51a:	3301      	adds	r3, #1
 800f51c:	d003      	beq.n	800f526 <_fwalk_reent+0x3a>
 800f51e:	4629      	mov	r1, r5
 800f520:	4630      	mov	r0, r6
 800f522:	47c0      	blx	r8
 800f524:	4307      	orrs	r7, r0
 800f526:	3568      	adds	r5, #104	; 0x68
 800f528:	e7e9      	b.n	800f4fe <_fwalk_reent+0x12>

0800f52a <__retarget_lock_init_recursive>:
 800f52a:	4770      	bx	lr

0800f52c <__retarget_lock_acquire_recursive>:
 800f52c:	4770      	bx	lr

0800f52e <__retarget_lock_release_recursive>:
 800f52e:	4770      	bx	lr

0800f530 <__swhatbuf_r>:
 800f530:	b570      	push	{r4, r5, r6, lr}
 800f532:	460e      	mov	r6, r1
 800f534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f538:	2900      	cmp	r1, #0
 800f53a:	b096      	sub	sp, #88	; 0x58
 800f53c:	4614      	mov	r4, r2
 800f53e:	461d      	mov	r5, r3
 800f540:	da07      	bge.n	800f552 <__swhatbuf_r+0x22>
 800f542:	2300      	movs	r3, #0
 800f544:	602b      	str	r3, [r5, #0]
 800f546:	89b3      	ldrh	r3, [r6, #12]
 800f548:	061a      	lsls	r2, r3, #24
 800f54a:	d410      	bmi.n	800f56e <__swhatbuf_r+0x3e>
 800f54c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f550:	e00e      	b.n	800f570 <__swhatbuf_r+0x40>
 800f552:	466a      	mov	r2, sp
 800f554:	f000 f902 	bl	800f75c <_fstat_r>
 800f558:	2800      	cmp	r0, #0
 800f55a:	dbf2      	blt.n	800f542 <__swhatbuf_r+0x12>
 800f55c:	9a01      	ldr	r2, [sp, #4]
 800f55e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f562:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f566:	425a      	negs	r2, r3
 800f568:	415a      	adcs	r2, r3
 800f56a:	602a      	str	r2, [r5, #0]
 800f56c:	e7ee      	b.n	800f54c <__swhatbuf_r+0x1c>
 800f56e:	2340      	movs	r3, #64	; 0x40
 800f570:	2000      	movs	r0, #0
 800f572:	6023      	str	r3, [r4, #0]
 800f574:	b016      	add	sp, #88	; 0x58
 800f576:	bd70      	pop	{r4, r5, r6, pc}

0800f578 <__smakebuf_r>:
 800f578:	898b      	ldrh	r3, [r1, #12]
 800f57a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f57c:	079d      	lsls	r5, r3, #30
 800f57e:	4606      	mov	r6, r0
 800f580:	460c      	mov	r4, r1
 800f582:	d507      	bpl.n	800f594 <__smakebuf_r+0x1c>
 800f584:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f588:	6023      	str	r3, [r4, #0]
 800f58a:	6123      	str	r3, [r4, #16]
 800f58c:	2301      	movs	r3, #1
 800f58e:	6163      	str	r3, [r4, #20]
 800f590:	b002      	add	sp, #8
 800f592:	bd70      	pop	{r4, r5, r6, pc}
 800f594:	ab01      	add	r3, sp, #4
 800f596:	466a      	mov	r2, sp
 800f598:	f7ff ffca 	bl	800f530 <__swhatbuf_r>
 800f59c:	9900      	ldr	r1, [sp, #0]
 800f59e:	4605      	mov	r5, r0
 800f5a0:	4630      	mov	r0, r6
 800f5a2:	f7ff f97d 	bl	800e8a0 <_malloc_r>
 800f5a6:	b948      	cbnz	r0, 800f5bc <__smakebuf_r+0x44>
 800f5a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5ac:	059a      	lsls	r2, r3, #22
 800f5ae:	d4ef      	bmi.n	800f590 <__smakebuf_r+0x18>
 800f5b0:	f023 0303 	bic.w	r3, r3, #3
 800f5b4:	f043 0302 	orr.w	r3, r3, #2
 800f5b8:	81a3      	strh	r3, [r4, #12]
 800f5ba:	e7e3      	b.n	800f584 <__smakebuf_r+0xc>
 800f5bc:	4b0d      	ldr	r3, [pc, #52]	; (800f5f4 <__smakebuf_r+0x7c>)
 800f5be:	62b3      	str	r3, [r6, #40]	; 0x28
 800f5c0:	89a3      	ldrh	r3, [r4, #12]
 800f5c2:	6020      	str	r0, [r4, #0]
 800f5c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5c8:	81a3      	strh	r3, [r4, #12]
 800f5ca:	9b00      	ldr	r3, [sp, #0]
 800f5cc:	6163      	str	r3, [r4, #20]
 800f5ce:	9b01      	ldr	r3, [sp, #4]
 800f5d0:	6120      	str	r0, [r4, #16]
 800f5d2:	b15b      	cbz	r3, 800f5ec <__smakebuf_r+0x74>
 800f5d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5d8:	4630      	mov	r0, r6
 800f5da:	f000 f8d1 	bl	800f780 <_isatty_r>
 800f5de:	b128      	cbz	r0, 800f5ec <__smakebuf_r+0x74>
 800f5e0:	89a3      	ldrh	r3, [r4, #12]
 800f5e2:	f023 0303 	bic.w	r3, r3, #3
 800f5e6:	f043 0301 	orr.w	r3, r3, #1
 800f5ea:	81a3      	strh	r3, [r4, #12]
 800f5ec:	89a0      	ldrh	r0, [r4, #12]
 800f5ee:	4305      	orrs	r5, r0
 800f5f0:	81a5      	strh	r5, [r4, #12]
 800f5f2:	e7cd      	b.n	800f590 <__smakebuf_r+0x18>
 800f5f4:	0800f389 	.word	0x0800f389

0800f5f8 <_malloc_usable_size_r>:
 800f5f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5fc:	1f18      	subs	r0, r3, #4
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	bfbc      	itt	lt
 800f602:	580b      	ldrlt	r3, [r1, r0]
 800f604:	18c0      	addlt	r0, r0, r3
 800f606:	4770      	bx	lr

0800f608 <_raise_r>:
 800f608:	291f      	cmp	r1, #31
 800f60a:	b538      	push	{r3, r4, r5, lr}
 800f60c:	4604      	mov	r4, r0
 800f60e:	460d      	mov	r5, r1
 800f610:	d904      	bls.n	800f61c <_raise_r+0x14>
 800f612:	2316      	movs	r3, #22
 800f614:	6003      	str	r3, [r0, #0]
 800f616:	f04f 30ff 	mov.w	r0, #4294967295
 800f61a:	bd38      	pop	{r3, r4, r5, pc}
 800f61c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f61e:	b112      	cbz	r2, 800f626 <_raise_r+0x1e>
 800f620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f624:	b94b      	cbnz	r3, 800f63a <_raise_r+0x32>
 800f626:	4620      	mov	r0, r4
 800f628:	f000 f830 	bl	800f68c <_getpid_r>
 800f62c:	462a      	mov	r2, r5
 800f62e:	4601      	mov	r1, r0
 800f630:	4620      	mov	r0, r4
 800f632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f636:	f000 b817 	b.w	800f668 <_kill_r>
 800f63a:	2b01      	cmp	r3, #1
 800f63c:	d00a      	beq.n	800f654 <_raise_r+0x4c>
 800f63e:	1c59      	adds	r1, r3, #1
 800f640:	d103      	bne.n	800f64a <_raise_r+0x42>
 800f642:	2316      	movs	r3, #22
 800f644:	6003      	str	r3, [r0, #0]
 800f646:	2001      	movs	r0, #1
 800f648:	e7e7      	b.n	800f61a <_raise_r+0x12>
 800f64a:	2400      	movs	r4, #0
 800f64c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f650:	4628      	mov	r0, r5
 800f652:	4798      	blx	r3
 800f654:	2000      	movs	r0, #0
 800f656:	e7e0      	b.n	800f61a <_raise_r+0x12>

0800f658 <raise>:
 800f658:	4b02      	ldr	r3, [pc, #8]	; (800f664 <raise+0xc>)
 800f65a:	4601      	mov	r1, r0
 800f65c:	6818      	ldr	r0, [r3, #0]
 800f65e:	f7ff bfd3 	b.w	800f608 <_raise_r>
 800f662:	bf00      	nop
 800f664:	20000140 	.word	0x20000140

0800f668 <_kill_r>:
 800f668:	b538      	push	{r3, r4, r5, lr}
 800f66a:	4d07      	ldr	r5, [pc, #28]	; (800f688 <_kill_r+0x20>)
 800f66c:	2300      	movs	r3, #0
 800f66e:	4604      	mov	r4, r0
 800f670:	4608      	mov	r0, r1
 800f672:	4611      	mov	r1, r2
 800f674:	602b      	str	r3, [r5, #0]
 800f676:	f7f2 fb23 	bl	8001cc0 <_kill>
 800f67a:	1c43      	adds	r3, r0, #1
 800f67c:	d102      	bne.n	800f684 <_kill_r+0x1c>
 800f67e:	682b      	ldr	r3, [r5, #0]
 800f680:	b103      	cbz	r3, 800f684 <_kill_r+0x1c>
 800f682:	6023      	str	r3, [r4, #0]
 800f684:	bd38      	pop	{r3, r4, r5, pc}
 800f686:	bf00      	nop
 800f688:	20001efc 	.word	0x20001efc

0800f68c <_getpid_r>:
 800f68c:	f7f2 bb10 	b.w	8001cb0 <_getpid>

0800f690 <__sread>:
 800f690:	b510      	push	{r4, lr}
 800f692:	460c      	mov	r4, r1
 800f694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f698:	f000 f894 	bl	800f7c4 <_read_r>
 800f69c:	2800      	cmp	r0, #0
 800f69e:	bfab      	itete	ge
 800f6a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f6a2:	89a3      	ldrhlt	r3, [r4, #12]
 800f6a4:	181b      	addge	r3, r3, r0
 800f6a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f6aa:	bfac      	ite	ge
 800f6ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800f6ae:	81a3      	strhlt	r3, [r4, #12]
 800f6b0:	bd10      	pop	{r4, pc}

0800f6b2 <__swrite>:
 800f6b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b6:	461f      	mov	r7, r3
 800f6b8:	898b      	ldrh	r3, [r1, #12]
 800f6ba:	05db      	lsls	r3, r3, #23
 800f6bc:	4605      	mov	r5, r0
 800f6be:	460c      	mov	r4, r1
 800f6c0:	4616      	mov	r6, r2
 800f6c2:	d505      	bpl.n	800f6d0 <__swrite+0x1e>
 800f6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6c8:	2302      	movs	r3, #2
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	f000 f868 	bl	800f7a0 <_lseek_r>
 800f6d0:	89a3      	ldrh	r3, [r4, #12]
 800f6d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f6d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f6da:	81a3      	strh	r3, [r4, #12]
 800f6dc:	4632      	mov	r2, r6
 800f6de:	463b      	mov	r3, r7
 800f6e0:	4628      	mov	r0, r5
 800f6e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6e6:	f000 b817 	b.w	800f718 <_write_r>

0800f6ea <__sseek>:
 800f6ea:	b510      	push	{r4, lr}
 800f6ec:	460c      	mov	r4, r1
 800f6ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6f2:	f000 f855 	bl	800f7a0 <_lseek_r>
 800f6f6:	1c43      	adds	r3, r0, #1
 800f6f8:	89a3      	ldrh	r3, [r4, #12]
 800f6fa:	bf15      	itete	ne
 800f6fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f6fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f702:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f706:	81a3      	strheq	r3, [r4, #12]
 800f708:	bf18      	it	ne
 800f70a:	81a3      	strhne	r3, [r4, #12]
 800f70c:	bd10      	pop	{r4, pc}

0800f70e <__sclose>:
 800f70e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f712:	f000 b813 	b.w	800f73c <_close_r>
	...

0800f718 <_write_r>:
 800f718:	b538      	push	{r3, r4, r5, lr}
 800f71a:	4d07      	ldr	r5, [pc, #28]	; (800f738 <_write_r+0x20>)
 800f71c:	4604      	mov	r4, r0
 800f71e:	4608      	mov	r0, r1
 800f720:	4611      	mov	r1, r2
 800f722:	2200      	movs	r2, #0
 800f724:	602a      	str	r2, [r5, #0]
 800f726:	461a      	mov	r2, r3
 800f728:	f7f2 fb01 	bl	8001d2e <_write>
 800f72c:	1c43      	adds	r3, r0, #1
 800f72e:	d102      	bne.n	800f736 <_write_r+0x1e>
 800f730:	682b      	ldr	r3, [r5, #0]
 800f732:	b103      	cbz	r3, 800f736 <_write_r+0x1e>
 800f734:	6023      	str	r3, [r4, #0]
 800f736:	bd38      	pop	{r3, r4, r5, pc}
 800f738:	20001efc 	.word	0x20001efc

0800f73c <_close_r>:
 800f73c:	b538      	push	{r3, r4, r5, lr}
 800f73e:	4d06      	ldr	r5, [pc, #24]	; (800f758 <_close_r+0x1c>)
 800f740:	2300      	movs	r3, #0
 800f742:	4604      	mov	r4, r0
 800f744:	4608      	mov	r0, r1
 800f746:	602b      	str	r3, [r5, #0]
 800f748:	f7f2 fb0d 	bl	8001d66 <_close>
 800f74c:	1c43      	adds	r3, r0, #1
 800f74e:	d102      	bne.n	800f756 <_close_r+0x1a>
 800f750:	682b      	ldr	r3, [r5, #0]
 800f752:	b103      	cbz	r3, 800f756 <_close_r+0x1a>
 800f754:	6023      	str	r3, [r4, #0]
 800f756:	bd38      	pop	{r3, r4, r5, pc}
 800f758:	20001efc 	.word	0x20001efc

0800f75c <_fstat_r>:
 800f75c:	b538      	push	{r3, r4, r5, lr}
 800f75e:	4d07      	ldr	r5, [pc, #28]	; (800f77c <_fstat_r+0x20>)
 800f760:	2300      	movs	r3, #0
 800f762:	4604      	mov	r4, r0
 800f764:	4608      	mov	r0, r1
 800f766:	4611      	mov	r1, r2
 800f768:	602b      	str	r3, [r5, #0]
 800f76a:	f7f2 fb08 	bl	8001d7e <_fstat>
 800f76e:	1c43      	adds	r3, r0, #1
 800f770:	d102      	bne.n	800f778 <_fstat_r+0x1c>
 800f772:	682b      	ldr	r3, [r5, #0]
 800f774:	b103      	cbz	r3, 800f778 <_fstat_r+0x1c>
 800f776:	6023      	str	r3, [r4, #0]
 800f778:	bd38      	pop	{r3, r4, r5, pc}
 800f77a:	bf00      	nop
 800f77c:	20001efc 	.word	0x20001efc

0800f780 <_isatty_r>:
 800f780:	b538      	push	{r3, r4, r5, lr}
 800f782:	4d06      	ldr	r5, [pc, #24]	; (800f79c <_isatty_r+0x1c>)
 800f784:	2300      	movs	r3, #0
 800f786:	4604      	mov	r4, r0
 800f788:	4608      	mov	r0, r1
 800f78a:	602b      	str	r3, [r5, #0]
 800f78c:	f7f2 fb07 	bl	8001d9e <_isatty>
 800f790:	1c43      	adds	r3, r0, #1
 800f792:	d102      	bne.n	800f79a <_isatty_r+0x1a>
 800f794:	682b      	ldr	r3, [r5, #0]
 800f796:	b103      	cbz	r3, 800f79a <_isatty_r+0x1a>
 800f798:	6023      	str	r3, [r4, #0]
 800f79a:	bd38      	pop	{r3, r4, r5, pc}
 800f79c:	20001efc 	.word	0x20001efc

0800f7a0 <_lseek_r>:
 800f7a0:	b538      	push	{r3, r4, r5, lr}
 800f7a2:	4d07      	ldr	r5, [pc, #28]	; (800f7c0 <_lseek_r+0x20>)
 800f7a4:	4604      	mov	r4, r0
 800f7a6:	4608      	mov	r0, r1
 800f7a8:	4611      	mov	r1, r2
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	602a      	str	r2, [r5, #0]
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	f7f2 fb00 	bl	8001db4 <_lseek>
 800f7b4:	1c43      	adds	r3, r0, #1
 800f7b6:	d102      	bne.n	800f7be <_lseek_r+0x1e>
 800f7b8:	682b      	ldr	r3, [r5, #0]
 800f7ba:	b103      	cbz	r3, 800f7be <_lseek_r+0x1e>
 800f7bc:	6023      	str	r3, [r4, #0]
 800f7be:	bd38      	pop	{r3, r4, r5, pc}
 800f7c0:	20001efc 	.word	0x20001efc

0800f7c4 <_read_r>:
 800f7c4:	b538      	push	{r3, r4, r5, lr}
 800f7c6:	4d07      	ldr	r5, [pc, #28]	; (800f7e4 <_read_r+0x20>)
 800f7c8:	4604      	mov	r4, r0
 800f7ca:	4608      	mov	r0, r1
 800f7cc:	4611      	mov	r1, r2
 800f7ce:	2200      	movs	r2, #0
 800f7d0:	602a      	str	r2, [r5, #0]
 800f7d2:	461a      	mov	r2, r3
 800f7d4:	f7f2 fa8e 	bl	8001cf4 <_read>
 800f7d8:	1c43      	adds	r3, r0, #1
 800f7da:	d102      	bne.n	800f7e2 <_read_r+0x1e>
 800f7dc:	682b      	ldr	r3, [r5, #0]
 800f7de:	b103      	cbz	r3, 800f7e2 <_read_r+0x1e>
 800f7e0:	6023      	str	r3, [r4, #0]
 800f7e2:	bd38      	pop	{r3, r4, r5, pc}
 800f7e4:	20001efc 	.word	0x20001efc

0800f7e8 <_init>:
 800f7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ea:	bf00      	nop
 800f7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7ee:	bc08      	pop	{r3}
 800f7f0:	469e      	mov	lr, r3
 800f7f2:	4770      	bx	lr

0800f7f4 <_fini>:
 800f7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f6:	bf00      	nop
 800f7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7fa:	bc08      	pop	{r3}
 800f7fc:	469e      	mov	lr, r3
 800f7fe:	4770      	bx	lr
