package linknan.cluster.hub

import aia.{CSRToIMSICBundle, IMSICParams, IMSICToCSRBundle, TLIMSIC}
import chisel3._
import chisel3.util._
import chisel3.util.experimental.BoringUtils
import freechips.rocketchip.diplomacy.IdRange
import org.chipsalliance.diplomacy.lazymodule._
import freechips.rocketchip.tilelink.{TLBuffer, TLClientNode, TLMasterParameters, TLMasterPortParameters}
import linknan.cluster.hub.interconnect.{ClusterPeriParams, PeriXBar}
import linknan.cluster.hub.peripheral._
import linknan.cluster.power.controller.{PcsmCtrlIO, PowerControllerTop, PowerMode, devActiveBits}
import linknan.cluster.power.pchannel.PChannel
import linknan.soc.LinkNanParamsKey
import org.chipsalliance.cde.config.Parameters
import zhujiang.{ZJBundle, ZJParametersKey}
import zhujiang.tilelink.{TLULBundle, TilelinkParams}

class ImsicBundle(implicit p:Parameters) extends Bundle {
  val fromCpu = Flipped(new CSRToIMSICBundle(p(LinkNanParamsKey).imiscParams))
  val toCpu = new IMSICToCSRBundle(p(LinkNanParamsKey).imiscParams)
}

class ImsicWrapper(mst:TilelinkParams)(implicit p:Parameters) extends LazyModule {
  private val imiscParams = p(LinkNanParamsKey).imiscParams
  private val inner = LazyModule(new TLIMSIC(imiscParams, 8))
  private val clientParameters = TLMasterPortParameters.v1(
    clients = Seq(TLMasterParameters.v1(
      "cfg",
      sourceId = IdRange(0, 1 << mst.sourceBits)
    ))
  )
  private val clientNode = TLClientNode(Seq(clientParameters))
  inner.fromMem :*= TLBuffer() :*= clientNode

  lazy val module = new Impl
  class Impl extends LazyModuleImp(this) {
    val io = IO(new Bundle{
      val tls = Flipped(new TLULBundle(mst))
      val imsic = new ImsicBundle
    })

    private def connByName(sink:ReadyValidIO[Bundle], src:ReadyValidIO[Bundle]):Unit = {
      sink.valid := src.valid
      src.ready := sink.ready
      sink.bits := DontCare
      val recvMap = sink.bits.elements.map(e => (e._1.toLowerCase, e._2))
      val sendMap = src.bits.elements.map(e => (e._1.toLowerCase, e._2))
      for((name, data) <- recvMap) {
        if(sendMap.contains(name)) data := sendMap(name).asTypeOf(data)
      }
    }

    connByName(clientNode.out.head._1.a, io.tls.a)
    connByName(io.tls.d, clientNode.out.head._1.d)
    io.imsic.toCpu := inner.module.toCSR
    inner.module.fromCSR := io.imsic.fromCpu
  }
}

class CpuCtlBundle(implicit p:Parameters) extends ZJBundle {
  val bootAddr = Output(UInt(64.W))
  val pchn = new PChannel(devActiveBits, PowerMode.powerModeBits)
  val pcsm = new PcsmCtrlIO
  val defaultBootAddr = Input(UInt(64.W))
  val defaultEnable = Input(Bool())
  val coreId = Input(UInt(cpuIdBits.W))
  val blockReq = Output(Bool())
  val msip = Output(Bool())
  val ssip = Output(Bool())
  val mtip = Output(Bool())
  val timerUpdate = Output(Valid(UInt(64.W)))
}

class CsuCtlBundle(implicit p:Parameters) extends ZJBundle {
  val pchn = new PChannel(devActiveBits, PowerMode.powerModeBits)
  val pcsm = new PcsmCtrlIO
}

class ClusterCtlBundle(implicit p:Parameters) extends ZJBundle {
  val pllCfg = Output(Vec(8, UInt(32.W)))
  val pllLock = Input(Bool())
  val rtc = Input(Bool())
}

class ClusterPeriBlock(tlParams: Seq[TilelinkParams], coreNum:Int)(implicit p:Parameters) extends Module {
  private val privateSeq = Seq.tabulate(coreNum)(i => Seq(
    ClusterPeriParams(s"cpu_pwr_ctl_$i", Seq((0x1000, 0x2000)), Some(i)),
    ClusterPeriParams(s"cpu_daclint_$i", Seq((0x2000, 0x3000)), Some(i)),
    ClusterPeriParams(s"cpu_boot_ctl_$i", Seq((0x3000, 0x4000)), Some(i)),
  )).reduce(_ ++ _)

  private val sharedSeq = Seq(
    ClusterPeriParams("pll", Seq((0x1_0000, 0x1_1000)), None),
  )
  private val periSeq = privateSeq ++ sharedSeq
  private val periXBar = Module(new PeriXBar(tlParams, periSeq, coreNum))

  private val cpuBootCtlSeq = Seq.tabulate(coreNum) { i=>
    val cpuCtl = Module(new CpuBootCtrl(periXBar.io.downstream.head.params))
    cpuCtl.suggestName(s"cpu_boot_ctl_$i")
    (i, cpuCtl)
  }
  private val cpuPwrCtlSeq = Seq.tabulate(coreNum) { i=>
    val cpuCtl = Module(new PowerControllerTop(periXBar.io.downstream.head.params, false))
    cpuCtl.suggestName(s"cpu_pwr_ctl_$i")
    (i, cpuCtl)
  }
  private val cpuDaclintSeq = Seq.tabulate(coreNum) { i=>
    val cpuCtl = Module(new DistributedAclint(periXBar.io.downstream.head.params))
    cpuCtl.suggestName(s"cpu_daclint_$i")
    (i, cpuCtl)
  }

  private val pllCtl = Module(new ClusterPLL(periXBar.io.downstream.head.params))

  private val downstreams = periSeq.zip(periXBar.io.downstream)
  private def cpuDevConn(tlSeq: Seq[(Int, TLULBundle)], pfx:String):Unit = {
    for((i, tls) <- tlSeq) {
      val tlm = downstreams.filter(_._1.name == s"$pfx$i").map(_._2).head
      tls <> tlm
    }
  }

  cpuDevConn(cpuBootCtlSeq.map(e => (e._1, e._2.tls)), "cpu_boot_ctl_")
  cpuDevConn(cpuPwrCtlSeq.map(e => (e._1, e._2.io.tls)), "cpu_pwr_ctl_")
  for((i, tls) <- cpuDaclintSeq.map(e => (e._1, e._2.tls))) {
    val zlo = log2Ceil(8)
    val zhi = log2Ceil(p(ZJParametersKey).dataBits / 8)
    val zb = zhi - zlo
    val tlm = downstreams.filter(_._1.name == s"cpu_daclint_$i").map(_._2).head
    tls <> tlm
    val ma = tlm.a.bits.address
    val mahi = ma(ma.getWidth - 1, zhi)
    val malo = ma(zlo - 1, 0)
    tls.a.bits.address := Cat(mahi, 0.U(zb.W), malo)
  }

  pllCtl.tls <> downstreams.filter(_._1.name == s"pll").map(_._2).head

  val io = IO(new Bundle{
    val tls = MixedVec(tlParams.map(t => Flipped(new TLULBundle(t))))
    val cpu = Vec(coreNum, new CpuCtlBundle)
    val cluster = new ClusterCtlBundle
  })
  pllCtl.io.lock := io.cluster.pllLock
  io.cluster.pllCfg := pllCtl.io.cfg

  periXBar.cores.zip(io.cpu).foreach({case(a, b) => a := b.coreId})
  io.tls.zip(periXBar.io.upstream).foreach {case(a, b) => a <> b}

  for(i <- 0 until coreNum) {
    val bootAddr = cpuBootCtlSeq(i)._2.io.cpuBootAddr
    io.cpu(i).bootAddr := bootAddr
    io.cpu(i).pchn <> cpuPwrCtlSeq(i)._2.io.pChnMst
    io.cpu(i).pcsm <> cpuPwrCtlSeq(i)._2.io.pcsmCtrl
    io.cpu(i).blockReq := RegNext(cpuPwrCtlSeq(i)._2.io.blockReq)
    io.cpu(i).msip := cpuDaclintSeq(i)._2.io.msip
    io.cpu(i).ssip := cpuDaclintSeq(i)._2.io.ssip
    io.cpu(i).mtip := cpuDaclintSeq(i)._2.io.mtip
    io.cpu(i).timerUpdate := cpuDaclintSeq(i)._2.io.timerUpdate
    cpuDaclintSeq(i)._2.io.rtc := io.cluster.rtc
    val defaultBootAddr = io.cpu(i).defaultBootAddr
    cpuBootCtlSeq(i)._2.io.defaultBootAddr := defaultBootAddr

    // Broadcast CpuBootCtrl signals for FPGATop monitoring (single core)
    BoringUtils.addSource(bootAddr, "FPGA_CPU_BOOT_ADDR")
    BoringUtils.addSource(defaultBootAddr, "FPGA_DEFAULT_BOOT_ADDR")

    cpuPwrCtlSeq(i)._2.io.powerOnState := Mux(io.cpu(i).defaultEnable, PowerMode.ON, PowerMode.OFF)
    cpuPwrCtlSeq(i)._2.io.deactivate := false.B
  }
}
