<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1606" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1606{left:412px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1606{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1606{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1606{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1606{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1606{left:359px;bottom:754px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1606{left:69px;bottom:671px;letter-spacing:-0.13px;}
#t8_1606{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t9_1606{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1606{left:69px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tb_1606{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tc_1606{left:69px;bottom:568px;letter-spacing:-0.17px;}
#td_1606{left:69px;bottom:533px;letter-spacing:-0.13px;}
#te_1606{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tf_1606{left:69px;bottom:490px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_1606{left:69px;bottom:472px;letter-spacing:-0.11px;}
#th_1606{left:69px;bottom:435px;letter-spacing:-0.12px;}
#ti_1606{left:90px;bottom:417px;letter-spacing:-0.13px;}
#tj_1606{left:69px;bottom:399px;letter-spacing:-0.12px;}
#tk_1606{left:90px;bottom:380px;letter-spacing:-0.14px;}
#tl_1606{left:69px;bottom:344px;letter-spacing:-0.11px;}
#tm_1606{left:90px;bottom:325px;letter-spacing:-0.11px;}
#tn_1606{left:117px;bottom:307px;letter-spacing:-0.12px;}
#to_1606{left:145px;bottom:289px;letter-spacing:-0.11px;}
#tp_1606{left:117px;bottom:270px;letter-spacing:-0.11px;}
#tq_1606{left:145px;bottom:252px;letter-spacing:-0.1px;}
#tr_1606{left:117px;bottom:234px;letter-spacing:-0.12px;}
#ts_1606{left:90px;bottom:215px;letter-spacing:-0.11px;}
#tt_1606{left:117px;bottom:197px;letter-spacing:-0.11px;}
#tu_1606{left:90px;bottom:179px;letter-spacing:-0.11px;}
#tv_1606{left:69px;bottom:142px;letter-spacing:-0.12px;}
#tw_1606{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#tx_1606{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#ty_1606{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#tz_1606{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t10_1606{left:356px;bottom:1065px;letter-spacing:-0.12px;}
#t11_1606{left:356px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-1.05px;}
#t12_1606{left:356px;bottom:1034px;letter-spacing:-0.12px;}
#t13_1606{left:430px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t14_1606{left:430px;bottom:1050px;letter-spacing:-0.12px;}
#t15_1606{left:555px;bottom:1065px;letter-spacing:-0.12px;}
#t16_1606{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t17_1606{left:78px;bottom:995px;letter-spacing:-0.14px;}
#t18_1606{left:78px;bottom:978px;letter-spacing:-0.15px;}
#t19_1606{left:313px;bottom:1011px;}
#t1a_1606{left:356px;bottom:1011px;letter-spacing:-0.1px;}
#t1b_1606{left:430px;bottom:1011px;letter-spacing:-0.14px;}
#t1c_1606{left:430px;bottom:995px;letter-spacing:-0.15px;}
#t1d_1606{left:555px;bottom:1011px;letter-spacing:-0.12px;}
#t1e_1606{left:555px;bottom:995px;letter-spacing:-0.13px;}
#t1f_1606{left:555px;bottom:978px;letter-spacing:-0.11px;}
#t1g_1606{left:555px;bottom:961px;letter-spacing:-0.12px;}
#t1h_1606{left:78px;bottom:938px;letter-spacing:-0.13px;}
#t1i_1606{left:78px;bottom:921px;letter-spacing:-0.14px;}
#t1j_1606{left:78px;bottom:904px;letter-spacing:-0.15px;}
#t1k_1606{left:313px;bottom:938px;}
#t1l_1606{left:356px;bottom:938px;letter-spacing:-0.1px;}
#t1m_1606{left:430px;bottom:938px;letter-spacing:-0.14px;}
#t1n_1606{left:430px;bottom:921px;letter-spacing:-0.15px;}
#t1o_1606{left:555px;bottom:938px;letter-spacing:-0.12px;}
#t1p_1606{left:555px;bottom:921px;letter-spacing:-0.13px;}
#t1q_1606{left:555px;bottom:904px;letter-spacing:-0.11px;}
#t1r_1606{left:555px;bottom:888px;letter-spacing:-0.12px;}
#t1s_1606{left:78px;bottom:865px;letter-spacing:-0.13px;}
#t1t_1606{left:78px;bottom:848px;letter-spacing:-0.14px;}
#t1u_1606{left:78px;bottom:831px;letter-spacing:-0.13px;}
#t1v_1606{left:313px;bottom:865px;}
#t1w_1606{left:356px;bottom:865px;letter-spacing:-0.14px;}
#t1x_1606{left:430px;bottom:865px;letter-spacing:-0.15px;}
#t1y_1606{left:555px;bottom:865px;letter-spacing:-0.12px;}
#t1z_1606{left:555px;bottom:848px;letter-spacing:-0.12px;}
#t20_1606{left:555px;bottom:831px;letter-spacing:-0.11px;}
#t21_1606{left:555px;bottom:814px;letter-spacing:-0.12px;}
#t22_1606{left:83px;bottom:733px;letter-spacing:-0.15px;}
#t23_1606{left:164px;bottom:733px;letter-spacing:-0.14px;}
#t24_1606{left:269px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t25_1606{left:422px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t26_1606{left:581px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t27_1606{left:739px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t28_1606{left:98px;bottom:709px;}
#t29_1606{left:171px;bottom:709px;letter-spacing:-0.09px;}
#t2a_1606{left:258px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1606{left:413px;bottom:709px;letter-spacing:-0.12px;}
#t2c_1606{left:602px;bottom:709px;letter-spacing:-0.16px;}
#t2d_1606{left:760px;bottom:709px;letter-spacing:-0.15px;}

.s1_1606{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1606{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1606{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1606{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1606{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1606{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1606{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_1606{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1606" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1606Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1606" style="-webkit-user-select: none;"><object width="935" height="1210" data="1606/1606.svg" type="image/svg+xml" id="pdf1606" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1606" class="t s1_1606">VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values </span>
<span id="t2_1606" class="t s2_1606">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1606" class="t s1_1606">5-130 </span><span id="t4_1606" class="t s1_1606">Vol. 2C </span>
<span id="t5_1606" class="t s3_1606">VCVTUQQ2PH—Convert Packed Unsigned Quadword Integers to Packed FP16 Values </span>
<span id="t6_1606" class="t s4_1606">Instruction Operand Encoding </span>
<span id="t7_1606" class="t s5_1606">Description </span>
<span id="t8_1606" class="t s6_1606">This instruction converts packed unsigned quadword integers in the source operand to packed FP16 values in the </span>
<span id="t9_1606" class="t s6_1606">destination operand. The destination elements are updated according to the writemask. </span>
<span id="ta_1606" class="t s6_1606">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tb_1606" class="t s6_1606">If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, </span>
<span id="tc_1606" class="t s6_1606">PE=1. </span>
<span id="td_1606" class="t s5_1606">Operation </span>
<span id="te_1606" class="t s7_1606">VCVTUQQ2PH dest, src </span>
<span id="tf_1606" class="t s8_1606">VL = 128, 256 or 512 </span>
<span id="tg_1606" class="t s8_1606">KL := VL / 64 </span>
<span id="th_1606" class="t s8_1606">IF *SRC is a register* and (VL = 512) AND (EVEX.b = 1): </span>
<span id="ti_1606" class="t s8_1606">SET_RM(EVEX.RC) </span>
<span id="tj_1606" class="t s8_1606">ELSE: </span>
<span id="tk_1606" class="t s8_1606">SET_RM(MXCSR.RC) </span>
<span id="tl_1606" class="t s8_1606">FOR j := 0 TO KL-1: </span>
<span id="tm_1606" class="t s8_1606">IF k1[j] OR *no writemask*: </span>
<span id="tn_1606" class="t s8_1606">IF *SRC is memory* and EVEX.b = 1: </span>
<span id="to_1606" class="t s8_1606">tsrc := SRC.qword[0] </span>
<span id="tp_1606" class="t s8_1606">ELSE </span>
<span id="tq_1606" class="t s8_1606">tsrc := SRC.qword[j] </span>
<span id="tr_1606" class="t s8_1606">DEST.fp16[j] := Convert_unsigned_integer64_to_fp16(tsrc) </span>
<span id="ts_1606" class="t s8_1606">ELSE IF *zeroing*: </span>
<span id="tt_1606" class="t s8_1606">DEST.fp16[j] := 0 </span>
<span id="tu_1606" class="t s8_1606">// else dest.fp16[j] remains unchanged </span>
<span id="tv_1606" class="t s8_1606">DEST[MAXVL-1:VL/4] := 0 </span>
<span id="tw_1606" class="t s7_1606">Opcode/ </span>
<span id="tx_1606" class="t s7_1606">Instruction </span>
<span id="ty_1606" class="t s7_1606">Op/ </span>
<span id="tz_1606" class="t s7_1606">En </span>
<span id="t10_1606" class="t s7_1606">64/32 </span>
<span id="t11_1606" class="t s7_1606">bit Mode </span>
<span id="t12_1606" class="t s7_1606">Support </span>
<span id="t13_1606" class="t s7_1606">CPUID Feature </span>
<span id="t14_1606" class="t s7_1606">Flag </span>
<span id="t15_1606" class="t s7_1606">Description </span>
<span id="t16_1606" class="t s8_1606">EVEX.128.F2.MAP5.W1 7A /r </span>
<span id="t17_1606" class="t s8_1606">VCVTUQQ2PH xmm1{k1}{z}, xmm2/ </span>
<span id="t18_1606" class="t s8_1606">m128/m64bcst </span>
<span id="t19_1606" class="t s8_1606">A </span><span id="t1a_1606" class="t s8_1606">V/V </span><span id="t1b_1606" class="t s8_1606">AVX512-FP16 </span>
<span id="t1c_1606" class="t s8_1606">AVX512VL </span>
<span id="t1d_1606" class="t s8_1606">Convert two packed unsigned doubleword </span>
<span id="t1e_1606" class="t s8_1606">integers from xmm2/m128/m64bcst to packed </span>
<span id="t1f_1606" class="t s8_1606">FP16 values, and store the result in xmm1 </span>
<span id="t1g_1606" class="t s8_1606">subject to writemask k1. </span>
<span id="t1h_1606" class="t s8_1606">EVEX.256.F2.MAP5.W1 7A /r </span>
<span id="t1i_1606" class="t s8_1606">VCVTUQQ2PH xmm1{k1}{z}, ymm2/ </span>
<span id="t1j_1606" class="t s8_1606">m256/m64bcst </span>
<span id="t1k_1606" class="t s8_1606">A </span><span id="t1l_1606" class="t s8_1606">V/V </span><span id="t1m_1606" class="t s8_1606">AVX512-FP16 </span>
<span id="t1n_1606" class="t s8_1606">AVX512VL </span>
<span id="t1o_1606" class="t s8_1606">Convert four packed unsigned doubleword </span>
<span id="t1p_1606" class="t s8_1606">integers from ymm2/m256/m64bcst to packed </span>
<span id="t1q_1606" class="t s8_1606">FP16 values, and store the result in xmm1 </span>
<span id="t1r_1606" class="t s8_1606">subject to writemask k1. </span>
<span id="t1s_1606" class="t s8_1606">EVEX.512.F2.MAP5.W1 7A /r </span>
<span id="t1t_1606" class="t s8_1606">VCVTUQQ2PH xmm1{k1}{z}, zmm2/ </span>
<span id="t1u_1606" class="t s8_1606">m512/m64bcst {er} </span>
<span id="t1v_1606" class="t s8_1606">A </span><span id="t1w_1606" class="t s8_1606">V/V </span><span id="t1x_1606" class="t s8_1606">AVX512-FP16 </span><span id="t1y_1606" class="t s8_1606">Convert eight packed unsigned doubleword </span>
<span id="t1z_1606" class="t s8_1606">integers from zmm2/m512/m64bcst to packed </span>
<span id="t20_1606" class="t s8_1606">FP16 values, and store the result in xmm1 </span>
<span id="t21_1606" class="t s8_1606">subject to writemask k1. </span>
<span id="t22_1606" class="t s7_1606">Op/En </span><span id="t23_1606" class="t s7_1606">Tuple </span><span id="t24_1606" class="t s7_1606">Operand 1 </span><span id="t25_1606" class="t s7_1606">Operand 2 </span><span id="t26_1606" class="t s7_1606">Operand 3 </span><span id="t27_1606" class="t s7_1606">Operand 4 </span>
<span id="t28_1606" class="t s8_1606">A </span><span id="t29_1606" class="t s8_1606">Full </span><span id="t2a_1606" class="t s8_1606">ModRM:reg (w) </span><span id="t2b_1606" class="t s8_1606">ModRM:r/m (r) </span><span id="t2c_1606" class="t s8_1606">N/A </span><span id="t2d_1606" class="t s8_1606">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
