<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: TLD                                 Date:  7-24-2017,  8:27PM
Device Used: XC9536XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
13 /36  ( 36%) 17  /180  (  9%) 13 /108 ( 12%)   13 /36  ( 36%) 6  /34  ( 18%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        9/54       13/90       6/17
FB2           4/18        4/54        4/90       0/17
             -----       -----       -----      -----    
             13/36       13/108      17/180      6/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clock' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     5      28
Output        :    3           3    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      6           6

** Power Data **

There are 13 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'TLD.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clock' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
direction               2     2     FB1_9   5    I/O     O       STD  FAST RESET
ticks                   1     1     FB1_10  6    I/O     O       STD  FAST RESET
DATA                    1     1     FB1_11  7    I/O     O       STD  FAST RESET

** 10 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
XLXI_1/rotary_event     1     2     FB1_13  STD  RESET
XLXI_1/internal_detent  1     1     FB1_14  STD  RESET
XLXI_1/delay_rotary_q1  1     1     FB1_15  STD  RESET
XLXI_1/rotary_q2        2     3     FB1_16  STD  RESET
XLXI_1/rotary_q1        2     3     FB1_17  STD  RESET
XLXI_1/rotary_left      2     3     FB1_18  STD  RESET
XLXI_1/rotary_in<1>     1     1     FB2_15  STD  RESET
XLXI_1/rotary_in<0>     1     1     FB2_16  STD  RESET
XLXI_1/rotary_b_in      1     1     FB2_17  STD  RESET
XLXI_1/rotary_a_in      1     1     FB2_18  STD  RESET

** 3 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
pha                     FB1_6   2    I/O     I
clock                   FB1_7   1    GCK/I/O GCK
phb                     FB1_8   3    I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   40    I/O     
(unused)              0       0     0   5     FB1_2   41    I/O     
(unused)              0       0     0   5     FB1_3   43    GCK/I/O 
(unused)              0       0     0   5     FB1_4   42    I/O     
(unused)              0       0     0   5     FB1_5   44    GCK/I/O 
(unused)              0       0     0   5     FB1_6   2     I/O     I
(unused)              0       0     0   5     FB1_7   1     GCK/I/O GCK
(unused)              0       0     0   5     FB1_8   3     I/O     I
direction             2       0     0   3     FB1_9   5     I/O     O
ticks                 1       0     0   4     FB1_10  6     I/O     O
DATA                  1       0     0   4     FB1_11  7     I/O     O
(unused)              0       0     0   5     FB1_12  8     I/O     
XLXI_1/rotary_event   1       0     0   4     FB1_13  12    I/O     (b)
XLXI_1/internal_detent
                      1       0     0   4     FB1_14  13    I/O     (b)
XLXI_1/delay_rotary_q1
                      1       0     0   4     FB1_15  14    I/O     (b)
XLXI_1/rotary_q2      2       0     0   3     FB1_16  16    I/O     (b)
XLXI_1/rotary_q1      2       0     0   3     FB1_17  18    I/O     (b)
XLXI_1/rotary_left    2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/delay_rotary_q1   4: XLXI_1/rotary_in<0>   7: XLXI_1/rotary_q1 
  2: XLXI_1/internal_detent   5: XLXI_1/rotary_in<1>   8: XLXI_1/rotary_q2 
  3: XLXI_1/rotary_event      6: XLXI_1/rotary_left    9: ticks 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
direction            ..X..X.................................. 2
ticks                .X...................................... 1
DATA                 ........X............................... 1
XLXI_1/rotary_event  X.....X................................. 2
XLXI_1/internal_detent 
                     ..X..................................... 1
XLXI_1/delay_rotary_q1 
                     ......X................................. 1
XLXI_1/rotary_q2     ...XX..X................................ 3
XLXI_1/rotary_q1     ...XX.X................................. 3
XLXI_1/rotary_left   X.....XX................................ 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   39    I/O     
(unused)              0       0     0   5     FB2_2   38    I/O     
(unused)              0       0     0   5     FB2_3   36    GTS/I/O 
(unused)              0       0     0   5     FB2_4   37    I/O     
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
(unused)              0       0     0   5     FB2_6   33    GSR/I/O 
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     
(unused)              0       0     0   5     FB2_9   30    I/O     
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     
(unused)              0       0     0   5     FB2_14  22    I/O     
XLXI_1/rotary_in<1>   1       0     0   4     FB2_15  21    I/O     (b)
XLXI_1/rotary_in<0>   1       0     0   4     FB2_16  20    I/O     (b)
XLXI_1/rotary_b_in    1       0     0   4     FB2_17  19    I/O     (b)
XLXI_1/rotary_a_in    1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/rotary_a_in   3: pha                4: phb 
  2: XLXI_1/rotary_b_in 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/rotary_in<1>  .X...................................... 1
XLXI_1/rotary_in<0>  X....................................... 1
XLXI_1/rotary_b_in   ...X.................................... 1
XLXI_1/rotary_a_in   ..X..................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_DATA: FTCPE port map (DATA,'1',ticks,'0','0');

FDCPE_XLXI_1/delay_rotary_q1: FDCPE port map (XLXI_1/delay_rotary_q1,XLXI_1/rotary_q1,clock,'0','0');

FDCPE_XLXI_1/internal_detent: FDCPE port map (XLXI_1/internal_detent,XLXI_1/rotary_event,clock,'0','0');

FDCPE_XLXI_1/rotary_a_in: FDCPE port map (XLXI_1/rotary_a_in,pha,clock,'0','0');

FDCPE_XLXI_1/rotary_b_in: FDCPE port map (XLXI_1/rotary_b_in,phb,clock,'0','0');

FDCPE_XLXI_1/rotary_event: FDCPE port map (XLXI_1/rotary_event,XLXI_1/rotary_event_D,clock,'0','0');
XLXI_1/rotary_event_D <= (XLXI_1/rotary_q1 AND NOT XLXI_1/delay_rotary_q1);

FDCPE_XLXI_1/rotary_in0: FDCPE port map (XLXI_1/rotary_in(0),XLXI_1/rotary_a_in,clock,'0','0');

FDCPE_XLXI_1/rotary_in1: FDCPE port map (XLXI_1/rotary_in(1),XLXI_1/rotary_b_in,clock,'0','0');

FDCPE_XLXI_1/rotary_left: FDCPE port map (XLXI_1/rotary_left,XLXI_1/rotary_q2,clock,'0','0',XLXI_1/rotary_left_CE);
XLXI_1/rotary_left_CE <= (XLXI_1/rotary_q1 AND NOT XLXI_1/delay_rotary_q1);

FTCPE_XLXI_1/rotary_q1: FTCPE port map (XLXI_1/rotary_q1,XLXI_1/rotary_q1_T,clock,'0','0');
XLXI_1/rotary_q1_T <= ((XLXI_1/rotary_in(1) AND NOT XLXI_1/rotary_q1 AND 
	XLXI_1/rotary_in(0))
	OR (NOT XLXI_1/rotary_in(1) AND XLXI_1/rotary_q1 AND 
	NOT XLXI_1/rotary_in(0)));

FTCPE_XLXI_1/rotary_q2: FTCPE port map (XLXI_1/rotary_q2,XLXI_1/rotary_q2_T,clock,'0','0');
XLXI_1/rotary_q2_T <= ((XLXI_1/rotary_in(1) AND NOT XLXI_1/rotary_q2 AND 
	NOT XLXI_1/rotary_in(0))
	OR (NOT XLXI_1/rotary_in(1) AND XLXI_1/rotary_q2 AND 
	XLXI_1/rotary_in(0)));

FDCPE_direction: FDCPE port map (direction,XLXI_1/rotary_left,clock,'0','0',XLXI_1/rotary_event);

FDCPE_ticks: FDCPE port map (ticks,XLXI_1/internal_detent,clock,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9536XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clock                            23 KPR                           
  2 pha                              24 TDO                           
  3 phb                              25 GND                           
  4 GND                              26 VCC                           
  5 direction                        27 KPR                           
  6 ticks                            28 KPR                           
  7 DATA                             29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
