--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/work/serio-pj/hw/prototype/ise/serio_proto/iseconfig/filter.filter -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml top_preroute.twx top_map.ncd -o
top_preroute.twr top.pcf -ucf top.ucf

Design file:              top_map.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - xipMCLK does not clock data to xonCAM_RESET
WARNING:Timing:3225 - Timing constraint COMP "xonCAM_RESET" OFFSET = OUT 100 ns 
   AFTER COMP "xipMCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS1 = PERIOD TIMEGRP "xipMCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     98.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_reset/i_reset_sync/ff1_0 (FF)
  Destination:          clock_reset/i_reset_sync/ff2_0 (FF)
  Requirement:          100.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_reset/w_buffered_ref rising at 0.000ns
  Destination Clock:    clock_reset/w_buffered_ref rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_reset/i_reset_sync/ff1_0 to clock_reset/i_reset_sync/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   clock_reset/i_reset_sync/ff1<0>
                                                       clock_reset/i_reset_sync/ff1_0
    SLICEL.BY            net (fanout=1)     e  0.100   clock_reset/i_reset_sync/ff1<0>
    SLICEL.CLK           Tdick                 0.361   clock_reset/i_reset_sync/ff2<0>
                                                       clock_reset/i_reset_sync/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.948ns logic, 0.100ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS1 = PERIOD TIMEGRP "xipMCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_reset/i_reset_sync/ff2_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_reset/i_reset_sync/ff1_0 (FF)
  Destination:          clock_reset/i_reset_sync/ff2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_reset/w_buffered_ref rising at 100.000ns
  Destination Clock:    clock_reset/w_buffered_ref rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clock_reset/i_reset_sync/ff1_0 to clock_reset/i_reset_sync/ff2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   clock_reset/i_reset_sync/ff1<0>
                                                       clock_reset/i_reset_sync/ff1_0
    SLICEL.BY            net (fanout=1)     e  0.100   clock_reset/i_reset_sync/ff1<0>
    SLICEL.CLK           Tckdi       (-Th)    -0.135   clock_reset/i_reset_sync/ff2<0>
                                                       clock_reset/i_reset_sync/ff2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.605ns logic, 0.100ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS1 = PERIOD TIMEGRP "xipMCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.933ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKFX
  Logical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKFX
  Location pin: DCM.CLKFX
  Clock network: clock_reset/dcm_pll/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKIN
  Logical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKIN
  Location pin: DCM.CLKIN
  Clock network: clock_reset/w_buffered_ref
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKIN
  Logical resource: clock_reset/dcm_pll/DCM_SP_INST/CLKIN
  Location pin: DCM.CLKIN
  Clock network: clock_reset/w_buffered_ref
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS2 = PERIOD TIMEGRP "xipCAM_PCLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13902 paths analyzed, 590 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.337ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_addr/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_addr/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_addr/ff2<1>
                                                       line_buffer/sync_line_addr/ff2_0
    SLICEL.F1            net (fanout=2)     e  0.100   line_buffer/sync_line_addr/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<5>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<5>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<6>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_addr/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_addr/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_addr/ff2<1>
                                                       line_buffer/sync_line_addr/ff2_0
    SLICEL.F1            net (fanout=2)     e  0.100   line_buffer/sync_line_addr/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.G3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.G3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<5>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<5>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<6>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.G3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_0_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<0>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ENA), 158 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_addr/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_addr/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_addr/ff2<1>
                                                       line_buffer/sync_line_addr/ff2_0
    SLICEL.F1            net (fanout=2)     e  0.100   line_buffer/sync_line_addr/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<5>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<6>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<7>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<7>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_buffer/sync_line_size/ff2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 0.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: line_buffer/sync_line_size/ff2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   line_buffer/sync_line_size/ff2<1>
                                                       line_buffer/sync_line_size/ff2_0
    SLICEL.F2            net (fanout=1)     e  0.100   line_buffer/sync_line_size/ff2<0>
    SLICEL.COUT          Topcyf                1.162   line_buffer/w_capture_area_addsub0000<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_lut<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<0>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/w_capture_area_addsub0000<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<2>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Madd_w_capture_area_addsub0000_cy<3>
    SLICEL.Y             Tciny                 0.869   line_buffer/w_capture_area_addsub0000<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_cy<4>
                                                       line_buffer/Madd_w_capture_area_addsub0000_xor<5>
    SLICEL.G2            net (fanout=1)     e  0.100   line_buffer/w_capture_area_addsub0000<5>
    SLICEL.COUT          Topcyg                1.001   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_lut<5>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<6>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<7>
    SLICEL.XB            Tcinxb                0.404   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
                                                       line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.G2            net (fanout=7)     e  0.100   line_buffer/Mcompar_w_capture_area_cmp_lt0000_cy<8>
    SLICEL.Y             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/w_fifo_write_enable1
    SLICEL.F3            net (fanout=2)     e  0.100   line_buffer/w_fifo_write_enable
    SLICEL.X             Tilo                  0.704   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_1_mux00001
    RAMB16.ENA           net (fanout=8)     e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
    RAMB16.CLKA          Tbeck                 0.770   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (6.437ns logic, 0.900ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS2 = PERIOD TIMEGRP "xipCAM_PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 30.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<1>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_0
    RAMB16.ADDRA0        net (fanout=17)    e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<0>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 30.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<11>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_10
    RAMB16.ADDRA10       net (fanout=18)    e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<10>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 (FF)
  Destination:          line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         w_pixelclk rising at 30.000ns
  Destination Clock:    w_pixelclk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12 to line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<13>
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_12
    RAMB16.ADDRA12       net (fanout=18)    e  0.100   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<12>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS2 = PERIOD TIMEGRP "xipCAM_PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_1/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = 
PERIOD TIMEGRP         "uart_transaction/uart_io/i_RxClk/cgate01a/latched" 20 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_uart_transaction_uart_io_i_RxClk_cgate01a_latched = PERIOD TIMEGRP
        "uart_transaction/uart_io/i_RxClk/cgate01a/latched" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount<1>/SR
  Logical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount<1>/SR
  Logical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount_1/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount<1>/SR
  Logical resource: uart_transaction/uart_io/rxrx_01a/r_rxCount_0/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = 
PERIOD TIMEGRP         "uart_transaction/uart_io/i_TxClk/cgate01a/latched" 20 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_uart_transaction_uart_io_i_TxClk_cgate01a_latched = PERIOD TIMEGRP
        "uart_transaction/uart_io/i_TxClk/cgate01a/latched" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg_1/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg<1>/SR
  Logical resource: uart_transaction/uart_io/rxtx_01a/r_shiftReg_0/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_reset_cam_clk = PERIOD TIMEGRP 
"clock_reset/cam_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_reset/i_reset_cam/reset1_reg (FF)
  Destination:          clock_reset/i_reset_cam/reset2_reg (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_reset/cam_clk rising at 0.000ns
  Destination Clock:    clock_reset/cam_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clock_reset/i_reset_cam/reset1_reg to clock_reset/i_reset_cam/reset2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   clock_reset/i_reset_cam/reset1_reg
                                                       clock_reset/i_reset_cam/reset1_reg
    SLICEL.BY            net (fanout=1)     e  0.100   clock_reset/i_reset_cam/reset1_reg
    SLICEL.CLK           Tdick                 0.361   clock_reset/i_reset_cam/reset2_reg
                                                       clock_reset/i_reset_cam/reset2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.948ns logic, 0.100ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_reset_cam_clk = PERIOD TIMEGRP "clock_reset/cam_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_reset/i_reset_cam/reset2_reg (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_reset/i_reset_cam/reset1_reg (FF)
  Destination:          clock_reset/i_reset_cam/reset2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_reset/cam_clk rising at 20.000ns
  Destination Clock:    clock_reset/cam_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clock_reset/i_reset_cam/reset1_reg to clock_reset/i_reset_cam/reset2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   clock_reset/i_reset_cam/reset1_reg
                                                       clock_reset/i_reset_cam/reset1_reg
    SLICEL.BY            net (fanout=1)     e  0.100   clock_reset/i_reset_cam/reset1_reg
    SLICEL.CLK           Tckdi       (-Th)    -0.135   clock_reset/i_reset_cam/reset2_reg
                                                       clock_reset/i_reset_cam/reset2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.605ns logic, 0.100ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_reset_cam_clk = PERIOD TIMEGRP "clock_reset/cam_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: clock_reset/cam_clk/SR
  Logical resource: clock_reset/cam_clk/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: clock_reset/cam_clk/SR
  Logical resource: clock_reset/cam_clk/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_m/reset2_reg
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: clock_reset/i_reset_cam/reset1_reg/SR
  Logical resource: clock_reset/i_reset_cam/reset1_reg/SR
  Location pin: SLICEL.SR
  Clock network: clock_reset/i_reset_cam/reset_in_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP         
"clock_reset_dcm_pll_CLKFX_BUF" TS1 / 5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5850 paths analyzed, 1373 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   4.845ns.
--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/i_RxClk/r_periodCounter_13 (SLICEL.F1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_periodCounter_0 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_periodCounter_0 to uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   uart_transaction/uart_io/i_RxClk/r_periodCounter<1>
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_0
    SLICEL.F1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_RxClk/r_periodCounter<0>
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<0>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_lut<0>_INV_0
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<0>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_RxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (4.045ns logic, 0.800ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_periodCounter_1 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_periodCounter_1 to uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   uart_transaction/uart_io/i_RxClk/r_periodCounter<1>
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_1
    SLICEL.G1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_RxClk/r_periodCounter<1>
    SLICEL.COUT          Topcyg                1.001   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<0>
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter<1>_rt
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_RxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (3.888ns logic, 0.800ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_periodCounter_2 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_periodCounter_2 to uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   uart_transaction/uart_io/i_RxClk/r_periodCounter<3>
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_2
    SLICEL.F1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_RxClk/r_periodCounter<2>
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter<2>_rt
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_RxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_RxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_RxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (3.927ns logic, 0.700ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/i_TxClk/r_periodCounter_13 (SLICEL.F1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_TxClk/r_periodCounter_0 (FF)
  Destination:          uart_transaction/uart_io/i_TxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_TxClk/r_periodCounter_0 to uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   uart_transaction/uart_io/i_TxClk/r_periodCounter<1>
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_0
    SLICEL.F1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_TxClk/r_periodCounter<0>
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<0>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_lut<0>_INV_0
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<0>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_TxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_TxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (4.045ns logic, 0.800ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_TxClk/r_periodCounter_1 (FF)
  Destination:          uart_transaction/uart_io/i_TxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_TxClk/r_periodCounter_1 to uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   uart_transaction/uart_io/i_TxClk/r_periodCounter<1>
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_1
    SLICEL.G1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_TxClk/r_periodCounter<1>
    SLICEL.COUT          Topcyg                1.001   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<0>
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter<1>_rt
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_TxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_TxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (3.888ns logic, 0.800ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_TxClk/r_periodCounter_2 (FF)
  Destination:          uart_transaction/uart_io/i_TxClk/r_periodCounter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_TxClk/r_periodCounter_2 to uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   uart_transaction/uart_io/i_TxClk/r_periodCounter<3>
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_2
    SLICEL.F1            net (fanout=2)     e  0.100   uart_transaction/uart_io/i_TxClk/r_periodCounter<2>
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<2>
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter<2>_rt
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<2>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<4>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<6>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<8>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<10>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<11>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_cy<12>
                                                       uart_transaction/uart_io/i_TxClk/Madd_w_periodCounter_addsub0000_xor<13>
    SLICEL.F1            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_TxClk/w_periodCounter_addsub0000<13>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_TxClk/r_periodCounter<13>
                                                       uart_transaction/uart_io/i_TxClk/w_periodCounter<13>1
                                                       uart_transaction/uart_io/i_TxClk/r_periodCounter_13
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (3.927ns logic, 0.700ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/i_RxClk/r_accumulatedError_5 (SLICEL.F4), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_accumulatedError_4 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_accumulatedError_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_accumulatedError_4 to uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   uart_transaction/uart_io/i_RxClk/r_accumulatedError<4>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_4
    SLICEL.G1            net (fanout=10)    e  0.100   uart_transaction/uart_io/i_RxClk/r_accumulatedError<4>
    SLICEL.Y             Tilo                  0.704   uart_transaction/uart_io/i_RxClk/r_accumulatedError<6>
                                                       uart_transaction/uart_io/i_RxClk/w_errorExpired2
    SLICEL.F3            net (fanout=8)     e  0.100   uart_transaction/uart_io/i_RxClk/w_errorExpired
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor<5>
    SLICEL.F4            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<5>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/w_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (4.281ns logic, 0.500ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_accumulatedError_6 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_accumulatedError_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_accumulatedError_6 to uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   uart_transaction/uart_io/i_RxClk/r_accumulatedError<6>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_6
    SLICEL.G4            net (fanout=28)    e  0.100   uart_transaction/uart_io/i_RxClk/r_accumulatedError<6>
    SLICEL.Y             Tilo                  0.704   uart_transaction/uart_io/i_RxClk/r_accumulatedError<6>
                                                       uart_transaction/uart_io/i_RxClk/w_errorExpired2
    SLICEL.F3            net (fanout=8)     e  0.100   uart_transaction/uart_io/i_RxClk/w_errorExpired
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor<5>
    SLICEL.F4            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<5>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/w_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (4.281ns logic, 0.500ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transaction/uart_io/i_RxClk/r_accumulatedError_3 (FF)
  Destination:          uart_transaction/uart_io/i_RxClk/r_accumulatedError_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         w_mclk rising at 0.000ns
  Destination Clock:    w_mclk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transaction/uart_io/i_RxClk/r_accumulatedError_3 to uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   uart_transaction/uart_io/i_RxClk/r_accumulatedError<3>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_3
    SLICEL.G2            net (fanout=10)    e  0.100   uart_transaction/uart_io/i_RxClk/r_accumulatedError<3>
    SLICEL.Y             Tilo                  0.704   uart_transaction/uart_io/i_RxClk/r_accumulatedError<6>
                                                       uart_transaction/uart_io/i_RxClk/w_errorExpired2
    SLICEL.F3            net (fanout=8)     e  0.100   uart_transaction/uart_io/i_RxClk/w_errorExpired
    SLICEL.COUT          Topcyf                1.162   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_lut<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<0>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<1>
    SLICEL.COUT          Tbyp                  0.118   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<2>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<3>
    SLICEL.Y             Tciny                 0.869   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_cy<4>
                                                       uart_transaction/uart_io/i_RxClk/Maddsub_w_accumulatedError_share0000_xor<5>
    SLICEL.F4            net (fanout=1)     e  0.100   uart_transaction/uart_io/i_RxClk/w_accumulatedError_share0000<5>
    SLICEL.CLK           Tfck                  0.837   uart_transaction/uart_io/i_RxClk/r_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/w_accumulatedError<5>
                                                       uart_transaction/uart_io/i_RxClk/r_accumulatedError_5
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (4.281ns logic, 0.500ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        "clock_reset_dcm_pll_CLKFX_BUF" TS1 / 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/rxrx_01a/r_shiftInData_7 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_transaction/uart_io/rxrx_01a/r_rxdSync1 (FF)
  Destination:          uart_transaction/uart_io/rxrx_01a/r_shiftInData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.804ns (0.904 - 0.100)
  Source Clock:         w_mclk rising at 20.000ns
  Destination Clock:    uart_transaction/uart_io/w_RxClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_transaction/uart_io/rxrx_01a/r_rxdSync1 to uart_transaction/uart_io/rxrx_01a/r_shiftInData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.473   uart_transaction/uart_io/rxrx_01a/r_rxdSync1
                                                       uart_transaction/uart_io/rxrx_01a/r_rxdSync1
    SLICEL.BX            net (fanout=2)     e  0.100   uart_transaction/uart_io/rxrx_01a/r_rxdSync1
    SLICEL.CLK           Tckdi       (-Th)    -0.093   uart_transaction/uart_io/rxrx_01a/r_shiftInData<7>
                                                       uart_transaction/uart_io/rxrx_01a/r_shiftInData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.566ns logic, 0.100ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/rxtx_01a/r_shiftReg_1 (SLICEL.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_transaction/r_tx_data_0 (FF)
  Destination:          uart_transaction/uart_io/rxtx_01a/r_shiftReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.804ns (0.904 - 0.100)
  Source Clock:         w_mclk rising at 20.000ns
  Destination Clock:    uart_transaction/uart_io/w_TxClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_transaction/r_tx_data_0 to uart_transaction/uart_io/rxtx_01a/r_shiftReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   uart_transaction/r_tx_data<1>
                                                       uart_transaction/r_tx_data_0
    SLICEL.F3            net (fanout=1)     e  0.100   uart_transaction/r_tx_data<0>
    SLICEL.CLK           Tckf        (-Th)    -0.516   uart_transaction/uart_io/rxtx_01a/r_shiftReg<1>
                                                       uart_transaction/uart_io/rxtx_01a/w_shiftReg<1>2
                                                       uart_transaction/uart_io/rxtx_01a/r_shiftReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.986ns logic, 0.100ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_transaction/uart_io/rxtx_01a/r_shiftReg_3 (SLICEL.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_transaction/r_tx_data_2 (FF)
  Destination:          uart_transaction/uart_io/rxtx_01a/r_shiftReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.804ns (0.904 - 0.100)
  Source Clock:         w_mclk rising at 20.000ns
  Destination Clock:    uart_transaction/uart_io/w_TxClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_transaction/r_tx_data_2 to uart_transaction/uart_io/rxtx_01a/r_shiftReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   uart_transaction/r_tx_data<3>
                                                       uart_transaction/r_tx_data_2
    SLICEL.F3            net (fanout=1)     e  0.100   uart_transaction/r_tx_data<2>
    SLICEL.CLK           Tckf        (-Th)    -0.516   uart_transaction/uart_io/rxtx_01a/r_shiftReg<3>
                                                       uart_transaction/uart_io/rxtx_01a/w_shiftReg<3>1
                                                       uart_transaction/uart_io/rxtx_01a/r_shiftReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.986ns logic, 0.100ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_reset_dcm_pll_CLKFX_BUF = PERIOD TIMEGRP
        "clock_reset_dcm_pll_CLKFX_BUF" TS1 / 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_0/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<0>/SR
  Logical resource: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_1/SR
  Location pin: SLICEL.SR
  Clock network: line_buffer/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<0>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<0> (PAD)
  Destination:          line_buffer/r_DATA_pre_0 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<0> to line_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<0>
                                                       xipCAM_D<0>
                                                       xipCAM_D_0_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_0_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_DATA_pre<1>
                                                       line_buffer/r_DATA_pre_0
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<0>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<0> (PAD)
  Destination:          line_buffer/r_DATA_pre_0 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<0> to line_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<0>
                                                       xipCAM_D<0>
                                                       xipCAM_D_0_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_0_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_DATA_pre<1>
                                                       line_buffer/r_DATA_pre_0
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<1>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.698ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_1 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<1> (PAD)
  Destination:          line_buffer/r_DATA_pre_1 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<1> to line_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<1>
                                                       xipCAM_D<1>
                                                       xipCAM_D_1_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_1_IBUF
    SLICEL.CLK           Tdick                 0.308   line_buffer/r_DATA_pre<1>
                                                       line_buffer/r_DATA_pre_1
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.608ns logic, 0.100ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<1>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_1 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<1> (PAD)
  Destination:          line_buffer/r_DATA_pre_1 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<1> to line_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<1>
                                                       xipCAM_D<1>
                                                       xipCAM_D_1_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_1_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.093   line_buffer/r_DATA_pre<1>
                                                       line_buffer/r_DATA_pre_1
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (1.133ns logic, 0.100ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<2>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_2 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<2> (PAD)
  Destination:          line_buffer/r_DATA_pre_2 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<2> to line_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<2>
                                                       xipCAM_D<2>
                                                       xipCAM_D_2_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_2_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_DATA_pre<3>
                                                       line_buffer/r_DATA_pre_2
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<2>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_2 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<2> (PAD)
  Destination:          line_buffer/r_DATA_pre_2 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<2> to line_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<2>
                                                       xipCAM_D<2>
                                                       xipCAM_D_2_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_2_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_DATA_pre<3>
                                                       line_buffer/r_DATA_pre_2
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<3>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.698ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_3 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<3> (PAD)
  Destination:          line_buffer/r_DATA_pre_3 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<3> to line_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<3>
                                                       xipCAM_D<3>
                                                       xipCAM_D_3_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_3_IBUF
    SLICEL.CLK           Tdick                 0.308   line_buffer/r_DATA_pre<3>
                                                       line_buffer/r_DATA_pre_3
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.608ns logic, 0.100ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<3>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_3 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<3> (PAD)
  Destination:          line_buffer/r_DATA_pre_3 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<3> to line_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<3>
                                                       xipCAM_D<3>
                                                       xipCAM_D_3_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_3_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.093   line_buffer/r_DATA_pre<3>
                                                       line_buffer/r_DATA_pre_3
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (1.133ns logic, 0.100ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<4>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_4 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<4> (PAD)
  Destination:          line_buffer/r_DATA_pre_4 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<4> to line_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<4>
                                                       xipCAM_D<4>
                                                       xipCAM_D_4_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_4_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_DATA_pre<5>
                                                       line_buffer/r_DATA_pre_4
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<4>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_4 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<4> (PAD)
  Destination:          line_buffer/r_DATA_pre_4 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<4> to line_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<4>
                                                       xipCAM_D<4>
                                                       xipCAM_D_4_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_4_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_DATA_pre<5>
                                                       line_buffer/r_DATA_pre_4
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<5>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.698ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_5 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<5> (PAD)
  Destination:          line_buffer/r_DATA_pre_5 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<5> to line_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<5>
                                                       xipCAM_D<5>
                                                       xipCAM_D_5_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_5_IBUF
    SLICEL.CLK           Tdick                 0.308   line_buffer/r_DATA_pre<5>
                                                       line_buffer/r_DATA_pre_5
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.608ns logic, 0.100ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<5>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_5 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<5> (PAD)
  Destination:          line_buffer/r_DATA_pre_5 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<5> to line_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<5>
                                                       xipCAM_D<5>
                                                       xipCAM_D_5_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_5_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.093   line_buffer/r_DATA_pre<5>
                                                       line_buffer/r_DATA_pre_5
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (1.133ns logic, 0.100ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<6>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_6 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<6> (PAD)
  Destination:          line_buffer/r_DATA_pre_6 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<6> to line_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<6>
                                                       xipCAM_D<6>
                                                       xipCAM_D_6_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_6_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_DATA_pre<7>
                                                       line_buffer/r_DATA_pre_6
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<6>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_6 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<6> (PAD)
  Destination:          line_buffer/r_DATA_pre_6 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<6> to line_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<6>
                                                       xipCAM_D<6>
                                                       xipCAM_D_6_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_D_6_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_DATA_pre<7>
                                                       line_buffer/r_DATA_pre_6
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_D<7>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.698ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_7 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_D<7> (PAD)
  Destination:          line_buffer/r_DATA_pre_7 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_D<7> to line_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_D<7>
                                                       xipCAM_D<7>
                                                       xipCAM_D_7_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_7_IBUF
    SLICEL.CLK           Tdick                 0.308   line_buffer/r_DATA_pre<7>
                                                       line_buffer/r_DATA_pre_7
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (1.608ns logic, 0.100ns route)
                                                       (94.1% logic, 5.9% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_D<7>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_DATA_pre_7 (SLICEL.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.276ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_D<7> (PAD)
  Destination:          line_buffer/r_DATA_pre_7 (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_D<7> to line_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_D<7>
                                                       xipCAM_D<7>
                                                       xipCAM_D_7_IBUF
    SLICEL.BX            net (fanout=1)     e  0.100   xipCAM_D_7_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.093   line_buffer/r_DATA_pre<7>
                                                       line_buffer/r_DATA_pre_7
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (1.133ns logic, 0.100ns route)
                                                       (91.9% logic, 8.1% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_DATA_pre_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_HREF" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP 
"xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_HREF_pre (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_HREF (PAD)
  Destination:          line_buffer/r_HREF_pre (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_HREF to line_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_HREF
                                                       xipCAM_HREF
                                                       xipCAM_HREF_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_HREF_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_HREF_pre
                                                       line_buffer/r_HREF_pre
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_HREF" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_HREF_pre (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_HREF (PAD)
  Destination:          line_buffer/r_HREF_pre (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_HREF to line_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_HREF
                                                       xipCAM_HREF
                                                       xipCAM_HREF_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_HREF_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_HREF_pre
                                                       line_buffer/r_HREF_pre
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_HREF_pre
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xipCAM_VSYNC" OFFSET = IN 15 ns VALID 30 ns BEFORE 
COMP "xipCAM_PCLK"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.645ns.
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_VSYNC (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               xipCAM_VSYNC (PAD)
  Destination:          line_buffer/r_VSYNC (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     2.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: xipCAM_VSYNC to line_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_VSYNC
                                                       xipCAM_VSYNC
                                                       xipCAM_VSYNC_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_VSYNC_IBUF
    SLICEL.CLK           Tdick                 0.361   line_buffer/r_VSYNC
                                                       line_buffer/r_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: xipCAM_PCLK to line_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (2.206ns logic, 0.200ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "xipCAM_VSYNC" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point line_buffer/r_VSYNC (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      13.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               xipCAM_VSYNC (PAD)
  Destination:          line_buffer/r_VSYNC (FF)
  Destination Clock:    w_pixelclk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     2.957ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xipCAM_VSYNC to line_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipCAM_VSYNC
                                                       xipCAM_VSYNC
                                                       xipCAM_VSYNC_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   xipCAM_VSYNC_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   line_buffer/r_VSYNC
                                                       line_buffer/r_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: xipCAM_PCLK to line_buffer/r_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipCAM_PCLK
                                                       xipCAM_PCLK
                                                       clock_reset/p_bufi
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/pclk_pre
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/p_buf
                                                       clock_reset/p_buf.GCLKMUX
                                                       clock_reset/p_buf
    SLICEL.CLK           net (fanout=127)   e  0.100   w_pixelclk
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (2.757ns logic, 0.200ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xonCAM_RESET" OFFSET = OUT 100 ns AFTER COMP 
"xipMCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "xopCAM_XCLK" OFFSET = OUT 100 ns AFTER COMP "xipMCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.067ns.
--------------------------------------------------------------------------------

Paths for end point xopCAM_XCLK (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  95.933ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clock_reset/cam_clk (FF)
  Destination:          xopCAM_XCLK (PAD)
  Source Clock:         w_mclk rising at 0.000ns
  Requirement:          100.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: xipMCLK to clock_reset/cam_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   xipMCLK
                                                       xipMCLK
                                                       clock_reset/dcm_pll/CLKIN_IBUFG_INST
    DCM.CLKIN            net (fanout=3)     e  0.100   clock_reset/w_buffered_ref
    DCM.CLKFX            Tdcmino              -2.925   clock_reset/dcm_pll/DCM_SP_INST
                                                       clock_reset/dcm_pll/DCM_SP_INST
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/dcm_pll/CLKFX_BUF
    BUFGMUX.O            Tgi0o                 1.457   clock_reset/dcm_pll/CLKFX_BUFG_INST
                                                       clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX
                                                       clock_reset/dcm_pll/CLKFX_BUFG_INST
    SLICEL.CLK           net (fanout=278)   e  0.100   w_mclk
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

  Maximum Data Path: clock_reset/cam_clk to xopCAM_XCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   clock_reset/cam_clk
                                                       clock_reset/cam_clk
    IOB.O1               net (fanout=4)     e  0.100   clock_reset/cam_clk
    IOB.PAD              Tioop                 3.248   xopCAM_XCLK
                                                       xopCAM_XCLK_OBUF
                                                       xopCAM_XCLK
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (3.835ns logic, 0.100ns route)
                                                       (97.5% logic, 2.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "xopCAM_XCLK" OFFSET = OUT 100 ns AFTER COMP "xipMCLK";
--------------------------------------------------------------------------------

Paths for end point xopCAM_XCLK (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.542ns (clock arrival + clock path + data path - uncertainty)
  Source:               clock_reset/cam_clk (FF)
  Destination:          xopCAM_XCLK (PAD)
  Source Clock:         w_mclk rising at 0.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Delay:     -0.762ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: xipMCLK to clock_reset/cam_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   xipMCLK
                                                       xipMCLK
                                                       clock_reset/dcm_pll/CLKIN_IBUFG_INST
    DCM.CLKIN            net (fanout=3)     e  0.100   clock_reset/w_buffered_ref
    DCM.CLKFX            Tdcmino              -3.268   clock_reset/dcm_pll/DCM_SP_INST
                                                       clock_reset/dcm_pll/DCM_SP_INST
    BUFGMUX.I0           net (fanout=1)     e  0.100   clock_reset/dcm_pll/CLKFX_BUF
    BUFGMUX.O            Tgi0o                 1.166   clock_reset/dcm_pll/CLKFX_BUFG_INST
                                                       clock_reset/dcm_pll/CLKFX_BUFG_INST.GCLKMUX
                                                       clock_reset/dcm_pll/CLKFX_BUFG_INST
    SLICEL.CLK           net (fanout=278)   e  0.100   w_mclk
    -------------------------------------------------  ---------------------------
    Total                                     -0.762ns (-1.062ns logic, 0.300ns route)

  Minimum Data Path: clock_reset/cam_clk to xopCAM_XCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   clock_reset/cam_clk
                                                       clock_reset/cam_clk
    IOB.O1               net (fanout=4)     e  0.100   clock_reset/cam_clk
    IOB.PAD              Tioop                 2.734   xopCAM_XCLK
                                                       xopCAM_XCLK_OBUF
                                                       xopCAM_XCLK
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (3.204ns logic, 0.100ns route)
                                                       (97.0% logic, 3.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS1                            |    100.000ns|     20.000ns|     24.225ns|            0|            1|            1|         5850|
| TS_clock_reset_dcm_pll_CLKFX_B|     20.000ns|      4.845ns|          N/A|            1|            0|         5850|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock xipCAM_PCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
xipCAM_D<0> |   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
xipCAM_D<1> |   -0.698(R)|    1.724(R)|w_pixelclk        |   0.000|
xipCAM_D<2> |   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
xipCAM_D<3> |   -0.698(R)|    1.724(R)|w_pixelclk        |   0.000|
xipCAM_D<4> |   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
xipCAM_D<5> |   -0.698(R)|    1.724(R)|w_pixelclk        |   0.000|
xipCAM_D<6> |   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
xipCAM_D<7> |   -0.698(R)|    1.724(R)|w_pixelclk        |   0.000|
xipCAM_HREF |   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
xipCAM_VSYNC|   -0.645(R)|    1.682(R)|w_pixelclk        |   0.000|
------------+------------+------------+------------------+--------+

Clock xipMCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
xopCAM_XCLK |    4.067(R)|w_mclk            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock xipCAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipCAM_PCLK    |    7.337|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xipMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xipMCLK        |    4.845|         |         |         |
---------------+---------+---------+---------+---------+

COMP "xipCAM_D<0>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<0>       |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<1>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.026; Ideal Clock Offset To Actual Clock -1.211; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<1>       |   -0.698(R)|    1.724(R)|   15.698|   13.276|        1.211|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.698|       1.724|   15.698|   13.276|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<2>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<2>       |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<3>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.026; Ideal Clock Offset To Actual Clock -1.211; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<3>       |   -0.698(R)|    1.724(R)|   15.698|   13.276|        1.211|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.698|       1.724|   15.698|   13.276|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<4>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<4>       |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<5>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.026; Ideal Clock Offset To Actual Clock -1.211; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<5>       |   -0.698(R)|    1.724(R)|   15.698|   13.276|        1.211|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.698|       1.724|   15.698|   13.276|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<6>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<6>       |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_D<7>" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.026; Ideal Clock Offset To Actual Clock -1.211; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_D<7>       |   -0.698(R)|    1.724(R)|   15.698|   13.276|        1.211|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.698|       1.724|   15.698|   13.276|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_HREF" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_HREF       |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xipCAM_VSYNC" OFFSET = IN 15 ns VALID 30 ns BEFORE COMP "xipCAM_PCLK"         "RISING";
Worst Case Data Window 1.037; Ideal Clock Offset To Actual Clock -1.164; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
xipCAM_VSYNC      |   -0.645(R)|    1.682(R)|   15.645|   13.318|        1.164|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.645|       1.682|   15.645|   13.318|             |
------------------+------------+------------+---------+---------+-------------+

COMP "xopCAM_XCLK" OFFSET = OUT 100 ns AFTER COMP "xipMCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
xopCAM_XCLK                                    |        4.067|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 1  Score: 138  (Setup/Max: 0, Hold: 138)

Constraints cover 19765 paths, 0 nets, and 3697 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Minimum output required time after clock:   4.067ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SAT 1 SEP 2:0:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



