
---------- Begin Simulation Statistics ----------
final_tick                               1952003052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702180                       # Number of bytes of host memory used
host_op_rate                                   105189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13697.33                       # Real time elapsed on the host
host_tick_rate                              142509707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609798                       # Number of instructions simulated
sim_ops                                    1440813555                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.952003                       # Number of seconds simulated
sim_ticks                                1952003052000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.131711                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183586652                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           210700158                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16369460                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        287344114                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23332306                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24965884                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1633578                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363238473                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2193471                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100273                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10331122                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546002                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39206752                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      136695252                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316551443                       # Number of instructions committed
system.cpu0.commit.committedOps            1318655017                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2537330405                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.519702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.298501                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1913699387     75.42%     75.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    360909512     14.22%     89.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     92668709      3.65%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91491291      3.61%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23596983      0.93%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7473897      0.29%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5464337      0.22%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2819537      0.11%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39206752      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2537330405                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143422                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273923135                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171345                       # Number of loads committed
system.cpu0.commit.membars                    4203733                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203739      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063792     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271610     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184209     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318655017                       # Class of committed instruction
system.cpu0.commit.refs                     558455847                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316551443                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318655017                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.961067                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.961067                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            418982549                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6098658                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           180938160                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1484044116                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1119201789                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1005796658                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10342485                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14037685                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6840989                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  363238473                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                266853610                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1444365115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4380101                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1525597332                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          221                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32761700                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.093176                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1100418147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         206918958                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.391340                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2561164470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903926                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1498522196     58.51%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               778241642     30.39%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               146974671      5.74%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111199074      4.34%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14044459      0.55%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6853654      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1121569      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203320      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3885      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2561164470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                     1337232721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10457747                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               343561058                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.359934                       # Inst execution rate
system.cpu0.iew.exec_refs                   602047044                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 166630647                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              339365736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            449732365                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4604148                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2845865                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           175167273                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1455276652                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            435416397                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9182293                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1403167096                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1846006                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9014053                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10342485                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13207173                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       187312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21431357                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32762                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10294                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5430660                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44561020                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21882771                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10294                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1137611                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9320136                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                601526278                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1391750143                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.888246                       # average fanout of values written-back
system.cpu0.iew.wb_producers                534303313                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.357006                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1391852723                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1726605129                       # number of integer regfile reads
system.cpu0.int_regfile_writes              892598583                       # number of integer regfile writes
system.cpu0.ipc                              0.337716                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.337716                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205647      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            788469256     55.83%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833499      0.84%     56.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100465      0.15%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439833273     31.14%     88.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165907200     11.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1412349390                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4684543                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003317                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 646652     13.80%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3585665     76.54%     90.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               452224      9.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1412828234                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5390809989                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1391750093                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1591907944                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1441454568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1412349390                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           13822084                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      136621631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           262299                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7512342                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     64936303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2561164470                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.551448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798894                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1526382840     59.60%     59.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          742331766     28.98%     88.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          232390062      9.07%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42954318      1.68%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12769951      0.50%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1711373      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1877407      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             500589      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             246164      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2561164470                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.362290                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         32964324                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5128297                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           449732365                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          175167273                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3898397191                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5610728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              364012872                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198077                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11044658                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1133241457                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15963101                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19110                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1804616094                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1466956778                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          947569729                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                996441051                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28193260                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10342485                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56971004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102371647                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1804616050                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155601                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5858                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26482574                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5811                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3953449781                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2934574358                       # The number of ROB writes
system.cpu0.timesIdled                       40620761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.000100                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20973970                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25269813                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2813332                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31021567                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1082112                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1096660                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14548                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35736727                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48610                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2001511                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117837                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4214544                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18268019                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120058355                       # Number of instructions committed
system.cpu1.commit.committedOps             122158538                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    474128731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257648                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.027148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    424953666     89.63%     89.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24303185      5.13%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8808663      1.86%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7025911      1.48%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1582756      0.33%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       740798      0.16%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2085528      0.44%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       413680      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4214544      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    474128731                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797783                       # Number of function calls committed.
system.cpu1.commit.int_insts                116595790                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174756                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76663064     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274756     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020447      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122158538                       # Class of committed instruction
system.cpu1.commit.refs                      41295215                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120058355                       # Number of Instructions Simulated
system.cpu1.committedOps                    122158538                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.982334                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.982334                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            378143845                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               863385                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20052083                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147100425                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26974520                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65333634                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2003313                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2065222                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5318989                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35736727                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23595388                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    449484154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               196048                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152157956                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5630268                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074745                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25475012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22056082                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318247                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         477774301                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.753999                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               380192573     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61873078     12.95%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19469756      4.08%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12653295      2.65%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2507227      0.52%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1014064      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63475      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     698      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           477774301                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         338116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2122221                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30816781                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281896                       # Inst execution rate
system.cpu1.iew.exec_refs                    45968570                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11519336                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313450836                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35212605                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100648                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1712157                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11902285                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140378853                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34449234                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1981744                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134777811                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1891766                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6627262                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2003313                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10829572                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       104295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1083270                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29869                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2473                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15179                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5037849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       781826                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2473                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       544378                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1577843                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78245465                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133256478                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835652                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65385948                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278714                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133328729                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170839646                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89920891                       # number of integer regfile writes
system.cpu1.ipc                              0.251109                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251109                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86015708     62.90%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37059155     27.10%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9484315      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136759555                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2965521                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021684                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 713765     24.07%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1814225     61.18%     85.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               437529     14.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135524832                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         754513351                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133256466                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158601015                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134077982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136759555                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300871                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18220314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           254445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7483256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    477774301                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782966                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          395674135     82.82%     82.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51051199     10.69%     93.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18722243      3.92%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5901118      1.24%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3891881      0.81%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             946005      0.20%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1018207      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402379      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167134      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      477774301                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286041                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13558593                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1319849                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35212605                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11902285                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       478112417                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3425888449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339379073                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81684628                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14485874                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30633862                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4263567                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32343                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183124851                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144379221                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97473905                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65897188                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20654349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2003313                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39835571                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15789277                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183124839                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25294                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28590666                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   610340549                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284507555                       # The number of ROB writes
system.cpu1.timesIdled                          15951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5424562                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27905                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6116747                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15280209                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21439192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42836203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       485640                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        43431                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71012479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     18285620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    142109360                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18329051                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18137486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3938181                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17458699                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3301063                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3301061                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18137486                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     64274750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               64274750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1624110592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1624110592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21439323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21439323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21439323                       # Request fanout histogram
system.membus.respLayer1.occupancy       114644503402                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         64069755320                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    467561166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   570298922.386205                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1285315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1949197685000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2805367000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    230163043                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       230163043                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    230163043                       # number of overall hits
system.cpu0.icache.overall_hits::total      230163043                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36690567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36690567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36690567                       # number of overall misses
system.cpu0.icache.overall_misses::total     36690567                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1305735829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1305735829497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1305735829497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1305735829497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    266853610                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    266853610                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    266853610                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    266853610                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137493                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137493                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137493                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137493                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35587.780082                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35587.780082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35587.780082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35587.780082                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2022                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.954545                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34213468                       # number of writebacks
system.cpu0.icache.writebacks::total         34213468                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2477065                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2477065                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2477065                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2477065                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34213502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34213502                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34213502                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34213502                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1108853459498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1108853459498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1108853459498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1108853459498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128211                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128211                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128211                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128211                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32409.820529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32409.820529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32409.820529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32409.820529                       # average overall mshr miss latency
system.cpu0.icache.replacements              34213468                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    230163043                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      230163043                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36690567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36690567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1305735829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1305735829497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    266853610                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    266853610                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137493                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35587.780082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35587.780082                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2477065                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2477065                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34213502                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34213502                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1108853459498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1108853459498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128211                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128211                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32409.820529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32409.820529                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          264376296                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34213468                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.727258                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        567920720                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       567920720                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495627630                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495627630                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495627630                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495627630                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     63541856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      63541856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     63541856                       # number of overall misses
system.cpu0.dcache.overall_misses::total     63541856                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2127185257841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2127185257841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2127185257841                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2127185257841                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559169486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559169486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559169486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559169486                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.113636                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113636                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.113636                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113636                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33476.914144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33476.914144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33476.914144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33476.914144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12622382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       427998                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           244655                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5349                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.592577                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.014582                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33867229                       # number of writebacks
system.cpu0.dcache.writebacks::total         33867229                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30585953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30585953                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30585953                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30585953                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     32955903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     32955903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     32955903                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     32955903                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 856090486704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 856090486704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 856090486704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 856090486704                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058937                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058937                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058937                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058937                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25976.848114                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25976.848114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25976.848114                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25976.848114                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33867229                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358855706                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358855706                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49133419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49133419                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1399750786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1399750786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    407989125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    407989125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.120428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.120428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28488.772296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28488.772296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21248374                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21248374                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27885045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27885045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 660702306500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 660702306500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068348                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23693.786634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23693.786634                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    136771924                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     136771924                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14408437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14408437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 727434471841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 727434471841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095306                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095306                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50486.702468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50486.702468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9337579                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9337579                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5070858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5070858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 195388180204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 195388180204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033542                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38531.581875                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38531.581875                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9887000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9887000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448434                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5614.423623                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5614.423623                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        82500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       739000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       739000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3868                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.040331                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040331                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4737.179487                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4737.179487                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       584000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.040072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3767.741935                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3767.741935                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912224                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92655747000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92655747000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434336                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434336                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101571.266487                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101571.266487                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912224                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91743523000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91743523000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434336                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434336                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100571.266487                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100571.266487                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999569                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          530687132                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33867891                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.669329                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999569                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1156423031                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1156423031                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24359455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28076861                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              796654                       # number of demand (read+write) hits
system.l2.demand_hits::total                 53258841                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24359455                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28076861                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25871                       # number of overall hits
system.l2.overall_hits::.cpu1.data             796654                       # number of overall hits
system.l2.overall_hits::total                53258841                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           9854046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5789984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2148068                       # number of demand (read+write) misses
system.l2.demand_misses::total               17794397                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          9854046                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5789984                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2299                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2148068                       # number of overall misses
system.l2.overall_misses::total              17794397                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 801090215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 561972889497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    206310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 226140444499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1589409859496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 801090215500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 561972889497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    206310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 226140444499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1589409859496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34213501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33866845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2944722                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71053238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34213501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33866845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2944722                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71053238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.288016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.170963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.081612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.729464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.288016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.170963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.081612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.729464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81295.562807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97059.489197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89739.016964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105276.203779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89320.804717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81295.562807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97059.489197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89739.016964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105276.203779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89320.804717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3472                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     133.538462                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3246882                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3938181                       # number of writebacks
system.l2.writebacks::total                   3938181                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         198029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         102257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              300303                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        198029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        102257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             300303                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      9854045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5591955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2045811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17494094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      9854045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5591955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2045811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3954060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21448154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 702549738003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 490428741998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 195452123499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1388613342500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 702549738003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 490428741998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 195452123499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 352294641019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1740907983519                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.288016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.165116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.081044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.694738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.288016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.165116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.081044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.694738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301860                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71295.568267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87702.555188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80043.363995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95537.722448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79376.122164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71295.568267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87702.555188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80043.363995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95537.722448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89096.938595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81168.196737                       # average overall mshr miss latency
system.l2.replacements                       39703170                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9228347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9228347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9228347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9228347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61384489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61384489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61384489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61384489                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3954060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3954060                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 352294641019                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 352294641019                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89096.938595                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89096.938595                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.793103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.895522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4824.324324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2652.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3991.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       741500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       462500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1204000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.793103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.895522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20040.540541                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20108.695652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20066.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       341000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       424500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3869358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           249787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4119145                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2112922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1440838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3553760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 209402357499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154881726499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  364284083998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5982280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7672905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.353197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.852252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.463157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99105.578672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107494.198861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102506.664490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       170129                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        87032                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1942793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1353806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3296599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 175662538999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131969740999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 307632279998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.429642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90417.527240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97480.540786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93318.077206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24359455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24385326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      9854046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          9856345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 801090215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    206310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 801296525500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34213501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34241671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.288016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.081612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.287846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81295.562807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89739.016964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81297.532250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      9854045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      9856328                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 702549738003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 702732477003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.288016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.081044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.287846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71295.568267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80043.363995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71297.594500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24207503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       546867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24754370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3677062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       707230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4384292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 352570531998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71258718000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 423829249998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27884565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1254097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29138662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.131867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.563936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95883.760458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100757.487663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96669.941235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27900                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15225                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43125                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3649162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       692005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4341167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 314766202999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63482382500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 378248585499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.130867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.551795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86257.119580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91736.884127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87130.623056                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             207                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1406500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1010500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2417000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          170                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           86                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           256                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.835294                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.755814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.808594                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9904.929577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15546.153846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11676.328502                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          115                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          157                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2247500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       828000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3075500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.676471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.488372                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.613281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19543.478261                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19589.171975                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999953                       # Cycle average of tags in use
system.l2.tags.total_refs                   145223455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39703269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.657720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.061448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.390724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.601771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.516479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.407469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.500960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.303242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1173034677                       # Number of tag accesses
system.l2.tags.data_accesses               1173034677                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     630658816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     358053056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131050624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    252158400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1372067008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    630658816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     630804928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    252043584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       252043584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        9854044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5594579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2047666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3939975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21438547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3938181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3938181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        323082905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        183428533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            74852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67136485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    129179306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             702902081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    323082905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        74852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        323157757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129120487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129120487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129120487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       323082905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       183428533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           74852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67136485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    129179306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            832022568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3726627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   9854043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5374375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2031540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3939700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005592090750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43407450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3506782                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21438547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3938181                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21438547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3938181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 236606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                211554                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            511630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            516516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            515539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            578751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3226201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5795901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2900457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            514719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            955372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           513130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           512186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           510674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           513298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           511588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2602828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 498213391547                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               106009705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            895749785297                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23498.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42248.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12973096                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21438547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3938181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14413875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2577049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  974662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  834133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  753185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  474548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  309542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  275773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  120102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  88695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  71667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 250190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 258034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10217932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    156.139681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.700553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.248656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6738449     65.95%     65.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1885997     18.46%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       391836      3.83%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       276423      2.71%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       240927      2.36%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       409989      4.01%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21325      0.21%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19375      0.19%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       233611      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10217932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.324412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.907226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    434.232977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229641    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229646                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.735302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206748     90.03%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2573      1.12%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13864      6.04%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4547      1.98%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1416      0.62%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              353      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              116      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229646                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1356924224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15142784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238502912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1372067008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            252043584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       695.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    702.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1952002957000                       # Total gap between requests
system.mem_ctrls.avgGap                      76920.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    630658752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    343960000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130018560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    252140800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238502912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 323082871.901165425777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 176208740.886743247509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 74852.341982916114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66607764.709580995142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 129170289.842354193330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122183677.815274238586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      9854044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5594579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2047666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3939975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3938181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 297716987665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 259910073183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     87272258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110568050073                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 227467402118                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47100695257059                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30212.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46457.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38227.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53997.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57733.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11960012.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20404292160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10845111915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47365296300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9757819080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154089018720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     848888217750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34715936160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1126065692085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.877014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82641219461                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65181480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1804180352539                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          52551849420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          27931940025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104016562440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9695074680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154089018720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     874916195580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12797639040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1235998279905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.194850                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25287435631                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65181480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1861534136369                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19461243312.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100612543367.792160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 831168552500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239413640500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1712589411500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23563300                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23563300                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23563300                       # number of overall hits
system.cpu1.icache.overall_hits::total       23563300                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32088                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32088                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32088                       # number of overall misses
system.cpu1.icache.overall_misses::total        32088                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    608845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    608845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    608845500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    608845500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23595388                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23595388                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23595388                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23595388                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001360                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001360                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001360                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001360                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18974.242708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18974.242708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18974.242708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18974.242708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28138                       # number of writebacks
system.cpu1.icache.writebacks::total            28138                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3918                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3918                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3918                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3918                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28170                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28170                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    536748000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    536748000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    536748000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    536748000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19053.887114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19053.887114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19053.887114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19053.887114                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28138                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23563300                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23563300                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32088                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32088                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    608845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    608845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23595388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23595388                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001360                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001360                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18974.242708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18974.242708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3918                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3918                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    536748000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    536748000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19053.887114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19053.887114                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.942429                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22839646                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28138                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           811.701116                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357577500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.942429                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998201                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998201                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47218946                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47218946                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32437918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32437918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32437918                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32437918                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9528343                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9528343                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9528343                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9528343                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 793702598930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 793702598930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 793702598930                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 793702598930                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41966261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41966261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41966261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41966261                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227048                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227048                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227048                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227048                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83299.121256                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83299.121256                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83299.121256                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83299.121256                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7113570                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       355326                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           115720                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4637                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.472261                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.628424                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2944694                       # number of writebacks
system.cpu1.dcache.writebacks::total          2944694                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7355948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7355948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7355948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7355948                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2172395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2172395                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2172395                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2172395                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165656499215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165656499215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165656499215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165656499215                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051765                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051765                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051765                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76255.238672                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76255.238672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76255.238672                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76255.238672                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2944694                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27273334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27273334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5672924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5672924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 397870028500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 397870028500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32946258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32946258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172187                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172187                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70134.912525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70134.912525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4418480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4418480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1254444                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1254444                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80165881000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80165881000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63905.507938                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63905.507938                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5164584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5164584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3855419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3855419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 395832570430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 395832570430                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9020003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9020003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102669.144503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102669.144503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2937468                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2937468                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       917951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       917951                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  85490618215                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85490618215                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101768                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93132.006191                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93132.006191                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7155500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7155500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.351351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.351351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42340.236686                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42340.236686                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103950                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103950                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        66530                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66530                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       961500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       961500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8012.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8012.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       842500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       842500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7020.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7020.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326715                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326715                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773285                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773285                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76635320500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76635320500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99103.591173                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99103.591173                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75862035500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75862035500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98103.591173                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98103.591173                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.768397                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36709192                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2945571                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.462505                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357589000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.768397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91079987                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91079987                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1952003052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63381199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13166528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61825182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35764989                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6783986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7673740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7673740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34241671                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29139529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          256                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    102640469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    101602584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8835400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             213162931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4379325952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4334980736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3603712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376922624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9094833024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46489395                       # Total snoops (count)
system.tol2bus.snoopTraffic                 252152576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        117542986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.369009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98769427     84.03%     84.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               18687617     15.90%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85921      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          117542986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       142108213491                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50804633525                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51320901691                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4420033313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42283942                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3054727530500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747724                       # Number of bytes of host memory used
host_op_rate                                   153557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16098.52                       # Real time elapsed on the host
host_tick_rate                               68498511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457673046                       # Number of instructions simulated
sim_ops                                    2472040205                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.102724                       # Number of seconds simulated
sim_ticks                                1102724478500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.383759                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172288633                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190619018                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19645462                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        233130314                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17213472                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17613201                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          399729                       # Number of indirect misses.
system.cpu0.branchPred.lookups              318276856                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       267569                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25034                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18831569                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131774323                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18060721                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11646607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      500980448                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534762840                       # Number of instructions committed
system.cpu0.commit.committedOps             540561741                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2109553284                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.256245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.988439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1874165286     88.84%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122581662      5.81%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46741445      2.22%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28522728      1.35%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9344834      0.44%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5912774      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2066807      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2157027      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18060721      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2109553284                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14717895                       # Number of function calls committed.
system.cpu0.commit.int_insts                512478599                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124575182                       # Number of loads committed
system.cpu0.commit.membars                    8704670                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8705505      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396937901     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124599744     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10212567      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540561741                       # Class of committed instruction
system.cpu0.commit.refs                     134812849                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534762840                       # Number of Instructions Simulated
system.cpu0.committedOps                    540561741                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.118683                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.118683                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1405524653                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               819794                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146009490                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1121971389                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178979425                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                566860411                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18832873                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               639163                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16916112                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  318276856                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192612718                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1955707196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3050289                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1295106472                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 576                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6332                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39294630                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144506                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211752027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189502105                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588012                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2187113474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1357696307     62.08%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               489570185     22.38%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               272133151     12.44%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32247855      1.47%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8389833      0.38%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17496012      0.80%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3369980      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6186910      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   23241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2187113474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2166                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1377                       # number of floating regfile writes
system.cpu0.idleCycles                       15405063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19971953                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206950179                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.403777                       # Inst execution rate
system.cpu0.iew.exec_refs                   223779319                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12016807                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              223019986                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238837137                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5850395                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11998238                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16537303                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1039884618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211762512                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17900205                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            889325315                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1817370                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             78257690                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18832873                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             80886800                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2025029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          171151                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          533                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1145                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11313                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114261955                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6299636                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1145                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8998515                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10973438                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                649010142                       # num instructions consuming a value
system.cpu0.iew.wb_count                    861265497                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756675                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491089601                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.391037                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     863746037                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1153573485                       # number of integer regfile reads
system.cpu0.int_regfile_writes              652864478                       # number of integer regfile writes
system.cpu0.ipc                              0.242796                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.242796                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8706487      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            668377033     73.67%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32461      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83063      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                871      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                45      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217981376     24.03%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12042829      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            530      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             907225519                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2312                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4582                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2259                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2571                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2860492                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003153                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1297958     45.38%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    232      0.01%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1536302     53.71%     99.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25894      0.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             901377212                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4006069062                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    861263238                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1539205952                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1019670470                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                907225519                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20214148                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      499322880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1648639                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8567541                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230962697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2187113474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.414805                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908177                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1665423310     76.15%     76.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          279769586     12.79%     88.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163093641      7.46%     96.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42664128      1.95%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17773557      0.81%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11073130      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5175881      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1360825      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             779416      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2187113474                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.411904                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11651206                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1690476                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238837137                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16537303                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3097                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2202518537                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2931742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              395862367                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400156969                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8783135                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               194186509                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              79961580                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2021825                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1431675051                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1081938931                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          813926592                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563371000                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6372322                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18832873                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            102230315                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               413769628                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2360                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1431672691                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     912630410                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6230759                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54965064                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6232277                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3133030241                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2161249356                       # The number of ROB writes
system.cpu0.timesIdled                         375023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  412                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.033211                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155729317                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171068685                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16763819                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        196999036                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14403965                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14470670                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           66705                       # Number of indirect misses.
system.cpu1.branchPred.lookups              272558789                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       252114                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2370                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15740146                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119509654                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19646805                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8732187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      413901402                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486300408                       # Number of instructions committed
system.cpu1.commit.committedOps             490664909                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1577085111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.311121                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.119962                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1372960173     87.06%     87.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    105405072      6.68%     93.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38881323      2.47%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23965854      1.52%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8321348      0.53%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4416068      0.28%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1359819      0.09%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2128649      0.13%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19646805      1.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1577085111                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12279323                       # Number of function calls committed.
system.cpu1.commit.int_insts                464824017                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113647755                       # Number of loads committed
system.cpu1.commit.membars                    6547478                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6547478      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362372951     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113650125     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8094179      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490664909                       # Class of committed instruction
system.cpu1.commit.refs                     121744304                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486300408                       # Number of Instructions Simulated
system.cpu1.committedOps                    490664909                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.375416                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.375416                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            948088492                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1030358                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134510764                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             976968086                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149593586                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                513668942                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15740559                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               751068                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13801198                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  272558789                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164393395                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1450591511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2752304                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1111910294                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33528464                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.166046                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         173537034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170133282                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.677389                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1640892777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.688090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.985911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               917602634     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               425046773     25.90%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               249582640     15.21%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22757797      1.39%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5032246      0.31%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12828860      0.78%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3974538      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4062297      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4992      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1640892777                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         573348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16719583                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               184725615                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.483491                       # Inst execution rate
system.cpu1.iew.exec_refs                   198629342                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9522242                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              135348850                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208297836                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4021286                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12887171                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12845707                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          903006947                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            189107100                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15297093                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            793633588                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1447780                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81519466                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15740559                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             83402755                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1902421                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16478                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     94650081                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4749158                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6952629                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9766954                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                568300089                       # num instructions consuming a value
system.cpu1.iew.wb_count                    768065404                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770399                       # average fanout of values written-back
system.cpu1.iew.wb_producers                437817703                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.467914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     770257751                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1029998962                       # number of integer regfile reads
system.cpu1.int_regfile_writes              582654607                       # number of integer regfile writes
system.cpu1.ipc                              0.296260                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296260                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6547808      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            598362538     73.97%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 125      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           194476043     24.04%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9544071      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             808930681                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3427772                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004237                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1934006     56.42%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     56.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1493705     43.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   61      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             805810645                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3264021805                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    768065404                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1315349081                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 888857833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                808930681                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14149114                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      412342038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1839894                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5416927                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    172917984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1640892777                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.492982                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.976505                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1178671102     71.83%     71.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          244814925     14.92%     86.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148112396      9.03%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36871628      2.25%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           14914977      0.91%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10274902      0.63%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5137715      0.31%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1345684      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             749448      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1640892777                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.492810                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9415161                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1571876                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208297836                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12845707                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    330                       # number of misc regfile reads
system.cpu1.numCycles                      1641466125                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   563741186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              319862703                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364836229                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5766385                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163297754                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72642037                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1712762                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1241836145                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             940730092                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          709111527                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                509503998                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6278208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15740559                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90890914                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               344275298                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1241836145                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     541596849                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4376716                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46591072                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4379550                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2462002758                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1873344636                       # The number of ROB writes
system.cpu1.timesIdled                           5230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12688464                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                83509                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13657335                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              91174697                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37591046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      74883638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1087737                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       287561                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31312972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26303435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62627762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26590996                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           37337474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5137711                       # Transaction distribution
system.membus.trans_dist::WritebackClean          138                       # Transaction distribution
system.membus.trans_dist::CleanEvict         32159641                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8232                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2102                       # Transaction distribution
system.membus.trans_dist::ReadExReq            238268                       # Transaction distribution
system.membus.trans_dist::ReadExResp           238236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      37337474                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            72                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    112459348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              112459348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2733667776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2733667776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1850                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37586148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37586148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            37586148                       # Request fanout histogram
system.membus.respLayer1.occupancy       200709211878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        103534047340                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                134                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           67                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21879171.641791                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19767919.528021                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       563500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105732000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             67                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1101258574000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1465904500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192161642                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192161642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192161642                       # number of overall hits
system.cpu0.icache.overall_hits::total      192161642                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       451076                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        451076                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       451076                       # number of overall misses
system.cpu0.icache.overall_misses::total       451076                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  14227087000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  14227087000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  14227087000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  14227087000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192612718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192612718                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192612718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192612718                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002342                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002342                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002342                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002342                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31540.332450                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31540.332450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31540.332450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31540.332450                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3683                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.423729                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407867                       # number of writebacks
system.cpu0.icache.writebacks::total           407867                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43210                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43210                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43210                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43210                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407866                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407866                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  13032867000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  13032867000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  13032867000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13032867000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002118                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002118                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31953.796100                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31953.796100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31953.796100                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31953.796100                       # average overall mshr miss latency
system.cpu0.icache.replacements                407867                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192161642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192161642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       451076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       451076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  14227087000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  14227087000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192612718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192612718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31540.332450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31540.332450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43210                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43210                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407866                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407866                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  13032867000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  13032867000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31953.796100                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31953.796100                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192569756                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407899                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           472.101564                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385633303                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385633303                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170649685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170649685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170649685                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170649685                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35732830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35732830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35732830                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35732830                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2782569287576                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2782569287576                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2782569287576                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2782569287576                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206382515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206382515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206382515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206382515                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.173139                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.173139                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.173139                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.173139                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77871.506051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77871.506051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77871.506051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77871.506051                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    162641747                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       311349                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2398928                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5156                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.797678                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.385764                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17764422                       # number of writebacks
system.cpu0.dcache.writebacks::total         17764422                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17969434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17969434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17969434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17969434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17763396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17763396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17763396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17763396                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1607731371891                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1607731371891                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1607731371891                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1607731371891                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086070                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90508.108466                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90508.108466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90508.108466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90508.108466                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17764421                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165804153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165804153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33281385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33281385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2616394027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2616394027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199085538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199085538                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.167171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.167171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78614.337339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78614.337339                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15787673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15787673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17493712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17493712                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1591257972000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1591257972000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90961.710814                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90961.710814                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4845532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4845532                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2451445                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2451445                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 166175260076                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 166175260076                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296977                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296977                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.335954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.335954                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67786.656472                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67786.656472                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2181761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2181761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       269684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       269684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16473399891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16473399891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036958                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036958                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61084.083190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61084.083190                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2917307                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2917307                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    235357000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    235357000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2930671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2930671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004560                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004560                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17611.269081                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17611.269081                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6384                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6384                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6980                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6980                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    158312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    158312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002382                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22680.873926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22680.873926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2914443                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2914443                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     23439500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23439500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2915655                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2915655                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19339.521452                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19339.521452                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     22261500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     22261500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000404                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18897.707980                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18897.707980                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3805                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3805                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    175254500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    175254500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25034                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151993                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151993                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46059.001314                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46059.001314                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3805                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    171449500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    171449500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151993                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151993                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45059.001314                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45059.001314                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995792                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194294686                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17770176                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.933751                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995792                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442277894                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442277894                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              296146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2619314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1730761                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4646719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             296146                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2619314                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                498                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1730761                       # number of overall hits
system.l2.overall_hits::total                 4646719                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            111721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15141158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11390979                       # number of demand (read+write) misses
system.l2.demand_misses::total               26649083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           111721                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15141158                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5225                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11390979                       # number of overall misses
system.l2.overall_misses::total              26649083                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8794869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1544757247972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    458017500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1186529508980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2740539643952                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8794869500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1544757247972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    458017500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1186529508980                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2740539643952                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17760472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13121740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31295802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17760472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13121740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31295802                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.273915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.852520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.912983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868100                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.273915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.852520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.912983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868100                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78721.721968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102023.718924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87658.851675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104163.962464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102838.046771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78721.721968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102023.718924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87658.851675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104163.962464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102838.046771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              19344                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       439                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.063781                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10136256                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5137683                       # number of writebacks
system.l2.writebacks::total                   5137683                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51162                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              116893                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51162                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             116893                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       111691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15075529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11339817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26532190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       111691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15075529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11339817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11113751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         37645941                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7676541501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1390546172526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    403842501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1070494883529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2469121440057                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7676541501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1390546172526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    403842501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1070494883529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 896543435865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3365664875922                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.273842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.848825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.900402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.864201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.273842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.848825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.900402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.864201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.202907                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68730.170748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92238.632059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78370.366971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94401.424955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93061.350761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68730.170748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92238.632059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78370.366971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94401.424955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80669.742904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89403.127841                       # average overall mshr miss latency
system.l2.replacements                       63784694                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5573272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5573272                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           29                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             29                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5573301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5573301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24681876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24681876                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          138                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            138                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24682014                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24682014                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          138                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          138                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11113751                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11113751                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 896543435865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 896543435865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80669.742904                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80669.742904                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             560                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             520                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1080                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3057                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4364                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7421                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     14770500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     16405500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     31176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8501                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.845176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.893530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4831.697743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3759.280477                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4201.051071                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           84                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             258                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2973                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     63436498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     91317996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    154754494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21337.537168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21794.271122                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21604.703895                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          593                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1092                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3272000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2288500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5560500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          535                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.885075                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.932710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.906224                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5517.706577                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4586.172345                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5092.032967                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          481                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1050                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12258000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10376500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     22634500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.849254                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.899065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.871369                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21543.057996                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21572.765073                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21556.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           105539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            72206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                177745                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         165335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         150009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              315344                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14927057000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13802199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28729256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.610376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.675062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90283.708834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92009.139452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91104.495408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39279                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37840                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77119                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       126056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       112169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  11634232001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10760367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22394599501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.465368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.504777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92294.154987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95929.958366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94006.084588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        296146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             296644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       111721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116946                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8794869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    458017500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9252887000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         413590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.273915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.912983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78721.721968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87658.851675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79121.021668                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           102                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       111691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5153                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7676541501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    403842501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8080384002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.273842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.900402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68730.170748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78370.366971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69155.318219                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2513775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1658555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4172330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14975823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11240970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26216793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1529830190972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1172727309980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2702557500952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17489598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12899525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30389123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.856270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.871425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102153.330136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104326.166690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103084.976906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26350                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13322                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39672                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14949473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11227648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26177121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1378911940525                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1059734516029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2438646456554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.854764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.870392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92238.163882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94386.154253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93159.459994                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               128                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             149                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3354500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3354500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.537906                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.537906                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22513.422819                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22513.422819                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1368499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1368499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.256318                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.256318                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19274.633803                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19274.633803                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999989                       # Cycle average of tags in use
system.l2.tags.total_refs                    72566323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63784963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.137671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.439638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.277902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.964767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.242635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.441291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556273939                       # Number of tag accesses
system.l2.tags.data_accesses                556273939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7148224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     964839104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        329792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     725751808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    706776512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2404845440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       329792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7478016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328813504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328813504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         111691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15075611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11339872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11043383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37575710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5137711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5137711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6482330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        874959360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           299070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        658144280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    640936631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2180821671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6482330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       299070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6781400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298182828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298182828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298182828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6482330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       874959360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          299070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       658144280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    640936631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2479004500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5118653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    111691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14987000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11293975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11022551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000627496250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310959                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310959                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            66607015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4822672                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37575710                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5137849                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37575710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5137849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19196                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2210018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2219014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2184163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2230566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2226412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2657957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2713242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2611329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2389569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2525555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2305966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2236678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2258843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2245494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2207683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2197881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            320199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318214                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1216772436120                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               187101850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1918404373620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32516.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51266.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18231902                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3511972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              37575710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5137849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8887345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7939441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6205308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4812277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3636439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2365601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1446599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  882876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  535157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  320453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 177415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  97813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  53795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  55649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 354703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 325273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 314733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20795159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.919864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.597998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.644215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14962516     71.95%     71.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3082206     14.82%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1271266      6.11%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       583295      2.80%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       242258      1.16%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       167462      0.81%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       104968      0.50%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        76162      0.37%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       305026      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20795159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.338601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.772771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.153921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         143931     46.29%     46.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        61175     19.67%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        44582     14.34%     80.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        24129      7.76%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        15501      4.98%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         8840      2.84%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         5390      1.73%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3314      1.07%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2053      0.66%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1231      0.40%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          512      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          200      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           56      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.460865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.432002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           248098     79.78%     79.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10953      3.52%     83.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32121     10.33%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13847      4.45%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4239      1.36%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1148      0.37%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              327      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              113      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310959                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2394903680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9941760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327593856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2404845440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328822336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2171.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       297.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2180.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1102724436500                       # Total gap between requests
system.mem_ctrls.avgGap                      25816.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7148224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    959168000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       329792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    722814400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    705443264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327593856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6482330.028370725922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 869816548.649327874184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 299070.172495495179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 655480506.774657487869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 639727581.779622197151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 297076796.958035409451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       111691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15075611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11339872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11043383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5137849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3068334349                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 766545053694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    189273519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 600974101608                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 547627610450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27048508756652                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27471.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50846.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36730.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52996.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49588.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5264558.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72959568780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38778945645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        131145156660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13174878060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      87048390000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     497126503770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4813354560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       845046797475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.326325                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8400689771                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36822500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1057501288729                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          75517802220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40138682760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        136036285140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13544495820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      87048390000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     498565862070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3601263360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       854452781370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        774.856093                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5213609357                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36822500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1060688369143                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                378                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1484165847.368421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3208809586.933068                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          190    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10863451500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   820732967500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 281991511000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164387174                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164387174                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164387174                       # number of overall hits
system.cpu1.icache.overall_hits::total      164387174                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6221                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6221                       # number of overall misses
system.cpu1.icache.overall_misses::total         6221                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    507601000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    507601000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    507601000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    507601000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164393395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164393395                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164393395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164393395                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81594.759685                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81594.759685                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81594.759685                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81594.759685                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5723                       # number of writebacks
system.cpu1.icache.writebacks::total             5723                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          498                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          498                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          498                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5723                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5723                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5723                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5723                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    472612500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    472612500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    472612500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    472612500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82581.251092                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82581.251092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82581.251092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82581.251092                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5723                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164387174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164387174                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    507601000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    507601000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164393395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164393395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81594.759685                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81594.759685                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5723                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5723                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    472612500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    472612500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82581.251092                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82581.251092                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          165144721                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5755                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28695.868115                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        328792513                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       328792513                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151218640                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151218640                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151218640                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151218640                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32124828                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32124828                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32124828                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32124828                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2491674693945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2491674693945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2491674693945                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2491674693945                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    183343468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    183343468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    183343468                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    183343468                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175217                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175217                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175217                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175217                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77562.273452                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77562.273452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77562.273452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77562.273452                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    149474298                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       371699                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2137490                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5866                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.929823                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.364985                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13124599                       # number of writebacks
system.cpu1.dcache.writebacks::total         13124599                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18998325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18998325                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18998325                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18998325                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13126503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13126503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13126503                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13126503                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1231529458614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1231529458614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1231529458614                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1231529458614                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071595                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071595                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071595                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071595                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93820.072156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93820.072156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93820.072156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93820.072156                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13124598                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147625357                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147625357                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29805941                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29805941                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2330673043000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2330673043000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    177431298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    177431298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78194.915671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78194.915671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16903343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16903343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12902598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12902598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1216606981500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1216606981500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072719                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94291.628825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94291.628825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3593283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3593283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2318887                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2318887                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 161001650945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 161001650945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912170                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912170                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.392223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.392223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69430.572057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69430.572057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2094982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2094982                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14922477114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14922477114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66646.466644                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66646.466644                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2174525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2174525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7747                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7747                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    180895500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    180895500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2182272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2182272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003550                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003550                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23350.393701                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23350.393701                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6646                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6646                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    152895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    152895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003045                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23005.642492                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23005.642492                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2180884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2180884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1079                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1079                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     19398500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19398500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2181963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2181963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17978.220575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17978.220575                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1053                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1053                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18349500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18349500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000483                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17425.925926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17425.925926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          497                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            497                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1873                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1873                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    145655000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    145655000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2370                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2370                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.790295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.790295                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 77765.616658                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 77765.616658                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1873                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1873                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    143782000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    143782000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.790295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.790295                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 76765.616658                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 76765.616658                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993107                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          168729659                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13129870                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.850825                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993107                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        388549984                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       388549984                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1102724478500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30819850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10710984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25729302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        58647030                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19046186                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9297                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11524                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           493443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          493443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        413590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30406260                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          277                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1223601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53304851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39387865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93933486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52206976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273592832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       732544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1679765568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4006297920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82850212                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329931392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        114156049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.245002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435906                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86475145     75.75%     75.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27393342     24.00%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 287561      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          114156049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62616546375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26666225153                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611953693                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19706152956                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8621426                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
