;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	JMZ 10, #20
	ADD #0, 82
	CMP -26, <10
	SLT 262, 45
	JMN -1, @-30
	ADD #36, <104
	ADD 0, 90
	JMN -1, @-30
	MOV -26, <10
	CMP 30, 9
	SUB 1, -3
	SUB 1, -3
	ADD <10, @20
	SPL <124, 106
	DAT <36, #104
	SUB #36, <104
	CMP 30, 9
	SUB @124, 106
	SUB @127, 106
	SUB @127, 106
	ADD <10, @20
	JMN 30, 9
	JMN 30, 9
	JMN 30, 9
	SLT 101, 200
	SUB @10, @32
	SPL 0, <8
	ADD <10, @20
	SPL 0, <8
	JMZ 32, 9
	SPL 10, #20
	SPL 10, #20
	SPL <127, 106
	SPL <127, 106
	MOV -1, <-30
	MOV -4, <-20
	JMN 2, <8
	JMZ -7, @-20
	JMN 2, <8
	JMN 2, <8
	MOV -4, <-20
	MOV -1, <-30
	CMP 30, 9
	CMP -207, <-120
	CMP 30, 9
	CMP -207, <-120
