# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../svpwm.srcs/sources_1/new/vector_processor.vhd" \
"../../../../svpwm.srcs/sim_1/new/tb_vector_processor.vhd" \

# Do not sort compile order
nosort
