[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: gcd.def
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 88 components and 422 component-terminals.
[INFO ODB-0133]     Created 54 nets and 88 connections.
[INFO ODB-0134] Finished DEF file: gcd.def
[INFO PPL-0070] Pin clk placed at (4um, 4um).
[INFO PPL-0060] Restrict pins [*] to region (0.0u, 0.0u)-(100.13u, 100.13u) at routing layer metal10.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
No differences found.
