--------------------
Cycle 1:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [ADD R1, R0, R0]
	Entry 1: [ADDI R2, R0, #3]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 2:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [ADDI R2, R0, #3]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADD R1, R0, R0]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 3:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADDI R2, R0, #3]
	Entry 1:
Post-ALU2 Queue: [ADD R1, R0, R0]

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 4:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [ADDI R2, R0, #3]

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 5:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 6:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R1, R2, #68]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 7:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1: [LW R3, 340(R16)]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 8:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 9:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [SLL R16, R1, #2]

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 10:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 11:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1: [LW R5, 380(R16)]
	Entry 2: [MUL R5, R3, R4]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 12:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1: [MUL R5, R3, R4]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1:
Pre-MEM Queue: [LW R3, 340(R16)]
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 13:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue: [LW R4, 360(R16)]
Post-MEM Queue: [LW R3, 340(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 14:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue: [LW R5, 380(R16)]
Post-MEM Queue: [LW R4, 360(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 15:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue: [LW R5, 380(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 16:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 17:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 18:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [MUL R5, R3, R4]

Registers
R00:	0	0	3	-1	4	1	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 19:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 20:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R5, R0, #28]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 21:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BGTZ R5, #16]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 22:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [ADD R6, R3, R4]
	Entry 1: [SUB R5, R6, R5]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 23:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #324]
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADD R6, R3, R4]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 24:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1: [SW R5, 380(R16)]
	Entry 2: [ADDI R1, R1, #1]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [ADD R6, R3, R4]

Registers
R00:	0	0	3	-1	4	-4	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 25:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #264]
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1: [SW R5, 380(R16)]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADDI R1, R1, #1]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	0	3	-1	4	-4	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 26:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1:
Post-ALU2 Queue: [ADDI R1, R1, #1]

Registers
R00:	0	0	3	-1	4	-4	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 27:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [SUB R5, R6, R5]

Registers
R00:	0	1	3	-1	4	-4	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 28:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R1, R2, #68]
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 29:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1: [LW R3, 340(R16)]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 30:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue: [SW R5, 380(R16)]
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	1	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 31:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [SLL R16, R1, #2]

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 32:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 33:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1: [LW R5, 380(R16)]
	Entry 2: [MUL R5, R3, R4]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 34:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1: [MUL R5, R3, R4]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1:
Pre-MEM Queue: [LW R3, 340(R16)]
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 35:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue: [LW R4, 360(R16)]
Post-MEM Queue: [LW R3, 340(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-1	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 36:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue: [LW R5, 380(R16)]
Post-MEM Queue: [LW R4, 360(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 37:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue: [LW R5, 380(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	7	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 38:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	0	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 39:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	0	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 40:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [MUL R5, R3, R4]

Registers
R00:	0	1	3	-2	-4	0	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 41:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 42:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R5, R0, #28]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 43:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BGTZ R5, #16]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 44:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #324]
Pre-Issue Queue:
	Entry 0: [SLL R5, R5, #2]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 45:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1: [ADDI R1, R1, #1]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SLL R5, R5, #2]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 46:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #264]
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADDI R1, R1, #1]
	Entry 1:
Post-ALU2 Queue: [SLL R5, R5, #2]

Registers
R00:	0	1	3	-2	-4	8	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 47:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [ADDI R1, R1, #1]

Registers
R00:	0	1	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 48:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 49:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R1, R2, #68]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue: [SW R5, 380(R16)]
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	0	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 50:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1: [LW R3, 340(R16)]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 51:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SLL R16, R1, #2]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 52:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [SLL R16, R1, #2]

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	4	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 53:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1: [LW R4, 360(R16)]
	Entry 2: [LW R5, 380(R16)]
	Entry 3: [MUL R5, R3, R4]
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 54:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1: [LW R5, 380(R16)]
	Entry 2: [MUL R5, R3, R4]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R3, 340(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 55:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1: [MUL R5, R3, R4]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R4, 360(R16)]
	Entry 1:
Pre-MEM Queue: [LW R3, 340(R16)]
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 56:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [LW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue: [LW R4, 360(R16)]
Post-MEM Queue: [LW R3, 340(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-2	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 57:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue: [LW R5, 380(R16)]
Post-MEM Queue: [LW R4, 360(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	-4	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 58:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue: [LW R5, 380(R16)]
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	32	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 59:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-1	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 60:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [MUL R5, R3, R4]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-1	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 61:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [MUL R5, R3, R4]

Registers
R00:	0	2	3	-3	10	-1	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 62:

IF Unit:
	Waiting Instruction: [BEQ R5, R0, #28]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 63:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R5, R0, #28]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 64:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BGTZ R5, #16]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 65:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [ADD R6, R3, R4]
	Entry 1: [SUB R5, R6, R5]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 66:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #324]
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADD R6, R3, R4]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 67:

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1: [SW R5, 380(R16)]
	Entry 2: [ADDI R1, R1, #1]
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [ADD R6, R3, R4]

Registers
R00:	0	2	3	-3	10	-30	3	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 68:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [J #264]
Pre-Issue Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1: [SW R5, 380(R16)]
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [ADDI R1, R1, #1]
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	2	3	-3	10	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 69:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0: [SUB R5, R6, R5]
	Entry 1:
Post-ALU2 Queue: [ADDI R1, R1, #1]

Registers
R00:	0	2	3	-3	10	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 70:

IF Unit:
	Waiting Instruction: [BEQ R1, R2, #68]
	Executed Instruction:
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue: [SUB R5, R6, R5]

Registers
R00:	0	3	3	-3	10	-30	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 71:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BEQ R1, R2, #68]
Pre-Issue Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0:
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	3	3	-3	10	37	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
--------------------
Cycle 72:

IF Unit:
	Waiting Instruction:
	Executed Instruction: [BREAK]
Pre-Issue Queue:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre-ALU1 Queue:
	Entry 0: [SW R5, 380(R16)]
	Entry 1:
Pre-MEM Queue:
Post-MEM Queue:
Pre-ALU2 Queue:
	Entry 0:
	Entry 1:
Post-ALU2 Queue:

Registers
R00:	0	3	3	-3	10	37	7	0
R08:	0	0	0	0	0	0	0	0
R16:	8	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
340:	-1	-2	-3	1	2	4	-4	10
372:	7	9	7	32	-1	1	-1	0
404:	0	0	0	0	0	0	0	0
