#+startup:fold
# ------------------------------------------------------------------------------
# this section describes the hardware configuration
# of the Mu2e DAQ. at this point - just the beginning
# ------------------------------------------------------------------------------
* [[https://mu2e-docdb.fnal.gov/cgi-bin/sso/ShowDocument?docid=4097][mu2e-4097  :]] DTC user manual (primary source of information) 
* How to powercycle a DTC card w/o rebooting the whole computer              
#+begin_src                                                                  
mu2etrk@mu2edaq09:~/test_stand/pasha_018>ksu
Authenticated murat@FNAL.GOV
Account root: authorization for murat@FNAL.GOV successful
Changing uid to root (0)
root@mu2edaq09:/home/mu2etrk/test_stand/pasha_018>echo 1 > /sys/bus/pci/devices/0000:05:00.0/remove
root@mu2edaq09:/home/mu2etrk/test_stand/pasha_018>echo 1 > /sys/bus/pci/rescan
root@mu2edaq09:/home/mu2etrk/test_stand/pasha_018>lspci | grep Xilinx
04:00.0 Communication controller: Xilinx Corporation Device 7042
05:00.0 Communication controller: Xilinx Corporation Device 7042
root@mu2edaq09:/home/mu2etrk/test_stand/pasha_018>ls -al /dev/mu2e*
crw-rw-rw- 1 root root 244, 0 Aug 25 15:33 /dev/mu2e0
crw-rw-rw- 1 root root 244, 1 Aug 27 19:51 /dev/mu2e1
root@mu2edaq09:/home/mu2etrk/test_stand/pasha_018>exit
exit
#+end_src 
* DTCs       : two cards per node, seen as /dev/mu2e0 and /dev/mu2e0         
#+begin_src 
mu2etrk@mu2edaq09:~/test_stand/pasha_005>ll -al /dev/mu2e
crw-rw-rw- 1 root root 244, 0 Mar 16 18:29 /dev/mu2e0
crw-rw-rw- 1 root root 244, 1 Mar 16 18:29 /dev/mu2e1
#+end_src
                                                              
- the card number is controled by the env var DTCLIB_DTC
  - if undefined, DTCLIB_DTC = 0
  - export DTCLIB_DTC=1 # use the /dev/mu2e1
* DTC registers of relevance                                                 
** -----------------------------------------------------------------------------
**     0x9004 : FPGA firmware date  
**     0x9010 : FPGA temperature                                             
       T(C) = (ADC code)*503.975/4096 - 273.15
**     0x9014 : FPGA VCCINT voltage                                          
       V(V) = (ADC code)/4095*3. , nominal : 1V
**     0x9018 : FPGA VCCAUX voltage                                          
       V(V) = (ADC code)/4095*3. , nominal : 1V
**     0x901C : FPGA VCCBRAM voltage                                         
       V(V) = (ADC code)/4095*3. , nominal : 1V       
**     0x9100 : DTC status                                                   
  - 0x40808404 : successfull 'mu2e_util  -q 5 -N -D 200 -n 3 test2'
**     0x9118 : SERDES reset                                                 
|-----+------+---------+------------------------------|
| bit | Mode | default | description                  |
|-----+------+---------+------------------------------|
|   0 | rw   |       0 | reset SERDES link 0          |
|   1 | rw   |       0 | reset SERDES link 1          |
|   2 | rw   |       0 | reset SERDES link 2          |
|   3 | rw   |       0 | reset SERDES link 3          |
|   4 | rw   |       0 | reset SERDES link 4          |
|   5 | rw   |       0 | reset SERDES link 5          |
|   6 | rw   |       0 | reset CFO link               |
|   7 | rw   |       0 | reset EVB link               |
|   8 | rw   |       0 | reset SERDES link 0 PLL      |
|   9 | rw   |       0 | reset SERDES link 1 PLL      |
|  10 | rw   |       0 | reset SERDES link 2 PLL      |
|  11 | rw   |       0 | reset SERDES link 3 PLL      |
|  12 | rw   |       0 | reset SERDES link 4 PLL      |
|  13 | rw   |       0 | reset SERDES link 5 PLL      |
|  14 | rw   |       0 | reset SERDES CFO Link RX PLL |
|  15 | rw   |       0 | reset SERDES CFO Link TX PLL |
|  16 | rw   |       0 | reset SERDES RX link 0       |
|  17 | rw   |       0 | reset SERDES RX link 1       |
|  18 | rw   |       0 | reset SERDES RX link 2       |
|  19 | rw   |       0 | reset SERDES RX link 3       |
|  20 | rw   |       0 | reset SERDES RX link 4       |
|  21 | rw   |       0 | reset SERDES RX link 5       |
|  22 | rw   |       0 | reset SERDES RX CFO link     |
|  23 | rw   |       0 | reset SERDES RX EVB link     |
|  24 | rw   |       0 | reset SERDES TX link 0       |
|  25 | rw   |       0 | reset SERDES TX link 1       |
|  26 | rw   |       0 | reset SERDES TX link 2       |
|  27 | rw   |       0 | reset SERDES TX link 3       |
|  28 | rw   |       0 | reset SERDES TX link 4       |
|  29 | rw   |       0 | reset SERDES TX link 5       |
|  30 | rw   |       0 | reset SERDES TX CFO link     |
|  31 | ro   |       0 | reset SERDES EVB link        |
|-----+------+---------+------------------------------|
Setting a SERDES Reset bit high places the given link SERDES 
and data buffers into a reset state
**     0x9140 : SERDES lock status register                                  
|------+------+----------+-------------|
|  bit | Mode |  default | description |
|------+------+----------+-------------|
|    0 | ro   |        0 | ROC link 0  |
|    1 | ro   |        0 | ROC link 1  |
|    2 | ro   |        0 | ROC link 2  |
|    3 | ro   |        0 | ROC link 3  |
|    4 | ro   |        0 | ROC link 4  |
|    5 | ro   |        0 | ROC link 5  |
|    6 | ro   |        0 | CFO         |
|    7 | ro   |        0 | EVB         |
| 8-31 | ro   | 0x000000 | reserved    |
|------+------+----------+-------------|

- example: reading tracker DTC1 on mu2edaq09:
#+begin_quote 
mu2etrk@mu2edaq09:~/test_stand/pasha_015>my_cntl read 0x9140
0x00000011
sts=0
#+end_quote 
**     0x9150 : 
**     0x9158 : EVB configuration register                                   
|-------+------+---------+---------------------------------------|
|   bit | Mode | default | description                           |
|-------+------+---------+---------------------------------------|
| 00-06 | rw   |       0 | total number of destination EVB nodes |
|    07 | ro   |       0 | reserved                              |
| 08-14 | rw   |       0 | EVB start node                        |
|    15 | ro   |       0 | reserved                              |
| 16-22 | rw   |       0 | number of EVB input buffers           |
| 23-31 | ro   |       0 | reserved                              |
|-------+------+---------+---------------------------------------|
**     0x91a8 : CFO emulation heartbeat interval timer preset                
- time interval between two event window markers in units of 25ns            
#+begin_src  
echo "Enabling EWM with 25.6 us internal"
my_cntl write 0x91a8 0x400
echo "0x91a8 set to "`my_cntl read 0x91a8`
#+end_src 
** TODO 0x91c4 :                                                              
  - at which point the value is changing ? - see below
|-------+------+----------+---------------------------------------------|
|  Bits | Mode | Defaults | Description                                 |
|-------+------+----------+---------------------------------------------|
| 31-16 | RO   |   0x0000 | Reserved                                    |
|  15-8 | RW   |     0x00 | Heartbeat packet Event Mode byte 5 contents |
|   7-0 | RW   |     0x00 | Heartbeat packet Event Mode byte 4 contents |
|-------+------+----------+---------------------------------------------|
  after tests, the register contains 0x000001ff:   
#+begin_src                                                                  
mu2etrk@mu2edaq09:~/test_stand/pasha_015>my_cntl read 0x91c4
0x000001ff
sts=0
#+end_src

  however upon initialization (Monicas's file:../../otsdaq_mu2e_tracker/scripts/chantsDataTestVst.sh )
  the register has 0xffff in it:

#+begin_src
mu2etrk@mu2edaq09:~/test_stand/pasha_015>my_cntl write 0x91c4 0xffffffff
sts=0
mu2etrk@mu2edaq09:~/test_stand/pasha_015>my_cntl read 0x91c4
0x0000ffff
sts=0
#+end_src 

**     0x91c8 : DebugPacketType                                              
|-------+------+---------+-------------------|
|   bit | Mode | default | description       |
|-------+------+---------+-------------------|
|   0-3 | rw   |  0b0010 | debug packet type |
|  4-15 | ro   |       0 | reserved          |
|    16 | rw   |       0 | debug enable      |
| 17-31 | ro   |       0 | reserved          |
|-------+------+---------+-------------------|
  why disabling it affects the rest ? 
  enable/disable debug mode in readout requests 
  bit 16: 0:disable, 1:enable 
  for buffer_test : 0x00000000
**     0x9374 : input buffer error flag                                      
|-------+------+---------+---------------------------------|
|   bit | Mode | default | description                     |
|-------+------+---------+---------------------------------|
| 31-11 | ro   |       0 | reserved                        |
|    10 | ro   |       0 | Egress FIFO Programmable Full   |
|     9 | r0   |       0 | Ingress FIFO Programmable Full  |
|     8 | ro   |       0 | Event Byte Count Total Error    |
|   7-3 | ro   |       0 | reserved                        |
|     2 | ro   |       0 | Last Word Written Timeout Error |
|     1 | ro   |       0 | Fragment Count Error            |
|     0 | ro   |       0 | DDR Full Error                  |
|       |      |         |                                 |
|-------+------+---------+---------------------------------|

**     0x9500 : SERDES RX Character Not In Table Error Count Link 0          
       Counts the number of times the SERDES RX received an illegal 8b-10b character 
       since the last time the counter was reset. 
       The counter is reset by writing any value to it.
**     0x9520 : SERDES RX disparity error count  Link 0          
**     0x9630 : TX Data Request Packet Count Link 0
**     0x9634 : TX Data Request Packet Count Link 1
**     0x9638 : TX Data Request Packet Count Link 2
**     0x963c : TX Data Request Packet Count Link 3
**     0x9640 : TX Data Request Packet Count Link 4
**     0x9644 : TX Data Request Packet Count Link 5
**     0x9648 - 0x964c : reserved
**     0x9650 : TX Heartbeat Packet Count Link 0
**     0x9654 : TX Heartbeat Packet Count Link 1
**     0x9658 : TX Heartbeat Packet Count Link 2
**     0x965c : TX Heartbeat Packet Count Link 3
**     0x9660 : TX Heartbeat Packet Count Link 4
**     0x9664 : TX Heartbeat Packet Count Link 5
**     0x9668 - 0x966c : reserved
**     0x9670 : RX Data Header Packet Count Link 0
**     0x9674 : RX Data Header Packet Count Link 1
**     0x9678 : RX Data Header Packet Count Link 2
**     0x967c : RX Data Header Packet Count Link 3
**     0x9680 : RX Data Header Packet Count Link 4
**     0x9684 : RX Data Header Packet Count Link 5
**     0x9690 : RX Data Packet Count Link 0
**     0x9694 : RX Data Packet Count Link 1
**     0x9698 : RX Data Packet Count Link 2
**     0x969c : RX Data Packet Count Link 3
**     0x96a0 : RX Data Packet Count Link 4
**     0x96a4 : RX Data Packet Count Link 5
* ------------------------------------------------------------------------------
* back to [[file:frontends.org][frontends]]
* ------------------------------------------------------------------------------
