	component niosLab2 is
		port (
			clk_clk                   : in  std_logic                    := 'X';             -- clk
			leds_writeresponsevalid_n : out std_logic_vector(3 downto 0);                    -- writeresponsevalid_n
			motor_export              : out std_logic_vector(3 downto 0);                    -- export
			reset_reset_n             : in  std_logic                    := 'X';             -- reset_n
			switch_export             : in  std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component niosLab2;

	u0 : component niosLab2
		port map (
			clk_clk                   => CONNECTED_TO_clk_clk,                   --    clk.clk
			leds_writeresponsevalid_n => CONNECTED_TO_leds_writeresponsevalid_n, --   leds.writeresponsevalid_n
			motor_export              => CONNECTED_TO_motor_export,              --  motor.export
			reset_reset_n             => CONNECTED_TO_reset_reset_n,             --  reset.reset_n
			switch_export             => CONNECTED_TO_switch_export              -- switch.export
		);
