--append=yes
--recurse=yes

--langmap=vhdl:.vhd.vhdl
--regex-vhdl=/[ \t]*(attribute|ATTRIBUTE)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(entity|ENTITY)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(function|FUNCTION)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(package|PACKAGE)( body)?[ \t]+([0-9a-z_A-Z]+)/\3/
--regex-vhdl=/[ \t]*(procedure|PROCEDURE)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(process|PROCESS)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(type|TYPE)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(constant|CONSTANT)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(signal|SIGNAL)[ \t]+([0-9a-z_A-Z]+)/\2/
--regex-vhdl=/[ \t]*(variable|VARIABLE)[ \t]+([0-9a-z_A-Z]+)/\2/

--langdef=SystemVerilog 
--langmap=SystemVerilog:.sv.svh.svi 
--regex-SystemVerilog=/^\s*(\b(static|local|virtual|protected)\b)*\s*\bclass\b\s*(\b\w+\b)/\3/c,class/ 
--regex-SystemVerilog=/^\s*(\b(static|local|virtual|protected)\b)*\s*\btask\b\s*(\b(static|automatic)\b)?\s*(\w+::)?\s*(\b\w+\b)/\6/t,task/ 
--regex-SystemVerilog=/^\s*(\b(static|local|virtual|protected)\b)*\s*\bfunction\b\s*(\b(static|automatic)\b)?\s*\b\w+\b(\s*\[.+\])*\s*(\w+::)?\s*(\b\w+\b)/\7/f,function/ 

--regex-SystemVerilog=/^\s*\bmodule\b\s*(\b\w+\b)/\1/m,module/ 
--regex-SystemVerilog=/^\s*\bprogram\b\s*(\b\w+\b)/\1/p,program/ 
--regex-SystemVerilog=/^\s*\binterface\b\s*(\b\w+\b)/\1/i,interface/ 
--regex-SystemVerilog=/^\s*\btypedef\b\s+.*\s+(\b\w+\b)\s*;/\1/e,typedef/ 
--regex-SystemVerilog=/^\s*`define\b\s*(\b\w+\b)/\1/d,define/ 
--regex-SystemVerilog=/}\s*(\b\w+\b)\s*;/\1/e,typedef/ 

--regex-SystemVerilog=/^\s*(\b(static|local|private|rand)\b)*\s*(\b(shortint|int|longint)\b)\s*(\bunsigned\b)?(\s*\[.+\])*\s*(\b\w+\b)/\7/v,variable/ 
--regex-SystemVerilog=/^\s*(\b(static|local|private|rand)\b)*\s*(\b(byte|bit|logic|reg|integer|time)\b)(\s*\[.+\])*\s*(\b\w+\b)/\6/v,variable/ 
--regex-SystemVerilog=/^\s*(\b(static|local|private)\b)*\s*(\b(real|shortreal|chandle|string|event)\b)(\s*\[.+\])*\s*(\b\w+\b)/\6/v,variable/ 
--regex-SystemVerilog=/(\b(input|output|inout)\b)?\s*(\[.+\])*\s*(\b(wire|reg|logic)\b)\s*(\[.+\])*\s*(#(\(.+\)|\S+)\))?\s*(\b\w+\b)/\9/v,variable/ 
--regex-SystemVerilog=/(\b(parameter|localparam)\b).+(\b\w+\b)\s*=/\3/a,parameter/ 

--SystemVerilog-kinds=+ctfmpied
