|CPU
clk => clk.IN3
rst => rst.IN1


|CPU|ALU:alu
operandA[0] => result.IN0
operandA[0] => result.IN0
operandA[0] => result.IN0
operandA[1] => result.IN0
operandA[1] => result.IN0
operandA[1] => result.IN0
operandA[2] => result.IN0
operandA[2] => result.IN0
operandA[2] => result.IN0
operandA[3] => result.IN0
operandA[3] => result.IN0
operandA[3] => result.IN0
operandA[4] => result.IN0
operandA[4] => result.IN0
operandA[4] => result.IN0
operandA[5] => result.IN0
operandA[5] => result.IN0
operandA[5] => result.IN0
operandA[6] => result.IN0
operandA[6] => result.IN0
operandA[6] => result.IN0
operandA[7] => result.IN0
operandA[7] => result.IN0
operandA[7] => result.IN0
operandA[8] => result.IN0
operandA[8] => result.IN0
operandA[8] => result.IN0
operandA[9] => result.IN0
operandA[9] => result.IN0
operandA[9] => result.IN0
operandA[10] => result.IN0
operandA[10] => result.IN0
operandA[10] => result.IN0
operandA[11] => result.IN0
operandA[11] => result.IN0
operandA[11] => result.IN0
operandA[12] => result.IN0
operandA[12] => result.IN0
operandA[12] => result.IN0
operandA[13] => result.IN0
operandA[13] => result.IN0
operandA[13] => result.IN0
operandA[14] => result.IN0
operandA[14] => result.IN0
operandA[14] => result.IN0
operandA[15] => result.IN0
operandA[15] => result.IN0
operandA[15] => result.IN0
operandA[16] => result.IN0
operandA[16] => result.IN0
operandA[16] => result.IN0
operandA[17] => result.IN0
operandA[17] => result.IN0
operandA[17] => result.IN0
operandA[18] => result.IN0
operandA[18] => result.IN0
operandA[18] => result.IN0
operandA[19] => result.IN0
operandA[19] => result.IN0
operandA[19] => result.IN0
operandA[20] => result.IN0
operandA[20] => result.IN0
operandA[20] => result.IN0
operandA[21] => result.IN0
operandA[21] => result.IN0
operandA[21] => result.IN0
operandA[22] => result.IN0
operandA[22] => result.IN0
operandA[22] => result.IN0
operandA[23] => result.IN0
operandA[23] => result.IN0
operandA[23] => result.IN0
operandA[24] => result.IN0
operandA[24] => result.IN0
operandA[24] => result.IN0
operandA[25] => result.IN0
operandA[25] => result.IN0
operandA[25] => result.IN0
operandA[26] => result.IN0
operandA[26] => result.IN0
operandA[26] => result.IN0
operandA[27] => result.IN0
operandA[27] => result.IN0
operandA[27] => result.IN0
operandA[28] => result.IN0
operandA[28] => result.IN0
operandA[28] => result.IN0
operandA[29] => result.IN0
operandA[29] => result.IN0
operandA[29] => result.IN0
operandA[30] => result.IN0
operandA[30] => result.IN0
operandA[30] => result.IN0
operandA[31] => result.IN0
operandA[31] => result.IN0
operandA[31] => result.IN0
operandA[32] => result.IN0
operandA[32] => result.IN0
operandA[32] => result.IN0
operandA[33] => result.IN0
operandA[33] => result.IN0
operandA[33] => result.IN0
operandB[0] => result.IN1
operandB[0] => result.IN1
operandB[0] => result.IN1
operandB[1] => result.IN1
operandB[1] => result.IN1
operandB[1] => result.IN1
operandB[2] => result.IN1
operandB[2] => result.IN1
operandB[2] => result.IN1
operandB[3] => result.IN1
operandB[3] => result.IN1
operandB[3] => result.IN1
operandB[4] => result.IN1
operandB[4] => result.IN1
operandB[4] => result.IN1
operandB[5] => result.IN1
operandB[5] => result.IN1
operandB[5] => result.IN1
operandB[6] => result.IN1
operandB[6] => result.IN1
operandB[6] => result.IN1
operandB[7] => result.IN1
operandB[7] => result.IN1
operandB[7] => result.IN1
operandB[8] => result.IN1
operandB[8] => result.IN1
operandB[8] => result.IN1
operandB[9] => result.IN1
operandB[9] => result.IN1
operandB[9] => result.IN1
operandB[10] => result.IN1
operandB[10] => result.IN1
operandB[10] => result.IN1
operandB[11] => result.IN1
operandB[11] => result.IN1
operandB[11] => result.IN1
operandB[12] => result.IN1
operandB[12] => result.IN1
operandB[12] => result.IN1
operandB[13] => result.IN1
operandB[13] => result.IN1
operandB[13] => result.IN1
operandB[14] => result.IN1
operandB[14] => result.IN1
operandB[14] => result.IN1
operandB[15] => result.IN1
operandB[15] => result.IN1
operandB[15] => result.IN1
operandB[16] => result.IN1
operandB[16] => result.IN1
operandB[16] => result.IN1
operandB[17] => result.IN1
operandB[17] => result.IN1
operandB[17] => result.IN1
operandB[18] => result.IN1
operandB[18] => result.IN1
operandB[18] => result.IN1
operandB[19] => result.IN1
operandB[19] => result.IN1
operandB[19] => result.IN1
operandB[20] => result.IN1
operandB[20] => result.IN1
operandB[20] => result.IN1
operandB[21] => result.IN1
operandB[21] => result.IN1
operandB[21] => result.IN1
operandB[22] => result.IN1
operandB[22] => result.IN1
operandB[22] => result.IN1
operandB[23] => result.IN1
operandB[23] => result.IN1
operandB[23] => result.IN1
operandB[24] => result.IN1
operandB[24] => result.IN1
operandB[24] => result.IN1
operandB[25] => result.IN1
operandB[25] => result.IN1
operandB[25] => result.IN1
operandB[26] => result.IN1
operandB[26] => result.IN1
operandB[26] => result.IN1
operandB[27] => result.IN1
operandB[27] => result.IN1
operandB[27] => result.IN1
operandB[28] => result.IN1
operandB[28] => result.IN1
operandB[28] => result.IN1
operandB[29] => result.IN1
operandB[29] => result.IN1
operandB[29] => result.IN1
operandB[30] => result.IN1
operandB[30] => result.IN1
operandB[30] => result.IN1
operandB[31] => result.IN1
operandB[31] => result.IN1
operandB[31] => result.IN1
operandB[32] => result.IN1
operandB[32] => result.IN1
operandB[32] => result.IN1
operandB[33] => result.IN1
operandB[33] => result.IN1
operandB[33] => result.IN1
operation[0] => Mux0.IN19
operation[0] => Mux1.IN19
operation[0] => Mux2.IN19
operation[0] => Mux3.IN19
operation[0] => Mux4.IN19
operation[0] => Mux5.IN19
operation[0] => Mux6.IN19
operation[0] => Mux7.IN19
operation[0] => Mux8.IN19
operation[0] => Mux9.IN19
operation[0] => Mux10.IN19
operation[0] => Mux11.IN19
operation[0] => Mux12.IN19
operation[0] => Mux13.IN19
operation[0] => Mux14.IN19
operation[0] => Mux15.IN19
operation[0] => Mux16.IN19
operation[0] => Mux17.IN19
operation[0] => Mux18.IN19
operation[0] => Mux19.IN19
operation[0] => Mux20.IN19
operation[0] => Mux21.IN19
operation[0] => Mux22.IN19
operation[0] => Mux23.IN19
operation[0] => Mux24.IN19
operation[0] => Mux25.IN19
operation[0] => Mux26.IN19
operation[0] => Mux27.IN19
operation[0] => Mux28.IN19
operation[0] => Mux29.IN19
operation[0] => Mux30.IN19
operation[0] => Mux31.IN19
operation[0] => Mux32.IN19
operation[0] => Mux33.IN19
operation[1] => Mux0.IN18
operation[1] => Mux1.IN18
operation[1] => Mux2.IN18
operation[1] => Mux3.IN18
operation[1] => Mux4.IN18
operation[1] => Mux5.IN18
operation[1] => Mux6.IN18
operation[1] => Mux7.IN18
operation[1] => Mux8.IN18
operation[1] => Mux9.IN18
operation[1] => Mux10.IN18
operation[1] => Mux11.IN18
operation[1] => Mux12.IN18
operation[1] => Mux13.IN18
operation[1] => Mux14.IN18
operation[1] => Mux15.IN18
operation[1] => Mux16.IN18
operation[1] => Mux17.IN18
operation[1] => Mux18.IN18
operation[1] => Mux19.IN18
operation[1] => Mux20.IN18
operation[1] => Mux21.IN18
operation[1] => Mux22.IN18
operation[1] => Mux23.IN18
operation[1] => Mux24.IN18
operation[1] => Mux25.IN18
operation[1] => Mux26.IN18
operation[1] => Mux27.IN18
operation[1] => Mux28.IN18
operation[1] => Mux29.IN18
operation[1] => Mux30.IN18
operation[1] => Mux31.IN18
operation[1] => Mux32.IN18
operation[1] => Mux33.IN18
operation[2] => Mux0.IN17
operation[2] => Mux1.IN17
operation[2] => Mux2.IN17
operation[2] => Mux3.IN17
operation[2] => Mux4.IN17
operation[2] => Mux5.IN17
operation[2] => Mux6.IN17
operation[2] => Mux7.IN17
operation[2] => Mux8.IN17
operation[2] => Mux9.IN17
operation[2] => Mux10.IN17
operation[2] => Mux11.IN17
operation[2] => Mux12.IN17
operation[2] => Mux13.IN17
operation[2] => Mux14.IN17
operation[2] => Mux15.IN17
operation[2] => Mux16.IN17
operation[2] => Mux17.IN17
operation[2] => Mux18.IN17
operation[2] => Mux19.IN17
operation[2] => Mux20.IN17
operation[2] => Mux21.IN17
operation[2] => Mux22.IN17
operation[2] => Mux23.IN17
operation[2] => Mux24.IN17
operation[2] => Mux25.IN17
operation[2] => Mux26.IN17
operation[2] => Mux27.IN17
operation[2] => Mux28.IN17
operation[2] => Mux29.IN17
operation[2] => Mux30.IN17
operation[2] => Mux31.IN17
operation[2] => Mux32.IN17
operation[2] => Mux33.IN17
operation[3] => Mux0.IN16
operation[3] => Mux1.IN16
operation[3] => Mux2.IN16
operation[3] => Mux3.IN16
operation[3] => Mux4.IN16
operation[3] => Mux5.IN16
operation[3] => Mux6.IN16
operation[3] => Mux7.IN16
operation[3] => Mux8.IN16
operation[3] => Mux9.IN16
operation[3] => Mux10.IN16
operation[3] => Mux11.IN16
operation[3] => Mux12.IN16
operation[3] => Mux13.IN16
operation[3] => Mux14.IN16
operation[3] => Mux15.IN16
operation[3] => Mux16.IN16
operation[3] => Mux17.IN16
operation[3] => Mux18.IN16
operation[3] => Mux19.IN16
operation[3] => Mux20.IN16
operation[3] => Mux21.IN16
operation[3] => Mux22.IN16
operation[3] => Mux23.IN16
operation[3] => Mux24.IN16
operation[3] => Mux25.IN16
operation[3] => Mux26.IN16
operation[3] => Mux27.IN16
operation[3] => Mux28.IN16
operation[3] => Mux29.IN16
operation[3] => Mux30.IN16
operation[3] => Mux31.IN16
operation[3] => Mux32.IN16
operation[3] => Mux33.IN16
result[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RAM:ram
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => mem.CLK0
we => mem.we_a.DATAIN
we => dout[0]~reg0.ENA
we => dout[1]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[16]~reg0.ENA
we => dout[17]~reg0.ENA
we => dout[18]~reg0.ENA
we => dout[19]~reg0.ENA
we => dout[20]~reg0.ENA
we => dout[21]~reg0.ENA
we => dout[22]~reg0.ENA
we => dout[23]~reg0.ENA
we => dout[24]~reg0.ENA
we => dout[25]~reg0.ENA
we => dout[26]~reg0.ENA
we => dout[27]~reg0.ENA
we => dout[28]~reg0.ENA
we => dout[29]~reg0.ENA
we => dout[30]~reg0.ENA
we => dout[31]~reg0.ENA
we => dout[32]~reg0.ENA
we => dout[33]~reg0.ENA
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
din[21] => mem.data_a[21].DATAIN
din[21] => mem.DATAIN21
din[22] => mem.data_a[22].DATAIN
din[22] => mem.DATAIN22
din[23] => mem.data_a[23].DATAIN
din[23] => mem.DATAIN23
din[24] => mem.data_a[24].DATAIN
din[24] => mem.DATAIN24
din[25] => mem.data_a[25].DATAIN
din[25] => mem.DATAIN25
din[26] => mem.data_a[26].DATAIN
din[26] => mem.DATAIN26
din[27] => mem.data_a[27].DATAIN
din[27] => mem.DATAIN27
din[28] => mem.data_a[28].DATAIN
din[28] => mem.DATAIN28
din[29] => mem.data_a[29].DATAIN
din[29] => mem.DATAIN29
din[30] => mem.data_a[30].DATAIN
din[30] => mem.DATAIN30
din[31] => mem.data_a[31].DATAIN
din[31] => mem.DATAIN31
din[32] => mem.data_a[32].DATAIN
din[32] => mem.DATAIN32
din[33] => mem.data_a[33].DATAIN
din[33] => mem.DATAIN33
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9


|CPU|RAM:iRAM
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => dout[32]~reg0.CLK
clk => dout[33]~reg0.CLK
clk => mem.CLK0
we => mem.we_a.DATAIN
we => dout[0]~reg0.ENA
we => dout[1]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[16]~reg0.ENA
we => dout[17]~reg0.ENA
we => dout[18]~reg0.ENA
we => dout[19]~reg0.ENA
we => dout[20]~reg0.ENA
we => dout[21]~reg0.ENA
we => dout[22]~reg0.ENA
we => dout[23]~reg0.ENA
we => dout[24]~reg0.ENA
we => dout[25]~reg0.ENA
we => dout[26]~reg0.ENA
we => dout[27]~reg0.ENA
we => dout[28]~reg0.ENA
we => dout[29]~reg0.ENA
we => dout[30]~reg0.ENA
we => dout[31]~reg0.ENA
we => dout[32]~reg0.ENA
we => dout[33]~reg0.ENA
we => mem.WE
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
din[14] => mem.data_a[14].DATAIN
din[14] => mem.DATAIN14
din[15] => mem.data_a[15].DATAIN
din[15] => mem.DATAIN15
din[16] => mem.data_a[16].DATAIN
din[16] => mem.DATAIN16
din[17] => mem.data_a[17].DATAIN
din[17] => mem.DATAIN17
din[18] => mem.data_a[18].DATAIN
din[18] => mem.DATAIN18
din[19] => mem.data_a[19].DATAIN
din[19] => mem.DATAIN19
din[20] => mem.data_a[20].DATAIN
din[20] => mem.DATAIN20
din[21] => mem.data_a[21].DATAIN
din[21] => mem.DATAIN21
din[22] => mem.data_a[22].DATAIN
din[22] => mem.DATAIN22
din[23] => mem.data_a[23].DATAIN
din[23] => mem.DATAIN23
din[24] => mem.data_a[24].DATAIN
din[24] => mem.DATAIN24
din[25] => mem.data_a[25].DATAIN
din[25] => mem.DATAIN25
din[26] => mem.data_a[26].DATAIN
din[26] => mem.DATAIN26
din[27] => mem.data_a[27].DATAIN
din[27] => mem.DATAIN27
din[28] => mem.data_a[28].DATAIN
din[28] => mem.DATAIN28
din[29] => mem.data_a[29].DATAIN
din[29] => mem.DATAIN29
din[30] => mem.data_a[30].DATAIN
din[30] => mem.DATAIN30
din[31] => mem.data_a[31].DATAIN
din[31] => mem.DATAIN31
din[32] => mem.data_a[32].DATAIN
din[32] => mem.DATAIN32
din[33] => mem.data_a[33].DATAIN
din[33] => mem.DATAIN33
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= dout[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= dout[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9


|CPU|Ctrl:ctrl
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => op[3]~reg0.ENA
rst => op[2]~reg0.ENA
rst => op[1]~reg0.ENA
rst => op[0]~reg0.ENA
rst => din[33]~reg0.ENA
rst => din[32]~reg0.ENA
rst => din[31]~reg0.ENA
rst => din[30]~reg0.ENA
rst => din[29]~reg0.ENA
rst => din[28]~reg0.ENA
rst => din[27]~reg0.ENA
rst => din[26]~reg0.ENA
rst => din[25]~reg0.ENA
rst => din[24]~reg0.ENA
rst => din[23]~reg0.ENA
rst => din[22]~reg0.ENA
rst => din[21]~reg0.ENA
rst => din[20]~reg0.ENA
rst => din[19]~reg0.ENA
rst => din[18]~reg0.ENA
rst => din[17]~reg0.ENA
rst => din[16]~reg0.ENA
rst => din[15]~reg0.ENA
rst => din[14]~reg0.ENA
rst => din[13]~reg0.ENA
rst => din[12]~reg0.ENA
rst => din[11]~reg0.ENA
rst => din[10]~reg0.ENA
rst => din[9]~reg0.ENA
rst => din[3]~reg0.ENA
rst => din[8]~reg0.ENA
rst => din[7]~reg0.ENA
rst => din[6]~reg0.ENA
rst => din[2]~reg0.ENA
rst => din[1]~reg0.ENA
rst => din[0]~reg0.ENA
rst => din[5]~reg0.ENA
rst => din[4]~reg0.ENA
rst => b[0]~reg0.ENA
rst => b[1]~reg0.ENA
rst => b[2]~reg0.ENA
rst => b[3]~reg0.ENA
rst => b[4]~reg0.ENA
rst => b[5]~reg0.ENA
rst => b[6]~reg0.ENA
rst => b[7]~reg0.ENA
rst => b[8]~reg0.ENA
rst => b[9]~reg0.ENA
rst => b[10]~reg0.ENA
rst => b[11]~reg0.ENA
rst => b[12]~reg0.ENA
rst => b[13]~reg0.ENA
rst => b[14]~reg0.ENA
rst => b[15]~reg0.ENA
rst => b[16]~reg0.ENA
rst => b[17]~reg0.ENA
rst => b[18]~reg0.ENA
rst => b[19]~reg0.ENA
rst => b[20]~reg0.ENA
rst => b[21]~reg0.ENA
rst => b[22]~reg0.ENA
rst => b[23]~reg0.ENA
rst => b[24]~reg0.ENA
rst => b[25]~reg0.ENA
rst => b[26]~reg0.ENA
rst => b[27]~reg0.ENA
rst => b[28]~reg0.ENA
rst => b[29]~reg0.ENA
rst => b[30]~reg0.ENA
rst => b[31]~reg0.ENA
rst => b[32]~reg0.ENA
rst => b[33]~reg0.ENA
rst => a[0]~reg0.ENA
rst => a[1]~reg0.ENA
rst => a[2]~reg0.ENA
rst => a[3]~reg0.ENA
rst => a[4]~reg0.ENA
rst => a[5]~reg0.ENA
rst => a[6]~reg0.ENA
rst => a[7]~reg0.ENA
rst => a[8]~reg0.ENA
rst => a[9]~reg0.ENA
rst => a[10]~reg0.ENA
rst => a[11]~reg0.ENA
rst => a[12]~reg0.ENA
rst => a[13]~reg0.ENA
rst => a[14]~reg0.ENA
rst => a[15]~reg0.ENA
rst => a[16]~reg0.ENA
rst => a[17]~reg0.ENA
rst => a[18]~reg0.ENA
rst => a[19]~reg0.ENA
rst => a[20]~reg0.ENA
rst => a[21]~reg0.ENA
rst => a[22]~reg0.ENA
rst => a[23]~reg0.ENA
rst => a[24]~reg0.ENA
rst => a[25]~reg0.ENA
rst => a[26]~reg0.ENA
rst => a[27]~reg0.ENA
rst => a[28]~reg0.ENA
rst => a[29]~reg0.ENA
rst => a[30]~reg0.ENA
rst => a[31]~reg0.ENA
rst => a[32]~reg0.ENA
rst => a[33]~reg0.ENA
rst => operanda[0].ENA
rst => operanda[1].ENA
rst => operanda[2].ENA
rst => operanda[3].ENA
rst => operanda[4].ENA
rst => operanda[5].ENA
rst => operanda[6].ENA
rst => operanda[7].ENA
rst => operanda[8].ENA
rst => operanda[9].ENA
rst => operanda[10].ENA
rst => operanda[11].ENA
rst => operanda[12].ENA
rst => operanda[13].ENA
rst => operanda[14].ENA
rst => operanda[15].ENA
rst => operanda[16].ENA
rst => operanda[17].ENA
rst => operanda[18].ENA
rst => operanda[19].ENA
rst => operanda[20].ENA
rst => operanda[21].ENA
rst => operanda[22].ENA
rst => operanda[23].ENA
rst => operanda[24].ENA
rst => operanda[25].ENA
rst => operanda[26].ENA
rst => operanda[27].ENA
rst => operanda[28].ENA
rst => operanda[29].ENA
rst => operanda[30].ENA
rst => operanda[31].ENA
rst => operanda[32].ENA
rst => operanda[33].ENA
rst => addr[0]~reg0.ENA
rst => addr[1]~reg0.ENA
rst => addr[2]~reg0.ENA
rst => addr[3]~reg0.ENA
rst => addr[4]~reg0.ENA
rst => addr[5]~reg0.ENA
rst => addr[6]~reg0.ENA
rst => addr[7]~reg0.ENA
rst => addr[8]~reg0.ENA
rst => addr[9]~reg0.ENA
rst => addr2w[0].ENA
rst => addr2w[1].ENA
rst => addr2w[2].ENA
rst => addr2w[3].ENA
rst => addr2w[4].ENA
rst => addr2w[5].ENA
rst => addr2w[6].ENA
rst => addr2w[7].ENA
rst => addr2w[8].ENA
rst => addr2w[9].ENA
rst => addrb[0].ENA
rst => addrb[1].ENA
rst => addrb[2].ENA
rst => addrb[3].ENA
rst => addrb[4].ENA
rst => addrb[5].ENA
rst => addrb[6].ENA
rst => addrb[7].ENA
rst => addrb[8].ENA
rst => addrb[9].ENA
rst => alu_op[0].ENA
rst => alu_op[1].ENA
rst => alu_op[2].ENA
rst => alu_op[3].ENA
rst => addrI[0]~reg0.ENA
rst => addrI[1]~reg0.ENA
rst => addrI[2]~reg0.ENA
rst => addrI[3]~reg0.ENA
rst => addrI[4]~reg0.ENA
rst => addrI[5]~reg0.ENA
rst => addrI[6]~reg0.ENA
rst => addrI[7]~reg0.ENA
rst => addrI[8]~reg0.ENA
rst => addrI[9]~reg0.ENA
rst => we~reg0.ENA
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[32] <= a[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[33] <= a[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[32] <= b[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[33] <= b[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[0] => din.DATAB
res[1] => din.DATAB
res[2] => din.DATAB
res[3] => din.DATAB
res[4] => din.DATAB
res[5] => din.DATAB
res[6] => din.DATAB
res[7] => din.DATAB
res[8] => din.DATAB
res[9] => din.DATAB
res[10] => din.DATAB
res[11] => din.DATAB
res[12] => din.DATAB
res[13] => din.DATAB
res[14] => din.DATAB
res[15] => din.DATAB
res[16] => din.DATAB
res[17] => din.DATAB
res[18] => din.DATAB
res[19] => din.DATAB
res[20] => din.DATAB
res[21] => din.DATAB
res[22] => din.DATAB
res[23] => din.DATAB
res[24] => din.DATAB
res[25] => din.DATAB
res[26] => din.DATAB
res[27] => din.DATAB
res[28] => din.DATAB
res[29] => din.DATAB
res[30] => din.DATAB
res[31] => din.DATAB
res[32] => din.DATAB
res[33] => din.DATAB
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => din[0]~reg0.CLK
clk => din[1]~reg0.CLK
clk => din[2]~reg0.CLK
clk => din[3]~reg0.CLK
clk => din[4]~reg0.CLK
clk => din[5]~reg0.CLK
clk => din[6]~reg0.CLK
clk => din[7]~reg0.CLK
clk => din[8]~reg0.CLK
clk => din[9]~reg0.CLK
clk => din[10]~reg0.CLK
clk => din[11]~reg0.CLK
clk => din[12]~reg0.CLK
clk => din[13]~reg0.CLK
clk => din[14]~reg0.CLK
clk => din[15]~reg0.CLK
clk => din[16]~reg0.CLK
clk => din[17]~reg0.CLK
clk => din[18]~reg0.CLK
clk => din[19]~reg0.CLK
clk => din[20]~reg0.CLK
clk => din[21]~reg0.CLK
clk => din[22]~reg0.CLK
clk => din[23]~reg0.CLK
clk => din[24]~reg0.CLK
clk => din[25]~reg0.CLK
clk => din[26]~reg0.CLK
clk => din[27]~reg0.CLK
clk => din[28]~reg0.CLK
clk => din[29]~reg0.CLK
clk => din[30]~reg0.CLK
clk => din[31]~reg0.CLK
clk => din[32]~reg0.CLK
clk => din[33]~reg0.CLK
clk => op[0]~reg0.CLK
clk => op[1]~reg0.CLK
clk => op[2]~reg0.CLK
clk => op[3]~reg0.CLK
clk => b[0]~reg0.CLK
clk => b[1]~reg0.CLK
clk => b[2]~reg0.CLK
clk => b[3]~reg0.CLK
clk => b[4]~reg0.CLK
clk => b[5]~reg0.CLK
clk => b[6]~reg0.CLK
clk => b[7]~reg0.CLK
clk => b[8]~reg0.CLK
clk => b[9]~reg0.CLK
clk => b[10]~reg0.CLK
clk => b[11]~reg0.CLK
clk => b[12]~reg0.CLK
clk => b[13]~reg0.CLK
clk => b[14]~reg0.CLK
clk => b[15]~reg0.CLK
clk => b[16]~reg0.CLK
clk => b[17]~reg0.CLK
clk => b[18]~reg0.CLK
clk => b[19]~reg0.CLK
clk => b[20]~reg0.CLK
clk => b[21]~reg0.CLK
clk => b[22]~reg0.CLK
clk => b[23]~reg0.CLK
clk => b[24]~reg0.CLK
clk => b[25]~reg0.CLK
clk => b[26]~reg0.CLK
clk => b[27]~reg0.CLK
clk => b[28]~reg0.CLK
clk => b[29]~reg0.CLK
clk => b[30]~reg0.CLK
clk => b[31]~reg0.CLK
clk => b[32]~reg0.CLK
clk => b[33]~reg0.CLK
clk => a[0]~reg0.CLK
clk => a[1]~reg0.CLK
clk => a[2]~reg0.CLK
clk => a[3]~reg0.CLK
clk => a[4]~reg0.CLK
clk => a[5]~reg0.CLK
clk => a[6]~reg0.CLK
clk => a[7]~reg0.CLK
clk => a[8]~reg0.CLK
clk => a[9]~reg0.CLK
clk => a[10]~reg0.CLK
clk => a[11]~reg0.CLK
clk => a[12]~reg0.CLK
clk => a[13]~reg0.CLK
clk => a[14]~reg0.CLK
clk => a[15]~reg0.CLK
clk => a[16]~reg0.CLK
clk => a[17]~reg0.CLK
clk => a[18]~reg0.CLK
clk => a[19]~reg0.CLK
clk => a[20]~reg0.CLK
clk => a[21]~reg0.CLK
clk => a[22]~reg0.CLK
clk => a[23]~reg0.CLK
clk => a[24]~reg0.CLK
clk => a[25]~reg0.CLK
clk => a[26]~reg0.CLK
clk => a[27]~reg0.CLK
clk => a[28]~reg0.CLK
clk => a[29]~reg0.CLK
clk => a[30]~reg0.CLK
clk => a[31]~reg0.CLK
clk => a[32]~reg0.CLK
clk => a[33]~reg0.CLK
clk => operanda[0].CLK
clk => operanda[1].CLK
clk => operanda[2].CLK
clk => operanda[3].CLK
clk => operanda[4].CLK
clk => operanda[5].CLK
clk => operanda[6].CLK
clk => operanda[7].CLK
clk => operanda[8].CLK
clk => operanda[9].CLK
clk => operanda[10].CLK
clk => operanda[11].CLK
clk => operanda[12].CLK
clk => operanda[13].CLK
clk => operanda[14].CLK
clk => operanda[15].CLK
clk => operanda[16].CLK
clk => operanda[17].CLK
clk => operanda[18].CLK
clk => operanda[19].CLK
clk => operanda[20].CLK
clk => operanda[21].CLK
clk => operanda[22].CLK
clk => operanda[23].CLK
clk => operanda[24].CLK
clk => operanda[25].CLK
clk => operanda[26].CLK
clk => operanda[27].CLK
clk => operanda[28].CLK
clk => operanda[29].CLK
clk => operanda[30].CLK
clk => operanda[31].CLK
clk => operanda[32].CLK
clk => operanda[33].CLK
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr2w[0].CLK
clk => addr2w[1].CLK
clk => addr2w[2].CLK
clk => addr2w[3].CLK
clk => addr2w[4].CLK
clk => addr2w[5].CLK
clk => addr2w[6].CLK
clk => addr2w[7].CLK
clk => addr2w[8].CLK
clk => addr2w[9].CLK
clk => addrb[0].CLK
clk => addrb[1].CLK
clk => addrb[2].CLK
clk => addrb[3].CLK
clk => addrb[4].CLK
clk => addrb[5].CLK
clk => addrb[6].CLK
clk => addrb[7].CLK
clk => addrb[8].CLK
clk => addrb[9].CLK
clk => alu_op[0].CLK
clk => alu_op[1].CLK
clk => alu_op[2].CLK
clk => alu_op[3].CLK
clk => addrI[0]~reg0.CLK
clk => addrI[1]~reg0.CLK
clk => addrI[2]~reg0.CLK
clk => addrI[3]~reg0.CLK
clk => addrI[4]~reg0.CLK
clk => addrI[5]~reg0.CLK
clk => addrI[6]~reg0.CLK
clk => addrI[7]~reg0.CLK
clk => addrI[8]~reg0.CLK
clk => addrI[9]~reg0.CLK
clk => we~reg0.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => nextState~4.DATAIN
clk => state~1.DATAIN
din[0] <= din[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[1] <= din[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[2] <= din[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[3] <= din[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[4] <= din[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[5] <= din[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[6] <= din[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[7] <= din[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[8] <= din[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[9] <= din[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[10] <= din[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[11] <= din[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[12] <= din[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[13] <= din[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[14] <= din[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[15] <= din[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[16] <= din[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[17] <= din[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[18] <= din[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[19] <= din[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[20] <= din[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[21] <= din[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[22] <= din[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[23] <= din[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[24] <= din[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[25] <= din[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[26] <= din[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[27] <= din[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[28] <= din[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[29] <= din[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[30] <= din[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[31] <= din[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[32] <= din[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[33] <= din[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] => operanda.DATAA
dout[0] => b.DATAB
dout[1] => operanda.DATAA
dout[1] => b.DATAB
dout[2] => operanda.DATAA
dout[2] => b.DATAB
dout[3] => operanda.DATAA
dout[3] => b.DATAB
dout[4] => operanda.DATAA
dout[4] => b.DATAB
dout[5] => operanda.DATAA
dout[5] => b.DATAB
dout[6] => operanda.DATAA
dout[6] => b.DATAB
dout[7] => operanda.DATAA
dout[7] => b.DATAB
dout[8] => operanda.DATAA
dout[8] => b.DATAB
dout[9] => operanda.DATAA
dout[9] => b.DATAB
dout[10] => operanda.DATAA
dout[10] => b.DATAB
dout[11] => operanda.DATAA
dout[11] => b.DATAB
dout[12] => operanda.DATAA
dout[12] => b.DATAB
dout[13] => operanda.DATAA
dout[13] => b.DATAB
dout[14] => operanda.DATAA
dout[14] => b.DATAB
dout[15] => operanda.DATAA
dout[15] => b.DATAB
dout[16] => operanda.DATAA
dout[16] => b.DATAB
dout[17] => operanda.DATAA
dout[17] => b.DATAB
dout[18] => operanda.DATAA
dout[18] => b.DATAB
dout[19] => operanda.DATAA
dout[19] => b.DATAB
dout[20] => operanda.DATAA
dout[20] => b.DATAB
dout[21] => operanda.DATAA
dout[21] => b.DATAB
dout[22] => operanda.DATAA
dout[22] => b.DATAB
dout[23] => operanda.DATAA
dout[23] => b.DATAB
dout[24] => operanda.DATAA
dout[24] => b.DATAB
dout[25] => operanda.DATAA
dout[25] => b.DATAB
dout[26] => operanda.DATAA
dout[26] => b.DATAB
dout[27] => operanda.DATAA
dout[27] => b.DATAB
dout[28] => operanda.DATAA
dout[28] => b.DATAB
dout[29] => operanda.DATAA
dout[29] => b.DATAB
dout[30] => operanda.DATAA
dout[30] => b.DATAB
dout[31] => operanda.DATAA
dout[31] => b.DATAB
dout[32] => operanda.DATAA
dout[32] => b.DATAB
dout[33] => operanda.DATAA
dout[33] => b.DATAB
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
doutI[0] => addr2w.DATAB
doutI[1] => addr2w.DATAB
doutI[2] => addr2w.DATAB
doutI[3] => addr2w.DATAB
doutI[4] => addr2w.DATAB
doutI[5] => addr2w.DATAB
doutI[6] => addr2w.DATAB
doutI[7] => addr2w.DATAB
doutI[8] => addr2w.DATAB
doutI[9] => addr2w.DATAB
doutI[10] => addrb.DATAB
doutI[11] => addrb.DATAB
doutI[12] => addrb.DATAB
doutI[13] => addrb.DATAB
doutI[14] => addrb.DATAB
doutI[15] => addrb.DATAB
doutI[16] => addrb.DATAB
doutI[17] => addrb.DATAB
doutI[18] => addrb.DATAB
doutI[19] => addrb.DATAB
doutI[20] => Selector25.IN3
doutI[21] => Selector24.IN3
doutI[22] => Selector23.IN3
doutI[23] => Selector22.IN3
doutI[24] => Selector21.IN3
doutI[25] => Selector20.IN3
doutI[26] => Selector19.IN3
doutI[27] => Selector18.IN3
doutI[28] => Selector17.IN3
doutI[29] => Selector16.IN3
doutI[30] => alu_op.DATAB
doutI[31] => alu_op.DATAB
doutI[32] => alu_op.DATAB
doutI[33] => alu_op.DATAB
addrI[0] <= addrI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[1] <= addrI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[2] <= addrI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[3] <= addrI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[4] <= addrI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[5] <= addrI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[6] <= addrI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[7] <= addrI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[8] <= addrI[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrI[9] <= addrI[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


