from migen import *
from migen.genlib.io import DifferentialOutput, DifferentialInput, DDROutput
from artiq.gateware.rtio.phy import ttl_serdes_7series, ttl_serdes_generic
from artiq.gateware.rtio import rtlink


class SamplerPads(Module):
    def __init__(self, platform, eem):
        self.sck_en = Signal()
        self.cnv = Signal()
        self.clkout = Signal()

        spip = platform.request("{}_adc_spi_p".format(eem))
        spin = platform.request("{}_adc_spi_n".format(eem))
        cnv = platform.request("{}_cnv".format(eem))
        sdr = platform.request("{}_sdr".format(eem))
        dp = platform.request("{}_adc_data_p".format(eem))
        dn = platform.request("{}_adc_data_n".format(eem))

        clkout_se = Signal()
        clkout_inv = Signal()
        sck = Signal()

        self.specials += [
                DifferentialOutput(self.cnv, cnv.p, cnv.n),
                DifferentialOutput(1, sdr.p, sdr.n),
                DDROutput(self.sck_en, 0, sck, ClockSignal("rio_phy")),
                DifferentialOutput(sck, spip.clk, spin.clk),
                DifferentialInput(dp.clkout, dn.clkout, clkout_se),
                # FIXME (hardware): CLKOUT is inverted
                # (Sampler v2.0, v2.1) out on rising, in on falling
                Instance("BUFR", i_I=clkout_se, o_O=clkout_inv)
        ]
        self.comb += self.clkout.eq(~clkout_inv)

        # define clock here before the input delays below
        self.clkout_p = dp.clkout  # available for false paths
        platform.add_platform_command(
                "create_clock -name {clk} -period 8 [get_nets {clk}]",
                clk=dp.clkout)
        # platform.add_period_constraint(sampler_pads.clkout_p, 8.)
        for i in "abcd":
            sdo = Signal()
            setattr(self, "sdo{}".format(i), sdo)
            if i != "a":
                # FIXME (hardware): sdob, sdoc, sdod are inverted
                # (Sampler v2.0, v2.1)
                sdo, sdo_inv = Signal(), sdo
                self.comb += sdo_inv.eq(~sdo)
            sdop = getattr(dp, "sdo{}".format(i))
            sdon = getattr(dn, "sdo{}".format(i))
            self.specials += [
                DifferentialInput(sdop, sdon, sdo),
            ]
            # -0+1.5 hold (t_HSDO_SDR), -0.5+0.5 skew
            platform.add_platform_command(
                "set_input_delay -clock {clk} -max 2 [get_ports {port}]\n"
                "set_input_delay -clock {clk} -min -0.5 [get_ports {port}]",
                clk=dp.clkout, port=sdop)


class OutIoUpdate_8X(Module):
    def __init__(self, pad, invert=False):
        serdes = ttl_serdes_7series._OSERDESE2_8X(invert=invert)
        self.submodules += serdes

        self.passthrough = Signal()
        self.data = Signal()
        self.fine_ts = Signal(3)

        self.rtlink = rtlink.Interface(
            rtlink.OInterface(1, fine_ts_width=3))
        self.probes = [serdes.o[-1]]
        override_en = Signal()
        override_o = Signal()
        self.overrides = [override_en, override_o]

        # # #

        self.specials += Instance("IOBUFDS",
                                  i_I=serdes.ser_out,
                                  i_T=serdes.t_out,
                                  io_IO=pad.p,
                                  io_IOB=pad.n)

        # Just strobe always in non-passthrough mode, as self.data is supposed
        # to be always valid.
        self.submodules += ttl_serdes_generic._SerdesDriver(
            serdes.o,
            Mux(self.passthrough, self.rtlink.o.stb, 1),
            Mux(self.passthrough, self.rtlink.o.data, self.data),
            Mux(self.passthrough, self.rtlink.o.fine_ts, self.fine_ts),
            override_en, override_o)

        self.comb += self.rtlink.o.busy.eq(~self.passthrough)


class UrukulPads(Module):
    def __init__(self, platform, *eems):
        spip, spin = [[
                platform.request("{}_qspi_{}".format(eem, pol), 0)
                for eem in eems] for pol in "pn"]

        self.cs_n = Signal()
        self.clk = Signal()
        self.io_update = Signal()
        self.passthrough = Signal()
        self.dds_reset_sync_in = Signal(reset=0)  # sync_in phy (one for all)

        # # #

        self.io_update_phys = []
        for eem in eems:
            phy = OutIoUpdate_8X(platform.request("{}_io_update".format(eem), 0))
            self.io_update_phys.append(phy)
            setattr(self.submodules, "{}_io_update_phy".format(eem), phy)
            self.comb += [
                phy.data.eq(self.io_update),
                phy.passthrough.eq(self.passthrough),
            ]

            sync_in_pads = platform.request("{}_dds_reset_sync_in".format(eem))
            sync_in_r = Signal()
            self.sync.rio_phy += sync_in_r.eq(self.dds_reset_sync_in)
            sync_in_o = Signal()
            self.specials += Instance("ODDR",
                p_DDR_CLK_EDGE="SAME_EDGE",
                i_C=ClockSignal("rio_phy"), i_CE=1, i_S=0, i_R=0,
                i_D1=sync_in_r, i_D2=sync_in_r, o_Q=sync_in_o)
            self.specials += DifferentialOutput(sync_in_o, sync_in_pads.p, sync_in_pads.n)

        self.specials += [(
                DifferentialOutput(~self.cs_n, spip[i].cs, spin[i].cs),
                DifferentialOutput(self.clk, spip[i].clk, spin[i].clk))
                for i in range(len(eems))]
        for i in range(4 * len(eems)):
            mosi = Signal()
            setattr(self, "mosi{}".format(i), mosi)
            self.specials += [
                DifferentialOutput(mosi,
                    getattr(spip[i // 4], "mosi{}".format(i % 4)),
                    getattr(spin[i // 4], "mosi{}".format(i % 4)))
            ]
