/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : S-2021.06-SP4
// Date      : Wed Dec 11 08:29:19 2024
/////////////////////////////////////////////////////////////


module ASCON_round ( clock, reset, data_in_s0, data_in_s1, data_in_s2, 
        data_in_s3, data_in_s4, round_const, rand, data_out_s0, data_out_s1, 
        data_out_s2, data_out_s3, data_out_s4 );
  input [127:0] data_in_s0;
  input [127:0] data_in_s1;
  input [127:0] data_in_s2;
  input [127:0] data_in_s3;
  input [127:0] data_in_s4;
  input [3:0] round_const;
  input [639:0] rand;
  output [127:0] data_out_s0;
  output [127:0] data_out_s1;
  output [127:0] data_out_s2;
  output [127:0] data_out_s3;
  output [127:0] data_out_s4;
  input clock, reset;
  wire   round_constant_s2_0__7_, round_constant_s2_0__6_,
         round_constant_s2_0__5_, round_constant_s2_0__4_,
         round_constant_s2_0__3_, round_constant_s2_0__2_,
         round_constant_s2_0__1_, round_constant_s2_0__0_, n1, n2, n3, n4, n5,
         n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48,
         n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62,
         n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76,
         n77, n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90,
         n91, n92, n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103,
         n104, n105, n106, n107, n108, n109, n110, n111, n112, n113, n114,
         n115, n116, n117, n118, n119, n120, n121, n122, n123, n124, n125,
         n126, n127, n128, n129, n130, n131, n132, n133, n134, n135, n136,
         n137, n138, n139, n140, n141, n142, n143, n144, n145, n146, n147,
         n148, n149, n150, n151, n152, n153, n154, n155, n156, n157, n158,
         n159, n160, n161, n162, n163, n164, n165, n166, n167, n168, n169,
         n170, n171, n172, n173, n174, n175, n176, n177, n178, n179, n180,
         n181, n182, n183, n184, n185, n186, n187, n188, n189, n190, n191,
         n192, n193, n194, n195, n196, n197, n198, n199, n200, n201, n202,
         n203, n204, n205, n206, n207, n208, n209, n210, n211, n212, n213,
         n214, n215, n216, n217, n218, n219, n220, n221, n222, n223, n224,
         n225, n226, n227, n228, n229, n230, n231, n232, n233, n234, n235,
         n236, n237, n238, n239, n240, n241, n242, n243, n244, n245, n246,
         n247, n248, n249, n250, n251, n252, n253, n254, n255, n256, n257,
         n258, n259, n260, n261, n262, n263, n264, n265, n266, n267, n268,
         n269, n270, n271, n272, n273, n274, n275, n276, n277, n278, n279,
         n280, n281, n282, n283, n284, n285, n286, n287, n288, n289, n290,
         n291, n292, n293, n294, n295, n296, n297, n298, n299, n300, n301,
         n302, n303, n304, n305, n306, n307, n308, n309, n310, n311, n312,
         n313, n314, n315, n316, n317, n318, n319, n320, n321, n322, n323,
         n324, n325, n326, n327, n328, n329, n330, n331, n332, n333, n334,
         n335, n336, n337, n338, n339, n340, n341, n342, n343, n344, n345,
         n346, n347, n348, n349, n350, n351, n352, n353, n354, n355, n356,
         n357, n358, n359, n360, n361, n362, n363, n364, n365, n366, n367,
         n368, n369, n370, n371, n372, n373, n374, n375, n376, n377, n378,
         n379, n380, n381, n382, n383, n384, n385, n386, n387, n388, n389,
         n390, n391, n392, n393, n394, n395, n396, n397, n398, n399, n400,
         n401, n402, n403, n404, n405, n406, n407, n408, n409, n410, n411,
         n412, n413, n414, n415, n416, n417, n418, n419, n420, n421, n422,
         n423, n424, n425, n426, n427, n428, n429, n430, n431, n432, n433,
         n434, n435, n436, n437, n438, n439, n440, n441, n442, n443, n444,
         n445, n446, n447, n448, n449, n450, n451, n452, n453, n454, n455,
         n456, n457, n458, n459, n460, n461, n462, n463, n464, n465, n466,
         n467, n468, n469, n470, n471, n472, n473, n474, n475, n476, n477,
         n478, n479, n480, n481, n482, n483, n484, n485, n486, n487, n488,
         n489, n490, n491, n492, n493, n494, n495, n496, n497, n498, n499,
         n500, n501, n502, n503, n504, n505, n506, n507, n508, n509, n510,
         n511, n512, n513, n514, n515, n516, n517, n518, n519, n520, n521,
         n522, n523, n524, n525, n526, n527, n528, n529, n530, n531, n532,
         n533, n534, n535, n536, n537, n538, n539, n540, n541, n542, n543,
         n544, n545, n546, n547, n548, n549, n550, n551, n552, n553, n554,
         n555, n556, n557, n558, n559, n560, n561, n562, n563, n564, n565,
         n566, n567, n568, n569, n570, n571, n572, n573, n574, n575, n576,
         n577, n578, n579, n580, n581, n582, n583, n584, n585, n586, n587,
         n588, n589, n590, n591, n592, n593, n594, n595, n596, n597, n598,
         n599, n600, n601, n602, n603, n604, n605, n606, n607, n608, n609,
         n610, n611, n612, n613, n614, n615, n616, n617, n618, n619, n620,
         n621, n622, n623, n624, n625, n626, n627, n628, n629, n630, n631,
         n632, n633, n634, n635, n636, n637, n638, n639, n640,
         generated_sbox_0_reg_io_z_0_s0_2, generated_sbox_0_reg_io_z_0_s1_2,
         generated_sbox_0_reg_0_s0_1, generated_sbox_0_reg_0_s1_1,
         generated_sbox_0_reg_io_z_0_s0_1, generated_sbox_0_reg_io_z_0_s1_1,
         generated_sbox_0_reg_0_s0, generated_sbox_0_reg_0_s1,
         generated_sbox_0_reg_io_z_0_s0, generated_sbox_0_reg_io_z_0_s1,
         generated_sbox_0_xor_5_Masked_z_0_,
         generated_sbox_0_not_3_Masked_z_0_,
         generated_sbox_0_not_1_Masked_z_0_,
         generated_sbox_0_xor_2_Masked_z_0_,
         generated_sbox_0_xor_1_Masked_z_0_,
         generated_sbox_0_xor_0_Masked_z_0_,
         generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_0_and_0_Masked_and_hpc_mul_n2,
         generated_sbox_0_and_0_Masked_and_hpc_mul_n1,
         generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_0_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_0_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_0_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_0_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_0_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_0_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_0_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_0_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_1_reg_io_z_0_s0_2, generated_sbox_1_reg_io_z_0_s1_2,
         generated_sbox_1_reg_0_s0_1, generated_sbox_1_reg_0_s1_1,
         generated_sbox_1_reg_io_z_0_s0_1, generated_sbox_1_reg_io_z_0_s1_1,
         generated_sbox_1_reg_0_s0, generated_sbox_1_reg_0_s1,
         generated_sbox_1_reg_io_z_0_s0, generated_sbox_1_reg_io_z_0_s1,
         generated_sbox_1_xor_5_Masked_z_0_,
         generated_sbox_1_not_3_Masked_z_0_,
         generated_sbox_1_not_1_Masked_z_0_,
         generated_sbox_1_xor_2_Masked_z_0_,
         generated_sbox_1_xor_1_Masked_z_0_,
         generated_sbox_1_xor_0_Masked_z_0_,
         generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_1_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_1_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_1_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_1_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_1_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_1_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_1_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_1_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_1_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_1_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_2_reg_io_z_0_s0_2, generated_sbox_2_reg_io_z_0_s1_2,
         generated_sbox_2_reg_0_s0_1, generated_sbox_2_reg_0_s1_1,
         generated_sbox_2_reg_io_z_0_s0_1, generated_sbox_2_reg_io_z_0_s1_1,
         generated_sbox_2_reg_0_s0, generated_sbox_2_reg_0_s1,
         generated_sbox_2_reg_io_z_0_s0, generated_sbox_2_reg_io_z_0_s1,
         generated_sbox_2_xor_5_Masked_z_0_,
         generated_sbox_2_not_3_Masked_z_0_,
         generated_sbox_2_not_1_Masked_z_0_,
         generated_sbox_2_xor_2_Masked_z_0_,
         generated_sbox_2_xor_1_Masked_z_0_,
         generated_sbox_2_xor_0_Masked_z_0_,
         generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_2_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_2_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_2_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_2_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_2_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_2_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_2_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_2_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_2_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_2_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_3_reg_io_z_0_s0_2, generated_sbox_3_reg_io_z_0_s1_2,
         generated_sbox_3_reg_0_s0_1, generated_sbox_3_reg_0_s1_1,
         generated_sbox_3_reg_io_z_0_s0_1, generated_sbox_3_reg_io_z_0_s1_1,
         generated_sbox_3_reg_0_s0, generated_sbox_3_reg_0_s1,
         generated_sbox_3_reg_io_z_0_s0, generated_sbox_3_reg_io_z_0_s1,
         generated_sbox_3_xor_5_Masked_z_0_,
         generated_sbox_3_not_3_Masked_z_0_,
         generated_sbox_3_not_1_Masked_z_0_,
         generated_sbox_3_xor_2_Masked_z_0_,
         generated_sbox_3_xor_1_Masked_z_0_,
         generated_sbox_3_xor_0_Masked_z_0_,
         generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_3_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_3_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_3_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_3_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_3_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_3_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_3_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_3_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_3_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_3_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_4_reg_io_z_0_s0_2, generated_sbox_4_reg_io_z_0_s1_2,
         generated_sbox_4_reg_0_s0_1, generated_sbox_4_reg_0_s1_1,
         generated_sbox_4_reg_io_z_0_s0_1, generated_sbox_4_reg_io_z_0_s1_1,
         generated_sbox_4_reg_0_s0, generated_sbox_4_reg_0_s1,
         generated_sbox_4_reg_io_z_0_s0, generated_sbox_4_reg_io_z_0_s1,
         generated_sbox_4_xor_5_Masked_z_0_,
         generated_sbox_4_not_3_Masked_z_0_,
         generated_sbox_4_not_1_Masked_z_0_,
         generated_sbox_4_xor_2_Masked_z_0_,
         generated_sbox_4_xor_1_Masked_z_0_,
         generated_sbox_4_xor_0_Masked_z_0_,
         generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_4_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_4_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_4_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_4_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_4_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_4_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_4_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_4_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_4_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_4_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_5_reg_io_z_0_s0_2, generated_sbox_5_reg_io_z_0_s1_2,
         generated_sbox_5_reg_0_s0_1, generated_sbox_5_reg_0_s1_1,
         generated_sbox_5_reg_io_z_0_s0_1, generated_sbox_5_reg_io_z_0_s1_1,
         generated_sbox_5_reg_0_s0, generated_sbox_5_reg_0_s1,
         generated_sbox_5_reg_io_z_0_s0, generated_sbox_5_reg_io_z_0_s1,
         generated_sbox_5_xor_5_Masked_z_0_,
         generated_sbox_5_not_3_Masked_z_0_,
         generated_sbox_5_not_1_Masked_z_0_,
         generated_sbox_5_xor_2_Masked_z_0_,
         generated_sbox_5_xor_1_Masked_z_0_,
         generated_sbox_5_xor_0_Masked_z_0_,
         generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_5_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_5_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_5_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_5_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_5_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_5_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_5_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_5_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_5_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_5_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_6_reg_io_z_0_s0_2, generated_sbox_6_reg_io_z_0_s1_2,
         generated_sbox_6_reg_0_s0_1, generated_sbox_6_reg_0_s1_1,
         generated_sbox_6_reg_io_z_0_s0_1, generated_sbox_6_reg_io_z_0_s1_1,
         generated_sbox_6_reg_0_s0, generated_sbox_6_reg_0_s1,
         generated_sbox_6_reg_io_z_0_s0, generated_sbox_6_reg_io_z_0_s1,
         generated_sbox_6_xor_5_Masked_z_0_,
         generated_sbox_6_not_3_Masked_z_0_,
         generated_sbox_6_not_1_Masked_z_0_,
         generated_sbox_6_xor_2_Masked_z_0_,
         generated_sbox_6_xor_1_Masked_z_0_,
         generated_sbox_6_xor_0_Masked_z_0_,
         generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_6_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_6_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_6_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_6_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_6_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_6_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_6_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_6_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_6_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_6_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_7_reg_io_z_0_s0_2, generated_sbox_7_reg_io_z_0_s1_2,
         generated_sbox_7_reg_0_s0_1, generated_sbox_7_reg_0_s1_1,
         generated_sbox_7_reg_io_z_0_s0_1, generated_sbox_7_reg_io_z_0_s1_1,
         generated_sbox_7_reg_0_s0, generated_sbox_7_reg_0_s1,
         generated_sbox_7_reg_io_z_0_s0, generated_sbox_7_reg_io_z_0_s1,
         generated_sbox_7_xor_5_Masked_z_0_,
         generated_sbox_7_not_3_Masked_z_0_,
         generated_sbox_7_not_1_Masked_z_0_,
         generated_sbox_7_xor_2_Masked_z_0_,
         generated_sbox_7_xor_1_Masked_z_0_,
         generated_sbox_7_xor_0_Masked_z_0_,
         generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_7_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_7_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_7_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_7_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_7_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_7_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_7_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_7_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_7_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_7_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_8_reg_io_z_0_s0_2, generated_sbox_8_reg_io_z_0_s1_2,
         generated_sbox_8_reg_0_s0_1, generated_sbox_8_reg_0_s1_1,
         generated_sbox_8_reg_io_z_0_s0_1, generated_sbox_8_reg_io_z_0_s1_1,
         generated_sbox_8_reg_0_s0, generated_sbox_8_reg_0_s1,
         generated_sbox_8_reg_io_z_0_s0, generated_sbox_8_reg_io_z_0_s1,
         generated_sbox_8_xor_5_Masked_z_0_,
         generated_sbox_8_not_3_Masked_z_0_,
         generated_sbox_8_not_1_Masked_z_0_,
         generated_sbox_8_xor_2_Masked_z_0_,
         generated_sbox_8_xor_1_Masked_z_0_,
         generated_sbox_8_xor_0_Masked_z_0_,
         generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_8_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_8_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_8_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_8_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_8_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_8_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_8_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_8_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_8_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_8_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_9_reg_io_z_0_s0_2, generated_sbox_9_reg_io_z_0_s1_2,
         generated_sbox_9_reg_0_s0_1, generated_sbox_9_reg_0_s1_1,
         generated_sbox_9_reg_io_z_0_s0_1, generated_sbox_9_reg_io_z_0_s1_1,
         generated_sbox_9_reg_0_s0, generated_sbox_9_reg_0_s1,
         generated_sbox_9_reg_io_z_0_s0, generated_sbox_9_reg_io_z_0_s1,
         generated_sbox_9_xor_5_Masked_z_0_,
         generated_sbox_9_not_3_Masked_z_0_,
         generated_sbox_9_not_1_Masked_z_0_,
         generated_sbox_9_xor_2_Masked_z_0_,
         generated_sbox_9_xor_1_Masked_z_0_,
         generated_sbox_9_xor_0_Masked_z_0_,
         generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_9_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_9_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_9_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_9_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_9_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_9_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_9_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_9_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_9_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_9_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_10_reg_io_z_0_s0_2, generated_sbox_10_reg_io_z_0_s1_2,
         generated_sbox_10_reg_0_s0_1, generated_sbox_10_reg_0_s1_1,
         generated_sbox_10_reg_io_z_0_s0_1, generated_sbox_10_reg_io_z_0_s1_1,
         generated_sbox_10_reg_0_s0, generated_sbox_10_reg_0_s1,
         generated_sbox_10_reg_io_z_0_s0, generated_sbox_10_reg_io_z_0_s1,
         generated_sbox_10_xor_5_Masked_z_0_,
         generated_sbox_10_not_3_Masked_z_0_,
         generated_sbox_10_not_1_Masked_z_0_,
         generated_sbox_10_xor_2_Masked_z_0_,
         generated_sbox_10_xor_1_Masked_z_0_,
         generated_sbox_10_xor_0_Masked_z_0_,
         generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_10_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_10_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_10_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_10_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_10_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_10_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_10_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_10_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_10_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_10_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_11_reg_io_z_0_s0_2, generated_sbox_11_reg_io_z_0_s1_2,
         generated_sbox_11_reg_0_s0_1, generated_sbox_11_reg_0_s1_1,
         generated_sbox_11_reg_io_z_0_s0_1, generated_sbox_11_reg_io_z_0_s1_1,
         generated_sbox_11_reg_0_s0, generated_sbox_11_reg_0_s1,
         generated_sbox_11_reg_io_z_0_s0, generated_sbox_11_reg_io_z_0_s1,
         generated_sbox_11_xor_5_Masked_z_0_,
         generated_sbox_11_not_3_Masked_z_0_,
         generated_sbox_11_not_1_Masked_z_0_,
         generated_sbox_11_xor_2_Masked_z_0_,
         generated_sbox_11_xor_1_Masked_z_0_,
         generated_sbox_11_xor_0_Masked_z_0_,
         generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_11_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_11_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_11_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_11_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_11_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_11_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_11_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_11_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_11_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_11_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_12_reg_io_z_0_s0_2, generated_sbox_12_reg_io_z_0_s1_2,
         generated_sbox_12_reg_0_s0_1, generated_sbox_12_reg_0_s1_1,
         generated_sbox_12_reg_io_z_0_s0_1, generated_sbox_12_reg_io_z_0_s1_1,
         generated_sbox_12_reg_0_s0, generated_sbox_12_reg_0_s1,
         generated_sbox_12_reg_io_z_0_s0, generated_sbox_12_reg_io_z_0_s1,
         generated_sbox_12_xor_5_Masked_z_0_,
         generated_sbox_12_not_3_Masked_z_0_,
         generated_sbox_12_not_1_Masked_z_0_,
         generated_sbox_12_xor_2_Masked_z_0_,
         generated_sbox_12_xor_1_Masked_z_0_,
         generated_sbox_12_xor_0_Masked_z_0_,
         generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_12_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_12_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_12_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_12_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_12_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_12_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_12_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_12_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_12_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_12_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_13_reg_io_z_0_s0_2, generated_sbox_13_reg_io_z_0_s1_2,
         generated_sbox_13_reg_0_s0_1, generated_sbox_13_reg_0_s1_1,
         generated_sbox_13_reg_io_z_0_s0_1, generated_sbox_13_reg_io_z_0_s1_1,
         generated_sbox_13_reg_0_s0, generated_sbox_13_reg_0_s1,
         generated_sbox_13_reg_io_z_0_s0, generated_sbox_13_reg_io_z_0_s1,
         generated_sbox_13_xor_5_Masked_z_0_,
         generated_sbox_13_not_3_Masked_z_0_,
         generated_sbox_13_not_1_Masked_z_0_,
         generated_sbox_13_xor_2_Masked_z_0_,
         generated_sbox_13_xor_1_Masked_z_0_,
         generated_sbox_13_xor_0_Masked_z_0_,
         generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_13_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_13_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_13_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_13_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_13_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_13_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_13_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_13_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_13_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_13_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_14_reg_io_z_0_s0_2, generated_sbox_14_reg_io_z_0_s1_2,
         generated_sbox_14_reg_0_s0_1, generated_sbox_14_reg_0_s1_1,
         generated_sbox_14_reg_io_z_0_s0_1, generated_sbox_14_reg_io_z_0_s1_1,
         generated_sbox_14_reg_0_s0, generated_sbox_14_reg_0_s1,
         generated_sbox_14_reg_io_z_0_s0, generated_sbox_14_reg_io_z_0_s1,
         generated_sbox_14_xor_5_Masked_z_0_,
         generated_sbox_14_not_3_Masked_z_0_,
         generated_sbox_14_not_1_Masked_z_0_,
         generated_sbox_14_xor_2_Masked_z_0_,
         generated_sbox_14_xor_1_Masked_z_0_,
         generated_sbox_14_xor_0_Masked_z_0_,
         generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_14_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_14_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_14_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_14_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_14_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_14_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_14_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_14_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_14_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_14_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_15_reg_io_z_0_s0_2, generated_sbox_15_reg_io_z_0_s1_2,
         generated_sbox_15_reg_0_s0_1, generated_sbox_15_reg_0_s1_1,
         generated_sbox_15_reg_io_z_0_s0_1, generated_sbox_15_reg_io_z_0_s1_1,
         generated_sbox_15_reg_0_s0, generated_sbox_15_reg_0_s1,
         generated_sbox_15_reg_io_z_0_s0, generated_sbox_15_reg_io_z_0_s1,
         generated_sbox_15_xor_5_Masked_z_0_,
         generated_sbox_15_not_3_Masked_z_0_,
         generated_sbox_15_not_1_Masked_z_0_,
         generated_sbox_15_xor_2_Masked_z_0_,
         generated_sbox_15_xor_1_Masked_z_0_,
         generated_sbox_15_xor_0_Masked_z_0_,
         generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_15_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_15_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_15_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_15_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_15_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_15_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_15_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_15_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_15_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_15_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_16_reg_io_z_0_s0_2, generated_sbox_16_reg_io_z_0_s1_2,
         generated_sbox_16_reg_0_s0_1, generated_sbox_16_reg_0_s1_1,
         generated_sbox_16_reg_io_z_0_s0_1, generated_sbox_16_reg_io_z_0_s1_1,
         generated_sbox_16_reg_0_s0, generated_sbox_16_reg_0_s1,
         generated_sbox_16_reg_io_z_0_s0, generated_sbox_16_reg_io_z_0_s1,
         generated_sbox_16_xor_5_Masked_z_0_,
         generated_sbox_16_not_3_Masked_z_0_,
         generated_sbox_16_not_1_Masked_z_0_,
         generated_sbox_16_xor_2_Masked_z_0_,
         generated_sbox_16_xor_1_Masked_z_0_,
         generated_sbox_16_xor_0_Masked_z_0_,
         generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_16_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_16_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_16_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_16_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_16_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_16_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_16_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_16_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_16_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_16_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_17_reg_io_z_0_s0_2, generated_sbox_17_reg_io_z_0_s1_2,
         generated_sbox_17_reg_0_s0_1, generated_sbox_17_reg_0_s1_1,
         generated_sbox_17_reg_io_z_0_s0_1, generated_sbox_17_reg_io_z_0_s1_1,
         generated_sbox_17_reg_0_s0, generated_sbox_17_reg_0_s1,
         generated_sbox_17_reg_io_z_0_s0, generated_sbox_17_reg_io_z_0_s1,
         generated_sbox_17_xor_5_Masked_z_0_,
         generated_sbox_17_not_3_Masked_z_0_,
         generated_sbox_17_not_1_Masked_z_0_,
         generated_sbox_17_xor_2_Masked_z_0_,
         generated_sbox_17_xor_1_Masked_z_0_,
         generated_sbox_17_xor_0_Masked_z_0_,
         generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_17_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_17_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_17_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_17_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_17_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_17_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_17_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_17_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_17_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_17_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_18_reg_io_z_0_s0_2, generated_sbox_18_reg_io_z_0_s1_2,
         generated_sbox_18_reg_0_s0_1, generated_sbox_18_reg_0_s1_1,
         generated_sbox_18_reg_io_z_0_s0_1, generated_sbox_18_reg_io_z_0_s1_1,
         generated_sbox_18_reg_0_s0, generated_sbox_18_reg_0_s1,
         generated_sbox_18_reg_io_z_0_s0, generated_sbox_18_reg_io_z_0_s1,
         generated_sbox_18_xor_5_Masked_z_0_,
         generated_sbox_18_not_3_Masked_z_0_,
         generated_sbox_18_not_1_Masked_z_0_,
         generated_sbox_18_xor_2_Masked_z_0_,
         generated_sbox_18_xor_1_Masked_z_0_,
         generated_sbox_18_xor_0_Masked_z_0_,
         generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_18_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_18_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_18_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_18_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_18_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_18_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_18_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_18_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_18_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_18_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_19_reg_io_z_0_s0_2, generated_sbox_19_reg_io_z_0_s1_2,
         generated_sbox_19_reg_0_s0_1, generated_sbox_19_reg_0_s1_1,
         generated_sbox_19_reg_io_z_0_s0_1, generated_sbox_19_reg_io_z_0_s1_1,
         generated_sbox_19_reg_0_s0, generated_sbox_19_reg_0_s1,
         generated_sbox_19_reg_io_z_0_s0, generated_sbox_19_reg_io_z_0_s1,
         generated_sbox_19_xor_5_Masked_z_0_,
         generated_sbox_19_not_3_Masked_z_0_,
         generated_sbox_19_not_1_Masked_z_0_,
         generated_sbox_19_xor_2_Masked_z_0_,
         generated_sbox_19_xor_1_Masked_z_0_,
         generated_sbox_19_xor_0_Masked_z_0_,
         generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_19_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_19_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_19_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_19_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_19_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_19_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_19_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_19_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_19_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_19_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_20_reg_io_z_0_s0_2, generated_sbox_20_reg_io_z_0_s1_2,
         generated_sbox_20_reg_0_s0_1, generated_sbox_20_reg_0_s1_1,
         generated_sbox_20_reg_io_z_0_s0_1, generated_sbox_20_reg_io_z_0_s1_1,
         generated_sbox_20_reg_0_s0, generated_sbox_20_reg_0_s1,
         generated_sbox_20_reg_io_z_0_s0, generated_sbox_20_reg_io_z_0_s1,
         generated_sbox_20_xor_5_Masked_z_0_,
         generated_sbox_20_not_3_Masked_z_0_,
         generated_sbox_20_not_1_Masked_z_0_,
         generated_sbox_20_xor_2_Masked_z_0_,
         generated_sbox_20_xor_1_Masked_z_0_,
         generated_sbox_20_xor_0_Masked_z_0_,
         generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_20_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_20_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_20_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_20_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_20_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_20_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_20_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_20_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_20_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_20_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_21_reg_io_z_0_s0_2, generated_sbox_21_reg_io_z_0_s1_2,
         generated_sbox_21_reg_0_s0_1, generated_sbox_21_reg_0_s1_1,
         generated_sbox_21_reg_io_z_0_s0_1, generated_sbox_21_reg_io_z_0_s1_1,
         generated_sbox_21_reg_0_s0, generated_sbox_21_reg_0_s1,
         generated_sbox_21_reg_io_z_0_s0, generated_sbox_21_reg_io_z_0_s1,
         generated_sbox_21_xor_5_Masked_z_0_,
         generated_sbox_21_not_3_Masked_z_0_,
         generated_sbox_21_not_1_Masked_z_0_,
         generated_sbox_21_xor_2_Masked_z_0_,
         generated_sbox_21_xor_1_Masked_z_0_,
         generated_sbox_21_xor_0_Masked_z_0_,
         generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_21_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_21_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_21_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_21_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_21_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_21_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_21_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_21_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_21_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_21_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_22_reg_io_z_0_s0_2, generated_sbox_22_reg_io_z_0_s1_2,
         generated_sbox_22_reg_0_s0_1, generated_sbox_22_reg_0_s1_1,
         generated_sbox_22_reg_io_z_0_s0_1, generated_sbox_22_reg_io_z_0_s1_1,
         generated_sbox_22_reg_0_s0, generated_sbox_22_reg_0_s1,
         generated_sbox_22_reg_io_z_0_s0, generated_sbox_22_reg_io_z_0_s1,
         generated_sbox_22_xor_5_Masked_z_0_,
         generated_sbox_22_not_3_Masked_z_0_,
         generated_sbox_22_not_1_Masked_z_0_,
         generated_sbox_22_xor_2_Masked_z_0_,
         generated_sbox_22_xor_1_Masked_z_0_,
         generated_sbox_22_xor_0_Masked_z_0_,
         generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_22_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_22_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_22_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_22_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_22_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_22_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_22_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_22_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_22_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_22_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_23_reg_io_z_0_s0_2, generated_sbox_23_reg_io_z_0_s1_2,
         generated_sbox_23_reg_0_s0_1, generated_sbox_23_reg_0_s1_1,
         generated_sbox_23_reg_io_z_0_s0_1, generated_sbox_23_reg_io_z_0_s1_1,
         generated_sbox_23_reg_0_s0, generated_sbox_23_reg_0_s1,
         generated_sbox_23_reg_io_z_0_s0, generated_sbox_23_reg_io_z_0_s1,
         generated_sbox_23_xor_5_Masked_z_0_,
         generated_sbox_23_not_3_Masked_z_0_,
         generated_sbox_23_not_1_Masked_z_0_,
         generated_sbox_23_xor_2_Masked_z_0_,
         generated_sbox_23_xor_1_Masked_z_0_,
         generated_sbox_23_xor_0_Masked_z_0_,
         generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_23_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_23_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_23_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_23_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_23_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_23_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_23_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_23_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_23_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_23_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_24_reg_io_z_0_s0_2, generated_sbox_24_reg_io_z_0_s1_2,
         generated_sbox_24_reg_0_s0_1, generated_sbox_24_reg_0_s1_1,
         generated_sbox_24_reg_io_z_0_s0_1, generated_sbox_24_reg_io_z_0_s1_1,
         generated_sbox_24_reg_0_s0, generated_sbox_24_reg_0_s1,
         generated_sbox_24_reg_io_z_0_s0, generated_sbox_24_reg_io_z_0_s1,
         generated_sbox_24_xor_5_Masked_z_0_,
         generated_sbox_24_not_3_Masked_z_0_,
         generated_sbox_24_not_1_Masked_z_0_,
         generated_sbox_24_xor_2_Masked_z_0_,
         generated_sbox_24_xor_1_Masked_z_0_,
         generated_sbox_24_xor_0_Masked_z_0_,
         generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_24_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_24_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_24_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_24_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_24_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_24_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_24_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_24_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_24_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_24_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_25_reg_io_z_0_s0_2, generated_sbox_25_reg_io_z_0_s1_2,
         generated_sbox_25_reg_0_s0_1, generated_sbox_25_reg_0_s1_1,
         generated_sbox_25_reg_io_z_0_s0_1, generated_sbox_25_reg_io_z_0_s1_1,
         generated_sbox_25_reg_0_s0, generated_sbox_25_reg_0_s1,
         generated_sbox_25_reg_io_z_0_s0, generated_sbox_25_reg_io_z_0_s1,
         generated_sbox_25_xor_5_Masked_z_0_,
         generated_sbox_25_not_3_Masked_z_0_,
         generated_sbox_25_not_1_Masked_z_0_,
         generated_sbox_25_xor_2_Masked_z_0_,
         generated_sbox_25_xor_1_Masked_z_0_,
         generated_sbox_25_xor_0_Masked_z_0_,
         generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_25_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_25_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_25_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_25_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_25_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_25_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_25_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_25_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_25_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_25_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_26_reg_io_z_0_s0_2, generated_sbox_26_reg_io_z_0_s1_2,
         generated_sbox_26_reg_0_s0_1, generated_sbox_26_reg_0_s1_1,
         generated_sbox_26_reg_io_z_0_s0_1, generated_sbox_26_reg_io_z_0_s1_1,
         generated_sbox_26_reg_0_s0, generated_sbox_26_reg_0_s1,
         generated_sbox_26_reg_io_z_0_s0, generated_sbox_26_reg_io_z_0_s1,
         generated_sbox_26_xor_5_Masked_z_0_,
         generated_sbox_26_not_3_Masked_z_0_,
         generated_sbox_26_not_1_Masked_z_0_,
         generated_sbox_26_xor_2_Masked_z_0_,
         generated_sbox_26_xor_1_Masked_z_0_,
         generated_sbox_26_xor_0_Masked_z_0_,
         generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_26_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_26_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_26_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_26_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_26_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_26_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_26_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_26_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_26_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_26_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_27_reg_io_z_0_s0_2, generated_sbox_27_reg_io_z_0_s1_2,
         generated_sbox_27_reg_0_s0_1, generated_sbox_27_reg_0_s1_1,
         generated_sbox_27_reg_io_z_0_s0_1, generated_sbox_27_reg_io_z_0_s1_1,
         generated_sbox_27_reg_0_s0, generated_sbox_27_reg_0_s1,
         generated_sbox_27_reg_io_z_0_s0, generated_sbox_27_reg_io_z_0_s1,
         generated_sbox_27_xor_5_Masked_z_0_,
         generated_sbox_27_not_3_Masked_z_0_,
         generated_sbox_27_not_1_Masked_z_0_,
         generated_sbox_27_xor_2_Masked_z_0_,
         generated_sbox_27_xor_1_Masked_z_0_,
         generated_sbox_27_xor_0_Masked_z_0_,
         generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_27_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_27_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_27_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_27_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_27_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_27_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_27_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_27_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_27_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_27_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_28_reg_io_z_0_s0_2, generated_sbox_28_reg_io_z_0_s1_2,
         generated_sbox_28_reg_0_s0_1, generated_sbox_28_reg_0_s1_1,
         generated_sbox_28_reg_io_z_0_s0_1, generated_sbox_28_reg_io_z_0_s1_1,
         generated_sbox_28_reg_0_s0, generated_sbox_28_reg_0_s1,
         generated_sbox_28_reg_io_z_0_s0, generated_sbox_28_reg_io_z_0_s1,
         generated_sbox_28_xor_5_Masked_z_0_,
         generated_sbox_28_not_3_Masked_z_0_,
         generated_sbox_28_not_1_Masked_z_0_,
         generated_sbox_28_xor_2_Masked_z_0_,
         generated_sbox_28_xor_1_Masked_z_0_,
         generated_sbox_28_xor_0_Masked_z_0_,
         generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_28_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_28_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_28_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_28_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_28_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_28_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_28_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_28_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_28_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_28_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_29_reg_io_z_0_s0_2, generated_sbox_29_reg_io_z_0_s1_2,
         generated_sbox_29_reg_0_s0_1, generated_sbox_29_reg_0_s1_1,
         generated_sbox_29_reg_io_z_0_s0_1, generated_sbox_29_reg_io_z_0_s1_1,
         generated_sbox_29_reg_0_s0, generated_sbox_29_reg_0_s1,
         generated_sbox_29_reg_io_z_0_s0, generated_sbox_29_reg_io_z_0_s1,
         generated_sbox_29_xor_5_Masked_z_0_,
         generated_sbox_29_not_3_Masked_z_0_,
         generated_sbox_29_not_1_Masked_z_0_,
         generated_sbox_29_xor_2_Masked_z_0_,
         generated_sbox_29_xor_1_Masked_z_0_,
         generated_sbox_29_xor_0_Masked_z_0_,
         generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_29_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_29_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_29_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_29_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_29_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_29_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_29_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_29_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_29_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_29_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_30_reg_io_z_0_s0_2, generated_sbox_30_reg_io_z_0_s1_2,
         generated_sbox_30_reg_0_s0_1, generated_sbox_30_reg_0_s1_1,
         generated_sbox_30_reg_io_z_0_s0_1, generated_sbox_30_reg_io_z_0_s1_1,
         generated_sbox_30_reg_0_s0, generated_sbox_30_reg_0_s1,
         generated_sbox_30_reg_io_z_0_s0, generated_sbox_30_reg_io_z_0_s1,
         generated_sbox_30_xor_5_Masked_z_0_,
         generated_sbox_30_not_3_Masked_z_0_,
         generated_sbox_30_not_1_Masked_z_0_,
         generated_sbox_30_xor_2_Masked_z_0_,
         generated_sbox_30_xor_1_Masked_z_0_,
         generated_sbox_30_xor_0_Masked_z_0_,
         generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_30_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_30_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_30_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_30_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_30_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_30_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_30_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_30_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_30_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_30_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_31_reg_io_z_0_s0_2, generated_sbox_31_reg_io_z_0_s1_2,
         generated_sbox_31_reg_0_s0_1, generated_sbox_31_reg_0_s1_1,
         generated_sbox_31_reg_io_z_0_s0_1, generated_sbox_31_reg_io_z_0_s1_1,
         generated_sbox_31_reg_0_s0, generated_sbox_31_reg_0_s1,
         generated_sbox_31_reg_io_z_0_s0, generated_sbox_31_reg_io_z_0_s1,
         generated_sbox_31_xor_5_Masked_z_0_,
         generated_sbox_31_not_3_Masked_z_0_,
         generated_sbox_31_not_1_Masked_z_0_,
         generated_sbox_31_xor_2_Masked_z_0_,
         generated_sbox_31_xor_1_Masked_z_0_,
         generated_sbox_31_xor_0_Masked_z_0_,
         generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_31_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_31_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_31_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_31_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_31_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_31_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_31_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_31_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_31_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_31_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_32_reg_io_z_0_s0_2, generated_sbox_32_reg_io_z_0_s1_2,
         generated_sbox_32_reg_0_s0_1, generated_sbox_32_reg_0_s1_1,
         generated_sbox_32_reg_io_z_0_s0_1, generated_sbox_32_reg_io_z_0_s1_1,
         generated_sbox_32_reg_0_s0, generated_sbox_32_reg_0_s1,
         generated_sbox_32_reg_io_z_0_s0, generated_sbox_32_reg_io_z_0_s1,
         generated_sbox_32_xor_5_Masked_z_0_,
         generated_sbox_32_not_3_Masked_z_0_,
         generated_sbox_32_not_1_Masked_z_0_,
         generated_sbox_32_xor_2_Masked_z_0_,
         generated_sbox_32_xor_1_Masked_z_0_,
         generated_sbox_32_xor_0_Masked_z_0_,
         generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_32_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_32_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_32_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_32_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_32_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_32_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_32_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_32_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_32_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_32_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_33_reg_io_z_0_s0_2, generated_sbox_33_reg_io_z_0_s1_2,
         generated_sbox_33_reg_0_s0_1, generated_sbox_33_reg_0_s1_1,
         generated_sbox_33_reg_io_z_0_s0_1, generated_sbox_33_reg_io_z_0_s1_1,
         generated_sbox_33_reg_0_s0, generated_sbox_33_reg_0_s1,
         generated_sbox_33_reg_io_z_0_s0, generated_sbox_33_reg_io_z_0_s1,
         generated_sbox_33_xor_5_Masked_z_0_,
         generated_sbox_33_not_3_Masked_z_0_,
         generated_sbox_33_not_1_Masked_z_0_,
         generated_sbox_33_xor_2_Masked_z_0_,
         generated_sbox_33_xor_1_Masked_z_0_,
         generated_sbox_33_xor_0_Masked_z_0_,
         generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_33_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_33_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_33_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_33_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_33_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_33_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_33_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_33_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_33_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_33_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_34_reg_io_z_0_s0_2, generated_sbox_34_reg_io_z_0_s1_2,
         generated_sbox_34_reg_0_s0_1, generated_sbox_34_reg_0_s1_1,
         generated_sbox_34_reg_io_z_0_s0_1, generated_sbox_34_reg_io_z_0_s1_1,
         generated_sbox_34_reg_0_s0, generated_sbox_34_reg_0_s1,
         generated_sbox_34_reg_io_z_0_s0, generated_sbox_34_reg_io_z_0_s1,
         generated_sbox_34_xor_5_Masked_z_0_,
         generated_sbox_34_not_3_Masked_z_0_,
         generated_sbox_34_not_1_Masked_z_0_,
         generated_sbox_34_xor_2_Masked_z_0_,
         generated_sbox_34_xor_1_Masked_z_0_,
         generated_sbox_34_xor_0_Masked_z_0_,
         generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_34_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_34_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_34_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_34_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_34_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_34_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_34_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_34_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_34_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_34_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_35_reg_io_z_0_s0_2, generated_sbox_35_reg_io_z_0_s1_2,
         generated_sbox_35_reg_0_s0_1, generated_sbox_35_reg_0_s1_1,
         generated_sbox_35_reg_io_z_0_s0_1, generated_sbox_35_reg_io_z_0_s1_1,
         generated_sbox_35_reg_0_s0, generated_sbox_35_reg_0_s1,
         generated_sbox_35_reg_io_z_0_s0, generated_sbox_35_reg_io_z_0_s1,
         generated_sbox_35_xor_5_Masked_z_0_,
         generated_sbox_35_not_3_Masked_z_0_,
         generated_sbox_35_not_1_Masked_z_0_,
         generated_sbox_35_xor_2_Masked_z_0_,
         generated_sbox_35_xor_1_Masked_z_0_,
         generated_sbox_35_xor_0_Masked_z_0_,
         generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_35_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_35_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_35_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_35_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_35_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_35_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_35_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_35_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_35_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_35_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_36_reg_io_z_0_s0_2, generated_sbox_36_reg_io_z_0_s1_2,
         generated_sbox_36_reg_0_s0_1, generated_sbox_36_reg_0_s1_1,
         generated_sbox_36_reg_io_z_0_s0_1, generated_sbox_36_reg_io_z_0_s1_1,
         generated_sbox_36_reg_0_s0, generated_sbox_36_reg_0_s1,
         generated_sbox_36_reg_io_z_0_s0, generated_sbox_36_reg_io_z_0_s1,
         generated_sbox_36_xor_5_Masked_z_0_,
         generated_sbox_36_not_3_Masked_z_0_,
         generated_sbox_36_not_1_Masked_z_0_,
         generated_sbox_36_xor_2_Masked_z_0_,
         generated_sbox_36_xor_1_Masked_z_0_,
         generated_sbox_36_xor_0_Masked_z_0_,
         generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_36_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_36_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_36_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_36_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_36_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_36_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_36_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_36_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_36_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_36_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_37_reg_io_z_0_s0_2, generated_sbox_37_reg_io_z_0_s1_2,
         generated_sbox_37_reg_0_s0_1, generated_sbox_37_reg_0_s1_1,
         generated_sbox_37_reg_io_z_0_s0_1, generated_sbox_37_reg_io_z_0_s1_1,
         generated_sbox_37_reg_0_s0, generated_sbox_37_reg_0_s1,
         generated_sbox_37_reg_io_z_0_s0, generated_sbox_37_reg_io_z_0_s1,
         generated_sbox_37_xor_5_Masked_z_0_,
         generated_sbox_37_not_3_Masked_z_0_,
         generated_sbox_37_not_1_Masked_z_0_,
         generated_sbox_37_xor_2_Masked_z_0_,
         generated_sbox_37_xor_1_Masked_z_0_,
         generated_sbox_37_xor_0_Masked_z_0_,
         generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_37_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_37_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_37_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_37_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_37_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_37_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_37_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_37_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_37_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_37_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_38_reg_io_z_0_s0_2, generated_sbox_38_reg_io_z_0_s1_2,
         generated_sbox_38_reg_0_s0_1, generated_sbox_38_reg_0_s1_1,
         generated_sbox_38_reg_io_z_0_s0_1, generated_sbox_38_reg_io_z_0_s1_1,
         generated_sbox_38_reg_0_s0, generated_sbox_38_reg_0_s1,
         generated_sbox_38_reg_io_z_0_s0, generated_sbox_38_reg_io_z_0_s1,
         generated_sbox_38_xor_5_Masked_z_0_,
         generated_sbox_38_not_3_Masked_z_0_,
         generated_sbox_38_not_1_Masked_z_0_,
         generated_sbox_38_xor_2_Masked_z_0_,
         generated_sbox_38_xor_1_Masked_z_0_,
         generated_sbox_38_xor_0_Masked_z_0_,
         generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_38_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_38_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_38_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_38_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_38_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_38_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_38_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_38_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_38_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_38_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_39_reg_io_z_0_s0_2, generated_sbox_39_reg_io_z_0_s1_2,
         generated_sbox_39_reg_0_s0_1, generated_sbox_39_reg_0_s1_1,
         generated_sbox_39_reg_io_z_0_s0_1, generated_sbox_39_reg_io_z_0_s1_1,
         generated_sbox_39_reg_0_s0, generated_sbox_39_reg_0_s1,
         generated_sbox_39_reg_io_z_0_s0, generated_sbox_39_reg_io_z_0_s1,
         generated_sbox_39_xor_5_Masked_z_0_,
         generated_sbox_39_not_3_Masked_z_0_,
         generated_sbox_39_not_1_Masked_z_0_,
         generated_sbox_39_xor_2_Masked_z_0_,
         generated_sbox_39_xor_1_Masked_z_0_,
         generated_sbox_39_xor_0_Masked_z_0_,
         generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_39_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_39_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_39_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_39_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_39_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_39_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_39_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_39_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_39_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_39_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_40_reg_io_z_0_s0_2, generated_sbox_40_reg_io_z_0_s1_2,
         generated_sbox_40_reg_0_s0_1, generated_sbox_40_reg_0_s1_1,
         generated_sbox_40_reg_io_z_0_s0_1, generated_sbox_40_reg_io_z_0_s1_1,
         generated_sbox_40_reg_0_s0, generated_sbox_40_reg_0_s1,
         generated_sbox_40_reg_io_z_0_s0, generated_sbox_40_reg_io_z_0_s1,
         generated_sbox_40_xor_5_Masked_z_0_,
         generated_sbox_40_not_3_Masked_z_0_,
         generated_sbox_40_not_1_Masked_z_0_,
         generated_sbox_40_xor_2_Masked_z_0_,
         generated_sbox_40_xor_1_Masked_z_0_,
         generated_sbox_40_xor_0_Masked_z_0_,
         generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_40_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_40_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_40_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_40_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_40_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_40_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_40_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_40_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_40_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_40_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_41_reg_io_z_0_s0_2, generated_sbox_41_reg_io_z_0_s1_2,
         generated_sbox_41_reg_0_s0_1, generated_sbox_41_reg_0_s1_1,
         generated_sbox_41_reg_io_z_0_s0_1, generated_sbox_41_reg_io_z_0_s1_1,
         generated_sbox_41_reg_0_s0, generated_sbox_41_reg_0_s1,
         generated_sbox_41_reg_io_z_0_s0, generated_sbox_41_reg_io_z_0_s1,
         generated_sbox_41_xor_5_Masked_z_0_,
         generated_sbox_41_not_3_Masked_z_0_,
         generated_sbox_41_not_1_Masked_z_0_,
         generated_sbox_41_xor_2_Masked_z_0_,
         generated_sbox_41_xor_1_Masked_z_0_,
         generated_sbox_41_xor_0_Masked_z_0_,
         generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_41_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_41_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_41_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_41_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_41_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_41_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_41_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_41_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_41_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_41_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_42_reg_io_z_0_s0_2, generated_sbox_42_reg_io_z_0_s1_2,
         generated_sbox_42_reg_0_s0_1, generated_sbox_42_reg_0_s1_1,
         generated_sbox_42_reg_io_z_0_s0_1, generated_sbox_42_reg_io_z_0_s1_1,
         generated_sbox_42_reg_0_s0, generated_sbox_42_reg_0_s1,
         generated_sbox_42_reg_io_z_0_s0, generated_sbox_42_reg_io_z_0_s1,
         generated_sbox_42_xor_5_Masked_z_0_,
         generated_sbox_42_not_3_Masked_z_0_,
         generated_sbox_42_not_1_Masked_z_0_,
         generated_sbox_42_xor_2_Masked_z_0_,
         generated_sbox_42_xor_1_Masked_z_0_,
         generated_sbox_42_xor_0_Masked_z_0_,
         generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_42_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_42_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_42_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_42_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_42_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_42_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_42_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_42_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_42_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_42_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_43_reg_io_z_0_s0_2, generated_sbox_43_reg_io_z_0_s1_2,
         generated_sbox_43_reg_0_s0_1, generated_sbox_43_reg_0_s1_1,
         generated_sbox_43_reg_io_z_0_s0_1, generated_sbox_43_reg_io_z_0_s1_1,
         generated_sbox_43_reg_0_s0, generated_sbox_43_reg_0_s1,
         generated_sbox_43_reg_io_z_0_s0, generated_sbox_43_reg_io_z_0_s1,
         generated_sbox_43_xor_5_Masked_z_0_,
         generated_sbox_43_not_3_Masked_z_0_,
         generated_sbox_43_not_1_Masked_z_0_,
         generated_sbox_43_xor_2_Masked_z_0_,
         generated_sbox_43_xor_1_Masked_z_0_,
         generated_sbox_43_xor_0_Masked_z_0_,
         generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_43_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_43_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_43_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_43_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_43_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_43_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_43_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_43_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_43_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_43_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_44_reg_io_z_0_s0_2, generated_sbox_44_reg_io_z_0_s1_2,
         generated_sbox_44_reg_0_s0_1, generated_sbox_44_reg_0_s1_1,
         generated_sbox_44_reg_io_z_0_s0_1, generated_sbox_44_reg_io_z_0_s1_1,
         generated_sbox_44_reg_0_s0, generated_sbox_44_reg_0_s1,
         generated_sbox_44_reg_io_z_0_s0, generated_sbox_44_reg_io_z_0_s1,
         generated_sbox_44_xor_5_Masked_z_0_,
         generated_sbox_44_not_3_Masked_z_0_,
         generated_sbox_44_not_1_Masked_z_0_,
         generated_sbox_44_xor_2_Masked_z_0_,
         generated_sbox_44_xor_1_Masked_z_0_,
         generated_sbox_44_xor_0_Masked_z_0_,
         generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_44_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_44_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_44_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_44_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_44_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_44_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_44_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_44_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_44_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_44_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_45_reg_io_z_0_s0_2, generated_sbox_45_reg_io_z_0_s1_2,
         generated_sbox_45_reg_0_s0_1, generated_sbox_45_reg_0_s1_1,
         generated_sbox_45_reg_io_z_0_s0_1, generated_sbox_45_reg_io_z_0_s1_1,
         generated_sbox_45_reg_0_s0, generated_sbox_45_reg_0_s1,
         generated_sbox_45_reg_io_z_0_s0, generated_sbox_45_reg_io_z_0_s1,
         generated_sbox_45_xor_5_Masked_z_0_,
         generated_sbox_45_not_3_Masked_z_0_,
         generated_sbox_45_not_1_Masked_z_0_,
         generated_sbox_45_xor_2_Masked_z_0_,
         generated_sbox_45_xor_1_Masked_z_0_,
         generated_sbox_45_xor_0_Masked_z_0_,
         generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_45_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_45_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_45_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_45_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_45_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_45_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_45_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_45_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_45_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_45_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_46_reg_io_z_0_s0_2, generated_sbox_46_reg_io_z_0_s1_2,
         generated_sbox_46_reg_0_s0_1, generated_sbox_46_reg_0_s1_1,
         generated_sbox_46_reg_io_z_0_s0_1, generated_sbox_46_reg_io_z_0_s1_1,
         generated_sbox_46_reg_0_s0, generated_sbox_46_reg_0_s1,
         generated_sbox_46_reg_io_z_0_s0, generated_sbox_46_reg_io_z_0_s1,
         generated_sbox_46_xor_5_Masked_z_0_,
         generated_sbox_46_not_3_Masked_z_0_,
         generated_sbox_46_not_1_Masked_z_0_,
         generated_sbox_46_xor_2_Masked_z_0_,
         generated_sbox_46_xor_1_Masked_z_0_,
         generated_sbox_46_xor_0_Masked_z_0_,
         generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_46_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_46_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_46_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_46_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_46_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_46_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_46_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_46_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_46_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_46_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_47_reg_io_z_0_s0_2, generated_sbox_47_reg_io_z_0_s1_2,
         generated_sbox_47_reg_0_s0_1, generated_sbox_47_reg_0_s1_1,
         generated_sbox_47_reg_io_z_0_s0_1, generated_sbox_47_reg_io_z_0_s1_1,
         generated_sbox_47_reg_0_s0, generated_sbox_47_reg_0_s1,
         generated_sbox_47_reg_io_z_0_s0, generated_sbox_47_reg_io_z_0_s1,
         generated_sbox_47_xor_5_Masked_z_0_,
         generated_sbox_47_not_3_Masked_z_0_,
         generated_sbox_47_not_1_Masked_z_0_,
         generated_sbox_47_xor_2_Masked_z_0_,
         generated_sbox_47_xor_1_Masked_z_0_,
         generated_sbox_47_xor_0_Masked_z_0_,
         generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_47_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_47_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_47_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_47_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_47_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_47_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_47_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_47_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_47_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_47_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_48_reg_io_z_0_s0_2, generated_sbox_48_reg_io_z_0_s1_2,
         generated_sbox_48_reg_0_s0_1, generated_sbox_48_reg_0_s1_1,
         generated_sbox_48_reg_io_z_0_s0_1, generated_sbox_48_reg_io_z_0_s1_1,
         generated_sbox_48_reg_0_s0, generated_sbox_48_reg_0_s1,
         generated_sbox_48_reg_io_z_0_s0, generated_sbox_48_reg_io_z_0_s1,
         generated_sbox_48_xor_5_Masked_z_0_,
         generated_sbox_48_not_3_Masked_z_0_,
         generated_sbox_48_not_1_Masked_z_0_,
         generated_sbox_48_xor_2_Masked_z_0_,
         generated_sbox_48_xor_1_Masked_z_0_,
         generated_sbox_48_xor_0_Masked_z_0_,
         generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_48_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_48_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_48_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_48_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_48_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_48_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_48_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_48_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_48_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_48_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_49_reg_io_z_0_s0_2, generated_sbox_49_reg_io_z_0_s1_2,
         generated_sbox_49_reg_0_s0_1, generated_sbox_49_reg_0_s1_1,
         generated_sbox_49_reg_io_z_0_s0_1, generated_sbox_49_reg_io_z_0_s1_1,
         generated_sbox_49_reg_0_s0, generated_sbox_49_reg_0_s1,
         generated_sbox_49_reg_io_z_0_s0, generated_sbox_49_reg_io_z_0_s1,
         generated_sbox_49_xor_5_Masked_z_0_,
         generated_sbox_49_not_3_Masked_z_0_,
         generated_sbox_49_not_1_Masked_z_0_,
         generated_sbox_49_xor_2_Masked_z_0_,
         generated_sbox_49_xor_1_Masked_z_0_,
         generated_sbox_49_xor_0_Masked_z_0_,
         generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_49_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_49_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_49_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_49_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_49_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_49_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_49_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_49_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_49_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_49_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_50_reg_io_z_0_s0_2, generated_sbox_50_reg_io_z_0_s1_2,
         generated_sbox_50_reg_0_s0_1, generated_sbox_50_reg_0_s1_1,
         generated_sbox_50_reg_io_z_0_s0_1, generated_sbox_50_reg_io_z_0_s1_1,
         generated_sbox_50_reg_0_s0, generated_sbox_50_reg_0_s1,
         generated_sbox_50_reg_io_z_0_s0, generated_sbox_50_reg_io_z_0_s1,
         generated_sbox_50_xor_5_Masked_z_0_,
         generated_sbox_50_not_3_Masked_z_0_,
         generated_sbox_50_not_1_Masked_z_0_,
         generated_sbox_50_xor_2_Masked_z_0_,
         generated_sbox_50_xor_1_Masked_z_0_,
         generated_sbox_50_xor_0_Masked_z_0_,
         generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_50_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_50_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_50_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_50_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_50_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_50_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_50_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_50_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_50_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_50_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_51_reg_io_z_0_s0_2, generated_sbox_51_reg_io_z_0_s1_2,
         generated_sbox_51_reg_0_s0_1, generated_sbox_51_reg_0_s1_1,
         generated_sbox_51_reg_io_z_0_s0_1, generated_sbox_51_reg_io_z_0_s1_1,
         generated_sbox_51_reg_0_s0, generated_sbox_51_reg_0_s1,
         generated_sbox_51_reg_io_z_0_s0, generated_sbox_51_reg_io_z_0_s1,
         generated_sbox_51_xor_5_Masked_z_0_,
         generated_sbox_51_not_3_Masked_z_0_,
         generated_sbox_51_not_1_Masked_z_0_,
         generated_sbox_51_xor_2_Masked_z_0_,
         generated_sbox_51_xor_1_Masked_z_0_,
         generated_sbox_51_xor_0_Masked_z_0_,
         generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_51_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_51_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_51_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_51_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_51_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_51_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_51_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_51_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_51_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_51_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_52_reg_io_z_0_s0_2, generated_sbox_52_reg_io_z_0_s1_2,
         generated_sbox_52_reg_0_s0_1, generated_sbox_52_reg_0_s1_1,
         generated_sbox_52_reg_io_z_0_s0_1, generated_sbox_52_reg_io_z_0_s1_1,
         generated_sbox_52_reg_0_s0, generated_sbox_52_reg_0_s1,
         generated_sbox_52_reg_io_z_0_s0, generated_sbox_52_reg_io_z_0_s1,
         generated_sbox_52_xor_5_Masked_z_0_,
         generated_sbox_52_not_3_Masked_z_0_,
         generated_sbox_52_not_1_Masked_z_0_,
         generated_sbox_52_xor_2_Masked_z_0_,
         generated_sbox_52_xor_1_Masked_z_0_,
         generated_sbox_52_xor_0_Masked_z_0_,
         generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_52_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_52_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_52_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_52_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_52_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_52_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_52_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_52_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_52_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_52_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_53_reg_io_z_0_s0_2, generated_sbox_53_reg_io_z_0_s1_2,
         generated_sbox_53_reg_0_s0_1, generated_sbox_53_reg_0_s1_1,
         generated_sbox_53_reg_io_z_0_s0_1, generated_sbox_53_reg_io_z_0_s1_1,
         generated_sbox_53_reg_0_s0, generated_sbox_53_reg_0_s1,
         generated_sbox_53_reg_io_z_0_s0, generated_sbox_53_reg_io_z_0_s1,
         generated_sbox_53_xor_5_Masked_z_0_,
         generated_sbox_53_not_3_Masked_z_0_,
         generated_sbox_53_not_1_Masked_z_0_,
         generated_sbox_53_xor_2_Masked_z_0_,
         generated_sbox_53_xor_1_Masked_z_0_,
         generated_sbox_53_xor_0_Masked_z_0_,
         generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_53_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_53_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_53_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_53_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_53_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_53_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_53_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_53_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_53_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_53_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_54_reg_io_z_0_s0_2, generated_sbox_54_reg_io_z_0_s1_2,
         generated_sbox_54_reg_0_s0_1, generated_sbox_54_reg_0_s1_1,
         generated_sbox_54_reg_io_z_0_s0_1, generated_sbox_54_reg_io_z_0_s1_1,
         generated_sbox_54_reg_0_s0, generated_sbox_54_reg_0_s1,
         generated_sbox_54_reg_io_z_0_s0, generated_sbox_54_reg_io_z_0_s1,
         generated_sbox_54_xor_5_Masked_z_0_,
         generated_sbox_54_not_3_Masked_z_0_,
         generated_sbox_54_not_1_Masked_z_0_,
         generated_sbox_54_xor_2_Masked_z_0_,
         generated_sbox_54_xor_1_Masked_z_0_,
         generated_sbox_54_xor_0_Masked_z_0_,
         generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_54_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_54_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_54_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_54_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_54_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_54_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_54_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_54_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_54_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_54_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_55_reg_io_z_0_s0_2, generated_sbox_55_reg_io_z_0_s1_2,
         generated_sbox_55_reg_0_s0_1, generated_sbox_55_reg_0_s1_1,
         generated_sbox_55_reg_io_z_0_s0_1, generated_sbox_55_reg_io_z_0_s1_1,
         generated_sbox_55_reg_0_s0, generated_sbox_55_reg_0_s1,
         generated_sbox_55_reg_io_z_0_s0, generated_sbox_55_reg_io_z_0_s1,
         generated_sbox_55_xor_5_Masked_z_0_,
         generated_sbox_55_not_3_Masked_z_0_,
         generated_sbox_55_not_1_Masked_z_0_,
         generated_sbox_55_xor_2_Masked_z_0_,
         generated_sbox_55_xor_1_Masked_z_0_,
         generated_sbox_55_xor_0_Masked_z_0_,
         generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_55_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_55_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_55_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_55_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_55_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_55_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_55_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_55_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_55_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_55_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_56_reg_io_z_0_s0_2, generated_sbox_56_reg_io_z_0_s1_2,
         generated_sbox_56_reg_0_s0_1, generated_sbox_56_reg_0_s1_1,
         generated_sbox_56_reg_io_z_0_s0_1, generated_sbox_56_reg_io_z_0_s1_1,
         generated_sbox_56_reg_0_s0, generated_sbox_56_reg_0_s1,
         generated_sbox_56_reg_io_z_0_s0, generated_sbox_56_reg_io_z_0_s1,
         generated_sbox_56_xor_5_Masked_z_0_,
         generated_sbox_56_not_3_Masked_z_0_,
         generated_sbox_56_not_1_Masked_z_0_,
         generated_sbox_56_xor_2_Masked_z_0_,
         generated_sbox_56_xor_1_Masked_z_0_,
         generated_sbox_56_xor_0_Masked_z_0_,
         generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_56_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_56_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_56_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_56_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_56_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_56_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_56_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_56_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_56_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_56_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_57_reg_io_z_0_s0_2, generated_sbox_57_reg_io_z_0_s1_2,
         generated_sbox_57_reg_0_s0_1, generated_sbox_57_reg_0_s1_1,
         generated_sbox_57_reg_io_z_0_s0_1, generated_sbox_57_reg_io_z_0_s1_1,
         generated_sbox_57_reg_0_s0, generated_sbox_57_reg_0_s1,
         generated_sbox_57_reg_io_z_0_s0, generated_sbox_57_reg_io_z_0_s1,
         generated_sbox_57_xor_5_Masked_z_0_,
         generated_sbox_57_not_3_Masked_z_0_,
         generated_sbox_57_not_1_Masked_z_0_,
         generated_sbox_57_xor_2_Masked_z_0_,
         generated_sbox_57_xor_1_Masked_z_0_,
         generated_sbox_57_xor_0_Masked_z_0_,
         generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_57_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_57_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_57_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_57_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_57_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_57_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_57_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_57_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_57_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_57_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_58_reg_io_z_0_s0_2, generated_sbox_58_reg_io_z_0_s1_2,
         generated_sbox_58_reg_0_s0_1, generated_sbox_58_reg_0_s1_1,
         generated_sbox_58_reg_io_z_0_s0_1, generated_sbox_58_reg_io_z_0_s1_1,
         generated_sbox_58_reg_0_s0, generated_sbox_58_reg_0_s1,
         generated_sbox_58_reg_io_z_0_s0, generated_sbox_58_reg_io_z_0_s1,
         generated_sbox_58_xor_5_Masked_z_0_,
         generated_sbox_58_not_3_Masked_z_0_,
         generated_sbox_58_not_1_Masked_z_0_,
         generated_sbox_58_xor_2_Masked_z_0_,
         generated_sbox_58_xor_1_Masked_z_0_,
         generated_sbox_58_xor_0_Masked_z_0_,
         generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_58_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_58_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_58_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_58_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_58_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_58_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_58_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_58_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_58_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_58_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_59_reg_io_z_0_s0_2, generated_sbox_59_reg_io_z_0_s1_2,
         generated_sbox_59_reg_0_s0_1, generated_sbox_59_reg_0_s1_1,
         generated_sbox_59_reg_io_z_0_s0_1, generated_sbox_59_reg_io_z_0_s1_1,
         generated_sbox_59_reg_0_s0, generated_sbox_59_reg_0_s1,
         generated_sbox_59_reg_io_z_0_s0, generated_sbox_59_reg_io_z_0_s1,
         generated_sbox_59_xor_5_Masked_z_0_,
         generated_sbox_59_not_3_Masked_z_0_,
         generated_sbox_59_not_1_Masked_z_0_,
         generated_sbox_59_xor_2_Masked_z_0_,
         generated_sbox_59_xor_1_Masked_z_0_,
         generated_sbox_59_xor_0_Masked_z_0_,
         generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_59_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_59_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_59_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_59_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_59_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_59_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_59_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_59_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_59_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_59_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_60_reg_io_z_0_s0_2, generated_sbox_60_reg_io_z_0_s1_2,
         generated_sbox_60_reg_0_s0_1, generated_sbox_60_reg_0_s1_1,
         generated_sbox_60_reg_io_z_0_s0_1, generated_sbox_60_reg_io_z_0_s1_1,
         generated_sbox_60_reg_0_s0, generated_sbox_60_reg_0_s1,
         generated_sbox_60_reg_io_z_0_s0, generated_sbox_60_reg_io_z_0_s1,
         generated_sbox_60_xor_5_Masked_z_0_,
         generated_sbox_60_not_3_Masked_z_0_,
         generated_sbox_60_not_1_Masked_z_0_,
         generated_sbox_60_xor_2_Masked_z_0_,
         generated_sbox_60_xor_1_Masked_z_0_,
         generated_sbox_60_xor_0_Masked_z_0_,
         generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_60_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_60_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_60_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_60_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_60_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_60_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_60_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_60_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_60_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_60_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_61_reg_io_z_0_s0_2, generated_sbox_61_reg_io_z_0_s1_2,
         generated_sbox_61_reg_0_s0_1, generated_sbox_61_reg_0_s1_1,
         generated_sbox_61_reg_io_z_0_s0_1, generated_sbox_61_reg_io_z_0_s1_1,
         generated_sbox_61_reg_0_s0, generated_sbox_61_reg_0_s1,
         generated_sbox_61_reg_io_z_0_s0, generated_sbox_61_reg_io_z_0_s1,
         generated_sbox_61_xor_5_Masked_z_0_,
         generated_sbox_61_not_3_Masked_z_0_,
         generated_sbox_61_not_1_Masked_z_0_,
         generated_sbox_61_xor_2_Masked_z_0_,
         generated_sbox_61_xor_1_Masked_z_0_,
         generated_sbox_61_xor_0_Masked_z_0_,
         generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_61_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_61_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_61_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_61_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_61_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_61_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_61_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_61_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_61_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_61_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_62_reg_io_z_0_s0_2, generated_sbox_62_reg_io_z_0_s1_2,
         generated_sbox_62_reg_0_s0_1, generated_sbox_62_reg_0_s1_1,
         generated_sbox_62_reg_io_z_0_s0_1, generated_sbox_62_reg_io_z_0_s1_1,
         generated_sbox_62_reg_0_s0, generated_sbox_62_reg_0_s1,
         generated_sbox_62_reg_io_z_0_s0, generated_sbox_62_reg_io_z_0_s1,
         generated_sbox_62_xor_5_Masked_z_0_,
         generated_sbox_62_not_3_Masked_z_0_,
         generated_sbox_62_not_1_Masked_z_0_,
         generated_sbox_62_xor_2_Masked_z_0_,
         generated_sbox_62_xor_1_Masked_z_0_,
         generated_sbox_62_xor_0_Masked_z_0_,
         generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_62_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_62_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_62_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_62_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_62_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_62_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_62_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_62_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_62_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_62_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_63_reg_io_z_0_s0_2, generated_sbox_63_reg_io_z_0_s1_2,
         generated_sbox_63_reg_0_s0_1, generated_sbox_63_reg_0_s1_1,
         generated_sbox_63_reg_io_z_0_s0_1, generated_sbox_63_reg_io_z_0_s1_1,
         generated_sbox_63_reg_0_s0, generated_sbox_63_reg_0_s1,
         generated_sbox_63_reg_io_z_0_s0, generated_sbox_63_reg_io_z_0_s1,
         generated_sbox_63_xor_5_Masked_z_0_,
         generated_sbox_63_not_3_Masked_z_0_,
         generated_sbox_63_not_1_Masked_z_0_,
         generated_sbox_63_xor_2_Masked_z_0_,
         generated_sbox_63_xor_1_Masked_z_0_,
         generated_sbox_63_xor_0_Masked_z_0_,
         generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N1,
         generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N0,
         generated_sbox_63_and_0_Masked_and_hpc_mul_n4,
         generated_sbox_63_and_0_Masked_and_hpc_mul_n3,
         generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N1,
         generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N0,
         generated_sbox_63_and_1_Masked_and_hpc_mul_n4,
         generated_sbox_63_and_1_Masked_and_hpc_mul_n3,
         generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N1,
         generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N0,
         generated_sbox_63_and_2_Masked_and_hpc_mul_n4,
         generated_sbox_63_and_2_Masked_and_hpc_mul_n3,
         generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N1,
         generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N0,
         generated_sbox_63_and_3_Masked_and_hpc_mul_n4,
         generated_sbox_63_and_3_Masked_and_hpc_mul_n3,
         generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire,
         generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N1,
         generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N0,
         generated_sbox_63_and_4_Masked_and_hpc_mul_n4,
         generated_sbox_63_and_4_Masked_and_hpc_mul_n3,
         generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire,
         generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire,
         generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire,
         generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire
;
  wire   [127:0] sbox_s0;
  wire   [127:0] sbox_s1;
  wire   [127:0] sbox_s2;
  wire   [127:0] sbox_s3;
  wire   [127:0] sbox_s4;
  wire   [127:0] sbox_s0_d;
  wire   [127:0] sbox_s1_d;
  wire   [127:0] sbox_s2_d;
  wire   [127:0] sbox_s3_d;
  wire   [127:0] sbox_s4_d;
  wire   [1:0] generated_sbox_0_xor_7_Masked_x;
  wire   [1:0] generated_sbox_0_xor_6_Masked_z;
  wire   [1:0] generated_sbox_0_xor_6_Masked_x;
  wire   [1:0] generated_sbox_0_xor_5_Masked_x;
  wire   [1:0] generated_sbox_0_xor_4_Masked_z;
  wire   [1:0] generated_sbox_0_xor_4_Masked_x;
  wire   [1:0] generated_sbox_0_xor_3_Masked_z;
  wire   [1:0] generated_sbox_0_xor_3_Masked_x;
  wire   [1:0] generated_sbox_0_and_4_Masked_z;
  wire   [1:0] generated_sbox_0_not_4_Masked_z;
  wire   [1:0] generated_sbox_0_and_3_Masked_z;
  wire   [1:0] generated_sbox_0_and_2_Masked_z;
  wire   [1:0] generated_sbox_0_not_2_Masked_z;
  wire   [1:0] generated_sbox_0_and_1_Masked_z;
  wire   [1:0] generated_sbox_0_and_0_Masked_z;
  wire   [1:0] generated_sbox_0_not_0_Masked_z;
  wire   [1:0] generated_sbox_0_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_0_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_0_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_0_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_0_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_0_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_xor_7_Masked_x;
  wire   [1:0] generated_sbox_1_xor_6_Masked_z;
  wire   [1:0] generated_sbox_1_xor_6_Masked_x;
  wire   [1:0] generated_sbox_1_xor_5_Masked_x;
  wire   [1:0] generated_sbox_1_xor_4_Masked_z;
  wire   [1:0] generated_sbox_1_xor_4_Masked_x;
  wire   [1:0] generated_sbox_1_xor_3_Masked_z;
  wire   [1:0] generated_sbox_1_xor_3_Masked_x;
  wire   [1:0] generated_sbox_1_and_4_Masked_z;
  wire   [1:0] generated_sbox_1_not_4_Masked_z;
  wire   [1:0] generated_sbox_1_and_3_Masked_z;
  wire   [1:0] generated_sbox_1_and_2_Masked_z;
  wire   [1:0] generated_sbox_1_not_2_Masked_z;
  wire   [1:0] generated_sbox_1_and_1_Masked_z;
  wire   [1:0] generated_sbox_1_and_0_Masked_z;
  wire   [1:0] generated_sbox_1_not_0_Masked_z;
  wire   [1:0] generated_sbox_1_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_1_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_1_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_1_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_1_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_1_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_xor_7_Masked_x;
  wire   [1:0] generated_sbox_2_xor_6_Masked_z;
  wire   [1:0] generated_sbox_2_xor_6_Masked_x;
  wire   [1:0] generated_sbox_2_xor_5_Masked_x;
  wire   [1:0] generated_sbox_2_xor_4_Masked_z;
  wire   [1:0] generated_sbox_2_xor_4_Masked_x;
  wire   [1:0] generated_sbox_2_xor_3_Masked_z;
  wire   [1:0] generated_sbox_2_xor_3_Masked_x;
  wire   [1:0] generated_sbox_2_and_4_Masked_z;
  wire   [1:0] generated_sbox_2_not_4_Masked_z;
  wire   [1:0] generated_sbox_2_and_3_Masked_z;
  wire   [1:0] generated_sbox_2_and_2_Masked_z;
  wire   [1:0] generated_sbox_2_not_2_Masked_z;
  wire   [1:0] generated_sbox_2_and_1_Masked_z;
  wire   [1:0] generated_sbox_2_and_0_Masked_z;
  wire   [1:0] generated_sbox_2_not_0_Masked_z;
  wire   [1:0] generated_sbox_2_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_2_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_2_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_2_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_2_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_2_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_xor_7_Masked_x;
  wire   [1:0] generated_sbox_3_xor_6_Masked_z;
  wire   [1:0] generated_sbox_3_xor_6_Masked_x;
  wire   [1:0] generated_sbox_3_xor_5_Masked_x;
  wire   [1:0] generated_sbox_3_xor_4_Masked_z;
  wire   [1:0] generated_sbox_3_xor_4_Masked_x;
  wire   [1:0] generated_sbox_3_xor_3_Masked_z;
  wire   [1:0] generated_sbox_3_xor_3_Masked_x;
  wire   [1:0] generated_sbox_3_and_4_Masked_z;
  wire   [1:0] generated_sbox_3_not_4_Masked_z;
  wire   [1:0] generated_sbox_3_and_3_Masked_z;
  wire   [1:0] generated_sbox_3_and_2_Masked_z;
  wire   [1:0] generated_sbox_3_not_2_Masked_z;
  wire   [1:0] generated_sbox_3_and_1_Masked_z;
  wire   [1:0] generated_sbox_3_and_0_Masked_z;
  wire   [1:0] generated_sbox_3_not_0_Masked_z;
  wire   [1:0] generated_sbox_3_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_3_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_3_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_3_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_3_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_3_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_xor_7_Masked_x;
  wire   [1:0] generated_sbox_4_xor_6_Masked_z;
  wire   [1:0] generated_sbox_4_xor_6_Masked_x;
  wire   [1:0] generated_sbox_4_xor_5_Masked_x;
  wire   [1:0] generated_sbox_4_xor_4_Masked_z;
  wire   [1:0] generated_sbox_4_xor_4_Masked_x;
  wire   [1:0] generated_sbox_4_xor_3_Masked_z;
  wire   [1:0] generated_sbox_4_xor_3_Masked_x;
  wire   [1:0] generated_sbox_4_and_4_Masked_z;
  wire   [1:0] generated_sbox_4_not_4_Masked_z;
  wire   [1:0] generated_sbox_4_and_3_Masked_z;
  wire   [1:0] generated_sbox_4_and_2_Masked_z;
  wire   [1:0] generated_sbox_4_not_2_Masked_z;
  wire   [1:0] generated_sbox_4_and_1_Masked_z;
  wire   [1:0] generated_sbox_4_and_0_Masked_z;
  wire   [1:0] generated_sbox_4_not_0_Masked_z;
  wire   [1:0] generated_sbox_4_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_4_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_4_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_4_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_4_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_4_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_xor_7_Masked_x;
  wire   [1:0] generated_sbox_5_xor_6_Masked_z;
  wire   [1:0] generated_sbox_5_xor_6_Masked_x;
  wire   [1:0] generated_sbox_5_xor_5_Masked_x;
  wire   [1:0] generated_sbox_5_xor_4_Masked_z;
  wire   [1:0] generated_sbox_5_xor_4_Masked_x;
  wire   [1:0] generated_sbox_5_xor_3_Masked_z;
  wire   [1:0] generated_sbox_5_xor_3_Masked_x;
  wire   [1:0] generated_sbox_5_and_4_Masked_z;
  wire   [1:0] generated_sbox_5_not_4_Masked_z;
  wire   [1:0] generated_sbox_5_and_3_Masked_z;
  wire   [1:0] generated_sbox_5_and_2_Masked_z;
  wire   [1:0] generated_sbox_5_not_2_Masked_z;
  wire   [1:0] generated_sbox_5_and_1_Masked_z;
  wire   [1:0] generated_sbox_5_and_0_Masked_z;
  wire   [1:0] generated_sbox_5_not_0_Masked_z;
  wire   [1:0] generated_sbox_5_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_5_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_5_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_5_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_5_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_5_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_xor_7_Masked_x;
  wire   [1:0] generated_sbox_6_xor_6_Masked_z;
  wire   [1:0] generated_sbox_6_xor_6_Masked_x;
  wire   [1:0] generated_sbox_6_xor_5_Masked_x;
  wire   [1:0] generated_sbox_6_xor_4_Masked_z;
  wire   [1:0] generated_sbox_6_xor_4_Masked_x;
  wire   [1:0] generated_sbox_6_xor_3_Masked_z;
  wire   [1:0] generated_sbox_6_xor_3_Masked_x;
  wire   [1:0] generated_sbox_6_and_4_Masked_z;
  wire   [1:0] generated_sbox_6_not_4_Masked_z;
  wire   [1:0] generated_sbox_6_and_3_Masked_z;
  wire   [1:0] generated_sbox_6_and_2_Masked_z;
  wire   [1:0] generated_sbox_6_not_2_Masked_z;
  wire   [1:0] generated_sbox_6_and_1_Masked_z;
  wire   [1:0] generated_sbox_6_and_0_Masked_z;
  wire   [1:0] generated_sbox_6_not_0_Masked_z;
  wire   [1:0] generated_sbox_6_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_6_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_6_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_6_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_6_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_6_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_xor_7_Masked_x;
  wire   [1:0] generated_sbox_7_xor_6_Masked_z;
  wire   [1:0] generated_sbox_7_xor_6_Masked_x;
  wire   [1:0] generated_sbox_7_xor_5_Masked_x;
  wire   [1:0] generated_sbox_7_xor_4_Masked_z;
  wire   [1:0] generated_sbox_7_xor_4_Masked_x;
  wire   [1:0] generated_sbox_7_xor_3_Masked_z;
  wire   [1:0] generated_sbox_7_xor_3_Masked_x;
  wire   [1:0] generated_sbox_7_and_4_Masked_z;
  wire   [1:0] generated_sbox_7_not_4_Masked_z;
  wire   [1:0] generated_sbox_7_and_3_Masked_z;
  wire   [1:0] generated_sbox_7_and_2_Masked_z;
  wire   [1:0] generated_sbox_7_not_2_Masked_z;
  wire   [1:0] generated_sbox_7_and_1_Masked_z;
  wire   [1:0] generated_sbox_7_and_0_Masked_z;
  wire   [1:0] generated_sbox_7_not_0_Masked_z;
  wire   [1:0] generated_sbox_7_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_7_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_7_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_7_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_7_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_7_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_xor_7_Masked_x;
  wire   [1:0] generated_sbox_8_xor_6_Masked_z;
  wire   [1:0] generated_sbox_8_xor_6_Masked_x;
  wire   [1:0] generated_sbox_8_xor_5_Masked_x;
  wire   [1:0] generated_sbox_8_xor_4_Masked_z;
  wire   [1:0] generated_sbox_8_xor_4_Masked_x;
  wire   [1:0] generated_sbox_8_xor_3_Masked_z;
  wire   [1:0] generated_sbox_8_xor_3_Masked_x;
  wire   [1:0] generated_sbox_8_and_4_Masked_z;
  wire   [1:0] generated_sbox_8_not_4_Masked_z;
  wire   [1:0] generated_sbox_8_and_3_Masked_z;
  wire   [1:0] generated_sbox_8_and_2_Masked_z;
  wire   [1:0] generated_sbox_8_not_2_Masked_z;
  wire   [1:0] generated_sbox_8_and_1_Masked_z;
  wire   [1:0] generated_sbox_8_and_0_Masked_z;
  wire   [1:0] generated_sbox_8_not_0_Masked_z;
  wire   [1:0] generated_sbox_8_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_8_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_8_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_8_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_8_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_8_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_xor_7_Masked_x;
  wire   [1:0] generated_sbox_9_xor_6_Masked_z;
  wire   [1:0] generated_sbox_9_xor_6_Masked_x;
  wire   [1:0] generated_sbox_9_xor_5_Masked_x;
  wire   [1:0] generated_sbox_9_xor_4_Masked_z;
  wire   [1:0] generated_sbox_9_xor_4_Masked_x;
  wire   [1:0] generated_sbox_9_xor_3_Masked_z;
  wire   [1:0] generated_sbox_9_xor_3_Masked_x;
  wire   [1:0] generated_sbox_9_and_4_Masked_z;
  wire   [1:0] generated_sbox_9_not_4_Masked_z;
  wire   [1:0] generated_sbox_9_and_3_Masked_z;
  wire   [1:0] generated_sbox_9_and_2_Masked_z;
  wire   [1:0] generated_sbox_9_not_2_Masked_z;
  wire   [1:0] generated_sbox_9_and_1_Masked_z;
  wire   [1:0] generated_sbox_9_and_0_Masked_z;
  wire   [1:0] generated_sbox_9_not_0_Masked_z;
  wire   [1:0] generated_sbox_9_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_9_and_0_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_9_and_1_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_9_and_2_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_9_and_3_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_9_and_4_Masked_and_hpc_ina_delay;
  wire   [1:0] generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire   [1:0] generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_10_xor_7_Masked_x;
  wire   [1:0] generated_sbox_10_xor_6_Masked_z;
  wire   [1:0] generated_sbox_10_xor_6_Masked_x;
  wire   [1:0] generated_sbox_10_xor_5_Masked_x;
  wire   [1:0] generated_sbox_10_xor_4_Masked_z;
  wire   [1:0] generated_sbox_10_xor_4_Masked_x;
  wire   [1:0] generated_sbox_10_xor_3_Masked_z;
  wire   [1:0] generated_sbox_10_xor_3_Masked_x;
  wire   [1:0] generated_sbox_10_and_4_Masked_z;
  wire   [1:0] generated_sbox_10_not_4_Masked_z;
  wire   [1:0] generated_sbox_10_and_3_Masked_z;
  wire   [1:0] generated_sbox_10_and_2_Masked_z;
  wire   [1:0] generated_sbox_10_not_2_Masked_z;
  wire   [1:0] generated_sbox_10_and_1_Masked_z;
  wire   [1:0] generated_sbox_10_and_0_Masked_z;
  wire   [1:0] generated_sbox_10_not_0_Masked_z;
  wire   [1:0] generated_sbox_10_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_10_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_10_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_10_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_10_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_10_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_10_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_10_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_10_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_10_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_11_xor_7_Masked_x;
  wire   [1:0] generated_sbox_11_xor_6_Masked_z;
  wire   [1:0] generated_sbox_11_xor_6_Masked_x;
  wire   [1:0] generated_sbox_11_xor_5_Masked_x;
  wire   [1:0] generated_sbox_11_xor_4_Masked_z;
  wire   [1:0] generated_sbox_11_xor_4_Masked_x;
  wire   [1:0] generated_sbox_11_xor_3_Masked_z;
  wire   [1:0] generated_sbox_11_xor_3_Masked_x;
  wire   [1:0] generated_sbox_11_and_4_Masked_z;
  wire   [1:0] generated_sbox_11_not_4_Masked_z;
  wire   [1:0] generated_sbox_11_and_3_Masked_z;
  wire   [1:0] generated_sbox_11_and_2_Masked_z;
  wire   [1:0] generated_sbox_11_not_2_Masked_z;
  wire   [1:0] generated_sbox_11_and_1_Masked_z;
  wire   [1:0] generated_sbox_11_and_0_Masked_z;
  wire   [1:0] generated_sbox_11_not_0_Masked_z;
  wire   [1:0] generated_sbox_11_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_11_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_11_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_11_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_11_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_11_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_11_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_11_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_11_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_11_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_12_xor_7_Masked_x;
  wire   [1:0] generated_sbox_12_xor_6_Masked_z;
  wire   [1:0] generated_sbox_12_xor_6_Masked_x;
  wire   [1:0] generated_sbox_12_xor_5_Masked_x;
  wire   [1:0] generated_sbox_12_xor_4_Masked_z;
  wire   [1:0] generated_sbox_12_xor_4_Masked_x;
  wire   [1:0] generated_sbox_12_xor_3_Masked_z;
  wire   [1:0] generated_sbox_12_xor_3_Masked_x;
  wire   [1:0] generated_sbox_12_and_4_Masked_z;
  wire   [1:0] generated_sbox_12_not_4_Masked_z;
  wire   [1:0] generated_sbox_12_and_3_Masked_z;
  wire   [1:0] generated_sbox_12_and_2_Masked_z;
  wire   [1:0] generated_sbox_12_not_2_Masked_z;
  wire   [1:0] generated_sbox_12_and_1_Masked_z;
  wire   [1:0] generated_sbox_12_and_0_Masked_z;
  wire   [1:0] generated_sbox_12_not_0_Masked_z;
  wire   [1:0] generated_sbox_12_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_12_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_12_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_12_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_12_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_12_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_12_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_12_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_12_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_12_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_13_xor_7_Masked_x;
  wire   [1:0] generated_sbox_13_xor_6_Masked_z;
  wire   [1:0] generated_sbox_13_xor_6_Masked_x;
  wire   [1:0] generated_sbox_13_xor_5_Masked_x;
  wire   [1:0] generated_sbox_13_xor_4_Masked_z;
  wire   [1:0] generated_sbox_13_xor_4_Masked_x;
  wire   [1:0] generated_sbox_13_xor_3_Masked_z;
  wire   [1:0] generated_sbox_13_xor_3_Masked_x;
  wire   [1:0] generated_sbox_13_and_4_Masked_z;
  wire   [1:0] generated_sbox_13_not_4_Masked_z;
  wire   [1:0] generated_sbox_13_and_3_Masked_z;
  wire   [1:0] generated_sbox_13_and_2_Masked_z;
  wire   [1:0] generated_sbox_13_not_2_Masked_z;
  wire   [1:0] generated_sbox_13_and_1_Masked_z;
  wire   [1:0] generated_sbox_13_and_0_Masked_z;
  wire   [1:0] generated_sbox_13_not_0_Masked_z;
  wire   [1:0] generated_sbox_13_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_13_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_13_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_13_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_13_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_13_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_13_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_13_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_13_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_13_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_14_xor_7_Masked_x;
  wire   [1:0] generated_sbox_14_xor_6_Masked_z;
  wire   [1:0] generated_sbox_14_xor_6_Masked_x;
  wire   [1:0] generated_sbox_14_xor_5_Masked_x;
  wire   [1:0] generated_sbox_14_xor_4_Masked_z;
  wire   [1:0] generated_sbox_14_xor_4_Masked_x;
  wire   [1:0] generated_sbox_14_xor_3_Masked_z;
  wire   [1:0] generated_sbox_14_xor_3_Masked_x;
  wire   [1:0] generated_sbox_14_and_4_Masked_z;
  wire   [1:0] generated_sbox_14_not_4_Masked_z;
  wire   [1:0] generated_sbox_14_and_3_Masked_z;
  wire   [1:0] generated_sbox_14_and_2_Masked_z;
  wire   [1:0] generated_sbox_14_not_2_Masked_z;
  wire   [1:0] generated_sbox_14_and_1_Masked_z;
  wire   [1:0] generated_sbox_14_and_0_Masked_z;
  wire   [1:0] generated_sbox_14_not_0_Masked_z;
  wire   [1:0] generated_sbox_14_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_14_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_14_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_14_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_14_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_14_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_14_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_14_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_14_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_14_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_15_xor_7_Masked_x;
  wire   [1:0] generated_sbox_15_xor_6_Masked_z;
  wire   [1:0] generated_sbox_15_xor_6_Masked_x;
  wire   [1:0] generated_sbox_15_xor_5_Masked_x;
  wire   [1:0] generated_sbox_15_xor_4_Masked_z;
  wire   [1:0] generated_sbox_15_xor_4_Masked_x;
  wire   [1:0] generated_sbox_15_xor_3_Masked_z;
  wire   [1:0] generated_sbox_15_xor_3_Masked_x;
  wire   [1:0] generated_sbox_15_and_4_Masked_z;
  wire   [1:0] generated_sbox_15_not_4_Masked_z;
  wire   [1:0] generated_sbox_15_and_3_Masked_z;
  wire   [1:0] generated_sbox_15_and_2_Masked_z;
  wire   [1:0] generated_sbox_15_not_2_Masked_z;
  wire   [1:0] generated_sbox_15_and_1_Masked_z;
  wire   [1:0] generated_sbox_15_and_0_Masked_z;
  wire   [1:0] generated_sbox_15_not_0_Masked_z;
  wire   [1:0] generated_sbox_15_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_15_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_15_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_15_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_15_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_15_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_15_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_15_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_15_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_15_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_16_xor_7_Masked_x;
  wire   [1:0] generated_sbox_16_xor_6_Masked_z;
  wire   [1:0] generated_sbox_16_xor_6_Masked_x;
  wire   [1:0] generated_sbox_16_xor_5_Masked_x;
  wire   [1:0] generated_sbox_16_xor_4_Masked_z;
  wire   [1:0] generated_sbox_16_xor_4_Masked_x;
  wire   [1:0] generated_sbox_16_xor_3_Masked_z;
  wire   [1:0] generated_sbox_16_xor_3_Masked_x;
  wire   [1:0] generated_sbox_16_and_4_Masked_z;
  wire   [1:0] generated_sbox_16_not_4_Masked_z;
  wire   [1:0] generated_sbox_16_and_3_Masked_z;
  wire   [1:0] generated_sbox_16_and_2_Masked_z;
  wire   [1:0] generated_sbox_16_not_2_Masked_z;
  wire   [1:0] generated_sbox_16_and_1_Masked_z;
  wire   [1:0] generated_sbox_16_and_0_Masked_z;
  wire   [1:0] generated_sbox_16_not_0_Masked_z;
  wire   [1:0] generated_sbox_16_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_16_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_16_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_16_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_16_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_16_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_16_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_16_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_16_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_16_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_17_xor_7_Masked_x;
  wire   [1:0] generated_sbox_17_xor_6_Masked_z;
  wire   [1:0] generated_sbox_17_xor_6_Masked_x;
  wire   [1:0] generated_sbox_17_xor_5_Masked_x;
  wire   [1:0] generated_sbox_17_xor_4_Masked_z;
  wire   [1:0] generated_sbox_17_xor_4_Masked_x;
  wire   [1:0] generated_sbox_17_xor_3_Masked_z;
  wire   [1:0] generated_sbox_17_xor_3_Masked_x;
  wire   [1:0] generated_sbox_17_and_4_Masked_z;
  wire   [1:0] generated_sbox_17_not_4_Masked_z;
  wire   [1:0] generated_sbox_17_and_3_Masked_z;
  wire   [1:0] generated_sbox_17_and_2_Masked_z;
  wire   [1:0] generated_sbox_17_not_2_Masked_z;
  wire   [1:0] generated_sbox_17_and_1_Masked_z;
  wire   [1:0] generated_sbox_17_and_0_Masked_z;
  wire   [1:0] generated_sbox_17_not_0_Masked_z;
  wire   [1:0] generated_sbox_17_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_17_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_17_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_17_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_17_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_17_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_17_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_17_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_17_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_17_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_18_xor_7_Masked_x;
  wire   [1:0] generated_sbox_18_xor_6_Masked_z;
  wire   [1:0] generated_sbox_18_xor_6_Masked_x;
  wire   [1:0] generated_sbox_18_xor_5_Masked_x;
  wire   [1:0] generated_sbox_18_xor_4_Masked_z;
  wire   [1:0] generated_sbox_18_xor_4_Masked_x;
  wire   [1:0] generated_sbox_18_xor_3_Masked_z;
  wire   [1:0] generated_sbox_18_xor_3_Masked_x;
  wire   [1:0] generated_sbox_18_and_4_Masked_z;
  wire   [1:0] generated_sbox_18_not_4_Masked_z;
  wire   [1:0] generated_sbox_18_and_3_Masked_z;
  wire   [1:0] generated_sbox_18_and_2_Masked_z;
  wire   [1:0] generated_sbox_18_not_2_Masked_z;
  wire   [1:0] generated_sbox_18_and_1_Masked_z;
  wire   [1:0] generated_sbox_18_and_0_Masked_z;
  wire   [1:0] generated_sbox_18_not_0_Masked_z;
  wire   [1:0] generated_sbox_18_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_18_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_18_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_18_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_18_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_18_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_18_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_18_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_18_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_18_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_19_xor_7_Masked_x;
  wire   [1:0] generated_sbox_19_xor_6_Masked_z;
  wire   [1:0] generated_sbox_19_xor_6_Masked_x;
  wire   [1:0] generated_sbox_19_xor_5_Masked_x;
  wire   [1:0] generated_sbox_19_xor_4_Masked_z;
  wire   [1:0] generated_sbox_19_xor_4_Masked_x;
  wire   [1:0] generated_sbox_19_xor_3_Masked_z;
  wire   [1:0] generated_sbox_19_xor_3_Masked_x;
  wire   [1:0] generated_sbox_19_and_4_Masked_z;
  wire   [1:0] generated_sbox_19_not_4_Masked_z;
  wire   [1:0] generated_sbox_19_and_3_Masked_z;
  wire   [1:0] generated_sbox_19_and_2_Masked_z;
  wire   [1:0] generated_sbox_19_not_2_Masked_z;
  wire   [1:0] generated_sbox_19_and_1_Masked_z;
  wire   [1:0] generated_sbox_19_and_0_Masked_z;
  wire   [1:0] generated_sbox_19_not_0_Masked_z;
  wire   [1:0] generated_sbox_19_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_19_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_19_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_19_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_19_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_19_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_19_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_19_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_19_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_19_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_20_xor_7_Masked_x;
  wire   [1:0] generated_sbox_20_xor_6_Masked_z;
  wire   [1:0] generated_sbox_20_xor_6_Masked_x;
  wire   [1:0] generated_sbox_20_xor_5_Masked_x;
  wire   [1:0] generated_sbox_20_xor_4_Masked_z;
  wire   [1:0] generated_sbox_20_xor_4_Masked_x;
  wire   [1:0] generated_sbox_20_xor_3_Masked_z;
  wire   [1:0] generated_sbox_20_xor_3_Masked_x;
  wire   [1:0] generated_sbox_20_and_4_Masked_z;
  wire   [1:0] generated_sbox_20_not_4_Masked_z;
  wire   [1:0] generated_sbox_20_and_3_Masked_z;
  wire   [1:0] generated_sbox_20_and_2_Masked_z;
  wire   [1:0] generated_sbox_20_not_2_Masked_z;
  wire   [1:0] generated_sbox_20_and_1_Masked_z;
  wire   [1:0] generated_sbox_20_and_0_Masked_z;
  wire   [1:0] generated_sbox_20_not_0_Masked_z;
  wire   [1:0] generated_sbox_20_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_20_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_20_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_20_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_20_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_20_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_20_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_20_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_20_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_20_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_21_xor_7_Masked_x;
  wire   [1:0] generated_sbox_21_xor_6_Masked_z;
  wire   [1:0] generated_sbox_21_xor_6_Masked_x;
  wire   [1:0] generated_sbox_21_xor_5_Masked_x;
  wire   [1:0] generated_sbox_21_xor_4_Masked_z;
  wire   [1:0] generated_sbox_21_xor_4_Masked_x;
  wire   [1:0] generated_sbox_21_xor_3_Masked_z;
  wire   [1:0] generated_sbox_21_xor_3_Masked_x;
  wire   [1:0] generated_sbox_21_and_4_Masked_z;
  wire   [1:0] generated_sbox_21_not_4_Masked_z;
  wire   [1:0] generated_sbox_21_and_3_Masked_z;
  wire   [1:0] generated_sbox_21_and_2_Masked_z;
  wire   [1:0] generated_sbox_21_not_2_Masked_z;
  wire   [1:0] generated_sbox_21_and_1_Masked_z;
  wire   [1:0] generated_sbox_21_and_0_Masked_z;
  wire   [1:0] generated_sbox_21_not_0_Masked_z;
  wire   [1:0] generated_sbox_21_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_21_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_21_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_21_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_21_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_21_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_21_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_21_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_21_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_21_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_22_xor_7_Masked_x;
  wire   [1:0] generated_sbox_22_xor_6_Masked_z;
  wire   [1:0] generated_sbox_22_xor_6_Masked_x;
  wire   [1:0] generated_sbox_22_xor_5_Masked_x;
  wire   [1:0] generated_sbox_22_xor_4_Masked_z;
  wire   [1:0] generated_sbox_22_xor_4_Masked_x;
  wire   [1:0] generated_sbox_22_xor_3_Masked_z;
  wire   [1:0] generated_sbox_22_xor_3_Masked_x;
  wire   [1:0] generated_sbox_22_and_4_Masked_z;
  wire   [1:0] generated_sbox_22_not_4_Masked_z;
  wire   [1:0] generated_sbox_22_and_3_Masked_z;
  wire   [1:0] generated_sbox_22_and_2_Masked_z;
  wire   [1:0] generated_sbox_22_not_2_Masked_z;
  wire   [1:0] generated_sbox_22_and_1_Masked_z;
  wire   [1:0] generated_sbox_22_and_0_Masked_z;
  wire   [1:0] generated_sbox_22_not_0_Masked_z;
  wire   [1:0] generated_sbox_22_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_22_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_22_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_22_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_22_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_22_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_22_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_22_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_22_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_22_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_23_xor_7_Masked_x;
  wire   [1:0] generated_sbox_23_xor_6_Masked_z;
  wire   [1:0] generated_sbox_23_xor_6_Masked_x;
  wire   [1:0] generated_sbox_23_xor_5_Masked_x;
  wire   [1:0] generated_sbox_23_xor_4_Masked_z;
  wire   [1:0] generated_sbox_23_xor_4_Masked_x;
  wire   [1:0] generated_sbox_23_xor_3_Masked_z;
  wire   [1:0] generated_sbox_23_xor_3_Masked_x;
  wire   [1:0] generated_sbox_23_and_4_Masked_z;
  wire   [1:0] generated_sbox_23_not_4_Masked_z;
  wire   [1:0] generated_sbox_23_and_3_Masked_z;
  wire   [1:0] generated_sbox_23_and_2_Masked_z;
  wire   [1:0] generated_sbox_23_not_2_Masked_z;
  wire   [1:0] generated_sbox_23_and_1_Masked_z;
  wire   [1:0] generated_sbox_23_and_0_Masked_z;
  wire   [1:0] generated_sbox_23_not_0_Masked_z;
  wire   [1:0] generated_sbox_23_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_23_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_23_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_23_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_23_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_23_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_23_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_23_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_23_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_23_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_24_xor_7_Masked_x;
  wire   [1:0] generated_sbox_24_xor_6_Masked_z;
  wire   [1:0] generated_sbox_24_xor_6_Masked_x;
  wire   [1:0] generated_sbox_24_xor_5_Masked_x;
  wire   [1:0] generated_sbox_24_xor_4_Masked_z;
  wire   [1:0] generated_sbox_24_xor_4_Masked_x;
  wire   [1:0] generated_sbox_24_xor_3_Masked_z;
  wire   [1:0] generated_sbox_24_xor_3_Masked_x;
  wire   [1:0] generated_sbox_24_and_4_Masked_z;
  wire   [1:0] generated_sbox_24_not_4_Masked_z;
  wire   [1:0] generated_sbox_24_and_3_Masked_z;
  wire   [1:0] generated_sbox_24_and_2_Masked_z;
  wire   [1:0] generated_sbox_24_not_2_Masked_z;
  wire   [1:0] generated_sbox_24_and_1_Masked_z;
  wire   [1:0] generated_sbox_24_and_0_Masked_z;
  wire   [1:0] generated_sbox_24_not_0_Masked_z;
  wire   [1:0] generated_sbox_24_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_24_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_24_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_24_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_24_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_24_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_24_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_24_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_24_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_24_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_25_xor_7_Masked_x;
  wire   [1:0] generated_sbox_25_xor_6_Masked_z;
  wire   [1:0] generated_sbox_25_xor_6_Masked_x;
  wire   [1:0] generated_sbox_25_xor_5_Masked_x;
  wire   [1:0] generated_sbox_25_xor_4_Masked_z;
  wire   [1:0] generated_sbox_25_xor_4_Masked_x;
  wire   [1:0] generated_sbox_25_xor_3_Masked_z;
  wire   [1:0] generated_sbox_25_xor_3_Masked_x;
  wire   [1:0] generated_sbox_25_and_4_Masked_z;
  wire   [1:0] generated_sbox_25_not_4_Masked_z;
  wire   [1:0] generated_sbox_25_and_3_Masked_z;
  wire   [1:0] generated_sbox_25_and_2_Masked_z;
  wire   [1:0] generated_sbox_25_not_2_Masked_z;
  wire   [1:0] generated_sbox_25_and_1_Masked_z;
  wire   [1:0] generated_sbox_25_and_0_Masked_z;
  wire   [1:0] generated_sbox_25_not_0_Masked_z;
  wire   [1:0] generated_sbox_25_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_25_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_25_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_25_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_25_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_25_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_25_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_25_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_25_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_25_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_26_xor_7_Masked_x;
  wire   [1:0] generated_sbox_26_xor_6_Masked_z;
  wire   [1:0] generated_sbox_26_xor_6_Masked_x;
  wire   [1:0] generated_sbox_26_xor_5_Masked_x;
  wire   [1:0] generated_sbox_26_xor_4_Masked_z;
  wire   [1:0] generated_sbox_26_xor_4_Masked_x;
  wire   [1:0] generated_sbox_26_xor_3_Masked_z;
  wire   [1:0] generated_sbox_26_xor_3_Masked_x;
  wire   [1:0] generated_sbox_26_and_4_Masked_z;
  wire   [1:0] generated_sbox_26_not_4_Masked_z;
  wire   [1:0] generated_sbox_26_and_3_Masked_z;
  wire   [1:0] generated_sbox_26_and_2_Masked_z;
  wire   [1:0] generated_sbox_26_not_2_Masked_z;
  wire   [1:0] generated_sbox_26_and_1_Masked_z;
  wire   [1:0] generated_sbox_26_and_0_Masked_z;
  wire   [1:0] generated_sbox_26_not_0_Masked_z;
  wire   [1:0] generated_sbox_26_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_26_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_26_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_26_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_26_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_26_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_26_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_26_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_26_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_26_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_27_xor_7_Masked_x;
  wire   [1:0] generated_sbox_27_xor_6_Masked_z;
  wire   [1:0] generated_sbox_27_xor_6_Masked_x;
  wire   [1:0] generated_sbox_27_xor_5_Masked_x;
  wire   [1:0] generated_sbox_27_xor_4_Masked_z;
  wire   [1:0] generated_sbox_27_xor_4_Masked_x;
  wire   [1:0] generated_sbox_27_xor_3_Masked_z;
  wire   [1:0] generated_sbox_27_xor_3_Masked_x;
  wire   [1:0] generated_sbox_27_and_4_Masked_z;
  wire   [1:0] generated_sbox_27_not_4_Masked_z;
  wire   [1:0] generated_sbox_27_and_3_Masked_z;
  wire   [1:0] generated_sbox_27_and_2_Masked_z;
  wire   [1:0] generated_sbox_27_not_2_Masked_z;
  wire   [1:0] generated_sbox_27_and_1_Masked_z;
  wire   [1:0] generated_sbox_27_and_0_Masked_z;
  wire   [1:0] generated_sbox_27_not_0_Masked_z;
  wire   [1:0] generated_sbox_27_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_27_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_27_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_27_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_27_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_27_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_27_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_27_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_27_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_27_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_28_xor_7_Masked_x;
  wire   [1:0] generated_sbox_28_xor_6_Masked_z;
  wire   [1:0] generated_sbox_28_xor_6_Masked_x;
  wire   [1:0] generated_sbox_28_xor_5_Masked_x;
  wire   [1:0] generated_sbox_28_xor_4_Masked_z;
  wire   [1:0] generated_sbox_28_xor_4_Masked_x;
  wire   [1:0] generated_sbox_28_xor_3_Masked_z;
  wire   [1:0] generated_sbox_28_xor_3_Masked_x;
  wire   [1:0] generated_sbox_28_and_4_Masked_z;
  wire   [1:0] generated_sbox_28_not_4_Masked_z;
  wire   [1:0] generated_sbox_28_and_3_Masked_z;
  wire   [1:0] generated_sbox_28_and_2_Masked_z;
  wire   [1:0] generated_sbox_28_not_2_Masked_z;
  wire   [1:0] generated_sbox_28_and_1_Masked_z;
  wire   [1:0] generated_sbox_28_and_0_Masked_z;
  wire   [1:0] generated_sbox_28_not_0_Masked_z;
  wire   [1:0] generated_sbox_28_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_28_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_28_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_28_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_28_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_28_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_28_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_28_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_28_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_28_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_29_xor_7_Masked_x;
  wire   [1:0] generated_sbox_29_xor_6_Masked_z;
  wire   [1:0] generated_sbox_29_xor_6_Masked_x;
  wire   [1:0] generated_sbox_29_xor_5_Masked_x;
  wire   [1:0] generated_sbox_29_xor_4_Masked_z;
  wire   [1:0] generated_sbox_29_xor_4_Masked_x;
  wire   [1:0] generated_sbox_29_xor_3_Masked_z;
  wire   [1:0] generated_sbox_29_xor_3_Masked_x;
  wire   [1:0] generated_sbox_29_and_4_Masked_z;
  wire   [1:0] generated_sbox_29_not_4_Masked_z;
  wire   [1:0] generated_sbox_29_and_3_Masked_z;
  wire   [1:0] generated_sbox_29_and_2_Masked_z;
  wire   [1:0] generated_sbox_29_not_2_Masked_z;
  wire   [1:0] generated_sbox_29_and_1_Masked_z;
  wire   [1:0] generated_sbox_29_and_0_Masked_z;
  wire   [1:0] generated_sbox_29_not_0_Masked_z;
  wire   [1:0] generated_sbox_29_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_29_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_29_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_29_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_29_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_29_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_29_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_29_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_29_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_29_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_30_xor_7_Masked_x;
  wire   [1:0] generated_sbox_30_xor_6_Masked_z;
  wire   [1:0] generated_sbox_30_xor_6_Masked_x;
  wire   [1:0] generated_sbox_30_xor_5_Masked_x;
  wire   [1:0] generated_sbox_30_xor_4_Masked_z;
  wire   [1:0] generated_sbox_30_xor_4_Masked_x;
  wire   [1:0] generated_sbox_30_xor_3_Masked_z;
  wire   [1:0] generated_sbox_30_xor_3_Masked_x;
  wire   [1:0] generated_sbox_30_and_4_Masked_z;
  wire   [1:0] generated_sbox_30_not_4_Masked_z;
  wire   [1:0] generated_sbox_30_and_3_Masked_z;
  wire   [1:0] generated_sbox_30_and_2_Masked_z;
  wire   [1:0] generated_sbox_30_not_2_Masked_z;
  wire   [1:0] generated_sbox_30_and_1_Masked_z;
  wire   [1:0] generated_sbox_30_and_0_Masked_z;
  wire   [1:0] generated_sbox_30_not_0_Masked_z;
  wire   [1:0] generated_sbox_30_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_30_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_30_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_30_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_30_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_30_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_30_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_30_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_30_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_30_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_31_xor_7_Masked_x;
  wire   [1:0] generated_sbox_31_xor_6_Masked_z;
  wire   [1:0] generated_sbox_31_xor_6_Masked_x;
  wire   [1:0] generated_sbox_31_xor_5_Masked_x;
  wire   [1:0] generated_sbox_31_xor_4_Masked_z;
  wire   [1:0] generated_sbox_31_xor_4_Masked_x;
  wire   [1:0] generated_sbox_31_xor_3_Masked_z;
  wire   [1:0] generated_sbox_31_xor_3_Masked_x;
  wire   [1:0] generated_sbox_31_and_4_Masked_z;
  wire   [1:0] generated_sbox_31_not_4_Masked_z;
  wire   [1:0] generated_sbox_31_and_3_Masked_z;
  wire   [1:0] generated_sbox_31_and_2_Masked_z;
  wire   [1:0] generated_sbox_31_not_2_Masked_z;
  wire   [1:0] generated_sbox_31_and_1_Masked_z;
  wire   [1:0] generated_sbox_31_and_0_Masked_z;
  wire   [1:0] generated_sbox_31_not_0_Masked_z;
  wire   [1:0] generated_sbox_31_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_31_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_31_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_31_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_31_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_31_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_31_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_31_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_31_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_31_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_32_xor_7_Masked_x;
  wire   [1:0] generated_sbox_32_xor_6_Masked_z;
  wire   [1:0] generated_sbox_32_xor_6_Masked_x;
  wire   [1:0] generated_sbox_32_xor_5_Masked_x;
  wire   [1:0] generated_sbox_32_xor_4_Masked_z;
  wire   [1:0] generated_sbox_32_xor_4_Masked_x;
  wire   [1:0] generated_sbox_32_xor_3_Masked_z;
  wire   [1:0] generated_sbox_32_xor_3_Masked_x;
  wire   [1:0] generated_sbox_32_and_4_Masked_z;
  wire   [1:0] generated_sbox_32_not_4_Masked_z;
  wire   [1:0] generated_sbox_32_and_3_Masked_z;
  wire   [1:0] generated_sbox_32_and_2_Masked_z;
  wire   [1:0] generated_sbox_32_not_2_Masked_z;
  wire   [1:0] generated_sbox_32_and_1_Masked_z;
  wire   [1:0] generated_sbox_32_and_0_Masked_z;
  wire   [1:0] generated_sbox_32_not_0_Masked_z;
  wire   [1:0] generated_sbox_32_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_32_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_32_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_32_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_32_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_32_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_32_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_32_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_32_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_32_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_33_xor_7_Masked_x;
  wire   [1:0] generated_sbox_33_xor_6_Masked_z;
  wire   [1:0] generated_sbox_33_xor_6_Masked_x;
  wire   [1:0] generated_sbox_33_xor_5_Masked_x;
  wire   [1:0] generated_sbox_33_xor_4_Masked_z;
  wire   [1:0] generated_sbox_33_xor_4_Masked_x;
  wire   [1:0] generated_sbox_33_xor_3_Masked_z;
  wire   [1:0] generated_sbox_33_xor_3_Masked_x;
  wire   [1:0] generated_sbox_33_and_4_Masked_z;
  wire   [1:0] generated_sbox_33_not_4_Masked_z;
  wire   [1:0] generated_sbox_33_and_3_Masked_z;
  wire   [1:0] generated_sbox_33_and_2_Masked_z;
  wire   [1:0] generated_sbox_33_not_2_Masked_z;
  wire   [1:0] generated_sbox_33_and_1_Masked_z;
  wire   [1:0] generated_sbox_33_and_0_Masked_z;
  wire   [1:0] generated_sbox_33_not_0_Masked_z;
  wire   [1:0] generated_sbox_33_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_33_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_33_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_33_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_33_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_33_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_33_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_33_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_33_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_33_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_34_xor_7_Masked_x;
  wire   [1:0] generated_sbox_34_xor_6_Masked_z;
  wire   [1:0] generated_sbox_34_xor_6_Masked_x;
  wire   [1:0] generated_sbox_34_xor_5_Masked_x;
  wire   [1:0] generated_sbox_34_xor_4_Masked_z;
  wire   [1:0] generated_sbox_34_xor_4_Masked_x;
  wire   [1:0] generated_sbox_34_xor_3_Masked_z;
  wire   [1:0] generated_sbox_34_xor_3_Masked_x;
  wire   [1:0] generated_sbox_34_and_4_Masked_z;
  wire   [1:0] generated_sbox_34_not_4_Masked_z;
  wire   [1:0] generated_sbox_34_and_3_Masked_z;
  wire   [1:0] generated_sbox_34_and_2_Masked_z;
  wire   [1:0] generated_sbox_34_not_2_Masked_z;
  wire   [1:0] generated_sbox_34_and_1_Masked_z;
  wire   [1:0] generated_sbox_34_and_0_Masked_z;
  wire   [1:0] generated_sbox_34_not_0_Masked_z;
  wire   [1:0] generated_sbox_34_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_34_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_34_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_34_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_34_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_34_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_34_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_34_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_34_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_34_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_35_xor_7_Masked_x;
  wire   [1:0] generated_sbox_35_xor_6_Masked_z;
  wire   [1:0] generated_sbox_35_xor_6_Masked_x;
  wire   [1:0] generated_sbox_35_xor_5_Masked_x;
  wire   [1:0] generated_sbox_35_xor_4_Masked_z;
  wire   [1:0] generated_sbox_35_xor_4_Masked_x;
  wire   [1:0] generated_sbox_35_xor_3_Masked_z;
  wire   [1:0] generated_sbox_35_xor_3_Masked_x;
  wire   [1:0] generated_sbox_35_and_4_Masked_z;
  wire   [1:0] generated_sbox_35_not_4_Masked_z;
  wire   [1:0] generated_sbox_35_and_3_Masked_z;
  wire   [1:0] generated_sbox_35_and_2_Masked_z;
  wire   [1:0] generated_sbox_35_not_2_Masked_z;
  wire   [1:0] generated_sbox_35_and_1_Masked_z;
  wire   [1:0] generated_sbox_35_and_0_Masked_z;
  wire   [1:0] generated_sbox_35_not_0_Masked_z;
  wire   [1:0] generated_sbox_35_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_35_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_35_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_35_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_35_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_35_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_35_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_35_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_35_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_35_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_36_xor_7_Masked_x;
  wire   [1:0] generated_sbox_36_xor_6_Masked_z;
  wire   [1:0] generated_sbox_36_xor_6_Masked_x;
  wire   [1:0] generated_sbox_36_xor_5_Masked_x;
  wire   [1:0] generated_sbox_36_xor_4_Masked_z;
  wire   [1:0] generated_sbox_36_xor_4_Masked_x;
  wire   [1:0] generated_sbox_36_xor_3_Masked_z;
  wire   [1:0] generated_sbox_36_xor_3_Masked_x;
  wire   [1:0] generated_sbox_36_and_4_Masked_z;
  wire   [1:0] generated_sbox_36_not_4_Masked_z;
  wire   [1:0] generated_sbox_36_and_3_Masked_z;
  wire   [1:0] generated_sbox_36_and_2_Masked_z;
  wire   [1:0] generated_sbox_36_not_2_Masked_z;
  wire   [1:0] generated_sbox_36_and_1_Masked_z;
  wire   [1:0] generated_sbox_36_and_0_Masked_z;
  wire   [1:0] generated_sbox_36_not_0_Masked_z;
  wire   [1:0] generated_sbox_36_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_36_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_36_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_36_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_36_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_36_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_36_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_36_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_36_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_36_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_37_xor_7_Masked_x;
  wire   [1:0] generated_sbox_37_xor_6_Masked_z;
  wire   [1:0] generated_sbox_37_xor_6_Masked_x;
  wire   [1:0] generated_sbox_37_xor_5_Masked_x;
  wire   [1:0] generated_sbox_37_xor_4_Masked_z;
  wire   [1:0] generated_sbox_37_xor_4_Masked_x;
  wire   [1:0] generated_sbox_37_xor_3_Masked_z;
  wire   [1:0] generated_sbox_37_xor_3_Masked_x;
  wire   [1:0] generated_sbox_37_and_4_Masked_z;
  wire   [1:0] generated_sbox_37_not_4_Masked_z;
  wire   [1:0] generated_sbox_37_and_3_Masked_z;
  wire   [1:0] generated_sbox_37_and_2_Masked_z;
  wire   [1:0] generated_sbox_37_not_2_Masked_z;
  wire   [1:0] generated_sbox_37_and_1_Masked_z;
  wire   [1:0] generated_sbox_37_and_0_Masked_z;
  wire   [1:0] generated_sbox_37_not_0_Masked_z;
  wire   [1:0] generated_sbox_37_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_37_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_37_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_37_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_37_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_37_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_37_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_37_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_37_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_37_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_38_xor_7_Masked_x;
  wire   [1:0] generated_sbox_38_xor_6_Masked_z;
  wire   [1:0] generated_sbox_38_xor_6_Masked_x;
  wire   [1:0] generated_sbox_38_xor_5_Masked_x;
  wire   [1:0] generated_sbox_38_xor_4_Masked_z;
  wire   [1:0] generated_sbox_38_xor_4_Masked_x;
  wire   [1:0] generated_sbox_38_xor_3_Masked_z;
  wire   [1:0] generated_sbox_38_xor_3_Masked_x;
  wire   [1:0] generated_sbox_38_and_4_Masked_z;
  wire   [1:0] generated_sbox_38_not_4_Masked_z;
  wire   [1:0] generated_sbox_38_and_3_Masked_z;
  wire   [1:0] generated_sbox_38_and_2_Masked_z;
  wire   [1:0] generated_sbox_38_not_2_Masked_z;
  wire   [1:0] generated_sbox_38_and_1_Masked_z;
  wire   [1:0] generated_sbox_38_and_0_Masked_z;
  wire   [1:0] generated_sbox_38_not_0_Masked_z;
  wire   [1:0] generated_sbox_38_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_38_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_38_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_38_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_38_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_38_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_38_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_38_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_38_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_38_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_39_xor_7_Masked_x;
  wire   [1:0] generated_sbox_39_xor_6_Masked_z;
  wire   [1:0] generated_sbox_39_xor_6_Masked_x;
  wire   [1:0] generated_sbox_39_xor_5_Masked_x;
  wire   [1:0] generated_sbox_39_xor_4_Masked_z;
  wire   [1:0] generated_sbox_39_xor_4_Masked_x;
  wire   [1:0] generated_sbox_39_xor_3_Masked_z;
  wire   [1:0] generated_sbox_39_xor_3_Masked_x;
  wire   [1:0] generated_sbox_39_and_4_Masked_z;
  wire   [1:0] generated_sbox_39_not_4_Masked_z;
  wire   [1:0] generated_sbox_39_and_3_Masked_z;
  wire   [1:0] generated_sbox_39_and_2_Masked_z;
  wire   [1:0] generated_sbox_39_not_2_Masked_z;
  wire   [1:0] generated_sbox_39_and_1_Masked_z;
  wire   [1:0] generated_sbox_39_and_0_Masked_z;
  wire   [1:0] generated_sbox_39_not_0_Masked_z;
  wire   [1:0] generated_sbox_39_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_39_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_39_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_39_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_39_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_39_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_39_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_39_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_39_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_39_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_40_xor_7_Masked_x;
  wire   [1:0] generated_sbox_40_xor_6_Masked_z;
  wire   [1:0] generated_sbox_40_xor_6_Masked_x;
  wire   [1:0] generated_sbox_40_xor_5_Masked_x;
  wire   [1:0] generated_sbox_40_xor_4_Masked_z;
  wire   [1:0] generated_sbox_40_xor_4_Masked_x;
  wire   [1:0] generated_sbox_40_xor_3_Masked_z;
  wire   [1:0] generated_sbox_40_xor_3_Masked_x;
  wire   [1:0] generated_sbox_40_and_4_Masked_z;
  wire   [1:0] generated_sbox_40_not_4_Masked_z;
  wire   [1:0] generated_sbox_40_and_3_Masked_z;
  wire   [1:0] generated_sbox_40_and_2_Masked_z;
  wire   [1:0] generated_sbox_40_not_2_Masked_z;
  wire   [1:0] generated_sbox_40_and_1_Masked_z;
  wire   [1:0] generated_sbox_40_and_0_Masked_z;
  wire   [1:0] generated_sbox_40_not_0_Masked_z;
  wire   [1:0] generated_sbox_40_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_40_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_40_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_40_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_40_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_40_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_40_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_40_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_40_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_40_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_41_xor_7_Masked_x;
  wire   [1:0] generated_sbox_41_xor_6_Masked_z;
  wire   [1:0] generated_sbox_41_xor_6_Masked_x;
  wire   [1:0] generated_sbox_41_xor_5_Masked_x;
  wire   [1:0] generated_sbox_41_xor_4_Masked_z;
  wire   [1:0] generated_sbox_41_xor_4_Masked_x;
  wire   [1:0] generated_sbox_41_xor_3_Masked_z;
  wire   [1:0] generated_sbox_41_xor_3_Masked_x;
  wire   [1:0] generated_sbox_41_and_4_Masked_z;
  wire   [1:0] generated_sbox_41_not_4_Masked_z;
  wire   [1:0] generated_sbox_41_and_3_Masked_z;
  wire   [1:0] generated_sbox_41_and_2_Masked_z;
  wire   [1:0] generated_sbox_41_not_2_Masked_z;
  wire   [1:0] generated_sbox_41_and_1_Masked_z;
  wire   [1:0] generated_sbox_41_and_0_Masked_z;
  wire   [1:0] generated_sbox_41_not_0_Masked_z;
  wire   [1:0] generated_sbox_41_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_41_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_41_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_41_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_41_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_41_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_41_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_41_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_41_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_41_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_42_xor_7_Masked_x;
  wire   [1:0] generated_sbox_42_xor_6_Masked_z;
  wire   [1:0] generated_sbox_42_xor_6_Masked_x;
  wire   [1:0] generated_sbox_42_xor_5_Masked_x;
  wire   [1:0] generated_sbox_42_xor_4_Masked_z;
  wire   [1:0] generated_sbox_42_xor_4_Masked_x;
  wire   [1:0] generated_sbox_42_xor_3_Masked_z;
  wire   [1:0] generated_sbox_42_xor_3_Masked_x;
  wire   [1:0] generated_sbox_42_and_4_Masked_z;
  wire   [1:0] generated_sbox_42_not_4_Masked_z;
  wire   [1:0] generated_sbox_42_and_3_Masked_z;
  wire   [1:0] generated_sbox_42_and_2_Masked_z;
  wire   [1:0] generated_sbox_42_not_2_Masked_z;
  wire   [1:0] generated_sbox_42_and_1_Masked_z;
  wire   [1:0] generated_sbox_42_and_0_Masked_z;
  wire   [1:0] generated_sbox_42_not_0_Masked_z;
  wire   [1:0] generated_sbox_42_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_42_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_42_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_42_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_42_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_42_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_42_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_42_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_42_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_42_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_43_xor_7_Masked_x;
  wire   [1:0] generated_sbox_43_xor_6_Masked_z;
  wire   [1:0] generated_sbox_43_xor_6_Masked_x;
  wire   [1:0] generated_sbox_43_xor_5_Masked_x;
  wire   [1:0] generated_sbox_43_xor_4_Masked_z;
  wire   [1:0] generated_sbox_43_xor_4_Masked_x;
  wire   [1:0] generated_sbox_43_xor_3_Masked_z;
  wire   [1:0] generated_sbox_43_xor_3_Masked_x;
  wire   [1:0] generated_sbox_43_and_4_Masked_z;
  wire   [1:0] generated_sbox_43_not_4_Masked_z;
  wire   [1:0] generated_sbox_43_and_3_Masked_z;
  wire   [1:0] generated_sbox_43_and_2_Masked_z;
  wire   [1:0] generated_sbox_43_not_2_Masked_z;
  wire   [1:0] generated_sbox_43_and_1_Masked_z;
  wire   [1:0] generated_sbox_43_and_0_Masked_z;
  wire   [1:0] generated_sbox_43_not_0_Masked_z;
  wire   [1:0] generated_sbox_43_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_43_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_43_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_43_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_43_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_43_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_43_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_43_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_43_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_43_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_44_xor_7_Masked_x;
  wire   [1:0] generated_sbox_44_xor_6_Masked_z;
  wire   [1:0] generated_sbox_44_xor_6_Masked_x;
  wire   [1:0] generated_sbox_44_xor_5_Masked_x;
  wire   [1:0] generated_sbox_44_xor_4_Masked_z;
  wire   [1:0] generated_sbox_44_xor_4_Masked_x;
  wire   [1:0] generated_sbox_44_xor_3_Masked_z;
  wire   [1:0] generated_sbox_44_xor_3_Masked_x;
  wire   [1:0] generated_sbox_44_and_4_Masked_z;
  wire   [1:0] generated_sbox_44_not_4_Masked_z;
  wire   [1:0] generated_sbox_44_and_3_Masked_z;
  wire   [1:0] generated_sbox_44_and_2_Masked_z;
  wire   [1:0] generated_sbox_44_not_2_Masked_z;
  wire   [1:0] generated_sbox_44_and_1_Masked_z;
  wire   [1:0] generated_sbox_44_and_0_Masked_z;
  wire   [1:0] generated_sbox_44_not_0_Masked_z;
  wire   [1:0] generated_sbox_44_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_44_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_44_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_44_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_44_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_44_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_44_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_44_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_44_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_44_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_45_xor_7_Masked_x;
  wire   [1:0] generated_sbox_45_xor_6_Masked_z;
  wire   [1:0] generated_sbox_45_xor_6_Masked_x;
  wire   [1:0] generated_sbox_45_xor_5_Masked_x;
  wire   [1:0] generated_sbox_45_xor_4_Masked_z;
  wire   [1:0] generated_sbox_45_xor_4_Masked_x;
  wire   [1:0] generated_sbox_45_xor_3_Masked_z;
  wire   [1:0] generated_sbox_45_xor_3_Masked_x;
  wire   [1:0] generated_sbox_45_and_4_Masked_z;
  wire   [1:0] generated_sbox_45_not_4_Masked_z;
  wire   [1:0] generated_sbox_45_and_3_Masked_z;
  wire   [1:0] generated_sbox_45_and_2_Masked_z;
  wire   [1:0] generated_sbox_45_not_2_Masked_z;
  wire   [1:0] generated_sbox_45_and_1_Masked_z;
  wire   [1:0] generated_sbox_45_and_0_Masked_z;
  wire   [1:0] generated_sbox_45_not_0_Masked_z;
  wire   [1:0] generated_sbox_45_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_45_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_45_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_45_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_45_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_45_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_45_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_45_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_45_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_45_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_46_xor_7_Masked_x;
  wire   [1:0] generated_sbox_46_xor_6_Masked_z;
  wire   [1:0] generated_sbox_46_xor_6_Masked_x;
  wire   [1:0] generated_sbox_46_xor_5_Masked_x;
  wire   [1:0] generated_sbox_46_xor_4_Masked_z;
  wire   [1:0] generated_sbox_46_xor_4_Masked_x;
  wire   [1:0] generated_sbox_46_xor_3_Masked_z;
  wire   [1:0] generated_sbox_46_xor_3_Masked_x;
  wire   [1:0] generated_sbox_46_and_4_Masked_z;
  wire   [1:0] generated_sbox_46_not_4_Masked_z;
  wire   [1:0] generated_sbox_46_and_3_Masked_z;
  wire   [1:0] generated_sbox_46_and_2_Masked_z;
  wire   [1:0] generated_sbox_46_not_2_Masked_z;
  wire   [1:0] generated_sbox_46_and_1_Masked_z;
  wire   [1:0] generated_sbox_46_and_0_Masked_z;
  wire   [1:0] generated_sbox_46_not_0_Masked_z;
  wire   [1:0] generated_sbox_46_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_46_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_46_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_46_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_46_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_46_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_46_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_46_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_46_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_46_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_47_xor_7_Masked_x;
  wire   [1:0] generated_sbox_47_xor_6_Masked_z;
  wire   [1:0] generated_sbox_47_xor_6_Masked_x;
  wire   [1:0] generated_sbox_47_xor_5_Masked_x;
  wire   [1:0] generated_sbox_47_xor_4_Masked_z;
  wire   [1:0] generated_sbox_47_xor_4_Masked_x;
  wire   [1:0] generated_sbox_47_xor_3_Masked_z;
  wire   [1:0] generated_sbox_47_xor_3_Masked_x;
  wire   [1:0] generated_sbox_47_and_4_Masked_z;
  wire   [1:0] generated_sbox_47_not_4_Masked_z;
  wire   [1:0] generated_sbox_47_and_3_Masked_z;
  wire   [1:0] generated_sbox_47_and_2_Masked_z;
  wire   [1:0] generated_sbox_47_not_2_Masked_z;
  wire   [1:0] generated_sbox_47_and_1_Masked_z;
  wire   [1:0] generated_sbox_47_and_0_Masked_z;
  wire   [1:0] generated_sbox_47_not_0_Masked_z;
  wire   [1:0] generated_sbox_47_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_47_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_47_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_47_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_47_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_47_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_47_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_47_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_47_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_47_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_48_xor_7_Masked_x;
  wire   [1:0] generated_sbox_48_xor_6_Masked_z;
  wire   [1:0] generated_sbox_48_xor_6_Masked_x;
  wire   [1:0] generated_sbox_48_xor_5_Masked_x;
  wire   [1:0] generated_sbox_48_xor_4_Masked_z;
  wire   [1:0] generated_sbox_48_xor_4_Masked_x;
  wire   [1:0] generated_sbox_48_xor_3_Masked_z;
  wire   [1:0] generated_sbox_48_xor_3_Masked_x;
  wire   [1:0] generated_sbox_48_and_4_Masked_z;
  wire   [1:0] generated_sbox_48_not_4_Masked_z;
  wire   [1:0] generated_sbox_48_and_3_Masked_z;
  wire   [1:0] generated_sbox_48_and_2_Masked_z;
  wire   [1:0] generated_sbox_48_not_2_Masked_z;
  wire   [1:0] generated_sbox_48_and_1_Masked_z;
  wire   [1:0] generated_sbox_48_and_0_Masked_z;
  wire   [1:0] generated_sbox_48_not_0_Masked_z;
  wire   [1:0] generated_sbox_48_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_48_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_48_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_48_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_48_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_48_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_48_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_48_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_48_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_48_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_49_xor_7_Masked_x;
  wire   [1:0] generated_sbox_49_xor_6_Masked_z;
  wire   [1:0] generated_sbox_49_xor_6_Masked_x;
  wire   [1:0] generated_sbox_49_xor_5_Masked_x;
  wire   [1:0] generated_sbox_49_xor_4_Masked_z;
  wire   [1:0] generated_sbox_49_xor_4_Masked_x;
  wire   [1:0] generated_sbox_49_xor_3_Masked_z;
  wire   [1:0] generated_sbox_49_xor_3_Masked_x;
  wire   [1:0] generated_sbox_49_and_4_Masked_z;
  wire   [1:0] generated_sbox_49_not_4_Masked_z;
  wire   [1:0] generated_sbox_49_and_3_Masked_z;
  wire   [1:0] generated_sbox_49_and_2_Masked_z;
  wire   [1:0] generated_sbox_49_not_2_Masked_z;
  wire   [1:0] generated_sbox_49_and_1_Masked_z;
  wire   [1:0] generated_sbox_49_and_0_Masked_z;
  wire   [1:0] generated_sbox_49_not_0_Masked_z;
  wire   [1:0] generated_sbox_49_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_49_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_49_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_49_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_49_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_49_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_49_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_49_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_49_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_49_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_50_xor_7_Masked_x;
  wire   [1:0] generated_sbox_50_xor_6_Masked_z;
  wire   [1:0] generated_sbox_50_xor_6_Masked_x;
  wire   [1:0] generated_sbox_50_xor_5_Masked_x;
  wire   [1:0] generated_sbox_50_xor_4_Masked_z;
  wire   [1:0] generated_sbox_50_xor_4_Masked_x;
  wire   [1:0] generated_sbox_50_xor_3_Masked_z;
  wire   [1:0] generated_sbox_50_xor_3_Masked_x;
  wire   [1:0] generated_sbox_50_and_4_Masked_z;
  wire   [1:0] generated_sbox_50_not_4_Masked_z;
  wire   [1:0] generated_sbox_50_and_3_Masked_z;
  wire   [1:0] generated_sbox_50_and_2_Masked_z;
  wire   [1:0] generated_sbox_50_not_2_Masked_z;
  wire   [1:0] generated_sbox_50_and_1_Masked_z;
  wire   [1:0] generated_sbox_50_and_0_Masked_z;
  wire   [1:0] generated_sbox_50_not_0_Masked_z;
  wire   [1:0] generated_sbox_50_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_50_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_50_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_50_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_50_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_50_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_50_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_50_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_50_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_50_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_51_xor_7_Masked_x;
  wire   [1:0] generated_sbox_51_xor_6_Masked_z;
  wire   [1:0] generated_sbox_51_xor_6_Masked_x;
  wire   [1:0] generated_sbox_51_xor_5_Masked_x;
  wire   [1:0] generated_sbox_51_xor_4_Masked_z;
  wire   [1:0] generated_sbox_51_xor_4_Masked_x;
  wire   [1:0] generated_sbox_51_xor_3_Masked_z;
  wire   [1:0] generated_sbox_51_xor_3_Masked_x;
  wire   [1:0] generated_sbox_51_and_4_Masked_z;
  wire   [1:0] generated_sbox_51_not_4_Masked_z;
  wire   [1:0] generated_sbox_51_and_3_Masked_z;
  wire   [1:0] generated_sbox_51_and_2_Masked_z;
  wire   [1:0] generated_sbox_51_not_2_Masked_z;
  wire   [1:0] generated_sbox_51_and_1_Masked_z;
  wire   [1:0] generated_sbox_51_and_0_Masked_z;
  wire   [1:0] generated_sbox_51_not_0_Masked_z;
  wire   [1:0] generated_sbox_51_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_51_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_51_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_51_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_51_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_51_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_51_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_51_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_51_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_51_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_52_xor_7_Masked_x;
  wire   [1:0] generated_sbox_52_xor_6_Masked_z;
  wire   [1:0] generated_sbox_52_xor_6_Masked_x;
  wire   [1:0] generated_sbox_52_xor_5_Masked_x;
  wire   [1:0] generated_sbox_52_xor_4_Masked_z;
  wire   [1:0] generated_sbox_52_xor_4_Masked_x;
  wire   [1:0] generated_sbox_52_xor_3_Masked_z;
  wire   [1:0] generated_sbox_52_xor_3_Masked_x;
  wire   [1:0] generated_sbox_52_and_4_Masked_z;
  wire   [1:0] generated_sbox_52_not_4_Masked_z;
  wire   [1:0] generated_sbox_52_and_3_Masked_z;
  wire   [1:0] generated_sbox_52_and_2_Masked_z;
  wire   [1:0] generated_sbox_52_not_2_Masked_z;
  wire   [1:0] generated_sbox_52_and_1_Masked_z;
  wire   [1:0] generated_sbox_52_and_0_Masked_z;
  wire   [1:0] generated_sbox_52_not_0_Masked_z;
  wire   [1:0] generated_sbox_52_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_52_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_52_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_52_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_52_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_52_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_52_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_52_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_52_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_52_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_53_xor_7_Masked_x;
  wire   [1:0] generated_sbox_53_xor_6_Masked_z;
  wire   [1:0] generated_sbox_53_xor_6_Masked_x;
  wire   [1:0] generated_sbox_53_xor_5_Masked_x;
  wire   [1:0] generated_sbox_53_xor_4_Masked_z;
  wire   [1:0] generated_sbox_53_xor_4_Masked_x;
  wire   [1:0] generated_sbox_53_xor_3_Masked_z;
  wire   [1:0] generated_sbox_53_xor_3_Masked_x;
  wire   [1:0] generated_sbox_53_and_4_Masked_z;
  wire   [1:0] generated_sbox_53_not_4_Masked_z;
  wire   [1:0] generated_sbox_53_and_3_Masked_z;
  wire   [1:0] generated_sbox_53_and_2_Masked_z;
  wire   [1:0] generated_sbox_53_not_2_Masked_z;
  wire   [1:0] generated_sbox_53_and_1_Masked_z;
  wire   [1:0] generated_sbox_53_and_0_Masked_z;
  wire   [1:0] generated_sbox_53_not_0_Masked_z;
  wire   [1:0] generated_sbox_53_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_53_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_53_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_53_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_53_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_53_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_53_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_53_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_53_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_53_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_54_xor_7_Masked_x;
  wire   [1:0] generated_sbox_54_xor_6_Masked_z;
  wire   [1:0] generated_sbox_54_xor_6_Masked_x;
  wire   [1:0] generated_sbox_54_xor_5_Masked_x;
  wire   [1:0] generated_sbox_54_xor_4_Masked_z;
  wire   [1:0] generated_sbox_54_xor_4_Masked_x;
  wire   [1:0] generated_sbox_54_xor_3_Masked_z;
  wire   [1:0] generated_sbox_54_xor_3_Masked_x;
  wire   [1:0] generated_sbox_54_and_4_Masked_z;
  wire   [1:0] generated_sbox_54_not_4_Masked_z;
  wire   [1:0] generated_sbox_54_and_3_Masked_z;
  wire   [1:0] generated_sbox_54_and_2_Masked_z;
  wire   [1:0] generated_sbox_54_not_2_Masked_z;
  wire   [1:0] generated_sbox_54_and_1_Masked_z;
  wire   [1:0] generated_sbox_54_and_0_Masked_z;
  wire   [1:0] generated_sbox_54_not_0_Masked_z;
  wire   [1:0] generated_sbox_54_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_54_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_54_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_54_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_54_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_54_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_54_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_54_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_54_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_54_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_55_xor_7_Masked_x;
  wire   [1:0] generated_sbox_55_xor_6_Masked_z;
  wire   [1:0] generated_sbox_55_xor_6_Masked_x;
  wire   [1:0] generated_sbox_55_xor_5_Masked_x;
  wire   [1:0] generated_sbox_55_xor_4_Masked_z;
  wire   [1:0] generated_sbox_55_xor_4_Masked_x;
  wire   [1:0] generated_sbox_55_xor_3_Masked_z;
  wire   [1:0] generated_sbox_55_xor_3_Masked_x;
  wire   [1:0] generated_sbox_55_and_4_Masked_z;
  wire   [1:0] generated_sbox_55_not_4_Masked_z;
  wire   [1:0] generated_sbox_55_and_3_Masked_z;
  wire   [1:0] generated_sbox_55_and_2_Masked_z;
  wire   [1:0] generated_sbox_55_not_2_Masked_z;
  wire   [1:0] generated_sbox_55_and_1_Masked_z;
  wire   [1:0] generated_sbox_55_and_0_Masked_z;
  wire   [1:0] generated_sbox_55_not_0_Masked_z;
  wire   [1:0] generated_sbox_55_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_55_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_55_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_55_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_55_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_55_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_55_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_55_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_55_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_55_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_56_xor_7_Masked_x;
  wire   [1:0] generated_sbox_56_xor_6_Masked_z;
  wire   [1:0] generated_sbox_56_xor_6_Masked_x;
  wire   [1:0] generated_sbox_56_xor_5_Masked_x;
  wire   [1:0] generated_sbox_56_xor_4_Masked_z;
  wire   [1:0] generated_sbox_56_xor_4_Masked_x;
  wire   [1:0] generated_sbox_56_xor_3_Masked_z;
  wire   [1:0] generated_sbox_56_xor_3_Masked_x;
  wire   [1:0] generated_sbox_56_and_4_Masked_z;
  wire   [1:0] generated_sbox_56_not_4_Masked_z;
  wire   [1:0] generated_sbox_56_and_3_Masked_z;
  wire   [1:0] generated_sbox_56_and_2_Masked_z;
  wire   [1:0] generated_sbox_56_not_2_Masked_z;
  wire   [1:0] generated_sbox_56_and_1_Masked_z;
  wire   [1:0] generated_sbox_56_and_0_Masked_z;
  wire   [1:0] generated_sbox_56_not_0_Masked_z;
  wire   [1:0] generated_sbox_56_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_56_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_56_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_56_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_56_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_56_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_56_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_56_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_56_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_56_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_57_xor_7_Masked_x;
  wire   [1:0] generated_sbox_57_xor_6_Masked_z;
  wire   [1:0] generated_sbox_57_xor_6_Masked_x;
  wire   [1:0] generated_sbox_57_xor_5_Masked_x;
  wire   [1:0] generated_sbox_57_xor_4_Masked_z;
  wire   [1:0] generated_sbox_57_xor_4_Masked_x;
  wire   [1:0] generated_sbox_57_xor_3_Masked_z;
  wire   [1:0] generated_sbox_57_xor_3_Masked_x;
  wire   [1:0] generated_sbox_57_and_4_Masked_z;
  wire   [1:0] generated_sbox_57_not_4_Masked_z;
  wire   [1:0] generated_sbox_57_and_3_Masked_z;
  wire   [1:0] generated_sbox_57_and_2_Masked_z;
  wire   [1:0] generated_sbox_57_not_2_Masked_z;
  wire   [1:0] generated_sbox_57_and_1_Masked_z;
  wire   [1:0] generated_sbox_57_and_0_Masked_z;
  wire   [1:0] generated_sbox_57_not_0_Masked_z;
  wire   [1:0] generated_sbox_57_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_57_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_57_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_57_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_57_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_57_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_57_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_57_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_57_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_57_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_58_xor_7_Masked_x;
  wire   [1:0] generated_sbox_58_xor_6_Masked_z;
  wire   [1:0] generated_sbox_58_xor_6_Masked_x;
  wire   [1:0] generated_sbox_58_xor_5_Masked_x;
  wire   [1:0] generated_sbox_58_xor_4_Masked_z;
  wire   [1:0] generated_sbox_58_xor_4_Masked_x;
  wire   [1:0] generated_sbox_58_xor_3_Masked_z;
  wire   [1:0] generated_sbox_58_xor_3_Masked_x;
  wire   [1:0] generated_sbox_58_and_4_Masked_z;
  wire   [1:0] generated_sbox_58_not_4_Masked_z;
  wire   [1:0] generated_sbox_58_and_3_Masked_z;
  wire   [1:0] generated_sbox_58_and_2_Masked_z;
  wire   [1:0] generated_sbox_58_not_2_Masked_z;
  wire   [1:0] generated_sbox_58_and_1_Masked_z;
  wire   [1:0] generated_sbox_58_and_0_Masked_z;
  wire   [1:0] generated_sbox_58_not_0_Masked_z;
  wire   [1:0] generated_sbox_58_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_58_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_58_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_58_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_58_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_58_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_58_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_58_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_58_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_58_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_59_xor_7_Masked_x;
  wire   [1:0] generated_sbox_59_xor_6_Masked_z;
  wire   [1:0] generated_sbox_59_xor_6_Masked_x;
  wire   [1:0] generated_sbox_59_xor_5_Masked_x;
  wire   [1:0] generated_sbox_59_xor_4_Masked_z;
  wire   [1:0] generated_sbox_59_xor_4_Masked_x;
  wire   [1:0] generated_sbox_59_xor_3_Masked_z;
  wire   [1:0] generated_sbox_59_xor_3_Masked_x;
  wire   [1:0] generated_sbox_59_and_4_Masked_z;
  wire   [1:0] generated_sbox_59_not_4_Masked_z;
  wire   [1:0] generated_sbox_59_and_3_Masked_z;
  wire   [1:0] generated_sbox_59_and_2_Masked_z;
  wire   [1:0] generated_sbox_59_not_2_Masked_z;
  wire   [1:0] generated_sbox_59_and_1_Masked_z;
  wire   [1:0] generated_sbox_59_and_0_Masked_z;
  wire   [1:0] generated_sbox_59_not_0_Masked_z;
  wire   [1:0] generated_sbox_59_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_59_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_59_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_59_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_59_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_59_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_59_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_59_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_59_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_59_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_60_xor_7_Masked_x;
  wire   [1:0] generated_sbox_60_xor_6_Masked_z;
  wire   [1:0] generated_sbox_60_xor_6_Masked_x;
  wire   [1:0] generated_sbox_60_xor_5_Masked_x;
  wire   [1:0] generated_sbox_60_xor_4_Masked_z;
  wire   [1:0] generated_sbox_60_xor_4_Masked_x;
  wire   [1:0] generated_sbox_60_xor_3_Masked_z;
  wire   [1:0] generated_sbox_60_xor_3_Masked_x;
  wire   [1:0] generated_sbox_60_and_4_Masked_z;
  wire   [1:0] generated_sbox_60_not_4_Masked_z;
  wire   [1:0] generated_sbox_60_and_3_Masked_z;
  wire   [1:0] generated_sbox_60_and_2_Masked_z;
  wire   [1:0] generated_sbox_60_not_2_Masked_z;
  wire   [1:0] generated_sbox_60_and_1_Masked_z;
  wire   [1:0] generated_sbox_60_and_0_Masked_z;
  wire   [1:0] generated_sbox_60_not_0_Masked_z;
  wire   [1:0] generated_sbox_60_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_60_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_60_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_60_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_60_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_60_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_60_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_60_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_60_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_60_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_61_xor_7_Masked_x;
  wire   [1:0] generated_sbox_61_xor_6_Masked_z;
  wire   [1:0] generated_sbox_61_xor_6_Masked_x;
  wire   [1:0] generated_sbox_61_xor_5_Masked_x;
  wire   [1:0] generated_sbox_61_xor_4_Masked_z;
  wire   [1:0] generated_sbox_61_xor_4_Masked_x;
  wire   [1:0] generated_sbox_61_xor_3_Masked_z;
  wire   [1:0] generated_sbox_61_xor_3_Masked_x;
  wire   [1:0] generated_sbox_61_and_4_Masked_z;
  wire   [1:0] generated_sbox_61_not_4_Masked_z;
  wire   [1:0] generated_sbox_61_and_3_Masked_z;
  wire   [1:0] generated_sbox_61_and_2_Masked_z;
  wire   [1:0] generated_sbox_61_not_2_Masked_z;
  wire   [1:0] generated_sbox_61_and_1_Masked_z;
  wire   [1:0] generated_sbox_61_and_0_Masked_z;
  wire   [1:0] generated_sbox_61_not_0_Masked_z;
  wire   [1:0] generated_sbox_61_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_61_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_61_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_61_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_61_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_61_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_61_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_61_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_61_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_61_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_62_xor_7_Masked_x;
  wire   [1:0] generated_sbox_62_xor_6_Masked_z;
  wire   [1:0] generated_sbox_62_xor_6_Masked_x;
  wire   [1:0] generated_sbox_62_xor_5_Masked_x;
  wire   [1:0] generated_sbox_62_xor_4_Masked_z;
  wire   [1:0] generated_sbox_62_xor_4_Masked_x;
  wire   [1:0] generated_sbox_62_xor_3_Masked_z;
  wire   [1:0] generated_sbox_62_xor_3_Masked_x;
  wire   [1:0] generated_sbox_62_and_4_Masked_z;
  wire   [1:0] generated_sbox_62_not_4_Masked_z;
  wire   [1:0] generated_sbox_62_and_3_Masked_z;
  wire   [1:0] generated_sbox_62_and_2_Masked_z;
  wire   [1:0] generated_sbox_62_not_2_Masked_z;
  wire   [1:0] generated_sbox_62_and_1_Masked_z;
  wire   [1:0] generated_sbox_62_and_0_Masked_z;
  wire   [1:0] generated_sbox_62_not_0_Masked_z;
  wire   [1:0] generated_sbox_62_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_62_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_62_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_62_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_62_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_62_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_62_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_62_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_62_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_62_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_63_xor_7_Masked_x;
  wire   [1:0] generated_sbox_63_xor_6_Masked_z;
  wire   [1:0] generated_sbox_63_xor_6_Masked_x;
  wire   [1:0] generated_sbox_63_xor_5_Masked_x;
  wire   [1:0] generated_sbox_63_xor_4_Masked_z;
  wire   [1:0] generated_sbox_63_xor_4_Masked_x;
  wire   [1:0] generated_sbox_63_xor_3_Masked_z;
  wire   [1:0] generated_sbox_63_xor_3_Masked_x;
  wire   [1:0] generated_sbox_63_and_4_Masked_z;
  wire   [1:0] generated_sbox_63_not_4_Masked_z;
  wire   [1:0] generated_sbox_63_and_3_Masked_z;
  wire   [1:0] generated_sbox_63_and_2_Masked_z;
  wire   [1:0] generated_sbox_63_not_2_Masked_z;
  wire   [1:0] generated_sbox_63_and_1_Masked_z;
  wire   [1:0] generated_sbox_63_and_0_Masked_z;
  wire   [1:0] generated_sbox_63_not_0_Masked_z;
  wire   [1:0] generated_sbox_63_and_0_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_63_and_0_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_63_and_1_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_63_and_1_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_63_and_2_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_63_and_2_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_63_and_3_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_63_and_3_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;
  wire   [1:0] generated_sbox_63_and_4_Masked_and_hpc_inb_ref;
  wire   [1:0] generated_sbox_63_and_4_Masked_and_hpc_ina_delay;
  wire  
         [1:0] generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg
;
  wire  
         [1:0] generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg
;

  DFF_X1 sbox_s0_d_reg_1__63_ ( .D(sbox_s0[127]), .CK(clock), .Q(
        sbox_s0_d[127]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__62_ ( .D(sbox_s0[126]), .CK(clock), .Q(
        sbox_s0_d[126]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__61_ ( .D(sbox_s0[125]), .CK(clock), .Q(
        sbox_s0_d[125]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__60_ ( .D(sbox_s0[124]), .CK(clock), .Q(
        sbox_s0_d[124]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__59_ ( .D(sbox_s0[123]), .CK(clock), .Q(
        sbox_s0_d[123]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__58_ ( .D(sbox_s0[122]), .CK(clock), .Q(
        sbox_s0_d[122]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__57_ ( .D(sbox_s0[121]), .CK(clock), .Q(
        sbox_s0_d[121]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__56_ ( .D(sbox_s0[120]), .CK(clock), .Q(
        sbox_s0_d[120]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__55_ ( .D(sbox_s0[119]), .CK(clock), .Q(
        sbox_s0_d[119]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__54_ ( .D(sbox_s0[118]), .CK(clock), .Q(
        sbox_s0_d[118]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__53_ ( .D(sbox_s0[117]), .CK(clock), .Q(
        sbox_s0_d[117]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__52_ ( .D(sbox_s0[116]), .CK(clock), .Q(
        sbox_s0_d[116]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__51_ ( .D(sbox_s0[115]), .CK(clock), .Q(
        sbox_s0_d[115]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__50_ ( .D(sbox_s0[114]), .CK(clock), .Q(
        sbox_s0_d[114]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__49_ ( .D(sbox_s0[113]), .CK(clock), .Q(
        sbox_s0_d[113]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__48_ ( .D(sbox_s0[112]), .CK(clock), .Q(
        sbox_s0_d[112]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__47_ ( .D(sbox_s0[111]), .CK(clock), .Q(
        sbox_s0_d[111]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__46_ ( .D(sbox_s0[110]), .CK(clock), .Q(
        sbox_s0_d[110]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__45_ ( .D(sbox_s0[109]), .CK(clock), .Q(
        sbox_s0_d[109]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__44_ ( .D(sbox_s0[108]), .CK(clock), .Q(
        sbox_s0_d[108]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__43_ ( .D(sbox_s0[107]), .CK(clock), .Q(
        sbox_s0_d[107]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__42_ ( .D(sbox_s0[106]), .CK(clock), .Q(
        sbox_s0_d[106]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__41_ ( .D(sbox_s0[105]), .CK(clock), .Q(
        sbox_s0_d[105]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__40_ ( .D(sbox_s0[104]), .CK(clock), .Q(
        sbox_s0_d[104]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__39_ ( .D(sbox_s0[103]), .CK(clock), .Q(
        sbox_s0_d[103]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__38_ ( .D(sbox_s0[102]), .CK(clock), .Q(
        sbox_s0_d[102]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__37_ ( .D(sbox_s0[101]), .CK(clock), .Q(
        sbox_s0_d[101]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__36_ ( .D(sbox_s0[100]), .CK(clock), .Q(
        sbox_s0_d[100]), .QN() );
  DFF_X1 sbox_s0_d_reg_1__35_ ( .D(sbox_s0[99]), .CK(clock), .Q(sbox_s0_d[99]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__34_ ( .D(sbox_s0[98]), .CK(clock), .Q(sbox_s0_d[98]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__33_ ( .D(sbox_s0[97]), .CK(clock), .Q(sbox_s0_d[97]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__32_ ( .D(sbox_s0[96]), .CK(clock), .Q(sbox_s0_d[96]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__31_ ( .D(sbox_s0[95]), .CK(clock), .Q(sbox_s0_d[95]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__30_ ( .D(sbox_s0[94]), .CK(clock), .Q(sbox_s0_d[94]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__29_ ( .D(sbox_s0[93]), .CK(clock), .Q(sbox_s0_d[93]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__28_ ( .D(sbox_s0[92]), .CK(clock), .Q(sbox_s0_d[92]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__27_ ( .D(sbox_s0[91]), .CK(clock), .Q(sbox_s0_d[91]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__26_ ( .D(sbox_s0[90]), .CK(clock), .Q(sbox_s0_d[90]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__25_ ( .D(sbox_s0[89]), .CK(clock), .Q(sbox_s0_d[89]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__24_ ( .D(sbox_s0[88]), .CK(clock), .Q(sbox_s0_d[88]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__23_ ( .D(sbox_s0[87]), .CK(clock), .Q(sbox_s0_d[87]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__22_ ( .D(sbox_s0[86]), .CK(clock), .Q(sbox_s0_d[86]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__21_ ( .D(sbox_s0[85]), .CK(clock), .Q(sbox_s0_d[85]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__20_ ( .D(sbox_s0[84]), .CK(clock), .Q(sbox_s0_d[84]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__19_ ( .D(sbox_s0[83]), .CK(clock), .Q(sbox_s0_d[83]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__18_ ( .D(sbox_s0[82]), .CK(clock), .Q(sbox_s0_d[82]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__17_ ( .D(sbox_s0[81]), .CK(clock), .Q(sbox_s0_d[81]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__16_ ( .D(sbox_s0[80]), .CK(clock), .Q(sbox_s0_d[80]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__15_ ( .D(sbox_s0[79]), .CK(clock), .Q(sbox_s0_d[79]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__14_ ( .D(sbox_s0[78]), .CK(clock), .Q(sbox_s0_d[78]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__13_ ( .D(sbox_s0[77]), .CK(clock), .Q(sbox_s0_d[77]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__12_ ( .D(sbox_s0[76]), .CK(clock), .Q(sbox_s0_d[76]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__11_ ( .D(sbox_s0[75]), .CK(clock), .Q(sbox_s0_d[75]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__10_ ( .D(sbox_s0[74]), .CK(clock), .Q(sbox_s0_d[74]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__9_ ( .D(sbox_s0[73]), .CK(clock), .Q(sbox_s0_d[73]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__8_ ( .D(sbox_s0[72]), .CK(clock), .Q(sbox_s0_d[72]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__7_ ( .D(sbox_s0[71]), .CK(clock), .Q(sbox_s0_d[71]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__6_ ( .D(sbox_s0[70]), .CK(clock), .Q(sbox_s0_d[70]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__5_ ( .D(sbox_s0[69]), .CK(clock), .Q(sbox_s0_d[69]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__4_ ( .D(sbox_s0[68]), .CK(clock), .Q(sbox_s0_d[68]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__3_ ( .D(sbox_s0[67]), .CK(clock), .Q(sbox_s0_d[67]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__2_ ( .D(sbox_s0[66]), .CK(clock), .Q(sbox_s0_d[66]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__1_ ( .D(sbox_s0[65]), .CK(clock), .Q(sbox_s0_d[65]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_1__0_ ( .D(sbox_s0[64]), .CK(clock), .Q(sbox_s0_d[64]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__63_ ( .D(sbox_s0[63]), .CK(clock), .Q(sbox_s0_d[63]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__62_ ( .D(sbox_s0[62]), .CK(clock), .Q(sbox_s0_d[62]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__61_ ( .D(sbox_s0[61]), .CK(clock), .Q(sbox_s0_d[61]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__60_ ( .D(sbox_s0[60]), .CK(clock), .Q(sbox_s0_d[60]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__59_ ( .D(sbox_s0[59]), .CK(clock), .Q(sbox_s0_d[59]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__58_ ( .D(sbox_s0[58]), .CK(clock), .Q(sbox_s0_d[58]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__57_ ( .D(sbox_s0[57]), .CK(clock), .Q(sbox_s0_d[57]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__56_ ( .D(sbox_s0[56]), .CK(clock), .Q(sbox_s0_d[56]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__55_ ( .D(sbox_s0[55]), .CK(clock), .Q(sbox_s0_d[55]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__54_ ( .D(sbox_s0[54]), .CK(clock), .Q(sbox_s0_d[54]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__53_ ( .D(sbox_s0[53]), .CK(clock), .Q(sbox_s0_d[53]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__52_ ( .D(sbox_s0[52]), .CK(clock), .Q(sbox_s0_d[52]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__51_ ( .D(sbox_s0[51]), .CK(clock), .Q(sbox_s0_d[51]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__50_ ( .D(sbox_s0[50]), .CK(clock), .Q(sbox_s0_d[50]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__49_ ( .D(sbox_s0[49]), .CK(clock), .Q(sbox_s0_d[49]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__48_ ( .D(sbox_s0[48]), .CK(clock), .Q(sbox_s0_d[48]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__47_ ( .D(sbox_s0[47]), .CK(clock), .Q(sbox_s0_d[47]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__46_ ( .D(sbox_s0[46]), .CK(clock), .Q(sbox_s0_d[46]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__45_ ( .D(sbox_s0[45]), .CK(clock), .Q(sbox_s0_d[45]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__44_ ( .D(sbox_s0[44]), .CK(clock), .Q(sbox_s0_d[44]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__43_ ( .D(sbox_s0[43]), .CK(clock), .Q(sbox_s0_d[43]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__42_ ( .D(sbox_s0[42]), .CK(clock), .Q(sbox_s0_d[42]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__41_ ( .D(sbox_s0[41]), .CK(clock), .Q(sbox_s0_d[41]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__40_ ( .D(sbox_s0[40]), .CK(clock), .Q(sbox_s0_d[40]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__39_ ( .D(sbox_s0[39]), .CK(clock), .Q(sbox_s0_d[39]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__38_ ( .D(sbox_s0[38]), .CK(clock), .Q(sbox_s0_d[38]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__37_ ( .D(sbox_s0[37]), .CK(clock), .Q(sbox_s0_d[37]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__36_ ( .D(sbox_s0[36]), .CK(clock), .Q(sbox_s0_d[36]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__35_ ( .D(sbox_s0[35]), .CK(clock), .Q(sbox_s0_d[35]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__34_ ( .D(sbox_s0[34]), .CK(clock), .Q(sbox_s0_d[34]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__33_ ( .D(sbox_s0[33]), .CK(clock), .Q(sbox_s0_d[33]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__32_ ( .D(sbox_s0[32]), .CK(clock), .Q(sbox_s0_d[32]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__31_ ( .D(sbox_s0[31]), .CK(clock), .Q(sbox_s0_d[31]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__30_ ( .D(sbox_s0[30]), .CK(clock), .Q(sbox_s0_d[30]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__29_ ( .D(sbox_s0[29]), .CK(clock), .Q(sbox_s0_d[29]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__28_ ( .D(sbox_s0[28]), .CK(clock), .Q(sbox_s0_d[28]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__27_ ( .D(sbox_s0[27]), .CK(clock), .Q(sbox_s0_d[27]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__26_ ( .D(sbox_s0[26]), .CK(clock), .Q(sbox_s0_d[26]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__25_ ( .D(sbox_s0[25]), .CK(clock), .Q(sbox_s0_d[25]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__24_ ( .D(sbox_s0[24]), .CK(clock), .Q(sbox_s0_d[24]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__23_ ( .D(sbox_s0[23]), .CK(clock), .Q(sbox_s0_d[23]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__22_ ( .D(sbox_s0[22]), .CK(clock), .Q(sbox_s0_d[22]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__21_ ( .D(sbox_s0[21]), .CK(clock), .Q(sbox_s0_d[21]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__20_ ( .D(sbox_s0[20]), .CK(clock), .Q(sbox_s0_d[20]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__19_ ( .D(sbox_s0[19]), .CK(clock), .Q(sbox_s0_d[19]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__18_ ( .D(sbox_s0[18]), .CK(clock), .Q(sbox_s0_d[18]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__17_ ( .D(sbox_s0[17]), .CK(clock), .Q(sbox_s0_d[17]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__16_ ( .D(sbox_s0[16]), .CK(clock), .Q(sbox_s0_d[16]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__15_ ( .D(sbox_s0[15]), .CK(clock), .Q(sbox_s0_d[15]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__14_ ( .D(sbox_s0[14]), .CK(clock), .Q(sbox_s0_d[14]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__13_ ( .D(sbox_s0[13]), .CK(clock), .Q(sbox_s0_d[13]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__12_ ( .D(sbox_s0[12]), .CK(clock), .Q(sbox_s0_d[12]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__11_ ( .D(sbox_s0[11]), .CK(clock), .Q(sbox_s0_d[11]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__10_ ( .D(sbox_s0[10]), .CK(clock), .Q(sbox_s0_d[10]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__9_ ( .D(sbox_s0[9]), .CK(clock), .Q(sbox_s0_d[9]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__8_ ( .D(sbox_s0[8]), .CK(clock), .Q(sbox_s0_d[8]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__7_ ( .D(sbox_s0[7]), .CK(clock), .Q(sbox_s0_d[7]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__6_ ( .D(sbox_s0[6]), .CK(clock), .Q(sbox_s0_d[6]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__5_ ( .D(sbox_s0[5]), .CK(clock), .Q(sbox_s0_d[5]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__4_ ( .D(sbox_s0[4]), .CK(clock), .Q(sbox_s0_d[4]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__3_ ( .D(sbox_s0[3]), .CK(clock), .Q(sbox_s0_d[3]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__2_ ( .D(sbox_s0[2]), .CK(clock), .Q(sbox_s0_d[2]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__1_ ( .D(sbox_s0[1]), .CK(clock), .Q(sbox_s0_d[1]), 
        .QN() );
  DFF_X1 sbox_s0_d_reg_0__0_ ( .D(sbox_s0[0]), .CK(clock), .Q(sbox_s0_d[0]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__63_ ( .D(sbox_s1[127]), .CK(clock), .Q(
        sbox_s1_d[127]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__62_ ( .D(sbox_s1[126]), .CK(clock), .Q(
        sbox_s1_d[126]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__61_ ( .D(sbox_s1[125]), .CK(clock), .Q(
        sbox_s1_d[125]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__60_ ( .D(sbox_s1[124]), .CK(clock), .Q(
        sbox_s1_d[124]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__59_ ( .D(sbox_s1[123]), .CK(clock), .Q(
        sbox_s1_d[123]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__58_ ( .D(sbox_s1[122]), .CK(clock), .Q(
        sbox_s1_d[122]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__57_ ( .D(sbox_s1[121]), .CK(clock), .Q(
        sbox_s1_d[121]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__56_ ( .D(sbox_s1[120]), .CK(clock), .Q(
        sbox_s1_d[120]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__55_ ( .D(sbox_s1[119]), .CK(clock), .Q(
        sbox_s1_d[119]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__54_ ( .D(sbox_s1[118]), .CK(clock), .Q(
        sbox_s1_d[118]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__53_ ( .D(sbox_s1[117]), .CK(clock), .Q(
        sbox_s1_d[117]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__52_ ( .D(sbox_s1[116]), .CK(clock), .Q(
        sbox_s1_d[116]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__51_ ( .D(sbox_s1[115]), .CK(clock), .Q(
        sbox_s1_d[115]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__50_ ( .D(sbox_s1[114]), .CK(clock), .Q(
        sbox_s1_d[114]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__49_ ( .D(sbox_s1[113]), .CK(clock), .Q(
        sbox_s1_d[113]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__48_ ( .D(sbox_s1[112]), .CK(clock), .Q(
        sbox_s1_d[112]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__47_ ( .D(sbox_s1[111]), .CK(clock), .Q(
        sbox_s1_d[111]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__46_ ( .D(sbox_s1[110]), .CK(clock), .Q(
        sbox_s1_d[110]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__45_ ( .D(sbox_s1[109]), .CK(clock), .Q(
        sbox_s1_d[109]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__44_ ( .D(sbox_s1[108]), .CK(clock), .Q(
        sbox_s1_d[108]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__43_ ( .D(sbox_s1[107]), .CK(clock), .Q(
        sbox_s1_d[107]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__42_ ( .D(sbox_s1[106]), .CK(clock), .Q(
        sbox_s1_d[106]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__41_ ( .D(sbox_s1[105]), .CK(clock), .Q(
        sbox_s1_d[105]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__40_ ( .D(sbox_s1[104]), .CK(clock), .Q(
        sbox_s1_d[104]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__39_ ( .D(sbox_s1[103]), .CK(clock), .Q(
        sbox_s1_d[103]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__38_ ( .D(sbox_s1[102]), .CK(clock), .Q(
        sbox_s1_d[102]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__37_ ( .D(sbox_s1[101]), .CK(clock), .Q(
        sbox_s1_d[101]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__36_ ( .D(sbox_s1[100]), .CK(clock), .Q(
        sbox_s1_d[100]), .QN() );
  DFF_X1 sbox_s1_d_reg_1__35_ ( .D(sbox_s1[99]), .CK(clock), .Q(sbox_s1_d[99]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__34_ ( .D(sbox_s1[98]), .CK(clock), .Q(sbox_s1_d[98]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__33_ ( .D(sbox_s1[97]), .CK(clock), .Q(sbox_s1_d[97]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__32_ ( .D(sbox_s1[96]), .CK(clock), .Q(sbox_s1_d[96]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__31_ ( .D(sbox_s1[95]), .CK(clock), .Q(sbox_s1_d[95]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__30_ ( .D(sbox_s1[94]), .CK(clock), .Q(sbox_s1_d[94]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__29_ ( .D(sbox_s1[93]), .CK(clock), .Q(sbox_s1_d[93]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__28_ ( .D(sbox_s1[92]), .CK(clock), .Q(sbox_s1_d[92]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__27_ ( .D(sbox_s1[91]), .CK(clock), .Q(sbox_s1_d[91]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__26_ ( .D(sbox_s1[90]), .CK(clock), .Q(sbox_s1_d[90]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__25_ ( .D(sbox_s1[89]), .CK(clock), .Q(sbox_s1_d[89]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__24_ ( .D(sbox_s1[88]), .CK(clock), .Q(sbox_s1_d[88]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__23_ ( .D(sbox_s1[87]), .CK(clock), .Q(sbox_s1_d[87]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__22_ ( .D(sbox_s1[86]), .CK(clock), .Q(sbox_s1_d[86]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__21_ ( .D(sbox_s1[85]), .CK(clock), .Q(sbox_s1_d[85]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__20_ ( .D(sbox_s1[84]), .CK(clock), .Q(sbox_s1_d[84]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__19_ ( .D(sbox_s1[83]), .CK(clock), .Q(sbox_s1_d[83]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__18_ ( .D(sbox_s1[82]), .CK(clock), .Q(sbox_s1_d[82]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__17_ ( .D(sbox_s1[81]), .CK(clock), .Q(sbox_s1_d[81]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__16_ ( .D(sbox_s1[80]), .CK(clock), .Q(sbox_s1_d[80]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__15_ ( .D(sbox_s1[79]), .CK(clock), .Q(sbox_s1_d[79]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__14_ ( .D(sbox_s1[78]), .CK(clock), .Q(sbox_s1_d[78]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__13_ ( .D(sbox_s1[77]), .CK(clock), .Q(sbox_s1_d[77]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__12_ ( .D(sbox_s1[76]), .CK(clock), .Q(sbox_s1_d[76]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__11_ ( .D(sbox_s1[75]), .CK(clock), .Q(sbox_s1_d[75]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__10_ ( .D(sbox_s1[74]), .CK(clock), .Q(sbox_s1_d[74]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__9_ ( .D(sbox_s1[73]), .CK(clock), .Q(sbox_s1_d[73]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__8_ ( .D(sbox_s1[72]), .CK(clock), .Q(sbox_s1_d[72]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__7_ ( .D(sbox_s1[71]), .CK(clock), .Q(sbox_s1_d[71]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__6_ ( .D(sbox_s1[70]), .CK(clock), .Q(sbox_s1_d[70]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__5_ ( .D(sbox_s1[69]), .CK(clock), .Q(sbox_s1_d[69]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__4_ ( .D(sbox_s1[68]), .CK(clock), .Q(sbox_s1_d[68]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__3_ ( .D(sbox_s1[67]), .CK(clock), .Q(sbox_s1_d[67]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__2_ ( .D(sbox_s1[66]), .CK(clock), .Q(sbox_s1_d[66]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__1_ ( .D(sbox_s1[65]), .CK(clock), .Q(sbox_s1_d[65]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_1__0_ ( .D(sbox_s1[64]), .CK(clock), .Q(sbox_s1_d[64]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__63_ ( .D(sbox_s1[63]), .CK(clock), .Q(sbox_s1_d[63]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__62_ ( .D(sbox_s1[62]), .CK(clock), .Q(sbox_s1_d[62]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__61_ ( .D(sbox_s1[61]), .CK(clock), .Q(sbox_s1_d[61]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__60_ ( .D(sbox_s1[60]), .CK(clock), .Q(sbox_s1_d[60]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__59_ ( .D(sbox_s1[59]), .CK(clock), .Q(sbox_s1_d[59]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__58_ ( .D(sbox_s1[58]), .CK(clock), .Q(sbox_s1_d[58]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__57_ ( .D(sbox_s1[57]), .CK(clock), .Q(sbox_s1_d[57]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__56_ ( .D(sbox_s1[56]), .CK(clock), .Q(sbox_s1_d[56]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__55_ ( .D(sbox_s1[55]), .CK(clock), .Q(sbox_s1_d[55]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__54_ ( .D(sbox_s1[54]), .CK(clock), .Q(sbox_s1_d[54]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__53_ ( .D(sbox_s1[53]), .CK(clock), .Q(sbox_s1_d[53]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__52_ ( .D(sbox_s1[52]), .CK(clock), .Q(sbox_s1_d[52]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__51_ ( .D(sbox_s1[51]), .CK(clock), .Q(sbox_s1_d[51]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__50_ ( .D(sbox_s1[50]), .CK(clock), .Q(sbox_s1_d[50]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__49_ ( .D(sbox_s1[49]), .CK(clock), .Q(sbox_s1_d[49]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__48_ ( .D(sbox_s1[48]), .CK(clock), .Q(sbox_s1_d[48]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__47_ ( .D(sbox_s1[47]), .CK(clock), .Q(sbox_s1_d[47]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__46_ ( .D(sbox_s1[46]), .CK(clock), .Q(sbox_s1_d[46]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__45_ ( .D(sbox_s1[45]), .CK(clock), .Q(sbox_s1_d[45]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__44_ ( .D(sbox_s1[44]), .CK(clock), .Q(sbox_s1_d[44]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__43_ ( .D(sbox_s1[43]), .CK(clock), .Q(sbox_s1_d[43]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__42_ ( .D(sbox_s1[42]), .CK(clock), .Q(sbox_s1_d[42]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__41_ ( .D(sbox_s1[41]), .CK(clock), .Q(sbox_s1_d[41]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__40_ ( .D(sbox_s1[40]), .CK(clock), .Q(sbox_s1_d[40]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__39_ ( .D(sbox_s1[39]), .CK(clock), .Q(sbox_s1_d[39]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__38_ ( .D(sbox_s1[38]), .CK(clock), .Q(sbox_s1_d[38]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__37_ ( .D(sbox_s1[37]), .CK(clock), .Q(sbox_s1_d[37]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__36_ ( .D(sbox_s1[36]), .CK(clock), .Q(sbox_s1_d[36]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__35_ ( .D(sbox_s1[35]), .CK(clock), .Q(sbox_s1_d[35]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__34_ ( .D(sbox_s1[34]), .CK(clock), .Q(sbox_s1_d[34]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__33_ ( .D(sbox_s1[33]), .CK(clock), .Q(sbox_s1_d[33]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__32_ ( .D(sbox_s1[32]), .CK(clock), .Q(sbox_s1_d[32]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__31_ ( .D(sbox_s1[31]), .CK(clock), .Q(sbox_s1_d[31]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__30_ ( .D(sbox_s1[30]), .CK(clock), .Q(sbox_s1_d[30]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__29_ ( .D(sbox_s1[29]), .CK(clock), .Q(sbox_s1_d[29]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__28_ ( .D(sbox_s1[28]), .CK(clock), .Q(sbox_s1_d[28]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__27_ ( .D(sbox_s1[27]), .CK(clock), .Q(sbox_s1_d[27]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__26_ ( .D(sbox_s1[26]), .CK(clock), .Q(sbox_s1_d[26]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__25_ ( .D(sbox_s1[25]), .CK(clock), .Q(sbox_s1_d[25]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__24_ ( .D(sbox_s1[24]), .CK(clock), .Q(sbox_s1_d[24]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__23_ ( .D(sbox_s1[23]), .CK(clock), .Q(sbox_s1_d[23]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__22_ ( .D(sbox_s1[22]), .CK(clock), .Q(sbox_s1_d[22]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__21_ ( .D(sbox_s1[21]), .CK(clock), .Q(sbox_s1_d[21]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__20_ ( .D(sbox_s1[20]), .CK(clock), .Q(sbox_s1_d[20]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__19_ ( .D(sbox_s1[19]), .CK(clock), .Q(sbox_s1_d[19]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__18_ ( .D(sbox_s1[18]), .CK(clock), .Q(sbox_s1_d[18]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__17_ ( .D(sbox_s1[17]), .CK(clock), .Q(sbox_s1_d[17]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__16_ ( .D(sbox_s1[16]), .CK(clock), .Q(sbox_s1_d[16]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__15_ ( .D(sbox_s1[15]), .CK(clock), .Q(sbox_s1_d[15]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__14_ ( .D(sbox_s1[14]), .CK(clock), .Q(sbox_s1_d[14]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__13_ ( .D(sbox_s1[13]), .CK(clock), .Q(sbox_s1_d[13]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__12_ ( .D(sbox_s1[12]), .CK(clock), .Q(sbox_s1_d[12]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__11_ ( .D(sbox_s1[11]), .CK(clock), .Q(sbox_s1_d[11]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__10_ ( .D(sbox_s1[10]), .CK(clock), .Q(sbox_s1_d[10]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__9_ ( .D(sbox_s1[9]), .CK(clock), .Q(sbox_s1_d[9]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__8_ ( .D(sbox_s1[8]), .CK(clock), .Q(sbox_s1_d[8]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__7_ ( .D(sbox_s1[7]), .CK(clock), .Q(sbox_s1_d[7]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__6_ ( .D(sbox_s1[6]), .CK(clock), .Q(sbox_s1_d[6]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__5_ ( .D(sbox_s1[5]), .CK(clock), .Q(sbox_s1_d[5]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__4_ ( .D(sbox_s1[4]), .CK(clock), .Q(sbox_s1_d[4]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__3_ ( .D(sbox_s1[3]), .CK(clock), .Q(sbox_s1_d[3]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__2_ ( .D(sbox_s1[2]), .CK(clock), .Q(sbox_s1_d[2]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__1_ ( .D(sbox_s1[1]), .CK(clock), .Q(sbox_s1_d[1]), 
        .QN() );
  DFF_X1 sbox_s1_d_reg_0__0_ ( .D(sbox_s1[0]), .CK(clock), .Q(sbox_s1_d[0]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__63_ ( .D(sbox_s2[127]), .CK(clock), .Q(
        sbox_s2_d[127]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__62_ ( .D(sbox_s2[126]), .CK(clock), .Q(
        sbox_s2_d[126]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__61_ ( .D(sbox_s2[125]), .CK(clock), .Q(
        sbox_s2_d[125]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__60_ ( .D(sbox_s2[124]), .CK(clock), .Q(
        sbox_s2_d[124]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__59_ ( .D(sbox_s2[123]), .CK(clock), .Q(
        sbox_s2_d[123]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__58_ ( .D(sbox_s2[122]), .CK(clock), .Q(
        sbox_s2_d[122]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__57_ ( .D(sbox_s2[121]), .CK(clock), .Q(
        sbox_s2_d[121]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__56_ ( .D(sbox_s2[120]), .CK(clock), .Q(
        sbox_s2_d[120]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__55_ ( .D(sbox_s2[119]), .CK(clock), .Q(
        sbox_s2_d[119]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__54_ ( .D(sbox_s2[118]), .CK(clock), .Q(
        sbox_s2_d[118]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__53_ ( .D(sbox_s2[117]), .CK(clock), .Q(
        sbox_s2_d[117]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__52_ ( .D(sbox_s2[116]), .CK(clock), .Q(
        sbox_s2_d[116]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__51_ ( .D(sbox_s2[115]), .CK(clock), .Q(
        sbox_s2_d[115]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__50_ ( .D(sbox_s2[114]), .CK(clock), .Q(
        sbox_s2_d[114]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__49_ ( .D(sbox_s2[113]), .CK(clock), .Q(
        sbox_s2_d[113]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__48_ ( .D(sbox_s2[112]), .CK(clock), .Q(
        sbox_s2_d[112]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__47_ ( .D(sbox_s2[111]), .CK(clock), .Q(
        sbox_s2_d[111]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__46_ ( .D(sbox_s2[110]), .CK(clock), .Q(
        sbox_s2_d[110]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__45_ ( .D(sbox_s2[109]), .CK(clock), .Q(
        sbox_s2_d[109]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__44_ ( .D(sbox_s2[108]), .CK(clock), .Q(
        sbox_s2_d[108]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__43_ ( .D(sbox_s2[107]), .CK(clock), .Q(
        sbox_s2_d[107]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__42_ ( .D(sbox_s2[106]), .CK(clock), .Q(
        sbox_s2_d[106]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__41_ ( .D(sbox_s2[105]), .CK(clock), .Q(
        sbox_s2_d[105]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__40_ ( .D(sbox_s2[104]), .CK(clock), .Q(
        sbox_s2_d[104]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__39_ ( .D(sbox_s2[103]), .CK(clock), .Q(
        sbox_s2_d[103]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__38_ ( .D(sbox_s2[102]), .CK(clock), .Q(
        sbox_s2_d[102]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__37_ ( .D(sbox_s2[101]), .CK(clock), .Q(
        sbox_s2_d[101]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__36_ ( .D(sbox_s2[100]), .CK(clock), .Q(
        sbox_s2_d[100]), .QN() );
  DFF_X1 sbox_s2_d_reg_1__35_ ( .D(sbox_s2[99]), .CK(clock), .Q(sbox_s2_d[99]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__34_ ( .D(sbox_s2[98]), .CK(clock), .Q(sbox_s2_d[98]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__33_ ( .D(sbox_s2[97]), .CK(clock), .Q(sbox_s2_d[97]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__32_ ( .D(sbox_s2[96]), .CK(clock), .Q(sbox_s2_d[96]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__31_ ( .D(sbox_s2[95]), .CK(clock), .Q(sbox_s2_d[95]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__30_ ( .D(sbox_s2[94]), .CK(clock), .Q(sbox_s2_d[94]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__29_ ( .D(sbox_s2[93]), .CK(clock), .Q(sbox_s2_d[93]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__28_ ( .D(sbox_s2[92]), .CK(clock), .Q(sbox_s2_d[92]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__27_ ( .D(sbox_s2[91]), .CK(clock), .Q(sbox_s2_d[91]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__26_ ( .D(sbox_s2[90]), .CK(clock), .Q(sbox_s2_d[90]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__25_ ( .D(sbox_s2[89]), .CK(clock), .Q(sbox_s2_d[89]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__24_ ( .D(sbox_s2[88]), .CK(clock), .Q(sbox_s2_d[88]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__23_ ( .D(sbox_s2[87]), .CK(clock), .Q(sbox_s2_d[87]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__22_ ( .D(sbox_s2[86]), .CK(clock), .Q(sbox_s2_d[86]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__21_ ( .D(sbox_s2[85]), .CK(clock), .Q(sbox_s2_d[85]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__20_ ( .D(sbox_s2[84]), .CK(clock), .Q(sbox_s2_d[84]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__19_ ( .D(sbox_s2[83]), .CK(clock), .Q(sbox_s2_d[83]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__18_ ( .D(sbox_s2[82]), .CK(clock), .Q(sbox_s2_d[82]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__17_ ( .D(sbox_s2[81]), .CK(clock), .Q(sbox_s2_d[81]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__16_ ( .D(sbox_s2[80]), .CK(clock), .Q(sbox_s2_d[80]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__15_ ( .D(sbox_s2[79]), .CK(clock), .Q(sbox_s2_d[79]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__14_ ( .D(sbox_s2[78]), .CK(clock), .Q(sbox_s2_d[78]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__13_ ( .D(sbox_s2[77]), .CK(clock), .Q(sbox_s2_d[77]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__12_ ( .D(sbox_s2[76]), .CK(clock), .Q(sbox_s2_d[76]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__11_ ( .D(sbox_s2[75]), .CK(clock), .Q(sbox_s2_d[75]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__10_ ( .D(sbox_s2[74]), .CK(clock), .Q(sbox_s2_d[74]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__9_ ( .D(sbox_s2[73]), .CK(clock), .Q(sbox_s2_d[73]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__8_ ( .D(sbox_s2[72]), .CK(clock), .Q(sbox_s2_d[72]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__7_ ( .D(sbox_s2[71]), .CK(clock), .Q(sbox_s2_d[71]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__6_ ( .D(sbox_s2[70]), .CK(clock), .Q(sbox_s2_d[70]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__5_ ( .D(sbox_s2[69]), .CK(clock), .Q(sbox_s2_d[69]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__4_ ( .D(sbox_s2[68]), .CK(clock), .Q(sbox_s2_d[68]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__3_ ( .D(sbox_s2[67]), .CK(clock), .Q(sbox_s2_d[67]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__2_ ( .D(sbox_s2[66]), .CK(clock), .Q(sbox_s2_d[66]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__1_ ( .D(sbox_s2[65]), .CK(clock), .Q(sbox_s2_d[65]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_1__0_ ( .D(sbox_s2[64]), .CK(clock), .Q(sbox_s2_d[64]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__63_ ( .D(sbox_s2[63]), .CK(clock), .Q(sbox_s2_d[63]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__62_ ( .D(sbox_s2[62]), .CK(clock), .Q(sbox_s2_d[62]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__61_ ( .D(sbox_s2[61]), .CK(clock), .Q(sbox_s2_d[61]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__60_ ( .D(sbox_s2[60]), .CK(clock), .Q(sbox_s2_d[60]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__59_ ( .D(sbox_s2[59]), .CK(clock), .Q(sbox_s2_d[59]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__58_ ( .D(sbox_s2[58]), .CK(clock), .Q(sbox_s2_d[58]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__57_ ( .D(sbox_s2[57]), .CK(clock), .Q(sbox_s2_d[57]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__56_ ( .D(sbox_s2[56]), .CK(clock), .Q(sbox_s2_d[56]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__55_ ( .D(sbox_s2[55]), .CK(clock), .Q(sbox_s2_d[55]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__54_ ( .D(sbox_s2[54]), .CK(clock), .Q(sbox_s2_d[54]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__53_ ( .D(sbox_s2[53]), .CK(clock), .Q(sbox_s2_d[53]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__52_ ( .D(sbox_s2[52]), .CK(clock), .Q(sbox_s2_d[52]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__51_ ( .D(sbox_s2[51]), .CK(clock), .Q(sbox_s2_d[51]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__50_ ( .D(sbox_s2[50]), .CK(clock), .Q(sbox_s2_d[50]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__49_ ( .D(sbox_s2[49]), .CK(clock), .Q(sbox_s2_d[49]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__48_ ( .D(sbox_s2[48]), .CK(clock), .Q(sbox_s2_d[48]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__47_ ( .D(sbox_s2[47]), .CK(clock), .Q(sbox_s2_d[47]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__46_ ( .D(sbox_s2[46]), .CK(clock), .Q(sbox_s2_d[46]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__45_ ( .D(sbox_s2[45]), .CK(clock), .Q(sbox_s2_d[45]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__44_ ( .D(sbox_s2[44]), .CK(clock), .Q(sbox_s2_d[44]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__43_ ( .D(sbox_s2[43]), .CK(clock), .Q(sbox_s2_d[43]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__42_ ( .D(sbox_s2[42]), .CK(clock), .Q(sbox_s2_d[42]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__41_ ( .D(sbox_s2[41]), .CK(clock), .Q(sbox_s2_d[41]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__40_ ( .D(sbox_s2[40]), .CK(clock), .Q(sbox_s2_d[40]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__39_ ( .D(sbox_s2[39]), .CK(clock), .Q(sbox_s2_d[39]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__38_ ( .D(sbox_s2[38]), .CK(clock), .Q(sbox_s2_d[38]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__37_ ( .D(sbox_s2[37]), .CK(clock), .Q(sbox_s2_d[37]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__36_ ( .D(sbox_s2[36]), .CK(clock), .Q(sbox_s2_d[36]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__35_ ( .D(sbox_s2[35]), .CK(clock), .Q(sbox_s2_d[35]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__34_ ( .D(sbox_s2[34]), .CK(clock), .Q(sbox_s2_d[34]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__33_ ( .D(sbox_s2[33]), .CK(clock), .Q(sbox_s2_d[33]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__32_ ( .D(sbox_s2[32]), .CK(clock), .Q(sbox_s2_d[32]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__31_ ( .D(sbox_s2[31]), .CK(clock), .Q(sbox_s2_d[31]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__30_ ( .D(sbox_s2[30]), .CK(clock), .Q(sbox_s2_d[30]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__29_ ( .D(sbox_s2[29]), .CK(clock), .Q(sbox_s2_d[29]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__28_ ( .D(sbox_s2[28]), .CK(clock), .Q(sbox_s2_d[28]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__27_ ( .D(sbox_s2[27]), .CK(clock), .Q(sbox_s2_d[27]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__26_ ( .D(sbox_s2[26]), .CK(clock), .Q(sbox_s2_d[26]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__25_ ( .D(sbox_s2[25]), .CK(clock), .Q(sbox_s2_d[25]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__24_ ( .D(sbox_s2[24]), .CK(clock), .Q(sbox_s2_d[24]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__23_ ( .D(sbox_s2[23]), .CK(clock), .Q(sbox_s2_d[23]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__22_ ( .D(sbox_s2[22]), .CK(clock), .Q(sbox_s2_d[22]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__21_ ( .D(sbox_s2[21]), .CK(clock), .Q(sbox_s2_d[21]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__20_ ( .D(sbox_s2[20]), .CK(clock), .Q(sbox_s2_d[20]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__19_ ( .D(sbox_s2[19]), .CK(clock), .Q(sbox_s2_d[19]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__18_ ( .D(sbox_s2[18]), .CK(clock), .Q(sbox_s2_d[18]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__17_ ( .D(sbox_s2[17]), .CK(clock), .Q(sbox_s2_d[17]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__16_ ( .D(sbox_s2[16]), .CK(clock), .Q(sbox_s2_d[16]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__15_ ( .D(sbox_s2[15]), .CK(clock), .Q(sbox_s2_d[15]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__14_ ( .D(sbox_s2[14]), .CK(clock), .Q(sbox_s2_d[14]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__13_ ( .D(sbox_s2[13]), .CK(clock), .Q(sbox_s2_d[13]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__12_ ( .D(sbox_s2[12]), .CK(clock), .Q(sbox_s2_d[12]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__11_ ( .D(sbox_s2[11]), .CK(clock), .Q(sbox_s2_d[11]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__10_ ( .D(sbox_s2[10]), .CK(clock), .Q(sbox_s2_d[10]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__9_ ( .D(sbox_s2[9]), .CK(clock), .Q(sbox_s2_d[9]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__8_ ( .D(sbox_s2[8]), .CK(clock), .Q(sbox_s2_d[8]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__7_ ( .D(sbox_s2[7]), .CK(clock), .Q(sbox_s2_d[7]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__6_ ( .D(sbox_s2[6]), .CK(clock), .Q(sbox_s2_d[6]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__5_ ( .D(sbox_s2[5]), .CK(clock), .Q(sbox_s2_d[5]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__4_ ( .D(sbox_s2[4]), .CK(clock), .Q(sbox_s2_d[4]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__3_ ( .D(sbox_s2[3]), .CK(clock), .Q(sbox_s2_d[3]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__2_ ( .D(sbox_s2[2]), .CK(clock), .Q(sbox_s2_d[2]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__1_ ( .D(sbox_s2[1]), .CK(clock), .Q(sbox_s2_d[1]), 
        .QN() );
  DFF_X1 sbox_s2_d_reg_0__0_ ( .D(sbox_s2[0]), .CK(clock), .Q(sbox_s2_d[0]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__63_ ( .D(sbox_s3[127]), .CK(clock), .Q(
        sbox_s3_d[127]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__62_ ( .D(sbox_s3[126]), .CK(clock), .Q(
        sbox_s3_d[126]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__61_ ( .D(sbox_s3[125]), .CK(clock), .Q(
        sbox_s3_d[125]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__60_ ( .D(sbox_s3[124]), .CK(clock), .Q(
        sbox_s3_d[124]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__59_ ( .D(sbox_s3[123]), .CK(clock), .Q(
        sbox_s3_d[123]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__58_ ( .D(sbox_s3[122]), .CK(clock), .Q(
        sbox_s3_d[122]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__57_ ( .D(sbox_s3[121]), .CK(clock), .Q(
        sbox_s3_d[121]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__56_ ( .D(sbox_s3[120]), .CK(clock), .Q(
        sbox_s3_d[120]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__55_ ( .D(sbox_s3[119]), .CK(clock), .Q(
        sbox_s3_d[119]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__54_ ( .D(sbox_s3[118]), .CK(clock), .Q(
        sbox_s3_d[118]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__53_ ( .D(sbox_s3[117]), .CK(clock), .Q(
        sbox_s3_d[117]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__52_ ( .D(sbox_s3[116]), .CK(clock), .Q(
        sbox_s3_d[116]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__51_ ( .D(sbox_s3[115]), .CK(clock), .Q(
        sbox_s3_d[115]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__50_ ( .D(sbox_s3[114]), .CK(clock), .Q(
        sbox_s3_d[114]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__49_ ( .D(sbox_s3[113]), .CK(clock), .Q(
        sbox_s3_d[113]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__48_ ( .D(sbox_s3[112]), .CK(clock), .Q(
        sbox_s3_d[112]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__47_ ( .D(sbox_s3[111]), .CK(clock), .Q(
        sbox_s3_d[111]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__46_ ( .D(sbox_s3[110]), .CK(clock), .Q(
        sbox_s3_d[110]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__45_ ( .D(sbox_s3[109]), .CK(clock), .Q(
        sbox_s3_d[109]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__44_ ( .D(sbox_s3[108]), .CK(clock), .Q(
        sbox_s3_d[108]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__43_ ( .D(sbox_s3[107]), .CK(clock), .Q(
        sbox_s3_d[107]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__42_ ( .D(sbox_s3[106]), .CK(clock), .Q(
        sbox_s3_d[106]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__41_ ( .D(sbox_s3[105]), .CK(clock), .Q(
        sbox_s3_d[105]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__40_ ( .D(sbox_s3[104]), .CK(clock), .Q(
        sbox_s3_d[104]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__39_ ( .D(sbox_s3[103]), .CK(clock), .Q(
        sbox_s3_d[103]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__38_ ( .D(sbox_s3[102]), .CK(clock), .Q(
        sbox_s3_d[102]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__37_ ( .D(sbox_s3[101]), .CK(clock), .Q(
        sbox_s3_d[101]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__36_ ( .D(sbox_s3[100]), .CK(clock), .Q(
        sbox_s3_d[100]), .QN() );
  DFF_X1 sbox_s3_d_reg_1__35_ ( .D(sbox_s3[99]), .CK(clock), .Q(sbox_s3_d[99]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__34_ ( .D(sbox_s3[98]), .CK(clock), .Q(sbox_s3_d[98]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__33_ ( .D(sbox_s3[97]), .CK(clock), .Q(sbox_s3_d[97]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__32_ ( .D(sbox_s3[96]), .CK(clock), .Q(sbox_s3_d[96]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__31_ ( .D(sbox_s3[95]), .CK(clock), .Q(sbox_s3_d[95]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__30_ ( .D(sbox_s3[94]), .CK(clock), .Q(sbox_s3_d[94]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__29_ ( .D(sbox_s3[93]), .CK(clock), .Q(sbox_s3_d[93]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__28_ ( .D(sbox_s3[92]), .CK(clock), .Q(sbox_s3_d[92]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__27_ ( .D(sbox_s3[91]), .CK(clock), .Q(sbox_s3_d[91]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__26_ ( .D(sbox_s3[90]), .CK(clock), .Q(sbox_s3_d[90]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__25_ ( .D(sbox_s3[89]), .CK(clock), .Q(sbox_s3_d[89]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__24_ ( .D(sbox_s3[88]), .CK(clock), .Q(sbox_s3_d[88]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__23_ ( .D(sbox_s3[87]), .CK(clock), .Q(sbox_s3_d[87]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__22_ ( .D(sbox_s3[86]), .CK(clock), .Q(sbox_s3_d[86]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__21_ ( .D(sbox_s3[85]), .CK(clock), .Q(sbox_s3_d[85]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__20_ ( .D(sbox_s3[84]), .CK(clock), .Q(sbox_s3_d[84]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__19_ ( .D(sbox_s3[83]), .CK(clock), .Q(sbox_s3_d[83]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__18_ ( .D(sbox_s3[82]), .CK(clock), .Q(sbox_s3_d[82]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__17_ ( .D(sbox_s3[81]), .CK(clock), .Q(sbox_s3_d[81]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__16_ ( .D(sbox_s3[80]), .CK(clock), .Q(sbox_s3_d[80]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__15_ ( .D(sbox_s3[79]), .CK(clock), .Q(sbox_s3_d[79]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__14_ ( .D(sbox_s3[78]), .CK(clock), .Q(sbox_s3_d[78]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__13_ ( .D(sbox_s3[77]), .CK(clock), .Q(sbox_s3_d[77]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__12_ ( .D(sbox_s3[76]), .CK(clock), .Q(sbox_s3_d[76]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__11_ ( .D(sbox_s3[75]), .CK(clock), .Q(sbox_s3_d[75]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__10_ ( .D(sbox_s3[74]), .CK(clock), .Q(sbox_s3_d[74]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__9_ ( .D(sbox_s3[73]), .CK(clock), .Q(sbox_s3_d[73]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__8_ ( .D(sbox_s3[72]), .CK(clock), .Q(sbox_s3_d[72]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__7_ ( .D(sbox_s3[71]), .CK(clock), .Q(sbox_s3_d[71]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__6_ ( .D(sbox_s3[70]), .CK(clock), .Q(sbox_s3_d[70]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__5_ ( .D(sbox_s3[69]), .CK(clock), .Q(sbox_s3_d[69]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__4_ ( .D(sbox_s3[68]), .CK(clock), .Q(sbox_s3_d[68]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__3_ ( .D(sbox_s3[67]), .CK(clock), .Q(sbox_s3_d[67]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__2_ ( .D(sbox_s3[66]), .CK(clock), .Q(sbox_s3_d[66]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__1_ ( .D(sbox_s3[65]), .CK(clock), .Q(sbox_s3_d[65]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_1__0_ ( .D(sbox_s3[64]), .CK(clock), .Q(sbox_s3_d[64]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__63_ ( .D(sbox_s3[63]), .CK(clock), .Q(sbox_s3_d[63]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__62_ ( .D(sbox_s3[62]), .CK(clock), .Q(sbox_s3_d[62]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__61_ ( .D(sbox_s3[61]), .CK(clock), .Q(sbox_s3_d[61]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__60_ ( .D(sbox_s3[60]), .CK(clock), .Q(sbox_s3_d[60]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__59_ ( .D(sbox_s3[59]), .CK(clock), .Q(sbox_s3_d[59]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__58_ ( .D(sbox_s3[58]), .CK(clock), .Q(sbox_s3_d[58]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__57_ ( .D(sbox_s3[57]), .CK(clock), .Q(sbox_s3_d[57]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__56_ ( .D(sbox_s3[56]), .CK(clock), .Q(sbox_s3_d[56]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__55_ ( .D(sbox_s3[55]), .CK(clock), .Q(sbox_s3_d[55]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__54_ ( .D(sbox_s3[54]), .CK(clock), .Q(sbox_s3_d[54]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__53_ ( .D(sbox_s3[53]), .CK(clock), .Q(sbox_s3_d[53]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__52_ ( .D(sbox_s3[52]), .CK(clock), .Q(sbox_s3_d[52]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__51_ ( .D(sbox_s3[51]), .CK(clock), .Q(sbox_s3_d[51]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__50_ ( .D(sbox_s3[50]), .CK(clock), .Q(sbox_s3_d[50]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__49_ ( .D(sbox_s3[49]), .CK(clock), .Q(sbox_s3_d[49]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__48_ ( .D(sbox_s3[48]), .CK(clock), .Q(sbox_s3_d[48]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__47_ ( .D(sbox_s3[47]), .CK(clock), .Q(sbox_s3_d[47]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__46_ ( .D(sbox_s3[46]), .CK(clock), .Q(sbox_s3_d[46]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__45_ ( .D(sbox_s3[45]), .CK(clock), .Q(sbox_s3_d[45]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__44_ ( .D(sbox_s3[44]), .CK(clock), .Q(sbox_s3_d[44]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__43_ ( .D(sbox_s3[43]), .CK(clock), .Q(sbox_s3_d[43]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__42_ ( .D(sbox_s3[42]), .CK(clock), .Q(sbox_s3_d[42]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__41_ ( .D(sbox_s3[41]), .CK(clock), .Q(sbox_s3_d[41]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__40_ ( .D(sbox_s3[40]), .CK(clock), .Q(sbox_s3_d[40]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__39_ ( .D(sbox_s3[39]), .CK(clock), .Q(sbox_s3_d[39]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__38_ ( .D(sbox_s3[38]), .CK(clock), .Q(sbox_s3_d[38]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__37_ ( .D(sbox_s3[37]), .CK(clock), .Q(sbox_s3_d[37]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__36_ ( .D(sbox_s3[36]), .CK(clock), .Q(sbox_s3_d[36]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__35_ ( .D(sbox_s3[35]), .CK(clock), .Q(sbox_s3_d[35]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__34_ ( .D(sbox_s3[34]), .CK(clock), .Q(sbox_s3_d[34]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__33_ ( .D(sbox_s3[33]), .CK(clock), .Q(sbox_s3_d[33]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__32_ ( .D(sbox_s3[32]), .CK(clock), .Q(sbox_s3_d[32]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__31_ ( .D(sbox_s3[31]), .CK(clock), .Q(sbox_s3_d[31]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__30_ ( .D(sbox_s3[30]), .CK(clock), .Q(sbox_s3_d[30]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__29_ ( .D(sbox_s3[29]), .CK(clock), .Q(sbox_s3_d[29]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__28_ ( .D(sbox_s3[28]), .CK(clock), .Q(sbox_s3_d[28]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__27_ ( .D(sbox_s3[27]), .CK(clock), .Q(sbox_s3_d[27]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__26_ ( .D(sbox_s3[26]), .CK(clock), .Q(sbox_s3_d[26]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__25_ ( .D(sbox_s3[25]), .CK(clock), .Q(sbox_s3_d[25]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__24_ ( .D(sbox_s3[24]), .CK(clock), .Q(sbox_s3_d[24]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__23_ ( .D(sbox_s3[23]), .CK(clock), .Q(sbox_s3_d[23]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__22_ ( .D(sbox_s3[22]), .CK(clock), .Q(sbox_s3_d[22]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__21_ ( .D(sbox_s3[21]), .CK(clock), .Q(sbox_s3_d[21]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__20_ ( .D(sbox_s3[20]), .CK(clock), .Q(sbox_s3_d[20]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__19_ ( .D(sbox_s3[19]), .CK(clock), .Q(sbox_s3_d[19]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__18_ ( .D(sbox_s3[18]), .CK(clock), .Q(sbox_s3_d[18]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__17_ ( .D(sbox_s3[17]), .CK(clock), .Q(sbox_s3_d[17]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__16_ ( .D(sbox_s3[16]), .CK(clock), .Q(sbox_s3_d[16]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__15_ ( .D(sbox_s3[15]), .CK(clock), .Q(sbox_s3_d[15]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__14_ ( .D(sbox_s3[14]), .CK(clock), .Q(sbox_s3_d[14]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__13_ ( .D(sbox_s3[13]), .CK(clock), .Q(sbox_s3_d[13]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__12_ ( .D(sbox_s3[12]), .CK(clock), .Q(sbox_s3_d[12]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__11_ ( .D(sbox_s3[11]), .CK(clock), .Q(sbox_s3_d[11]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__10_ ( .D(sbox_s3[10]), .CK(clock), .Q(sbox_s3_d[10]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__9_ ( .D(sbox_s3[9]), .CK(clock), .Q(sbox_s3_d[9]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__8_ ( .D(sbox_s3[8]), .CK(clock), .Q(sbox_s3_d[8]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__7_ ( .D(sbox_s3[7]), .CK(clock), .Q(sbox_s3_d[7]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__6_ ( .D(sbox_s3[6]), .CK(clock), .Q(sbox_s3_d[6]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__5_ ( .D(sbox_s3[5]), .CK(clock), .Q(sbox_s3_d[5]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__4_ ( .D(sbox_s3[4]), .CK(clock), .Q(sbox_s3_d[4]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__3_ ( .D(sbox_s3[3]), .CK(clock), .Q(sbox_s3_d[3]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__2_ ( .D(sbox_s3[2]), .CK(clock), .Q(sbox_s3_d[2]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__1_ ( .D(sbox_s3[1]), .CK(clock), .Q(sbox_s3_d[1]), 
        .QN() );
  DFF_X1 sbox_s3_d_reg_0__0_ ( .D(sbox_s3[0]), .CK(clock), .Q(sbox_s3_d[0]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__63_ ( .D(sbox_s4[127]), .CK(clock), .Q(
        sbox_s4_d[127]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__62_ ( .D(sbox_s4[126]), .CK(clock), .Q(
        sbox_s4_d[126]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__61_ ( .D(sbox_s4[125]), .CK(clock), .Q(
        sbox_s4_d[125]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__60_ ( .D(sbox_s4[124]), .CK(clock), .Q(
        sbox_s4_d[124]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__59_ ( .D(sbox_s4[123]), .CK(clock), .Q(
        sbox_s4_d[123]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__58_ ( .D(sbox_s4[122]), .CK(clock), .Q(
        sbox_s4_d[122]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__57_ ( .D(sbox_s4[121]), .CK(clock), .Q(
        sbox_s4_d[121]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__56_ ( .D(sbox_s4[120]), .CK(clock), .Q(
        sbox_s4_d[120]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__55_ ( .D(sbox_s4[119]), .CK(clock), .Q(
        sbox_s4_d[119]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__54_ ( .D(sbox_s4[118]), .CK(clock), .Q(
        sbox_s4_d[118]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__53_ ( .D(sbox_s4[117]), .CK(clock), .Q(
        sbox_s4_d[117]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__52_ ( .D(sbox_s4[116]), .CK(clock), .Q(
        sbox_s4_d[116]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__51_ ( .D(sbox_s4[115]), .CK(clock), .Q(
        sbox_s4_d[115]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__50_ ( .D(sbox_s4[114]), .CK(clock), .Q(
        sbox_s4_d[114]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__49_ ( .D(sbox_s4[113]), .CK(clock), .Q(
        sbox_s4_d[113]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__48_ ( .D(sbox_s4[112]), .CK(clock), .Q(
        sbox_s4_d[112]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__47_ ( .D(sbox_s4[111]), .CK(clock), .Q(
        sbox_s4_d[111]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__46_ ( .D(sbox_s4[110]), .CK(clock), .Q(
        sbox_s4_d[110]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__45_ ( .D(sbox_s4[109]), .CK(clock), .Q(
        sbox_s4_d[109]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__44_ ( .D(sbox_s4[108]), .CK(clock), .Q(
        sbox_s4_d[108]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__43_ ( .D(sbox_s4[107]), .CK(clock), .Q(
        sbox_s4_d[107]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__42_ ( .D(sbox_s4[106]), .CK(clock), .Q(
        sbox_s4_d[106]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__41_ ( .D(sbox_s4[105]), .CK(clock), .Q(
        sbox_s4_d[105]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__40_ ( .D(sbox_s4[104]), .CK(clock), .Q(
        sbox_s4_d[104]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__39_ ( .D(sbox_s4[103]), .CK(clock), .Q(
        sbox_s4_d[103]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__38_ ( .D(sbox_s4[102]), .CK(clock), .Q(
        sbox_s4_d[102]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__37_ ( .D(sbox_s4[101]), .CK(clock), .Q(
        sbox_s4_d[101]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__36_ ( .D(sbox_s4[100]), .CK(clock), .Q(
        sbox_s4_d[100]), .QN() );
  DFF_X1 sbox_s4_d_reg_1__35_ ( .D(sbox_s4[99]), .CK(clock), .Q(sbox_s4_d[99]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__34_ ( .D(sbox_s4[98]), .CK(clock), .Q(sbox_s4_d[98]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__33_ ( .D(sbox_s4[97]), .CK(clock), .Q(sbox_s4_d[97]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__32_ ( .D(sbox_s4[96]), .CK(clock), .Q(sbox_s4_d[96]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__31_ ( .D(sbox_s4[95]), .CK(clock), .Q(sbox_s4_d[95]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__30_ ( .D(sbox_s4[94]), .CK(clock), .Q(sbox_s4_d[94]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__29_ ( .D(sbox_s4[93]), .CK(clock), .Q(sbox_s4_d[93]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__28_ ( .D(sbox_s4[92]), .CK(clock), .Q(sbox_s4_d[92]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__27_ ( .D(sbox_s4[91]), .CK(clock), .Q(sbox_s4_d[91]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__26_ ( .D(sbox_s4[90]), .CK(clock), .Q(sbox_s4_d[90]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__25_ ( .D(sbox_s4[89]), .CK(clock), .Q(sbox_s4_d[89]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__24_ ( .D(sbox_s4[88]), .CK(clock), .Q(sbox_s4_d[88]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__23_ ( .D(sbox_s4[87]), .CK(clock), .Q(sbox_s4_d[87]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__22_ ( .D(sbox_s4[86]), .CK(clock), .Q(sbox_s4_d[86]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__21_ ( .D(sbox_s4[85]), .CK(clock), .Q(sbox_s4_d[85]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__20_ ( .D(sbox_s4[84]), .CK(clock), .Q(sbox_s4_d[84]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__19_ ( .D(sbox_s4[83]), .CK(clock), .Q(sbox_s4_d[83]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__18_ ( .D(sbox_s4[82]), .CK(clock), .Q(sbox_s4_d[82]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__17_ ( .D(sbox_s4[81]), .CK(clock), .Q(sbox_s4_d[81]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__16_ ( .D(sbox_s4[80]), .CK(clock), .Q(sbox_s4_d[80]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__15_ ( .D(sbox_s4[79]), .CK(clock), .Q(sbox_s4_d[79]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__14_ ( .D(sbox_s4[78]), .CK(clock), .Q(sbox_s4_d[78]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__13_ ( .D(sbox_s4[77]), .CK(clock), .Q(sbox_s4_d[77]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__12_ ( .D(sbox_s4[76]), .CK(clock), .Q(sbox_s4_d[76]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__11_ ( .D(sbox_s4[75]), .CK(clock), .Q(sbox_s4_d[75]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__10_ ( .D(sbox_s4[74]), .CK(clock), .Q(sbox_s4_d[74]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__9_ ( .D(sbox_s4[73]), .CK(clock), .Q(sbox_s4_d[73]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__8_ ( .D(sbox_s4[72]), .CK(clock), .Q(sbox_s4_d[72]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__7_ ( .D(sbox_s4[71]), .CK(clock), .Q(sbox_s4_d[71]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__6_ ( .D(sbox_s4[70]), .CK(clock), .Q(sbox_s4_d[70]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__5_ ( .D(sbox_s4[69]), .CK(clock), .Q(sbox_s4_d[69]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__4_ ( .D(sbox_s4[68]), .CK(clock), .Q(sbox_s4_d[68]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__3_ ( .D(sbox_s4[67]), .CK(clock), .Q(sbox_s4_d[67]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__2_ ( .D(sbox_s4[66]), .CK(clock), .Q(sbox_s4_d[66]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__1_ ( .D(sbox_s4[65]), .CK(clock), .Q(sbox_s4_d[65]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_1__0_ ( .D(sbox_s4[64]), .CK(clock), .Q(sbox_s4_d[64]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__63_ ( .D(sbox_s4[63]), .CK(clock), .Q(sbox_s4_d[63]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__62_ ( .D(sbox_s4[62]), .CK(clock), .Q(sbox_s4_d[62]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__61_ ( .D(sbox_s4[61]), .CK(clock), .Q(sbox_s4_d[61]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__60_ ( .D(sbox_s4[60]), .CK(clock), .Q(sbox_s4_d[60]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__59_ ( .D(sbox_s4[59]), .CK(clock), .Q(sbox_s4_d[59]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__58_ ( .D(sbox_s4[58]), .CK(clock), .Q(sbox_s4_d[58]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__57_ ( .D(sbox_s4[57]), .CK(clock), .Q(sbox_s4_d[57]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__56_ ( .D(sbox_s4[56]), .CK(clock), .Q(sbox_s4_d[56]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__55_ ( .D(sbox_s4[55]), .CK(clock), .Q(sbox_s4_d[55]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__54_ ( .D(sbox_s4[54]), .CK(clock), .Q(sbox_s4_d[54]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__53_ ( .D(sbox_s4[53]), .CK(clock), .Q(sbox_s4_d[53]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__52_ ( .D(sbox_s4[52]), .CK(clock), .Q(sbox_s4_d[52]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__51_ ( .D(sbox_s4[51]), .CK(clock), .Q(sbox_s4_d[51]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__50_ ( .D(sbox_s4[50]), .CK(clock), .Q(sbox_s4_d[50]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__49_ ( .D(sbox_s4[49]), .CK(clock), .Q(sbox_s4_d[49]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__48_ ( .D(sbox_s4[48]), .CK(clock), .Q(sbox_s4_d[48]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__47_ ( .D(sbox_s4[47]), .CK(clock), .Q(sbox_s4_d[47]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__46_ ( .D(sbox_s4[46]), .CK(clock), .Q(sbox_s4_d[46]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__45_ ( .D(sbox_s4[45]), .CK(clock), .Q(sbox_s4_d[45]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__44_ ( .D(sbox_s4[44]), .CK(clock), .Q(sbox_s4_d[44]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__43_ ( .D(sbox_s4[43]), .CK(clock), .Q(sbox_s4_d[43]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__42_ ( .D(sbox_s4[42]), .CK(clock), .Q(sbox_s4_d[42]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__41_ ( .D(sbox_s4[41]), .CK(clock), .Q(sbox_s4_d[41]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__40_ ( .D(sbox_s4[40]), .CK(clock), .Q(sbox_s4_d[40]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__39_ ( .D(sbox_s4[39]), .CK(clock), .Q(sbox_s4_d[39]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__38_ ( .D(sbox_s4[38]), .CK(clock), .Q(sbox_s4_d[38]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__37_ ( .D(sbox_s4[37]), .CK(clock), .Q(sbox_s4_d[37]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__36_ ( .D(sbox_s4[36]), .CK(clock), .Q(sbox_s4_d[36]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__35_ ( .D(sbox_s4[35]), .CK(clock), .Q(sbox_s4_d[35]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__34_ ( .D(sbox_s4[34]), .CK(clock), .Q(sbox_s4_d[34]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__33_ ( .D(sbox_s4[33]), .CK(clock), .Q(sbox_s4_d[33]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__32_ ( .D(sbox_s4[32]), .CK(clock), .Q(sbox_s4_d[32]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__31_ ( .D(sbox_s4[31]), .CK(clock), .Q(sbox_s4_d[31]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__30_ ( .D(sbox_s4[30]), .CK(clock), .Q(sbox_s4_d[30]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__29_ ( .D(sbox_s4[29]), .CK(clock), .Q(sbox_s4_d[29]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__28_ ( .D(sbox_s4[28]), .CK(clock), .Q(sbox_s4_d[28]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__27_ ( .D(sbox_s4[27]), .CK(clock), .Q(sbox_s4_d[27]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__26_ ( .D(sbox_s4[26]), .CK(clock), .Q(sbox_s4_d[26]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__25_ ( .D(sbox_s4[25]), .CK(clock), .Q(sbox_s4_d[25]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__24_ ( .D(sbox_s4[24]), .CK(clock), .Q(sbox_s4_d[24]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__23_ ( .D(sbox_s4[23]), .CK(clock), .Q(sbox_s4_d[23]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__22_ ( .D(sbox_s4[22]), .CK(clock), .Q(sbox_s4_d[22]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__21_ ( .D(sbox_s4[21]), .CK(clock), .Q(sbox_s4_d[21]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__20_ ( .D(sbox_s4[20]), .CK(clock), .Q(sbox_s4_d[20]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__19_ ( .D(sbox_s4[19]), .CK(clock), .Q(sbox_s4_d[19]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__18_ ( .D(sbox_s4[18]), .CK(clock), .Q(sbox_s4_d[18]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__17_ ( .D(sbox_s4[17]), .CK(clock), .Q(sbox_s4_d[17]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__16_ ( .D(sbox_s4[16]), .CK(clock), .Q(sbox_s4_d[16]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__15_ ( .D(sbox_s4[15]), .CK(clock), .Q(sbox_s4_d[15]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__14_ ( .D(sbox_s4[14]), .CK(clock), .Q(sbox_s4_d[14]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__13_ ( .D(sbox_s4[13]), .CK(clock), .Q(sbox_s4_d[13]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__12_ ( .D(sbox_s4[12]), .CK(clock), .Q(sbox_s4_d[12]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__11_ ( .D(sbox_s4[11]), .CK(clock), .Q(sbox_s4_d[11]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__10_ ( .D(sbox_s4[10]), .CK(clock), .Q(sbox_s4_d[10]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__9_ ( .D(sbox_s4[9]), .CK(clock), .Q(sbox_s4_d[9]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__8_ ( .D(sbox_s4[8]), .CK(clock), .Q(sbox_s4_d[8]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__7_ ( .D(sbox_s4[7]), .CK(clock), .Q(sbox_s4_d[7]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__6_ ( .D(sbox_s4[6]), .CK(clock), .Q(sbox_s4_d[6]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__5_ ( .D(sbox_s4[5]), .CK(clock), .Q(sbox_s4_d[5]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__4_ ( .D(sbox_s4[4]), .CK(clock), .Q(sbox_s4_d[4]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__3_ ( .D(sbox_s4[3]), .CK(clock), .Q(sbox_s4_d[3]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__2_ ( .D(sbox_s4[2]), .CK(clock), .Q(sbox_s4_d[2]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__1_ ( .D(sbox_s4[1]), .CK(clock), .Q(sbox_s4_d[1]), 
        .QN() );
  DFF_X1 sbox_s4_d_reg_0__0_ ( .D(sbox_s4[0]), .CK(clock), .Q(sbox_s4_d[0]), 
        .QN() );
  XNOR2_X1 U1291 ( .A(round_const[0]), .B(data_in_s2[4]), .ZN(
        round_constant_s2_0__4_) );
  XNOR2_X1 U1292 ( .A(round_const[1]), .B(data_in_s2[5]), .ZN(
        round_constant_s2_0__5_) );
  XNOR2_X1 U1293 ( .A(round_const[2]), .B(data_in_s2[6]), .ZN(
        round_constant_s2_0__6_) );
  XNOR2_X1 U1294 ( .A(round_const[3]), .B(data_in_s2[7]), .ZN(
        round_constant_s2_0__7_) );
  XOR2_X1 U1295 ( .A(round_const[1]), .B(data_in_s2[1]), .Z(
        round_constant_s2_0__1_) );
  XOR2_X1 U1296 ( .A(round_const[2]), .B(data_in_s2[2]), .Z(
        round_constant_s2_0__2_) );
  XOR2_X1 U1297 ( .A(round_const[3]), .B(data_in_s2[3]), .Z(
        round_constant_s2_0__3_) );
  XOR2_X1 U1298 ( .A(round_const[0]), .B(data_in_s2[0]), .Z(
        round_constant_s2_0__0_) );
  XOR2_X1 U1299 ( .A(sbox_s4_d[26]), .B(n110), .Z(data_out_s4[26]) );
  XOR2_X1 U1300 ( .A(sbox_s4_d[3]), .B(sbox_s4_d[33]), .Z(n110) );
  XOR2_X1 U1301 ( .A(sbox_s4_d[11]), .B(n101), .Z(data_out_s4[34]) );
  XOR2_X1 U1302 ( .A(sbox_s4_d[41]), .B(sbox_s4_d[34]), .Z(n101) );
  XOR2_X1 U1303 ( .A(sbox_s4_d[12]), .B(n100), .Z(data_out_s4[35]) );
  XOR2_X1 U1304 ( .A(sbox_s4_d[42]), .B(sbox_s4_d[35]), .Z(n100) );
  XOR2_X1 U1305 ( .A(sbox_s4_d[13]), .B(n99), .Z(data_out_s4[36]) );
  XOR2_X1 U1306 ( .A(sbox_s4_d[43]), .B(sbox_s4_d[36]), .Z(n99) );
  XOR2_X1 U1307 ( .A(sbox_s4_d[15]), .B(n97), .Z(data_out_s4[38]) );
  XOR2_X1 U1308 ( .A(sbox_s4_d[45]), .B(sbox_s4_d[38]), .Z(n97) );
  XOR2_X1 U1309 ( .A(sbox_s4_d[16]), .B(n96), .Z(data_out_s4[39]) );
  XOR2_X1 U1310 ( .A(sbox_s4_d[46]), .B(sbox_s4_d[39]), .Z(n96) );
  XOR2_X1 U1311 ( .A(sbox_s4_d[17]), .B(n94), .Z(data_out_s4[40]) );
  XOR2_X1 U1312 ( .A(sbox_s4_d[47]), .B(sbox_s4_d[40]), .Z(n94) );
  XOR2_X1 U1313 ( .A(sbox_s4_d[18]), .B(n93), .Z(data_out_s4[41]) );
  XOR2_X1 U1314 ( .A(sbox_s4_d[48]), .B(sbox_s4_d[41]), .Z(n93) );
  XOR2_X1 U1315 ( .A(sbox_s4_d[19]), .B(n92), .Z(data_out_s4[42]) );
  XOR2_X1 U1316 ( .A(sbox_s4_d[49]), .B(sbox_s4_d[42]), .Z(n92) );
  XOR2_X1 U1317 ( .A(sbox_s4_d[20]), .B(n91), .Z(data_out_s4[43]) );
  XOR2_X1 U1318 ( .A(sbox_s4_d[50]), .B(sbox_s4_d[43]), .Z(n91) );
  XOR2_X1 U1319 ( .A(sbox_s4_d[90]), .B(n46), .Z(data_out_s4[90]) );
  XOR2_X1 U1320 ( .A(sbox_s4_d[67]), .B(sbox_s4_d[97]), .Z(n46) );
  XOR2_X1 U1321 ( .A(sbox_s4_d[75]), .B(n37), .Z(data_out_s4[98]) );
  XOR2_X1 U1322 ( .A(sbox_s4_d[105]), .B(sbox_s4_d[98]), .Z(n37) );
  XOR2_X1 U1323 ( .A(sbox_s4_d[76]), .B(n36), .Z(data_out_s4[99]) );
  XOR2_X1 U1324 ( .A(sbox_s4_d[106]), .B(sbox_s4_d[99]), .Z(n36) );
  XOR2_X1 U1325 ( .A(sbox_s4_d[77]), .B(n35), .Z(data_out_s4[100]) );
  XOR2_X1 U1326 ( .A(sbox_s4_d[107]), .B(sbox_s4_d[100]), .Z(n35) );
  XOR2_X1 U1327 ( .A(sbox_s4_d[79]), .B(n33), .Z(data_out_s4[102]) );
  XOR2_X1 U1328 ( .A(sbox_s4_d[109]), .B(sbox_s4_d[102]), .Z(n33) );
  XOR2_X1 U1329 ( .A(sbox_s4_d[80]), .B(n32), .Z(data_out_s4[103]) );
  XOR2_X1 U1330 ( .A(sbox_s4_d[110]), .B(sbox_s4_d[103]), .Z(n32) );
  XOR2_X1 U1331 ( .A(sbox_s4_d[81]), .B(n30), .Z(data_out_s4[104]) );
  XOR2_X1 U1332 ( .A(sbox_s4_d[111]), .B(sbox_s4_d[104]), .Z(n30) );
  XOR2_X1 U1333 ( .A(sbox_s4_d[82]), .B(n29), .Z(data_out_s4[105]) );
  XOR2_X1 U1334 ( .A(sbox_s4_d[112]), .B(sbox_s4_d[105]), .Z(n29) );
  XOR2_X1 U1335 ( .A(sbox_s4_d[83]), .B(n28), .Z(data_out_s4[106]) );
  XOR2_X1 U1336 ( .A(sbox_s4_d[113]), .B(sbox_s4_d[106]), .Z(n28) );
  XOR2_X1 U1337 ( .A(sbox_s4_d[84]), .B(n27), .Z(data_out_s4[107]) );
  XOR2_X1 U1338 ( .A(sbox_s4_d[114]), .B(sbox_s4_d[107]), .Z(n27) );
  XOR2_X1 U1339 ( .A(sbox_s3_d[30]), .B(n233), .Z(data_out_s3[30]) );
  XOR2_X1 U1340 ( .A(sbox_s3_d[47]), .B(sbox_s3_d[40]), .Z(n233) );
  XOR2_X1 U1341 ( .A(sbox_s3_d[31]), .B(n232), .Z(data_out_s3[31]) );
  XOR2_X1 U1342 ( .A(sbox_s3_d[48]), .B(sbox_s3_d[41]), .Z(n232) );
  XOR2_X1 U1343 ( .A(sbox_s3_d[32]), .B(n231), .Z(data_out_s3[32]) );
  XOR2_X1 U1344 ( .A(sbox_s3_d[49]), .B(sbox_s3_d[42]), .Z(n231) );
  XOR2_X1 U1345 ( .A(sbox_s3_d[33]), .B(n230), .Z(data_out_s3[33]) );
  XOR2_X1 U1346 ( .A(sbox_s3_d[50]), .B(sbox_s3_d[43]), .Z(n230) );
  XOR2_X1 U1347 ( .A(sbox_s3_d[34]), .B(n229), .Z(data_out_s3[34]) );
  XOR2_X1 U1348 ( .A(sbox_s3_d[51]), .B(sbox_s3_d[44]), .Z(n229) );
  XOR2_X1 U1349 ( .A(sbox_s3_d[37]), .B(n226), .Z(data_out_s3[37]) );
  XOR2_X1 U1350 ( .A(sbox_s3_d[54]), .B(sbox_s3_d[47]), .Z(n226) );
  XOR2_X1 U1351 ( .A(sbox_s3_d[38]), .B(n225), .Z(data_out_s3[38]) );
  XOR2_X1 U1352 ( .A(sbox_s3_d[55]), .B(sbox_s3_d[48]), .Z(n225) );
  XOR2_X1 U1353 ( .A(sbox_s3_d[39]), .B(n224), .Z(data_out_s3[39]) );
  XOR2_X1 U1354 ( .A(sbox_s3_d[56]), .B(sbox_s3_d[49]), .Z(n224) );
  XOR2_X1 U1355 ( .A(sbox_s3_d[46]), .B(n216), .Z(data_out_s3[46]) );
  XOR2_X1 U1356 ( .A(sbox_s3_d[63]), .B(sbox_s3_d[56]), .Z(n216) );
  XOR2_X1 U1357 ( .A(sbox_s3_d[94]), .B(n169), .Z(data_out_s3[94]) );
  XOR2_X1 U1358 ( .A(sbox_s3_d[111]), .B(sbox_s3_d[104]), .Z(n169) );
  XOR2_X1 U1359 ( .A(sbox_s3_d[95]), .B(n168), .Z(data_out_s3[95]) );
  XOR2_X1 U1360 ( .A(sbox_s3_d[112]), .B(sbox_s3_d[105]), .Z(n168) );
  XOR2_X1 U1361 ( .A(sbox_s3_d[96]), .B(n167), .Z(data_out_s3[96]) );
  XOR2_X1 U1362 ( .A(sbox_s3_d[113]), .B(sbox_s3_d[106]), .Z(n167) );
  XOR2_X1 U1363 ( .A(sbox_s3_d[97]), .B(n166), .Z(data_out_s3[97]) );
  XOR2_X1 U1364 ( .A(sbox_s3_d[114]), .B(sbox_s3_d[107]), .Z(n166) );
  XOR2_X1 U1365 ( .A(sbox_s3_d[98]), .B(n165), .Z(data_out_s3[98]) );
  XOR2_X1 U1366 ( .A(sbox_s3_d[115]), .B(sbox_s3_d[108]), .Z(n165) );
  XOR2_X1 U1367 ( .A(sbox_s3_d[101]), .B(n162), .Z(data_out_s3[101]) );
  XOR2_X1 U1368 ( .A(sbox_s3_d[118]), .B(sbox_s3_d[111]), .Z(n162) );
  XOR2_X1 U1369 ( .A(sbox_s3_d[102]), .B(n161), .Z(data_out_s3[102]) );
  XOR2_X1 U1370 ( .A(sbox_s3_d[119]), .B(sbox_s3_d[112]), .Z(n161) );
  XOR2_X1 U1371 ( .A(sbox_s3_d[103]), .B(n160), .Z(data_out_s3[103]) );
  XOR2_X1 U1372 ( .A(sbox_s3_d[120]), .B(sbox_s3_d[113]), .Z(n160) );
  XOR2_X1 U1373 ( .A(sbox_s3_d[110]), .B(n152), .Z(data_out_s3[110]) );
  XOR2_X1 U1374 ( .A(sbox_s3_d[127]), .B(sbox_s3_d[120]), .Z(n152) );
  XOR2_X1 U1375 ( .A(sbox_s2_d[10]), .B(n340), .Z(data_out_s2[4]) );
  XOR2_X1 U1376 ( .A(sbox_s2_d[5]), .B(sbox_s2_d[4]), .Z(n340) );
  XOR2_X1 U1377 ( .A(sbox_s2_d[52]), .B(n337), .Z(data_out_s2[52]) );
  XOR2_X1 U1378 ( .A(sbox_s2_d[58]), .B(sbox_s2_d[53]), .Z(n337) );
  XOR2_X1 U1379 ( .A(sbox_s2_d[74]), .B(n276), .Z(data_out_s2[68]) );
  XOR2_X1 U1380 ( .A(sbox_s2_d[69]), .B(sbox_s2_d[68]), .Z(n276) );
  XOR2_X1 U1381 ( .A(sbox_s2_d[116]), .B(n273), .Z(data_out_s2[116]) );
  XOR2_X1 U1382 ( .A(sbox_s2_d[122]), .B(sbox_s2_d[117]), .Z(n273) );
  XOR2_X1 U1383 ( .A(sbox_s1_d[14]), .B(n480), .Z(data_out_s1[39]) );
  XOR2_X1 U1384 ( .A(sbox_s1_d[39]), .B(sbox_s1_d[36]), .Z(n480) );
  XOR2_X1 U1385 ( .A(sbox_s1_d[15]), .B(n478), .Z(data_out_s1[40]) );
  XOR2_X1 U1386 ( .A(sbox_s1_d[40]), .B(sbox_s1_d[37]), .Z(n478) );
  XOR2_X1 U1387 ( .A(sbox_s1_d[16]), .B(n477), .Z(data_out_s1[41]) );
  XOR2_X1 U1388 ( .A(sbox_s1_d[41]), .B(sbox_s1_d[38]), .Z(n477) );
  XOR2_X1 U1389 ( .A(sbox_s1_d[18]), .B(n475), .Z(data_out_s1[43]) );
  XOR2_X1 U1390 ( .A(sbox_s1_d[43]), .B(sbox_s1_d[40]), .Z(n475) );
  XOR2_X1 U1391 ( .A(sbox_s1_d[19]), .B(n474), .Z(data_out_s1[44]) );
  XOR2_X1 U1392 ( .A(sbox_s1_d[44]), .B(sbox_s1_d[41]), .Z(n474) );
  XOR2_X1 U1393 ( .A(sbox_s1_d[20]), .B(n473), .Z(data_out_s1[45]) );
  XOR2_X1 U1394 ( .A(sbox_s1_d[45]), .B(sbox_s1_d[42]), .Z(n473) );
  XOR2_X1 U1395 ( .A(sbox_s1_d[24]), .B(n469), .Z(data_out_s1[49]) );
  XOR2_X1 U1396 ( .A(sbox_s1_d[49]), .B(sbox_s1_d[46]), .Z(n469) );
  XOR2_X1 U1397 ( .A(sbox_s1_d[25]), .B(n467), .Z(data_out_s1[50]) );
  XOR2_X1 U1398 ( .A(sbox_s1_d[50]), .B(sbox_s1_d[47]), .Z(n467) );
  XOR2_X1 U1399 ( .A(sbox_s1_d[26]), .B(n466), .Z(data_out_s1[51]) );
  XOR2_X1 U1400 ( .A(sbox_s1_d[51]), .B(sbox_s1_d[48]), .Z(n466) );
  XOR2_X1 U1401 ( .A(sbox_s1_d[78]), .B(n416), .Z(data_out_s1[103]) );
  XOR2_X1 U1402 ( .A(sbox_s1_d[103]), .B(sbox_s1_d[100]), .Z(n416) );
  XOR2_X1 U1403 ( .A(sbox_s1_d[79]), .B(n414), .Z(data_out_s1[104]) );
  XOR2_X1 U1404 ( .A(sbox_s1_d[104]), .B(sbox_s1_d[101]), .Z(n414) );
  XOR2_X1 U1405 ( .A(sbox_s1_d[80]), .B(n413), .Z(data_out_s1[105]) );
  XOR2_X1 U1406 ( .A(sbox_s1_d[105]), .B(sbox_s1_d[102]), .Z(n413) );
  XOR2_X1 U1407 ( .A(sbox_s1_d[82]), .B(n411), .Z(data_out_s1[107]) );
  XOR2_X1 U1408 ( .A(sbox_s1_d[107]), .B(sbox_s1_d[104]), .Z(n411) );
  XOR2_X1 U1409 ( .A(sbox_s1_d[83]), .B(n410), .Z(data_out_s1[108]) );
  XOR2_X1 U1410 ( .A(sbox_s1_d[108]), .B(sbox_s1_d[105]), .Z(n410) );
  XOR2_X1 U1411 ( .A(sbox_s1_d[84]), .B(n409), .Z(data_out_s1[109]) );
  XOR2_X1 U1412 ( .A(sbox_s1_d[109]), .B(sbox_s1_d[106]), .Z(n409) );
  XOR2_X1 U1413 ( .A(sbox_s1_d[88]), .B(n405), .Z(data_out_s1[113]) );
  XOR2_X1 U1414 ( .A(sbox_s1_d[113]), .B(sbox_s1_d[110]), .Z(n405) );
  XOR2_X1 U1415 ( .A(sbox_s1_d[89]), .B(n403), .Z(data_out_s1[114]) );
  XOR2_X1 U1416 ( .A(sbox_s1_d[114]), .B(sbox_s1_d[111]), .Z(n403) );
  XOR2_X1 U1417 ( .A(sbox_s1_d[90]), .B(n402), .Z(data_out_s1[115]) );
  XOR2_X1 U1418 ( .A(sbox_s1_d[115]), .B(sbox_s1_d[112]), .Z(n402) );
  XOR2_X1 U1419 ( .A(sbox_s0_d[22]), .B(n607), .Z(data_out_s0[3]) );
  XOR2_X1 U1420 ( .A(sbox_s0_d[3]), .B(sbox_s0_d[31]), .Z(n607) );
  XOR2_X1 U1421 ( .A(sbox_s0_d[10]), .B(n639), .Z(data_out_s0[10]) );
  XOR2_X1 U1422 ( .A(sbox_s0_d[38]), .B(sbox_s0_d[29]), .Z(n639) );
  XOR2_X1 U1423 ( .A(sbox_s0_d[17]), .B(n632), .Z(data_out_s0[17]) );
  XOR2_X1 U1424 ( .A(sbox_s0_d[45]), .B(sbox_s0_d[36]), .Z(n632) );
  XOR2_X1 U1425 ( .A(sbox_s0_d[21]), .B(n627), .Z(data_out_s0[21]) );
  XOR2_X1 U1426 ( .A(sbox_s0_d[49]), .B(sbox_s0_d[40]), .Z(n627) );
  XOR2_X1 U1427 ( .A(sbox_s0_d[22]), .B(n626), .Z(data_out_s0[22]) );
  XOR2_X1 U1428 ( .A(sbox_s0_d[50]), .B(sbox_s0_d[41]), .Z(n626) );
  XOR2_X1 U1429 ( .A(sbox_s0_d[23]), .B(n625), .Z(data_out_s0[23]) );
  XOR2_X1 U1430 ( .A(sbox_s0_d[51]), .B(sbox_s0_d[42]), .Z(n625) );
  XOR2_X1 U1431 ( .A(sbox_s0_d[24]), .B(n624), .Z(data_out_s0[24]) );
  XOR2_X1 U1432 ( .A(sbox_s0_d[52]), .B(sbox_s0_d[43]), .Z(n624) );
  XOR2_X1 U1433 ( .A(sbox_s0_d[25]), .B(n623), .Z(data_out_s0[25]) );
  XOR2_X1 U1434 ( .A(sbox_s0_d[53]), .B(sbox_s0_d[44]), .Z(n623) );
  XOR2_X1 U1435 ( .A(sbox_s0_d[26]), .B(n622), .Z(data_out_s0[26]) );
  XOR2_X1 U1436 ( .A(sbox_s0_d[54]), .B(sbox_s0_d[45]), .Z(n622) );
  XOR2_X1 U1437 ( .A(sbox_s0_d[86]), .B(n543), .Z(data_out_s0[67]) );
  XOR2_X1 U1438 ( .A(sbox_s0_d[67]), .B(sbox_s0_d[95]), .Z(n543) );
  XOR2_X1 U1439 ( .A(sbox_s0_d[74]), .B(n575), .Z(data_out_s0[74]) );
  XOR2_X1 U1440 ( .A(sbox_s0_d[102]), .B(sbox_s0_d[93]), .Z(n575) );
  XOR2_X1 U1441 ( .A(sbox_s0_d[81]), .B(n568), .Z(data_out_s0[81]) );
  XOR2_X1 U1442 ( .A(sbox_s0_d[109]), .B(sbox_s0_d[100]), .Z(n568) );
  XOR2_X1 U1443 ( .A(sbox_s0_d[85]), .B(n563), .Z(data_out_s0[85]) );
  XOR2_X1 U1444 ( .A(sbox_s0_d[113]), .B(sbox_s0_d[104]), .Z(n563) );
  XOR2_X1 U1445 ( .A(sbox_s0_d[86]), .B(n562), .Z(data_out_s0[86]) );
  XOR2_X1 U1446 ( .A(sbox_s0_d[114]), .B(sbox_s0_d[105]), .Z(n562) );
  XOR2_X1 U1447 ( .A(sbox_s0_d[87]), .B(n561), .Z(data_out_s0[87]) );
  XOR2_X1 U1448 ( .A(sbox_s0_d[115]), .B(sbox_s0_d[106]), .Z(n561) );
  XOR2_X1 U1449 ( .A(sbox_s0_d[88]), .B(n560), .Z(data_out_s0[88]) );
  XOR2_X1 U1450 ( .A(sbox_s0_d[116]), .B(sbox_s0_d[107]), .Z(n560) );
  XOR2_X1 U1451 ( .A(sbox_s0_d[89]), .B(n559), .Z(data_out_s0[89]) );
  XOR2_X1 U1452 ( .A(sbox_s0_d[117]), .B(sbox_s0_d[108]), .Z(n559) );
  XOR2_X1 U1453 ( .A(sbox_s0_d[90]), .B(n558), .Z(data_out_s0[90]) );
  XOR2_X1 U1454 ( .A(sbox_s0_d[118]), .B(sbox_s0_d[109]), .Z(n558) );
  XOR2_X1 U1455 ( .A(sbox_s4_d[10]), .B(n95), .Z(data_out_s4[3]) );
  XOR2_X1 U1456 ( .A(sbox_s4_d[44]), .B(sbox_s4_d[3]), .Z(n95) );
  XOR2_X1 U1457 ( .A(sbox_s4_d[11]), .B(n84), .Z(data_out_s4[4]) );
  XOR2_X1 U1458 ( .A(sbox_s4_d[4]), .B(sbox_s4_d[45]), .Z(n84) );
  XOR2_X1 U1459 ( .A(sbox_s4_d[12]), .B(n73), .Z(data_out_s4[5]) );
  XOR2_X1 U1460 ( .A(sbox_s4_d[5]), .B(sbox_s4_d[46]), .Z(n73) );
  XOR2_X1 U1461 ( .A(sbox_s4_d[10]), .B(n127), .Z(data_out_s4[10]) );
  XOR2_X1 U1462 ( .A(sbox_s4_d[51]), .B(sbox_s4_d[17]), .Z(n127) );
  XOR2_X1 U1463 ( .A(sbox_s4_d[11]), .B(n126), .Z(data_out_s4[11]) );
  XOR2_X1 U1464 ( .A(sbox_s4_d[52]), .B(sbox_s4_d[18]), .Z(n126) );
  XOR2_X1 U1465 ( .A(sbox_s4_d[12]), .B(n125), .Z(data_out_s4[12]) );
  XOR2_X1 U1466 ( .A(sbox_s4_d[53]), .B(sbox_s4_d[19]), .Z(n125) );
  XOR2_X1 U1467 ( .A(sbox_s4_d[13]), .B(n124), .Z(data_out_s4[13]) );
  XOR2_X1 U1468 ( .A(sbox_s4_d[54]), .B(sbox_s4_d[20]), .Z(n124) );
  XOR2_X1 U1469 ( .A(sbox_s4_d[14]), .B(n123), .Z(data_out_s4[14]) );
  XOR2_X1 U1470 ( .A(sbox_s4_d[55]), .B(sbox_s4_d[21]), .Z(n123) );
  XOR2_X1 U1471 ( .A(sbox_s4_d[15]), .B(n122), .Z(data_out_s4[15]) );
  XOR2_X1 U1472 ( .A(sbox_s4_d[56]), .B(sbox_s4_d[22]), .Z(n122) );
  XOR2_X1 U1473 ( .A(sbox_s4_d[22]), .B(n114), .Z(data_out_s4[22]) );
  XOR2_X1 U1474 ( .A(sbox_s4_d[63]), .B(sbox_s4_d[29]), .Z(n114) );
  XOR2_X1 U1475 ( .A(sbox_s4_d[27]), .B(n109), .Z(data_out_s4[27]) );
  XOR2_X1 U1476 ( .A(sbox_s4_d[4]), .B(sbox_s4_d[34]), .Z(n109) );
  XOR2_X1 U1477 ( .A(sbox_s4_d[28]), .B(n108), .Z(data_out_s4[28]) );
  XOR2_X1 U1478 ( .A(sbox_s4_d[5]), .B(sbox_s4_d[35]), .Z(n108) );
  XOR2_X1 U1479 ( .A(sbox_s4_d[10]), .B(n102), .Z(data_out_s4[33]) );
  XOR2_X1 U1480 ( .A(sbox_s4_d[40]), .B(sbox_s4_d[33]), .Z(n102) );
  XOR2_X1 U1481 ( .A(sbox_s4_d[14]), .B(n98), .Z(data_out_s4[37]) );
  XOR2_X1 U1482 ( .A(sbox_s4_d[44]), .B(sbox_s4_d[37]), .Z(n98) );
  XOR2_X1 U1483 ( .A(sbox_s4_d[21]), .B(n90), .Z(data_out_s4[44]) );
  XOR2_X1 U1484 ( .A(sbox_s4_d[51]), .B(sbox_s4_d[44]), .Z(n90) );
  XOR2_X1 U1485 ( .A(sbox_s4_d[22]), .B(n89), .Z(data_out_s4[45]) );
  XOR2_X1 U1486 ( .A(sbox_s4_d[52]), .B(sbox_s4_d[45]), .Z(n89) );
  XOR2_X1 U1487 ( .A(sbox_s4_d[23]), .B(n88), .Z(data_out_s4[46]) );
  XOR2_X1 U1488 ( .A(sbox_s4_d[53]), .B(sbox_s4_d[46]), .Z(n88) );
  XOR2_X1 U1489 ( .A(sbox_s4_d[24]), .B(n87), .Z(data_out_s4[47]) );
  XOR2_X1 U1490 ( .A(sbox_s4_d[54]), .B(sbox_s4_d[47]), .Z(n87) );
  XOR2_X1 U1491 ( .A(sbox_s4_d[25]), .B(n86), .Z(data_out_s4[48]) );
  XOR2_X1 U1492 ( .A(sbox_s4_d[55]), .B(sbox_s4_d[48]), .Z(n86) );
  XOR2_X1 U1493 ( .A(sbox_s4_d[26]), .B(n85), .Z(data_out_s4[49]) );
  XOR2_X1 U1494 ( .A(sbox_s4_d[56]), .B(sbox_s4_d[49]), .Z(n85) );
  XOR2_X1 U1495 ( .A(sbox_s4_d[33]), .B(n77), .Z(data_out_s4[56]) );
  XOR2_X1 U1496 ( .A(sbox_s4_d[63]), .B(sbox_s4_d[56]), .Z(n77) );
  XOR2_X1 U1497 ( .A(sbox_s4_d[74]), .B(n31), .Z(data_out_s4[67]) );
  XOR2_X1 U1498 ( .A(sbox_s4_d[108]), .B(sbox_s4_d[67]), .Z(n31) );
  XOR2_X1 U1499 ( .A(sbox_s4_d[75]), .B(n20), .Z(data_out_s4[68]) );
  XOR2_X1 U1500 ( .A(sbox_s4_d[68]), .B(sbox_s4_d[109]), .Z(n20) );
  XOR2_X1 U1501 ( .A(sbox_s4_d[76]), .B(n9), .Z(data_out_s4[69]) );
  XOR2_X1 U1502 ( .A(sbox_s4_d[69]), .B(sbox_s4_d[110]), .Z(n9) );
  XOR2_X1 U1503 ( .A(sbox_s4_d[74]), .B(n63), .Z(data_out_s4[74]) );
  XOR2_X1 U1504 ( .A(sbox_s4_d[115]), .B(sbox_s4_d[81]), .Z(n63) );
  XOR2_X1 U1505 ( .A(sbox_s4_d[75]), .B(n62), .Z(data_out_s4[75]) );
  XOR2_X1 U1506 ( .A(sbox_s4_d[116]), .B(sbox_s4_d[82]), .Z(n62) );
  XOR2_X1 U1507 ( .A(sbox_s4_d[76]), .B(n61), .Z(data_out_s4[76]) );
  XOR2_X1 U1508 ( .A(sbox_s4_d[117]), .B(sbox_s4_d[83]), .Z(n61) );
  XOR2_X1 U1509 ( .A(sbox_s4_d[77]), .B(n60), .Z(data_out_s4[77]) );
  XOR2_X1 U1510 ( .A(sbox_s4_d[118]), .B(sbox_s4_d[84]), .Z(n60) );
  XOR2_X1 U1511 ( .A(sbox_s4_d[78]), .B(n59), .Z(data_out_s4[78]) );
  XOR2_X1 U1512 ( .A(sbox_s4_d[119]), .B(sbox_s4_d[85]), .Z(n59) );
  XOR2_X1 U1513 ( .A(sbox_s4_d[79]), .B(n58), .Z(data_out_s4[79]) );
  XOR2_X1 U1514 ( .A(sbox_s4_d[120]), .B(sbox_s4_d[86]), .Z(n58) );
  XOR2_X1 U1515 ( .A(sbox_s4_d[86]), .B(n50), .Z(data_out_s4[86]) );
  XOR2_X1 U1516 ( .A(sbox_s4_d[127]), .B(sbox_s4_d[93]), .Z(n50) );
  XOR2_X1 U1517 ( .A(sbox_s4_d[91]), .B(n45), .Z(data_out_s4[91]) );
  XOR2_X1 U1518 ( .A(sbox_s4_d[68]), .B(sbox_s4_d[98]), .Z(n45) );
  XOR2_X1 U1519 ( .A(sbox_s4_d[92]), .B(n44), .Z(data_out_s4[92]) );
  XOR2_X1 U1520 ( .A(sbox_s4_d[69]), .B(sbox_s4_d[99]), .Z(n44) );
  XOR2_X1 U1521 ( .A(sbox_s4_d[74]), .B(n38), .Z(data_out_s4[97]) );
  XOR2_X1 U1522 ( .A(sbox_s4_d[104]), .B(sbox_s4_d[97]), .Z(n38) );
  XOR2_X1 U1523 ( .A(sbox_s4_d[78]), .B(n34), .Z(data_out_s4[101]) );
  XOR2_X1 U1524 ( .A(sbox_s4_d[108]), .B(sbox_s4_d[101]), .Z(n34) );
  XOR2_X1 U1525 ( .A(sbox_s4_d[85]), .B(n26), .Z(data_out_s4[108]) );
  XOR2_X1 U1526 ( .A(sbox_s4_d[115]), .B(sbox_s4_d[108]), .Z(n26) );
  XOR2_X1 U1527 ( .A(sbox_s4_d[86]), .B(n25), .Z(data_out_s4[109]) );
  XOR2_X1 U1528 ( .A(sbox_s4_d[116]), .B(sbox_s4_d[109]), .Z(n25) );
  XOR2_X1 U1529 ( .A(sbox_s4_d[87]), .B(n24), .Z(data_out_s4[110]) );
  XOR2_X1 U1530 ( .A(sbox_s4_d[117]), .B(sbox_s4_d[110]), .Z(n24) );
  XOR2_X1 U1531 ( .A(sbox_s4_d[88]), .B(n23), .Z(data_out_s4[111]) );
  XOR2_X1 U1532 ( .A(sbox_s4_d[118]), .B(sbox_s4_d[111]), .Z(n23) );
  XOR2_X1 U1533 ( .A(sbox_s4_d[89]), .B(n22), .Z(data_out_s4[112]) );
  XOR2_X1 U1534 ( .A(sbox_s4_d[119]), .B(sbox_s4_d[112]), .Z(n22) );
  XOR2_X1 U1535 ( .A(sbox_s4_d[90]), .B(n21), .Z(data_out_s4[113]) );
  XOR2_X1 U1536 ( .A(sbox_s4_d[120]), .B(sbox_s4_d[113]), .Z(n21) );
  XOR2_X1 U1537 ( .A(sbox_s4_d[97]), .B(n13), .Z(data_out_s4[120]) );
  XOR2_X1 U1538 ( .A(sbox_s4_d[127]), .B(sbox_s4_d[120]), .Z(n13) );
  XOR2_X1 U1539 ( .A(sbox_s3_d[13]), .B(n223), .Z(data_out_s3[3]) );
  XOR2_X1 U1540 ( .A(sbox_s3_d[3]), .B(sbox_s3_d[20]), .Z(n223) );
  XOR2_X1 U1541 ( .A(sbox_s3_d[14]), .B(n212), .Z(data_out_s3[4]) );
  XOR2_X1 U1542 ( .A(sbox_s3_d[4]), .B(sbox_s3_d[21]), .Z(n212) );
  XOR2_X1 U1543 ( .A(sbox_s3_d[15]), .B(n201), .Z(data_out_s3[5]) );
  XOR2_X1 U1544 ( .A(sbox_s3_d[5]), .B(sbox_s3_d[22]), .Z(n201) );
  XOR2_X1 U1545 ( .A(sbox_s3_d[10]), .B(n255), .Z(data_out_s3[10]) );
  XOR2_X1 U1546 ( .A(sbox_s3_d[27]), .B(sbox_s3_d[20]), .Z(n255) );
  XOR2_X1 U1547 ( .A(sbox_s3_d[11]), .B(n254), .Z(data_out_s3[11]) );
  XOR2_X1 U1548 ( .A(sbox_s3_d[28]), .B(sbox_s3_d[21]), .Z(n254) );
  XOR2_X1 U1549 ( .A(sbox_s3_d[12]), .B(n253), .Z(data_out_s3[12]) );
  XOR2_X1 U1550 ( .A(sbox_s3_d[29]), .B(sbox_s3_d[22]), .Z(n253) );
  XOR2_X1 U1551 ( .A(sbox_s3_d[13]), .B(n252), .Z(data_out_s3[13]) );
  XOR2_X1 U1552 ( .A(sbox_s3_d[30]), .B(sbox_s3_d[23]), .Z(n252) );
  XOR2_X1 U1553 ( .A(sbox_s3_d[14]), .B(n251), .Z(data_out_s3[14]) );
  XOR2_X1 U1554 ( .A(sbox_s3_d[31]), .B(sbox_s3_d[24]), .Z(n251) );
  XOR2_X1 U1555 ( .A(sbox_s3_d[15]), .B(n250), .Z(data_out_s3[15]) );
  XOR2_X1 U1556 ( .A(sbox_s3_d[32]), .B(sbox_s3_d[25]), .Z(n250) );
  XOR2_X1 U1557 ( .A(sbox_s3_d[16]), .B(n249), .Z(data_out_s3[16]) );
  XOR2_X1 U1558 ( .A(sbox_s3_d[33]), .B(sbox_s3_d[26]), .Z(n249) );
  XOR2_X1 U1559 ( .A(sbox_s3_d[17]), .B(n248), .Z(data_out_s3[17]) );
  XOR2_X1 U1560 ( .A(sbox_s3_d[34]), .B(sbox_s3_d[27]), .Z(n248) );
  XOR2_X1 U1561 ( .A(sbox_s3_d[18]), .B(n247), .Z(data_out_s3[18]) );
  XOR2_X1 U1562 ( .A(sbox_s3_d[35]), .B(sbox_s3_d[28]), .Z(n247) );
  XOR2_X1 U1563 ( .A(sbox_s3_d[19]), .B(n246), .Z(data_out_s3[19]) );
  XOR2_X1 U1564 ( .A(sbox_s3_d[36]), .B(sbox_s3_d[29]), .Z(n246) );
  XOR2_X1 U1565 ( .A(sbox_s3_d[20]), .B(n244), .Z(data_out_s3[20]) );
  XOR2_X1 U1566 ( .A(sbox_s3_d[37]), .B(sbox_s3_d[30]), .Z(n244) );
  XOR2_X1 U1567 ( .A(sbox_s3_d[21]), .B(n243), .Z(data_out_s3[21]) );
  XOR2_X1 U1568 ( .A(sbox_s3_d[38]), .B(sbox_s3_d[31]), .Z(n243) );
  XOR2_X1 U1569 ( .A(sbox_s3_d[22]), .B(n242), .Z(data_out_s3[22]) );
  XOR2_X1 U1570 ( .A(sbox_s3_d[39]), .B(sbox_s3_d[32]), .Z(n242) );
  XOR2_X1 U1571 ( .A(sbox_s3_d[23]), .B(n241), .Z(data_out_s3[23]) );
  XOR2_X1 U1572 ( .A(sbox_s3_d[40]), .B(sbox_s3_d[33]), .Z(n241) );
  XOR2_X1 U1573 ( .A(sbox_s3_d[24]), .B(n240), .Z(data_out_s3[24]) );
  XOR2_X1 U1574 ( .A(sbox_s3_d[41]), .B(sbox_s3_d[34]), .Z(n240) );
  XOR2_X1 U1575 ( .A(sbox_s3_d[25]), .B(n239), .Z(data_out_s3[25]) );
  XOR2_X1 U1576 ( .A(sbox_s3_d[42]), .B(sbox_s3_d[35]), .Z(n239) );
  XOR2_X1 U1577 ( .A(sbox_s3_d[26]), .B(n238), .Z(data_out_s3[26]) );
  XOR2_X1 U1578 ( .A(sbox_s3_d[43]), .B(sbox_s3_d[36]), .Z(n238) );
  XOR2_X1 U1579 ( .A(sbox_s3_d[27]), .B(n237), .Z(data_out_s3[27]) );
  XOR2_X1 U1580 ( .A(sbox_s3_d[44]), .B(sbox_s3_d[37]), .Z(n237) );
  XOR2_X1 U1581 ( .A(sbox_s3_d[28]), .B(n236), .Z(data_out_s3[28]) );
  XOR2_X1 U1582 ( .A(sbox_s3_d[45]), .B(sbox_s3_d[38]), .Z(n236) );
  XOR2_X1 U1583 ( .A(sbox_s3_d[29]), .B(n235), .Z(data_out_s3[29]) );
  XOR2_X1 U1584 ( .A(sbox_s3_d[46]), .B(sbox_s3_d[39]), .Z(n235) );
  XOR2_X1 U1585 ( .A(sbox_s3_d[35]), .B(n228), .Z(data_out_s3[35]) );
  XOR2_X1 U1586 ( .A(sbox_s3_d[52]), .B(sbox_s3_d[45]), .Z(n228) );
  XOR2_X1 U1587 ( .A(sbox_s3_d[36]), .B(n227), .Z(data_out_s3[36]) );
  XOR2_X1 U1588 ( .A(sbox_s3_d[53]), .B(sbox_s3_d[46]), .Z(n227) );
  XOR2_X1 U1589 ( .A(sbox_s3_d[42]), .B(n220), .Z(data_out_s3[42]) );
  XOR2_X1 U1590 ( .A(sbox_s3_d[59]), .B(sbox_s3_d[52]), .Z(n220) );
  XOR2_X1 U1591 ( .A(sbox_s3_d[43]), .B(n219), .Z(data_out_s3[43]) );
  XOR2_X1 U1592 ( .A(sbox_s3_d[60]), .B(sbox_s3_d[53]), .Z(n219) );
  XOR2_X1 U1593 ( .A(sbox_s3_d[44]), .B(n218), .Z(data_out_s3[44]) );
  XOR2_X1 U1594 ( .A(sbox_s3_d[61]), .B(sbox_s3_d[54]), .Z(n218) );
  XOR2_X1 U1595 ( .A(sbox_s3_d[45]), .B(n217), .Z(data_out_s3[45]) );
  XOR2_X1 U1596 ( .A(sbox_s3_d[62]), .B(sbox_s3_d[55]), .Z(n217) );
  XOR2_X1 U1597 ( .A(sbox_s3_d[2]), .B(n213), .Z(data_out_s3[49]) );
  XOR2_X1 U1598 ( .A(sbox_s3_d[59]), .B(sbox_s3_d[49]), .Z(n213) );
  XOR2_X1 U1599 ( .A(sbox_s3_d[3]), .B(n211), .Z(data_out_s3[50]) );
  XOR2_X1 U1600 ( .A(sbox_s3_d[60]), .B(sbox_s3_d[50]), .Z(n211) );
  XOR2_X1 U1601 ( .A(sbox_s3_d[4]), .B(n210), .Z(data_out_s3[51]) );
  XOR2_X1 U1602 ( .A(sbox_s3_d[61]), .B(sbox_s3_d[51]), .Z(n210) );
  XOR2_X1 U1603 ( .A(sbox_s3_d[52]), .B(n209), .Z(data_out_s3[52]) );
  XOR2_X1 U1604 ( .A(sbox_s3_d[62]), .B(sbox_s3_d[5]), .Z(n209) );
  XOR2_X1 U1605 ( .A(sbox_s3_d[12]), .B(n202), .Z(data_out_s3[59]) );
  XOR2_X1 U1606 ( .A(sbox_s3_d[5]), .B(sbox_s3_d[59]), .Z(n202) );
  XOR2_X1 U1607 ( .A(sbox_s3_d[77]), .B(n159), .Z(data_out_s3[67]) );
  XOR2_X1 U1608 ( .A(sbox_s3_d[67]), .B(sbox_s3_d[84]), .Z(n159) );
  XOR2_X1 U1609 ( .A(sbox_s3_d[78]), .B(n148), .Z(data_out_s3[68]) );
  XOR2_X1 U1610 ( .A(sbox_s3_d[68]), .B(sbox_s3_d[85]), .Z(n148) );
  XOR2_X1 U1611 ( .A(sbox_s3_d[79]), .B(n137), .Z(data_out_s3[69]) );
  XOR2_X1 U1612 ( .A(sbox_s3_d[69]), .B(sbox_s3_d[86]), .Z(n137) );
  XOR2_X1 U1613 ( .A(sbox_s3_d[74]), .B(n191), .Z(data_out_s3[74]) );
  XOR2_X1 U1614 ( .A(sbox_s3_d[91]), .B(sbox_s3_d[84]), .Z(n191) );
  XOR2_X1 U1615 ( .A(sbox_s3_d[75]), .B(n190), .Z(data_out_s3[75]) );
  XOR2_X1 U1616 ( .A(sbox_s3_d[92]), .B(sbox_s3_d[85]), .Z(n190) );
  XOR2_X1 U1617 ( .A(sbox_s3_d[76]), .B(n189), .Z(data_out_s3[76]) );
  XOR2_X1 U1618 ( .A(sbox_s3_d[93]), .B(sbox_s3_d[86]), .Z(n189) );
  XOR2_X1 U1619 ( .A(sbox_s3_d[77]), .B(n188), .Z(data_out_s3[77]) );
  XOR2_X1 U1620 ( .A(sbox_s3_d[94]), .B(sbox_s3_d[87]), .Z(n188) );
  XOR2_X1 U1621 ( .A(sbox_s3_d[78]), .B(n187), .Z(data_out_s3[78]) );
  XOR2_X1 U1622 ( .A(sbox_s3_d[95]), .B(sbox_s3_d[88]), .Z(n187) );
  XOR2_X1 U1623 ( .A(sbox_s3_d[79]), .B(n186), .Z(data_out_s3[79]) );
  XOR2_X1 U1624 ( .A(sbox_s3_d[96]), .B(sbox_s3_d[89]), .Z(n186) );
  XOR2_X1 U1625 ( .A(sbox_s3_d[80]), .B(n185), .Z(data_out_s3[80]) );
  XOR2_X1 U1626 ( .A(sbox_s3_d[97]), .B(sbox_s3_d[90]), .Z(n185) );
  XOR2_X1 U1627 ( .A(sbox_s3_d[81]), .B(n184), .Z(data_out_s3[81]) );
  XOR2_X1 U1628 ( .A(sbox_s3_d[98]), .B(sbox_s3_d[91]), .Z(n184) );
  XOR2_X1 U1629 ( .A(sbox_s3_d[82]), .B(n183), .Z(data_out_s3[82]) );
  XOR2_X1 U1630 ( .A(sbox_s3_d[99]), .B(sbox_s3_d[92]), .Z(n183) );
  XOR2_X1 U1631 ( .A(sbox_s3_d[83]), .B(n182), .Z(data_out_s3[83]) );
  XOR2_X1 U1632 ( .A(sbox_s3_d[100]), .B(sbox_s3_d[93]), .Z(n182) );
  XOR2_X1 U1633 ( .A(sbox_s3_d[84]), .B(n180), .Z(data_out_s3[84]) );
  XOR2_X1 U1634 ( .A(sbox_s3_d[101]), .B(sbox_s3_d[94]), .Z(n180) );
  XOR2_X1 U1635 ( .A(sbox_s3_d[85]), .B(n179), .Z(data_out_s3[85]) );
  XOR2_X1 U1636 ( .A(sbox_s3_d[102]), .B(sbox_s3_d[95]), .Z(n179) );
  XOR2_X1 U1637 ( .A(sbox_s3_d[86]), .B(n178), .Z(data_out_s3[86]) );
  XOR2_X1 U1638 ( .A(sbox_s3_d[103]), .B(sbox_s3_d[96]), .Z(n178) );
  XOR2_X1 U1639 ( .A(sbox_s3_d[87]), .B(n177), .Z(data_out_s3[87]) );
  XOR2_X1 U1640 ( .A(sbox_s3_d[104]), .B(sbox_s3_d[97]), .Z(n177) );
  XOR2_X1 U1641 ( .A(sbox_s3_d[88]), .B(n176), .Z(data_out_s3[88]) );
  XOR2_X1 U1642 ( .A(sbox_s3_d[105]), .B(sbox_s3_d[98]), .Z(n176) );
  XOR2_X1 U1643 ( .A(sbox_s3_d[89]), .B(n175), .Z(data_out_s3[89]) );
  XOR2_X1 U1644 ( .A(sbox_s3_d[106]), .B(sbox_s3_d[99]), .Z(n175) );
  XOR2_X1 U1645 ( .A(sbox_s3_d[90]), .B(n174), .Z(data_out_s3[90]) );
  XOR2_X1 U1646 ( .A(sbox_s3_d[107]), .B(sbox_s3_d[100]), .Z(n174) );
  XOR2_X1 U1647 ( .A(sbox_s3_d[91]), .B(n173), .Z(data_out_s3[91]) );
  XOR2_X1 U1648 ( .A(sbox_s3_d[108]), .B(sbox_s3_d[101]), .Z(n173) );
  XOR2_X1 U1649 ( .A(sbox_s3_d[92]), .B(n172), .Z(data_out_s3[92]) );
  XOR2_X1 U1650 ( .A(sbox_s3_d[109]), .B(sbox_s3_d[102]), .Z(n172) );
  XOR2_X1 U1651 ( .A(sbox_s3_d[93]), .B(n171), .Z(data_out_s3[93]) );
  XOR2_X1 U1652 ( .A(sbox_s3_d[110]), .B(sbox_s3_d[103]), .Z(n171) );
  XOR2_X1 U1653 ( .A(sbox_s3_d[99]), .B(n164), .Z(data_out_s3[99]) );
  XOR2_X1 U1654 ( .A(sbox_s3_d[116]), .B(sbox_s3_d[109]), .Z(n164) );
  XOR2_X1 U1655 ( .A(sbox_s3_d[100]), .B(n163), .Z(data_out_s3[100]) );
  XOR2_X1 U1656 ( .A(sbox_s3_d[117]), .B(sbox_s3_d[110]), .Z(n163) );
  XOR2_X1 U1657 ( .A(sbox_s3_d[106]), .B(n156), .Z(data_out_s3[106]) );
  XOR2_X1 U1658 ( .A(sbox_s3_d[123]), .B(sbox_s3_d[116]), .Z(n156) );
  XOR2_X1 U1659 ( .A(sbox_s3_d[107]), .B(n155), .Z(data_out_s3[107]) );
  XOR2_X1 U1660 ( .A(sbox_s3_d[124]), .B(sbox_s3_d[117]), .Z(n155) );
  XOR2_X1 U1661 ( .A(sbox_s3_d[108]), .B(n154), .Z(data_out_s3[108]) );
  XOR2_X1 U1662 ( .A(sbox_s3_d[125]), .B(sbox_s3_d[118]), .Z(n154) );
  XOR2_X1 U1663 ( .A(sbox_s3_d[109]), .B(n153), .Z(data_out_s3[109]) );
  XOR2_X1 U1664 ( .A(sbox_s3_d[126]), .B(sbox_s3_d[119]), .Z(n153) );
  XOR2_X1 U1665 ( .A(sbox_s3_d[66]), .B(n149), .Z(data_out_s3[113]) );
  XOR2_X1 U1666 ( .A(sbox_s3_d[123]), .B(sbox_s3_d[113]), .Z(n149) );
  XOR2_X1 U1667 ( .A(sbox_s3_d[67]), .B(n147), .Z(data_out_s3[114]) );
  XOR2_X1 U1668 ( .A(sbox_s3_d[124]), .B(sbox_s3_d[114]), .Z(n147) );
  XOR2_X1 U1669 ( .A(sbox_s3_d[68]), .B(n146), .Z(data_out_s3[115]) );
  XOR2_X1 U1670 ( .A(sbox_s3_d[125]), .B(sbox_s3_d[115]), .Z(n146) );
  XOR2_X1 U1671 ( .A(sbox_s3_d[116]), .B(n145), .Z(data_out_s3[116]) );
  XOR2_X1 U1672 ( .A(sbox_s3_d[126]), .B(sbox_s3_d[69]), .Z(n145) );
  XOR2_X1 U1673 ( .A(sbox_s3_d[76]), .B(n138), .Z(data_out_s3[123]) );
  XOR2_X1 U1674 ( .A(sbox_s3_d[69]), .B(sbox_s3_d[123]), .Z(n138) );
  XOR2_X1 U1675 ( .A(sbox_s2_d[0]), .B(n384), .Z(data_out_s2[0]) );
  XOR2_X1 U1676 ( .A(sbox_s2_d[6]), .B(sbox_s2_d[1]), .Z(n384) );
  XOR2_X1 U1677 ( .A(sbox_s2_d[1]), .B(n373), .Z(data_out_s2[1]) );
  XOR2_X1 U1678 ( .A(sbox_s2_d[7]), .B(sbox_s2_d[2]), .Z(n373) );
  XOR2_X1 U1679 ( .A(sbox_s2_d[2]), .B(n362), .Z(data_out_s2[2]) );
  XOR2_X1 U1680 ( .A(sbox_s2_d[8]), .B(sbox_s2_d[3]), .Z(n362) );
  XOR2_X1 U1681 ( .A(sbox_s2_d[11]), .B(n329), .Z(data_out_s2[5]) );
  XOR2_X1 U1682 ( .A(sbox_s2_d[6]), .B(sbox_s2_d[5]), .Z(n329) );
  XOR2_X1 U1683 ( .A(sbox_s2_d[12]), .B(n324), .Z(data_out_s2[6]) );
  XOR2_X1 U1684 ( .A(sbox_s2_d[7]), .B(sbox_s2_d[6]), .Z(n324) );
  XOR2_X1 U1685 ( .A(sbox_s2_d[13]), .B(n323), .Z(data_out_s2[7]) );
  XOR2_X1 U1686 ( .A(sbox_s2_d[8]), .B(sbox_s2_d[7]), .Z(n323) );
  XOR2_X1 U1687 ( .A(sbox_s2_d[10]), .B(n383), .Z(data_out_s2[10]) );
  XOR2_X1 U1688 ( .A(sbox_s2_d[16]), .B(sbox_s2_d[11]), .Z(n383) );
  XOR2_X1 U1689 ( .A(sbox_s2_d[11]), .B(n382), .Z(data_out_s2[11]) );
  XOR2_X1 U1690 ( .A(sbox_s2_d[17]), .B(sbox_s2_d[12]), .Z(n382) );
  XOR2_X1 U1691 ( .A(sbox_s2_d[12]), .B(n381), .Z(data_out_s2[12]) );
  XOR2_X1 U1692 ( .A(sbox_s2_d[18]), .B(sbox_s2_d[13]), .Z(n381) );
  XOR2_X1 U1693 ( .A(sbox_s2_d[13]), .B(n380), .Z(data_out_s2[13]) );
  XOR2_X1 U1694 ( .A(sbox_s2_d[19]), .B(sbox_s2_d[14]), .Z(n380) );
  XOR2_X1 U1695 ( .A(sbox_s2_d[14]), .B(n379), .Z(data_out_s2[14]) );
  XOR2_X1 U1696 ( .A(sbox_s2_d[20]), .B(sbox_s2_d[15]), .Z(n379) );
  XOR2_X1 U1697 ( .A(sbox_s2_d[15]), .B(n378), .Z(data_out_s2[15]) );
  XOR2_X1 U1698 ( .A(sbox_s2_d[21]), .B(sbox_s2_d[16]), .Z(n378) );
  XOR2_X1 U1699 ( .A(sbox_s2_d[16]), .B(n377), .Z(data_out_s2[16]) );
  XOR2_X1 U1700 ( .A(sbox_s2_d[22]), .B(sbox_s2_d[17]), .Z(n377) );
  XOR2_X1 U1701 ( .A(sbox_s2_d[17]), .B(n376), .Z(data_out_s2[17]) );
  XOR2_X1 U1702 ( .A(sbox_s2_d[23]), .B(sbox_s2_d[18]), .Z(n376) );
  XOR2_X1 U1703 ( .A(sbox_s2_d[18]), .B(n375), .Z(data_out_s2[18]) );
  XOR2_X1 U1704 ( .A(sbox_s2_d[24]), .B(sbox_s2_d[19]), .Z(n375) );
  XOR2_X1 U1705 ( .A(sbox_s2_d[19]), .B(n374), .Z(data_out_s2[19]) );
  XOR2_X1 U1706 ( .A(sbox_s2_d[25]), .B(sbox_s2_d[20]), .Z(n374) );
  XOR2_X1 U1707 ( .A(sbox_s2_d[20]), .B(n372), .Z(data_out_s2[20]) );
  XOR2_X1 U1708 ( .A(sbox_s2_d[26]), .B(sbox_s2_d[21]), .Z(n372) );
  XOR2_X1 U1709 ( .A(sbox_s2_d[21]), .B(n371), .Z(data_out_s2[21]) );
  XOR2_X1 U1710 ( .A(sbox_s2_d[27]), .B(sbox_s2_d[22]), .Z(n371) );
  XOR2_X1 U1711 ( .A(sbox_s2_d[22]), .B(n370), .Z(data_out_s2[22]) );
  XOR2_X1 U1712 ( .A(sbox_s2_d[28]), .B(sbox_s2_d[23]), .Z(n370) );
  XOR2_X1 U1713 ( .A(sbox_s2_d[23]), .B(n369), .Z(data_out_s2[23]) );
  XOR2_X1 U1714 ( .A(sbox_s2_d[29]), .B(sbox_s2_d[24]), .Z(n369) );
  XOR2_X1 U1715 ( .A(sbox_s2_d[24]), .B(n368), .Z(data_out_s2[24]) );
  XOR2_X1 U1716 ( .A(sbox_s2_d[30]), .B(sbox_s2_d[25]), .Z(n368) );
  XOR2_X1 U1717 ( .A(sbox_s2_d[25]), .B(n367), .Z(data_out_s2[25]) );
  XOR2_X1 U1718 ( .A(sbox_s2_d[31]), .B(sbox_s2_d[26]), .Z(n367) );
  XOR2_X1 U1719 ( .A(sbox_s2_d[26]), .B(n366), .Z(data_out_s2[26]) );
  XOR2_X1 U1720 ( .A(sbox_s2_d[32]), .B(sbox_s2_d[27]), .Z(n366) );
  XOR2_X1 U1721 ( .A(sbox_s2_d[27]), .B(n365), .Z(data_out_s2[27]) );
  XOR2_X1 U1722 ( .A(sbox_s2_d[33]), .B(sbox_s2_d[28]), .Z(n365) );
  XOR2_X1 U1723 ( .A(sbox_s2_d[28]), .B(n364), .Z(data_out_s2[28]) );
  XOR2_X1 U1724 ( .A(sbox_s2_d[34]), .B(sbox_s2_d[29]), .Z(n364) );
  XOR2_X1 U1725 ( .A(sbox_s2_d[29]), .B(n363), .Z(data_out_s2[29]) );
  XOR2_X1 U1726 ( .A(sbox_s2_d[35]), .B(sbox_s2_d[30]), .Z(n363) );
  XOR2_X1 U1727 ( .A(sbox_s2_d[30]), .B(n361), .Z(data_out_s2[30]) );
  XOR2_X1 U1728 ( .A(sbox_s2_d[36]), .B(sbox_s2_d[31]), .Z(n361) );
  XOR2_X1 U1729 ( .A(sbox_s2_d[31]), .B(n360), .Z(data_out_s2[31]) );
  XOR2_X1 U1730 ( .A(sbox_s2_d[37]), .B(sbox_s2_d[32]), .Z(n360) );
  XOR2_X1 U1731 ( .A(sbox_s2_d[32]), .B(n359), .Z(data_out_s2[32]) );
  XOR2_X1 U1732 ( .A(sbox_s2_d[38]), .B(sbox_s2_d[33]), .Z(n359) );
  XOR2_X1 U1733 ( .A(sbox_s2_d[33]), .B(n358), .Z(data_out_s2[33]) );
  XOR2_X1 U1734 ( .A(sbox_s2_d[39]), .B(sbox_s2_d[34]), .Z(n358) );
  XOR2_X1 U1735 ( .A(sbox_s2_d[34]), .B(n357), .Z(data_out_s2[34]) );
  XOR2_X1 U1736 ( .A(sbox_s2_d[40]), .B(sbox_s2_d[35]), .Z(n357) );
  XOR2_X1 U1737 ( .A(sbox_s2_d[35]), .B(n356), .Z(data_out_s2[35]) );
  XOR2_X1 U1738 ( .A(sbox_s2_d[41]), .B(sbox_s2_d[36]), .Z(n356) );
  XOR2_X1 U1739 ( .A(sbox_s2_d[36]), .B(n355), .Z(data_out_s2[36]) );
  XOR2_X1 U1740 ( .A(sbox_s2_d[42]), .B(sbox_s2_d[37]), .Z(n355) );
  XOR2_X1 U1741 ( .A(sbox_s2_d[37]), .B(n354), .Z(data_out_s2[37]) );
  XOR2_X1 U1742 ( .A(sbox_s2_d[43]), .B(sbox_s2_d[38]), .Z(n354) );
  XOR2_X1 U1743 ( .A(sbox_s2_d[38]), .B(n353), .Z(data_out_s2[38]) );
  XOR2_X1 U1744 ( .A(sbox_s2_d[44]), .B(sbox_s2_d[39]), .Z(n353) );
  XOR2_X1 U1745 ( .A(sbox_s2_d[39]), .B(n352), .Z(data_out_s2[39]) );
  XOR2_X1 U1746 ( .A(sbox_s2_d[45]), .B(sbox_s2_d[40]), .Z(n352) );
  XOR2_X1 U1747 ( .A(sbox_s2_d[40]), .B(n350), .Z(data_out_s2[40]) );
  XOR2_X1 U1748 ( .A(sbox_s2_d[46]), .B(sbox_s2_d[41]), .Z(n350) );
  XOR2_X1 U1749 ( .A(sbox_s2_d[41]), .B(n349), .Z(data_out_s2[41]) );
  XOR2_X1 U1750 ( .A(sbox_s2_d[47]), .B(sbox_s2_d[42]), .Z(n349) );
  XOR2_X1 U1751 ( .A(sbox_s2_d[42]), .B(n348), .Z(data_out_s2[42]) );
  XOR2_X1 U1752 ( .A(sbox_s2_d[48]), .B(sbox_s2_d[43]), .Z(n348) );
  XOR2_X1 U1753 ( .A(sbox_s2_d[43]), .B(n347), .Z(data_out_s2[43]) );
  XOR2_X1 U1754 ( .A(sbox_s2_d[49]), .B(sbox_s2_d[44]), .Z(n347) );
  XOR2_X1 U1755 ( .A(sbox_s2_d[44]), .B(n346), .Z(data_out_s2[44]) );
  XOR2_X1 U1756 ( .A(sbox_s2_d[50]), .B(sbox_s2_d[45]), .Z(n346) );
  XOR2_X1 U1757 ( .A(sbox_s2_d[45]), .B(n345), .Z(data_out_s2[45]) );
  XOR2_X1 U1758 ( .A(sbox_s2_d[51]), .B(sbox_s2_d[46]), .Z(n345) );
  XOR2_X1 U1759 ( .A(sbox_s2_d[46]), .B(n344), .Z(data_out_s2[46]) );
  XOR2_X1 U1760 ( .A(sbox_s2_d[52]), .B(sbox_s2_d[47]), .Z(n344) );
  XOR2_X1 U1761 ( .A(sbox_s2_d[47]), .B(n343), .Z(data_out_s2[47]) );
  XOR2_X1 U1762 ( .A(sbox_s2_d[53]), .B(sbox_s2_d[48]), .Z(n343) );
  XOR2_X1 U1763 ( .A(sbox_s2_d[48]), .B(n342), .Z(data_out_s2[48]) );
  XOR2_X1 U1764 ( .A(sbox_s2_d[54]), .B(sbox_s2_d[49]), .Z(n342) );
  XOR2_X1 U1765 ( .A(sbox_s2_d[49]), .B(n341), .Z(data_out_s2[49]) );
  XOR2_X1 U1766 ( .A(sbox_s2_d[55]), .B(sbox_s2_d[50]), .Z(n341) );
  XOR2_X1 U1767 ( .A(sbox_s2_d[50]), .B(n339), .Z(data_out_s2[50]) );
  XOR2_X1 U1768 ( .A(sbox_s2_d[56]), .B(sbox_s2_d[51]), .Z(n339) );
  XOR2_X1 U1769 ( .A(sbox_s2_d[51]), .B(n338), .Z(data_out_s2[51]) );
  XOR2_X1 U1770 ( .A(sbox_s2_d[57]), .B(sbox_s2_d[52]), .Z(n338) );
  XOR2_X1 U1771 ( .A(sbox_s2_d[53]), .B(n336), .Z(data_out_s2[53]) );
  XOR2_X1 U1772 ( .A(sbox_s2_d[59]), .B(sbox_s2_d[54]), .Z(n336) );
  XOR2_X1 U1773 ( .A(sbox_s2_d[54]), .B(n335), .Z(data_out_s2[54]) );
  XOR2_X1 U1774 ( .A(sbox_s2_d[60]), .B(sbox_s2_d[55]), .Z(n335) );
  XOR2_X1 U1775 ( .A(sbox_s2_d[55]), .B(n334), .Z(data_out_s2[55]) );
  XOR2_X1 U1776 ( .A(sbox_s2_d[61]), .B(sbox_s2_d[56]), .Z(n334) );
  XOR2_X1 U1777 ( .A(sbox_s2_d[56]), .B(n333), .Z(data_out_s2[56]) );
  XOR2_X1 U1778 ( .A(sbox_s2_d[62]), .B(sbox_s2_d[57]), .Z(n333) );
  XOR2_X1 U1779 ( .A(sbox_s2_d[0]), .B(n331), .Z(data_out_s2[58]) );
  XOR2_X1 U1780 ( .A(sbox_s2_d[59]), .B(sbox_s2_d[58]), .Z(n331) );
  XOR2_X1 U1781 ( .A(sbox_s2_d[1]), .B(n330), .Z(data_out_s2[59]) );
  XOR2_X1 U1782 ( .A(sbox_s2_d[60]), .B(sbox_s2_d[59]), .Z(n330) );
  XOR2_X1 U1783 ( .A(sbox_s2_d[2]), .B(n328), .Z(data_out_s2[60]) );
  XOR2_X1 U1784 ( .A(sbox_s2_d[61]), .B(sbox_s2_d[60]), .Z(n328) );
  XOR2_X1 U1785 ( .A(sbox_s2_d[3]), .B(n327), .Z(data_out_s2[61]) );
  XOR2_X1 U1786 ( .A(sbox_s2_d[62]), .B(sbox_s2_d[61]), .Z(n327) );
  XOR2_X1 U1787 ( .A(sbox_s2_d[64]), .B(n320), .Z(data_out_s2[64]) );
  XOR2_X1 U1788 ( .A(sbox_s2_d[70]), .B(sbox_s2_d[65]), .Z(n320) );
  XOR2_X1 U1789 ( .A(sbox_s2_d[65]), .B(n309), .Z(data_out_s2[65]) );
  XOR2_X1 U1790 ( .A(sbox_s2_d[71]), .B(sbox_s2_d[66]), .Z(n309) );
  XOR2_X1 U1791 ( .A(sbox_s2_d[66]), .B(n298), .Z(data_out_s2[66]) );
  XOR2_X1 U1792 ( .A(sbox_s2_d[72]), .B(sbox_s2_d[67]), .Z(n298) );
  XOR2_X1 U1793 ( .A(sbox_s2_d[75]), .B(n265), .Z(data_out_s2[69]) );
  XOR2_X1 U1794 ( .A(sbox_s2_d[70]), .B(sbox_s2_d[69]), .Z(n265) );
  XOR2_X1 U1795 ( .A(sbox_s2_d[76]), .B(n260), .Z(data_out_s2[70]) );
  XOR2_X1 U1796 ( .A(sbox_s2_d[71]), .B(sbox_s2_d[70]), .Z(n260) );
  XOR2_X1 U1797 ( .A(sbox_s2_d[77]), .B(n259), .Z(data_out_s2[71]) );
  XOR2_X1 U1798 ( .A(sbox_s2_d[72]), .B(sbox_s2_d[71]), .Z(n259) );
  XOR2_X1 U1799 ( .A(sbox_s2_d[74]), .B(n319), .Z(data_out_s2[74]) );
  XOR2_X1 U1800 ( .A(sbox_s2_d[80]), .B(sbox_s2_d[75]), .Z(n319) );
  XOR2_X1 U1801 ( .A(sbox_s2_d[75]), .B(n318), .Z(data_out_s2[75]) );
  XOR2_X1 U1802 ( .A(sbox_s2_d[81]), .B(sbox_s2_d[76]), .Z(n318) );
  XOR2_X1 U1803 ( .A(sbox_s2_d[76]), .B(n317), .Z(data_out_s2[76]) );
  XOR2_X1 U1804 ( .A(sbox_s2_d[82]), .B(sbox_s2_d[77]), .Z(n317) );
  XOR2_X1 U1805 ( .A(sbox_s2_d[77]), .B(n316), .Z(data_out_s2[77]) );
  XOR2_X1 U1806 ( .A(sbox_s2_d[83]), .B(sbox_s2_d[78]), .Z(n316) );
  XOR2_X1 U1807 ( .A(sbox_s2_d[78]), .B(n315), .Z(data_out_s2[78]) );
  XOR2_X1 U1808 ( .A(sbox_s2_d[84]), .B(sbox_s2_d[79]), .Z(n315) );
  XOR2_X1 U1809 ( .A(sbox_s2_d[79]), .B(n314), .Z(data_out_s2[79]) );
  XOR2_X1 U1810 ( .A(sbox_s2_d[85]), .B(sbox_s2_d[80]), .Z(n314) );
  XOR2_X1 U1811 ( .A(sbox_s2_d[80]), .B(n313), .Z(data_out_s2[80]) );
  XOR2_X1 U1812 ( .A(sbox_s2_d[86]), .B(sbox_s2_d[81]), .Z(n313) );
  XOR2_X1 U1813 ( .A(sbox_s2_d[81]), .B(n312), .Z(data_out_s2[81]) );
  XOR2_X1 U1814 ( .A(sbox_s2_d[87]), .B(sbox_s2_d[82]), .Z(n312) );
  XOR2_X1 U1815 ( .A(sbox_s2_d[82]), .B(n311), .Z(data_out_s2[82]) );
  XOR2_X1 U1816 ( .A(sbox_s2_d[88]), .B(sbox_s2_d[83]), .Z(n311) );
  XOR2_X1 U1817 ( .A(sbox_s2_d[83]), .B(n310), .Z(data_out_s2[83]) );
  XOR2_X1 U1818 ( .A(sbox_s2_d[89]), .B(sbox_s2_d[84]), .Z(n310) );
  XOR2_X1 U1819 ( .A(sbox_s2_d[84]), .B(n308), .Z(data_out_s2[84]) );
  XOR2_X1 U1820 ( .A(sbox_s2_d[90]), .B(sbox_s2_d[85]), .Z(n308) );
  XOR2_X1 U1821 ( .A(sbox_s2_d[85]), .B(n307), .Z(data_out_s2[85]) );
  XOR2_X1 U1822 ( .A(sbox_s2_d[91]), .B(sbox_s2_d[86]), .Z(n307) );
  XOR2_X1 U1823 ( .A(sbox_s2_d[86]), .B(n306), .Z(data_out_s2[86]) );
  XOR2_X1 U1824 ( .A(sbox_s2_d[92]), .B(sbox_s2_d[87]), .Z(n306) );
  XOR2_X1 U1825 ( .A(sbox_s2_d[87]), .B(n305), .Z(data_out_s2[87]) );
  XOR2_X1 U1826 ( .A(sbox_s2_d[93]), .B(sbox_s2_d[88]), .Z(n305) );
  XOR2_X1 U1827 ( .A(sbox_s2_d[88]), .B(n304), .Z(data_out_s2[88]) );
  XOR2_X1 U1828 ( .A(sbox_s2_d[94]), .B(sbox_s2_d[89]), .Z(n304) );
  XOR2_X1 U1829 ( .A(sbox_s2_d[89]), .B(n303), .Z(data_out_s2[89]) );
  XOR2_X1 U1830 ( .A(sbox_s2_d[95]), .B(sbox_s2_d[90]), .Z(n303) );
  XOR2_X1 U1831 ( .A(sbox_s2_d[90]), .B(n302), .Z(data_out_s2[90]) );
  XOR2_X1 U1832 ( .A(sbox_s2_d[96]), .B(sbox_s2_d[91]), .Z(n302) );
  XOR2_X1 U1833 ( .A(sbox_s2_d[91]), .B(n301), .Z(data_out_s2[91]) );
  XOR2_X1 U1834 ( .A(sbox_s2_d[97]), .B(sbox_s2_d[92]), .Z(n301) );
  XOR2_X1 U1835 ( .A(sbox_s2_d[92]), .B(n300), .Z(data_out_s2[92]) );
  XOR2_X1 U1836 ( .A(sbox_s2_d[98]), .B(sbox_s2_d[93]), .Z(n300) );
  XOR2_X1 U1837 ( .A(sbox_s2_d[93]), .B(n299), .Z(data_out_s2[93]) );
  XOR2_X1 U1838 ( .A(sbox_s2_d[99]), .B(sbox_s2_d[94]), .Z(n299) );
  XOR2_X1 U1839 ( .A(sbox_s2_d[94]), .B(n297), .Z(data_out_s2[94]) );
  XOR2_X1 U1840 ( .A(sbox_s2_d[100]), .B(sbox_s2_d[95]), .Z(n297) );
  XOR2_X1 U1841 ( .A(sbox_s2_d[95]), .B(n296), .Z(data_out_s2[95]) );
  XOR2_X1 U1842 ( .A(sbox_s2_d[101]), .B(sbox_s2_d[96]), .Z(n296) );
  XOR2_X1 U1843 ( .A(sbox_s2_d[96]), .B(n295), .Z(data_out_s2[96]) );
  XOR2_X1 U1844 ( .A(sbox_s2_d[102]), .B(sbox_s2_d[97]), .Z(n295) );
  XOR2_X1 U1845 ( .A(sbox_s2_d[97]), .B(n294), .Z(data_out_s2[97]) );
  XOR2_X1 U1846 ( .A(sbox_s2_d[103]), .B(sbox_s2_d[98]), .Z(n294) );
  XOR2_X1 U1847 ( .A(sbox_s2_d[98]), .B(n293), .Z(data_out_s2[98]) );
  XOR2_X1 U1848 ( .A(sbox_s2_d[104]), .B(sbox_s2_d[99]), .Z(n293) );
  XOR2_X1 U1849 ( .A(sbox_s2_d[99]), .B(n292), .Z(data_out_s2[99]) );
  XOR2_X1 U1850 ( .A(sbox_s2_d[105]), .B(sbox_s2_d[100]), .Z(n292) );
  XOR2_X1 U1851 ( .A(sbox_s2_d[100]), .B(n291), .Z(data_out_s2[100]) );
  XOR2_X1 U1852 ( .A(sbox_s2_d[106]), .B(sbox_s2_d[101]), .Z(n291) );
  XOR2_X1 U1853 ( .A(sbox_s2_d[101]), .B(n290), .Z(data_out_s2[101]) );
  XOR2_X1 U1854 ( .A(sbox_s2_d[107]), .B(sbox_s2_d[102]), .Z(n290) );
  XOR2_X1 U1855 ( .A(sbox_s2_d[102]), .B(n289), .Z(data_out_s2[102]) );
  XOR2_X1 U1856 ( .A(sbox_s2_d[108]), .B(sbox_s2_d[103]), .Z(n289) );
  XOR2_X1 U1857 ( .A(sbox_s2_d[103]), .B(n288), .Z(data_out_s2[103]) );
  XOR2_X1 U1858 ( .A(sbox_s2_d[109]), .B(sbox_s2_d[104]), .Z(n288) );
  XOR2_X1 U1859 ( .A(sbox_s2_d[104]), .B(n286), .Z(data_out_s2[104]) );
  XOR2_X1 U1860 ( .A(sbox_s2_d[110]), .B(sbox_s2_d[105]), .Z(n286) );
  XOR2_X1 U1861 ( .A(sbox_s2_d[105]), .B(n285), .Z(data_out_s2[105]) );
  XOR2_X1 U1862 ( .A(sbox_s2_d[111]), .B(sbox_s2_d[106]), .Z(n285) );
  XOR2_X1 U1863 ( .A(sbox_s2_d[106]), .B(n284), .Z(data_out_s2[106]) );
  XOR2_X1 U1864 ( .A(sbox_s2_d[112]), .B(sbox_s2_d[107]), .Z(n284) );
  XOR2_X1 U1865 ( .A(sbox_s2_d[107]), .B(n283), .Z(data_out_s2[107]) );
  XOR2_X1 U1866 ( .A(sbox_s2_d[113]), .B(sbox_s2_d[108]), .Z(n283) );
  XOR2_X1 U1867 ( .A(sbox_s2_d[108]), .B(n282), .Z(data_out_s2[108]) );
  XOR2_X1 U1868 ( .A(sbox_s2_d[114]), .B(sbox_s2_d[109]), .Z(n282) );
  XOR2_X1 U1869 ( .A(sbox_s2_d[109]), .B(n281), .Z(data_out_s2[109]) );
  XOR2_X1 U1870 ( .A(sbox_s2_d[115]), .B(sbox_s2_d[110]), .Z(n281) );
  XOR2_X1 U1871 ( .A(sbox_s2_d[110]), .B(n280), .Z(data_out_s2[110]) );
  XOR2_X1 U1872 ( .A(sbox_s2_d[116]), .B(sbox_s2_d[111]), .Z(n280) );
  XOR2_X1 U1873 ( .A(sbox_s2_d[111]), .B(n279), .Z(data_out_s2[111]) );
  XOR2_X1 U1874 ( .A(sbox_s2_d[117]), .B(sbox_s2_d[112]), .Z(n279) );
  XOR2_X1 U1875 ( .A(sbox_s2_d[112]), .B(n278), .Z(data_out_s2[112]) );
  XOR2_X1 U1876 ( .A(sbox_s2_d[118]), .B(sbox_s2_d[113]), .Z(n278) );
  XOR2_X1 U1877 ( .A(sbox_s2_d[113]), .B(n277), .Z(data_out_s2[113]) );
  XOR2_X1 U1878 ( .A(sbox_s2_d[119]), .B(sbox_s2_d[114]), .Z(n277) );
  XOR2_X1 U1879 ( .A(sbox_s2_d[114]), .B(n275), .Z(data_out_s2[114]) );
  XOR2_X1 U1880 ( .A(sbox_s2_d[120]), .B(sbox_s2_d[115]), .Z(n275) );
  XOR2_X1 U1881 ( .A(sbox_s2_d[115]), .B(n274), .Z(data_out_s2[115]) );
  XOR2_X1 U1882 ( .A(sbox_s2_d[121]), .B(sbox_s2_d[116]), .Z(n274) );
  XOR2_X1 U1883 ( .A(sbox_s2_d[117]), .B(n272), .Z(data_out_s2[117]) );
  XOR2_X1 U1884 ( .A(sbox_s2_d[123]), .B(sbox_s2_d[118]), .Z(n272) );
  XOR2_X1 U1885 ( .A(sbox_s2_d[118]), .B(n271), .Z(data_out_s2[118]) );
  XOR2_X1 U1886 ( .A(sbox_s2_d[124]), .B(sbox_s2_d[119]), .Z(n271) );
  XOR2_X1 U1887 ( .A(sbox_s2_d[119]), .B(n270), .Z(data_out_s2[119]) );
  XOR2_X1 U1888 ( .A(sbox_s2_d[125]), .B(sbox_s2_d[120]), .Z(n270) );
  XOR2_X1 U1889 ( .A(sbox_s2_d[120]), .B(n269), .Z(data_out_s2[120]) );
  XOR2_X1 U1890 ( .A(sbox_s2_d[126]), .B(sbox_s2_d[121]), .Z(n269) );
  XOR2_X1 U1891 ( .A(sbox_s2_d[64]), .B(n267), .Z(data_out_s2[122]) );
  XOR2_X1 U1892 ( .A(sbox_s2_d[123]), .B(sbox_s2_d[122]), .Z(n267) );
  XOR2_X1 U1893 ( .A(sbox_s2_d[65]), .B(n266), .Z(data_out_s2[123]) );
  XOR2_X1 U1894 ( .A(sbox_s2_d[124]), .B(sbox_s2_d[123]), .Z(n266) );
  XOR2_X1 U1895 ( .A(sbox_s2_d[66]), .B(n264), .Z(data_out_s2[124]) );
  XOR2_X1 U1896 ( .A(sbox_s2_d[125]), .B(sbox_s2_d[124]), .Z(n264) );
  XOR2_X1 U1897 ( .A(sbox_s2_d[67]), .B(n263), .Z(data_out_s2[125]) );
  XOR2_X1 U1898 ( .A(sbox_s2_d[126]), .B(sbox_s2_d[125]), .Z(n263) );
  XOR2_X1 U1899 ( .A(sbox_s1_d[0]), .B(n479), .Z(data_out_s1[3]) );
  XOR2_X1 U1900 ( .A(sbox_s1_d[42]), .B(sbox_s1_d[3]), .Z(n479) );
  XOR2_X1 U1901 ( .A(sbox_s1_d[1]), .B(n468), .Z(data_out_s1[4]) );
  XOR2_X1 U1902 ( .A(sbox_s1_d[4]), .B(sbox_s1_d[43]), .Z(n468) );
  XOR2_X1 U1903 ( .A(sbox_s1_d[2]), .B(n457), .Z(data_out_s1[5]) );
  XOR2_X1 U1904 ( .A(sbox_s1_d[5]), .B(sbox_s1_d[44]), .Z(n457) );
  XOR2_X1 U1905 ( .A(sbox_s1_d[3]), .B(n452), .Z(data_out_s1[6]) );
  XOR2_X1 U1906 ( .A(sbox_s1_d[6]), .B(sbox_s1_d[45]), .Z(n452) );
  XOR2_X1 U1907 ( .A(sbox_s1_d[10]), .B(n508), .Z(data_out_s1[13]) );
  XOR2_X1 U1908 ( .A(sbox_s1_d[52]), .B(sbox_s1_d[13]), .Z(n508) );
  XOR2_X1 U1909 ( .A(sbox_s1_d[11]), .B(n507), .Z(data_out_s1[14]) );
  XOR2_X1 U1910 ( .A(sbox_s1_d[53]), .B(sbox_s1_d[14]), .Z(n507) );
  XOR2_X1 U1911 ( .A(sbox_s1_d[12]), .B(n506), .Z(data_out_s1[15]) );
  XOR2_X1 U1912 ( .A(sbox_s1_d[54]), .B(sbox_s1_d[15]), .Z(n506) );
  XOR2_X1 U1913 ( .A(sbox_s1_d[13]), .B(n505), .Z(data_out_s1[16]) );
  XOR2_X1 U1914 ( .A(sbox_s1_d[55]), .B(sbox_s1_d[16]), .Z(n505) );
  XOR2_X1 U1915 ( .A(sbox_s1_d[14]), .B(n504), .Z(data_out_s1[17]) );
  XOR2_X1 U1916 ( .A(sbox_s1_d[56]), .B(sbox_s1_d[17]), .Z(n504) );
  XOR2_X1 U1917 ( .A(sbox_s1_d[15]), .B(n503), .Z(data_out_s1[18]) );
  XOR2_X1 U1918 ( .A(sbox_s1_d[57]), .B(sbox_s1_d[18]), .Z(n503) );
  XOR2_X1 U1919 ( .A(sbox_s1_d[16]), .B(n502), .Z(data_out_s1[19]) );
  XOR2_X1 U1920 ( .A(sbox_s1_d[58]), .B(sbox_s1_d[19]), .Z(n502) );
  XOR2_X1 U1921 ( .A(sbox_s1_d[17]), .B(n500), .Z(data_out_s1[20]) );
  XOR2_X1 U1922 ( .A(sbox_s1_d[59]), .B(sbox_s1_d[20]), .Z(n500) );
  XOR2_X1 U1923 ( .A(sbox_s1_d[18]), .B(n499), .Z(data_out_s1[21]) );
  XOR2_X1 U1924 ( .A(sbox_s1_d[60]), .B(sbox_s1_d[21]), .Z(n499) );
  XOR2_X1 U1925 ( .A(sbox_s1_d[25]), .B(n492), .Z(data_out_s1[28]) );
  XOR2_X1 U1926 ( .A(sbox_s1_d[3]), .B(sbox_s1_d[28]), .Z(n492) );
  XOR2_X1 U1927 ( .A(sbox_s1_d[26]), .B(n491), .Z(data_out_s1[29]) );
  XOR2_X1 U1928 ( .A(sbox_s1_d[4]), .B(sbox_s1_d[29]), .Z(n491) );
  XOR2_X1 U1929 ( .A(sbox_s1_d[27]), .B(n489), .Z(data_out_s1[30]) );
  XOR2_X1 U1930 ( .A(sbox_s1_d[5]), .B(sbox_s1_d[30]), .Z(n489) );
  XOR2_X1 U1931 ( .A(sbox_s1_d[28]), .B(n488), .Z(data_out_s1[31]) );
  XOR2_X1 U1932 ( .A(sbox_s1_d[6]), .B(sbox_s1_d[31]), .Z(n488) );
  XOR2_X1 U1933 ( .A(sbox_s1_d[10]), .B(n484), .Z(data_out_s1[35]) );
  XOR2_X1 U1934 ( .A(sbox_s1_d[35]), .B(sbox_s1_d[32]), .Z(n484) );
  XOR2_X1 U1935 ( .A(sbox_s1_d[11]), .B(n483), .Z(data_out_s1[36]) );
  XOR2_X1 U1936 ( .A(sbox_s1_d[36]), .B(sbox_s1_d[33]), .Z(n483) );
  XOR2_X1 U1937 ( .A(sbox_s1_d[12]), .B(n482), .Z(data_out_s1[37]) );
  XOR2_X1 U1938 ( .A(sbox_s1_d[37]), .B(sbox_s1_d[34]), .Z(n482) );
  XOR2_X1 U1939 ( .A(sbox_s1_d[13]), .B(n481), .Z(data_out_s1[38]) );
  XOR2_X1 U1940 ( .A(sbox_s1_d[38]), .B(sbox_s1_d[35]), .Z(n481) );
  XOR2_X1 U1941 ( .A(sbox_s1_d[17]), .B(n476), .Z(data_out_s1[42]) );
  XOR2_X1 U1942 ( .A(sbox_s1_d[42]), .B(sbox_s1_d[39]), .Z(n476) );
  XOR2_X1 U1943 ( .A(sbox_s1_d[21]), .B(n472), .Z(data_out_s1[46]) );
  XOR2_X1 U1944 ( .A(sbox_s1_d[46]), .B(sbox_s1_d[43]), .Z(n472) );
  XOR2_X1 U1945 ( .A(sbox_s1_d[22]), .B(n471), .Z(data_out_s1[47]) );
  XOR2_X1 U1946 ( .A(sbox_s1_d[47]), .B(sbox_s1_d[44]), .Z(n471) );
  XOR2_X1 U1947 ( .A(sbox_s1_d[23]), .B(n470), .Z(data_out_s1[48]) );
  XOR2_X1 U1948 ( .A(sbox_s1_d[48]), .B(sbox_s1_d[45]), .Z(n470) );
  XOR2_X1 U1949 ( .A(sbox_s1_d[27]), .B(n465), .Z(data_out_s1[52]) );
  XOR2_X1 U1950 ( .A(sbox_s1_d[52]), .B(sbox_s1_d[49]), .Z(n465) );
  XOR2_X1 U1951 ( .A(sbox_s1_d[28]), .B(n464), .Z(data_out_s1[53]) );
  XOR2_X1 U1952 ( .A(sbox_s1_d[53]), .B(sbox_s1_d[50]), .Z(n464) );
  XOR2_X1 U1953 ( .A(sbox_s1_d[29]), .B(n463), .Z(data_out_s1[54]) );
  XOR2_X1 U1954 ( .A(sbox_s1_d[54]), .B(sbox_s1_d[51]), .Z(n463) );
  XOR2_X1 U1955 ( .A(sbox_s1_d[30]), .B(n462), .Z(data_out_s1[55]) );
  XOR2_X1 U1956 ( .A(sbox_s1_d[55]), .B(sbox_s1_d[52]), .Z(n462) );
  XOR2_X1 U1957 ( .A(sbox_s1_d[31]), .B(n461), .Z(data_out_s1[56]) );
  XOR2_X1 U1958 ( .A(sbox_s1_d[56]), .B(sbox_s1_d[53]), .Z(n461) );
  XOR2_X1 U1959 ( .A(sbox_s1_d[32]), .B(n460), .Z(data_out_s1[57]) );
  XOR2_X1 U1960 ( .A(sbox_s1_d[57]), .B(sbox_s1_d[54]), .Z(n460) );
  XOR2_X1 U1961 ( .A(sbox_s1_d[33]), .B(n459), .Z(data_out_s1[58]) );
  XOR2_X1 U1962 ( .A(sbox_s1_d[58]), .B(sbox_s1_d[55]), .Z(n459) );
  XOR2_X1 U1963 ( .A(sbox_s1_d[34]), .B(n458), .Z(data_out_s1[59]) );
  XOR2_X1 U1964 ( .A(sbox_s1_d[59]), .B(sbox_s1_d[56]), .Z(n458) );
  XOR2_X1 U1965 ( .A(sbox_s1_d[35]), .B(n456), .Z(data_out_s1[60]) );
  XOR2_X1 U1966 ( .A(sbox_s1_d[60]), .B(sbox_s1_d[57]), .Z(n456) );
  XOR2_X1 U1967 ( .A(sbox_s1_d[64]), .B(n415), .Z(data_out_s1[67]) );
  XOR2_X1 U1968 ( .A(sbox_s1_d[106]), .B(sbox_s1_d[67]), .Z(n415) );
  XOR2_X1 U1969 ( .A(sbox_s1_d[65]), .B(n404), .Z(data_out_s1[68]) );
  XOR2_X1 U1970 ( .A(sbox_s1_d[68]), .B(sbox_s1_d[107]), .Z(n404) );
  XOR2_X1 U1971 ( .A(sbox_s1_d[66]), .B(n393), .Z(data_out_s1[69]) );
  XOR2_X1 U1972 ( .A(sbox_s1_d[69]), .B(sbox_s1_d[108]), .Z(n393) );
  XOR2_X1 U1973 ( .A(sbox_s1_d[67]), .B(n388), .Z(data_out_s1[70]) );
  XOR2_X1 U1974 ( .A(sbox_s1_d[70]), .B(sbox_s1_d[109]), .Z(n388) );
  XOR2_X1 U1975 ( .A(sbox_s1_d[74]), .B(n444), .Z(data_out_s1[77]) );
  XOR2_X1 U1976 ( .A(sbox_s1_d[116]), .B(sbox_s1_d[77]), .Z(n444) );
  XOR2_X1 U1977 ( .A(sbox_s1_d[75]), .B(n443), .Z(data_out_s1[78]) );
  XOR2_X1 U1978 ( .A(sbox_s1_d[117]), .B(sbox_s1_d[78]), .Z(n443) );
  XOR2_X1 U1979 ( .A(sbox_s1_d[76]), .B(n442), .Z(data_out_s1[79]) );
  XOR2_X1 U1980 ( .A(sbox_s1_d[118]), .B(sbox_s1_d[79]), .Z(n442) );
  XOR2_X1 U1981 ( .A(sbox_s1_d[77]), .B(n441), .Z(data_out_s1[80]) );
  XOR2_X1 U1982 ( .A(sbox_s1_d[119]), .B(sbox_s1_d[80]), .Z(n441) );
  XOR2_X1 U1983 ( .A(sbox_s1_d[78]), .B(n440), .Z(data_out_s1[81]) );
  XOR2_X1 U1984 ( .A(sbox_s1_d[120]), .B(sbox_s1_d[81]), .Z(n440) );
  XOR2_X1 U1985 ( .A(sbox_s1_d[79]), .B(n439), .Z(data_out_s1[82]) );
  XOR2_X1 U1986 ( .A(sbox_s1_d[121]), .B(sbox_s1_d[82]), .Z(n439) );
  XOR2_X1 U1987 ( .A(sbox_s1_d[80]), .B(n438), .Z(data_out_s1[83]) );
  XOR2_X1 U1988 ( .A(sbox_s1_d[122]), .B(sbox_s1_d[83]), .Z(n438) );
  XOR2_X1 U1989 ( .A(sbox_s1_d[81]), .B(n436), .Z(data_out_s1[84]) );
  XOR2_X1 U1990 ( .A(sbox_s1_d[123]), .B(sbox_s1_d[84]), .Z(n436) );
  XOR2_X1 U1991 ( .A(sbox_s1_d[82]), .B(n435), .Z(data_out_s1[85]) );
  XOR2_X1 U1992 ( .A(sbox_s1_d[124]), .B(sbox_s1_d[85]), .Z(n435) );
  XOR2_X1 U1993 ( .A(sbox_s1_d[89]), .B(n428), .Z(data_out_s1[92]) );
  XOR2_X1 U1994 ( .A(sbox_s1_d[67]), .B(sbox_s1_d[92]), .Z(n428) );
  XOR2_X1 U1995 ( .A(sbox_s1_d[90]), .B(n427), .Z(data_out_s1[93]) );
  XOR2_X1 U1996 ( .A(sbox_s1_d[68]), .B(sbox_s1_d[93]), .Z(n427) );
  XOR2_X1 U1997 ( .A(sbox_s1_d[91]), .B(n425), .Z(data_out_s1[94]) );
  XOR2_X1 U1998 ( .A(sbox_s1_d[69]), .B(sbox_s1_d[94]), .Z(n425) );
  XOR2_X1 U1999 ( .A(sbox_s1_d[92]), .B(n424), .Z(data_out_s1[95]) );
  XOR2_X1 U2000 ( .A(sbox_s1_d[70]), .B(sbox_s1_d[95]), .Z(n424) );
  XOR2_X1 U2001 ( .A(sbox_s1_d[74]), .B(n420), .Z(data_out_s1[99]) );
  XOR2_X1 U2002 ( .A(sbox_s1_d[99]), .B(sbox_s1_d[96]), .Z(n420) );
  XOR2_X1 U2003 ( .A(sbox_s1_d[75]), .B(n419), .Z(data_out_s1[100]) );
  XOR2_X1 U2004 ( .A(sbox_s1_d[100]), .B(sbox_s1_d[97]), .Z(n419) );
  XOR2_X1 U2005 ( .A(sbox_s1_d[76]), .B(n418), .Z(data_out_s1[101]) );
  XOR2_X1 U2006 ( .A(sbox_s1_d[101]), .B(sbox_s1_d[98]), .Z(n418) );
  XOR2_X1 U2007 ( .A(sbox_s1_d[77]), .B(n417), .Z(data_out_s1[102]) );
  XOR2_X1 U2008 ( .A(sbox_s1_d[102]), .B(sbox_s1_d[99]), .Z(n417) );
  XOR2_X1 U2009 ( .A(sbox_s1_d[81]), .B(n412), .Z(data_out_s1[106]) );
  XOR2_X1 U2010 ( .A(sbox_s1_d[106]), .B(sbox_s1_d[103]), .Z(n412) );
  XOR2_X1 U2011 ( .A(sbox_s1_d[85]), .B(n408), .Z(data_out_s1[110]) );
  XOR2_X1 U2012 ( .A(sbox_s1_d[110]), .B(sbox_s1_d[107]), .Z(n408) );
  XOR2_X1 U2013 ( .A(sbox_s1_d[86]), .B(n407), .Z(data_out_s1[111]) );
  XOR2_X1 U2014 ( .A(sbox_s1_d[111]), .B(sbox_s1_d[108]), .Z(n407) );
  XOR2_X1 U2015 ( .A(sbox_s1_d[87]), .B(n406), .Z(data_out_s1[112]) );
  XOR2_X1 U2016 ( .A(sbox_s1_d[112]), .B(sbox_s1_d[109]), .Z(n406) );
  XOR2_X1 U2017 ( .A(sbox_s1_d[91]), .B(n401), .Z(data_out_s1[116]) );
  XOR2_X1 U2018 ( .A(sbox_s1_d[116]), .B(sbox_s1_d[113]), .Z(n401) );
  XOR2_X1 U2019 ( .A(sbox_s1_d[92]), .B(n400), .Z(data_out_s1[117]) );
  XOR2_X1 U2020 ( .A(sbox_s1_d[117]), .B(sbox_s1_d[114]), .Z(n400) );
  XOR2_X1 U2021 ( .A(sbox_s1_d[93]), .B(n399), .Z(data_out_s1[118]) );
  XOR2_X1 U2022 ( .A(sbox_s1_d[118]), .B(sbox_s1_d[115]), .Z(n399) );
  XOR2_X1 U2023 ( .A(sbox_s1_d[94]), .B(n398), .Z(data_out_s1[119]) );
  XOR2_X1 U2024 ( .A(sbox_s1_d[119]), .B(sbox_s1_d[116]), .Z(n398) );
  XOR2_X1 U2025 ( .A(sbox_s1_d[95]), .B(n397), .Z(data_out_s1[120]) );
  XOR2_X1 U2026 ( .A(sbox_s1_d[120]), .B(sbox_s1_d[117]), .Z(n397) );
  XOR2_X1 U2027 ( .A(sbox_s1_d[96]), .B(n396), .Z(data_out_s1[121]) );
  XOR2_X1 U2028 ( .A(sbox_s1_d[121]), .B(sbox_s1_d[118]), .Z(n396) );
  XOR2_X1 U2029 ( .A(sbox_s1_d[97]), .B(n395), .Z(data_out_s1[122]) );
  XOR2_X1 U2030 ( .A(sbox_s1_d[122]), .B(sbox_s1_d[119]), .Z(n395) );
  XOR2_X1 U2031 ( .A(sbox_s1_d[98]), .B(n394), .Z(data_out_s1[123]) );
  XOR2_X1 U2032 ( .A(sbox_s1_d[123]), .B(sbox_s1_d[120]), .Z(n394) );
  XOR2_X1 U2033 ( .A(sbox_s1_d[99]), .B(n392), .Z(data_out_s1[124]) );
  XOR2_X1 U2034 ( .A(sbox_s1_d[124]), .B(sbox_s1_d[121]), .Z(n392) );
  XOR2_X1 U2035 ( .A(sbox_s0_d[1]), .B(n629), .Z(data_out_s0[1]) );
  XOR2_X1 U2036 ( .A(sbox_s0_d[29]), .B(sbox_s0_d[20]), .Z(n629) );
  XOR2_X1 U2037 ( .A(sbox_s0_d[21]), .B(n618), .Z(data_out_s0[2]) );
  XOR2_X1 U2038 ( .A(sbox_s0_d[30]), .B(sbox_s0_d[2]), .Z(n618) );
  XOR2_X1 U2039 ( .A(sbox_s0_d[23]), .B(n596), .Z(data_out_s0[4]) );
  XOR2_X1 U2040 ( .A(sbox_s0_d[4]), .B(sbox_s0_d[32]), .Z(n596) );
  XOR2_X1 U2041 ( .A(sbox_s0_d[24]), .B(n585), .Z(data_out_s0[5]) );
  XOR2_X1 U2042 ( .A(sbox_s0_d[5]), .B(sbox_s0_d[33]), .Z(n585) );
  XOR2_X1 U2043 ( .A(sbox_s0_d[11]), .B(n638), .Z(data_out_s0[11]) );
  XOR2_X1 U2044 ( .A(sbox_s0_d[39]), .B(sbox_s0_d[30]), .Z(n638) );
  XOR2_X1 U2045 ( .A(sbox_s0_d[12]), .B(n637), .Z(data_out_s0[12]) );
  XOR2_X1 U2046 ( .A(sbox_s0_d[40]), .B(sbox_s0_d[31]), .Z(n637) );
  XOR2_X1 U2047 ( .A(sbox_s0_d[13]), .B(n636), .Z(data_out_s0[13]) );
  XOR2_X1 U2048 ( .A(sbox_s0_d[41]), .B(sbox_s0_d[32]), .Z(n636) );
  XOR2_X1 U2049 ( .A(sbox_s0_d[14]), .B(n635), .Z(data_out_s0[14]) );
  XOR2_X1 U2050 ( .A(sbox_s0_d[42]), .B(sbox_s0_d[33]), .Z(n635) );
  XOR2_X1 U2051 ( .A(sbox_s0_d[15]), .B(n634), .Z(data_out_s0[15]) );
  XOR2_X1 U2052 ( .A(sbox_s0_d[43]), .B(sbox_s0_d[34]), .Z(n634) );
  XOR2_X1 U2053 ( .A(sbox_s0_d[16]), .B(n633), .Z(data_out_s0[16]) );
  XOR2_X1 U2054 ( .A(sbox_s0_d[44]), .B(sbox_s0_d[35]), .Z(n633) );
  XOR2_X1 U2055 ( .A(sbox_s0_d[18]), .B(n631), .Z(data_out_s0[18]) );
  XOR2_X1 U2056 ( .A(sbox_s0_d[46]), .B(sbox_s0_d[37]), .Z(n631) );
  XOR2_X1 U2057 ( .A(sbox_s0_d[19]), .B(n630), .Z(data_out_s0[19]) );
  XOR2_X1 U2058 ( .A(sbox_s0_d[47]), .B(sbox_s0_d[38]), .Z(n630) );
  XOR2_X1 U2059 ( .A(sbox_s0_d[20]), .B(n628), .Z(data_out_s0[20]) );
  XOR2_X1 U2060 ( .A(sbox_s0_d[48]), .B(sbox_s0_d[39]), .Z(n628) );
  XOR2_X1 U2061 ( .A(sbox_s0_d[33]), .B(n614), .Z(data_out_s0[33]) );
  XOR2_X1 U2062 ( .A(sbox_s0_d[61]), .B(sbox_s0_d[52]), .Z(n614) );
  XOR2_X1 U2063 ( .A(sbox_s0_d[34]), .B(n613), .Z(data_out_s0[34]) );
  XOR2_X1 U2064 ( .A(sbox_s0_d[62]), .B(sbox_s0_d[53]), .Z(n613) );
  XOR2_X1 U2065 ( .A(sbox_s0_d[35]), .B(n612), .Z(data_out_s0[35]) );
  XOR2_X1 U2066 ( .A(sbox_s0_d[63]), .B(sbox_s0_d[54]), .Z(n612) );
  XOR2_X1 U2067 ( .A(sbox_s0_d[10]), .B(n600), .Z(data_out_s0[46]) );
  XOR2_X1 U2068 ( .A(sbox_s0_d[46]), .B(sbox_s0_d[1]), .Z(n600) );
  XOR2_X1 U2069 ( .A(sbox_s0_d[11]), .B(n599), .Z(data_out_s0[47]) );
  XOR2_X1 U2070 ( .A(sbox_s0_d[47]), .B(sbox_s0_d[2]), .Z(n599) );
  XOR2_X1 U2071 ( .A(sbox_s0_d[12]), .B(n598), .Z(data_out_s0[48]) );
  XOR2_X1 U2072 ( .A(sbox_s0_d[48]), .B(sbox_s0_d[3]), .Z(n598) );
  XOR2_X1 U2073 ( .A(sbox_s0_d[13]), .B(n597), .Z(data_out_s0[49]) );
  XOR2_X1 U2074 ( .A(sbox_s0_d[4]), .B(sbox_s0_d[49]), .Z(n597) );
  XOR2_X1 U2075 ( .A(sbox_s0_d[14]), .B(n595), .Z(data_out_s0[50]) );
  XOR2_X1 U2076 ( .A(sbox_s0_d[5]), .B(sbox_s0_d[50]), .Z(n595) );
  XOR2_X1 U2077 ( .A(sbox_s0_d[16]), .B(n583), .Z(data_out_s0[61]) );
  XOR2_X1 U2078 ( .A(sbox_s0_d[61]), .B(sbox_s0_d[25]), .Z(n583) );
  XOR2_X1 U2079 ( .A(sbox_s0_d[17]), .B(n582), .Z(data_out_s0[62]) );
  XOR2_X1 U2080 ( .A(sbox_s0_d[62]), .B(sbox_s0_d[26]), .Z(n582) );
  XOR2_X1 U2081 ( .A(sbox_s0_d[18]), .B(n581), .Z(data_out_s0[63]) );
  XOR2_X1 U2082 ( .A(sbox_s0_d[63]), .B(sbox_s0_d[27]), .Z(n581) );
  XOR2_X1 U2083 ( .A(sbox_s0_d[65]), .B(n565), .Z(data_out_s0[65]) );
  XOR2_X1 U2084 ( .A(sbox_s0_d[93]), .B(sbox_s0_d[84]), .Z(n565) );
  XOR2_X1 U2085 ( .A(sbox_s0_d[85]), .B(n554), .Z(data_out_s0[66]) );
  XOR2_X1 U2086 ( .A(sbox_s0_d[94]), .B(sbox_s0_d[66]), .Z(n554) );
  XOR2_X1 U2087 ( .A(sbox_s0_d[87]), .B(n532), .Z(data_out_s0[68]) );
  XOR2_X1 U2088 ( .A(sbox_s0_d[68]), .B(sbox_s0_d[96]), .Z(n532) );
  XOR2_X1 U2089 ( .A(sbox_s0_d[88]), .B(n521), .Z(data_out_s0[69]) );
  XOR2_X1 U2090 ( .A(sbox_s0_d[69]), .B(sbox_s0_d[97]), .Z(n521) );
  XOR2_X1 U2091 ( .A(sbox_s0_d[75]), .B(n574), .Z(data_out_s0[75]) );
  XOR2_X1 U2092 ( .A(sbox_s0_d[103]), .B(sbox_s0_d[94]), .Z(n574) );
  XOR2_X1 U2093 ( .A(sbox_s0_d[76]), .B(n573), .Z(data_out_s0[76]) );
  XOR2_X1 U2094 ( .A(sbox_s0_d[104]), .B(sbox_s0_d[95]), .Z(n573) );
  XOR2_X1 U2095 ( .A(sbox_s0_d[77]), .B(n572), .Z(data_out_s0[77]) );
  XOR2_X1 U2096 ( .A(sbox_s0_d[105]), .B(sbox_s0_d[96]), .Z(n572) );
  XOR2_X1 U2097 ( .A(sbox_s0_d[78]), .B(n571), .Z(data_out_s0[78]) );
  XOR2_X1 U2098 ( .A(sbox_s0_d[106]), .B(sbox_s0_d[97]), .Z(n571) );
  XOR2_X1 U2099 ( .A(sbox_s0_d[79]), .B(n570), .Z(data_out_s0[79]) );
  XOR2_X1 U2100 ( .A(sbox_s0_d[107]), .B(sbox_s0_d[98]), .Z(n570) );
  XOR2_X1 U2101 ( .A(sbox_s0_d[80]), .B(n569), .Z(data_out_s0[80]) );
  XOR2_X1 U2102 ( .A(sbox_s0_d[108]), .B(sbox_s0_d[99]), .Z(n569) );
  XOR2_X1 U2103 ( .A(sbox_s0_d[82]), .B(n567), .Z(data_out_s0[82]) );
  XOR2_X1 U2104 ( .A(sbox_s0_d[110]), .B(sbox_s0_d[101]), .Z(n567) );
  XOR2_X1 U2105 ( .A(sbox_s0_d[83]), .B(n566), .Z(data_out_s0[83]) );
  XOR2_X1 U2106 ( .A(sbox_s0_d[111]), .B(sbox_s0_d[102]), .Z(n566) );
  XOR2_X1 U2107 ( .A(sbox_s0_d[84]), .B(n564), .Z(data_out_s0[84]) );
  XOR2_X1 U2108 ( .A(sbox_s0_d[112]), .B(sbox_s0_d[103]), .Z(n564) );
  XOR2_X1 U2109 ( .A(sbox_s0_d[97]), .B(n550), .Z(data_out_s0[97]) );
  XOR2_X1 U2110 ( .A(sbox_s0_d[125]), .B(sbox_s0_d[116]), .Z(n550) );
  XOR2_X1 U2111 ( .A(sbox_s0_d[98]), .B(n549), .Z(data_out_s0[98]) );
  XOR2_X1 U2112 ( .A(sbox_s0_d[126]), .B(sbox_s0_d[117]), .Z(n549) );
  XOR2_X1 U2113 ( .A(sbox_s0_d[99]), .B(n548), .Z(data_out_s0[99]) );
  XOR2_X1 U2114 ( .A(sbox_s0_d[127]), .B(sbox_s0_d[118]), .Z(n548) );
  XOR2_X1 U2115 ( .A(sbox_s0_d[74]), .B(n536), .Z(data_out_s0[110]) );
  XOR2_X1 U2116 ( .A(sbox_s0_d[110]), .B(sbox_s0_d[65]), .Z(n536) );
  XOR2_X1 U2117 ( .A(sbox_s0_d[75]), .B(n535), .Z(data_out_s0[111]) );
  XOR2_X1 U2118 ( .A(sbox_s0_d[111]), .B(sbox_s0_d[66]), .Z(n535) );
  XOR2_X1 U2119 ( .A(sbox_s0_d[76]), .B(n534), .Z(data_out_s0[112]) );
  XOR2_X1 U2120 ( .A(sbox_s0_d[112]), .B(sbox_s0_d[67]), .Z(n534) );
  XOR2_X1 U2121 ( .A(sbox_s0_d[77]), .B(n533), .Z(data_out_s0[113]) );
  XOR2_X1 U2122 ( .A(sbox_s0_d[68]), .B(sbox_s0_d[113]), .Z(n533) );
  XOR2_X1 U2123 ( .A(sbox_s0_d[78]), .B(n531), .Z(data_out_s0[114]) );
  XOR2_X1 U2124 ( .A(sbox_s0_d[69]), .B(sbox_s0_d[114]), .Z(n531) );
  XOR2_X1 U2125 ( .A(sbox_s0_d[80]), .B(n519), .Z(data_out_s0[125]) );
  XOR2_X1 U2126 ( .A(sbox_s0_d[125]), .B(sbox_s0_d[89]), .Z(n519) );
  XOR2_X1 U2127 ( .A(sbox_s0_d[81]), .B(n518), .Z(data_out_s0[126]) );
  XOR2_X1 U2128 ( .A(sbox_s0_d[126]), .B(sbox_s0_d[90]), .Z(n518) );
  XOR2_X1 U2129 ( .A(sbox_s0_d[82]), .B(n517), .Z(data_out_s0[127]) );
  XOR2_X1 U2130 ( .A(sbox_s0_d[127]), .B(sbox_s0_d[91]), .Z(n517) );
  XOR2_X1 U2131 ( .A(sbox_s4_d[0]), .B(n128), .Z(data_out_s4[0]) );
  XOR2_X1 U2132 ( .A(sbox_s4_d[7]), .B(sbox_s4_d[41]), .Z(n128) );
  XOR2_X1 U2133 ( .A(sbox_s4_d[1]), .B(n117), .Z(data_out_s4[1]) );
  XOR2_X1 U2134 ( .A(sbox_s4_d[8]), .B(sbox_s4_d[42]), .Z(n117) );
  XOR2_X1 U2135 ( .A(sbox_s4_d[2]), .B(n106), .Z(data_out_s4[2]) );
  XOR2_X1 U2136 ( .A(sbox_s4_d[9]), .B(sbox_s4_d[43]), .Z(n106) );
  XOR2_X1 U2137 ( .A(sbox_s4_d[13]), .B(n68), .Z(data_out_s4[6]) );
  XOR2_X1 U2138 ( .A(sbox_s4_d[6]), .B(sbox_s4_d[47]), .Z(n68) );
  XOR2_X1 U2139 ( .A(sbox_s4_d[14]), .B(n67), .Z(data_out_s4[7]) );
  XOR2_X1 U2140 ( .A(sbox_s4_d[7]), .B(sbox_s4_d[48]), .Z(n67) );
  XOR2_X1 U2141 ( .A(sbox_s4_d[15]), .B(n66), .Z(data_out_s4[8]) );
  XOR2_X1 U2142 ( .A(sbox_s4_d[8]), .B(sbox_s4_d[49]), .Z(n66) );
  XOR2_X1 U2143 ( .A(sbox_s4_d[16]), .B(n65), .Z(data_out_s4[9]) );
  XOR2_X1 U2144 ( .A(sbox_s4_d[9]), .B(sbox_s4_d[50]), .Z(n65) );
  XOR2_X1 U2145 ( .A(sbox_s4_d[16]), .B(n121), .Z(data_out_s4[16]) );
  XOR2_X1 U2146 ( .A(sbox_s4_d[57]), .B(sbox_s4_d[23]), .Z(n121) );
  XOR2_X1 U2147 ( .A(sbox_s4_d[17]), .B(n120), .Z(data_out_s4[17]) );
  XOR2_X1 U2148 ( .A(sbox_s4_d[58]), .B(sbox_s4_d[24]), .Z(n120) );
  XOR2_X1 U2149 ( .A(sbox_s4_d[18]), .B(n119), .Z(data_out_s4[18]) );
  XOR2_X1 U2150 ( .A(sbox_s4_d[59]), .B(sbox_s4_d[25]), .Z(n119) );
  XOR2_X1 U2151 ( .A(sbox_s4_d[19]), .B(n118), .Z(data_out_s4[19]) );
  XOR2_X1 U2152 ( .A(sbox_s4_d[60]), .B(sbox_s4_d[26]), .Z(n118) );
  XOR2_X1 U2153 ( .A(sbox_s4_d[20]), .B(n116), .Z(data_out_s4[20]) );
  XOR2_X1 U2154 ( .A(sbox_s4_d[61]), .B(sbox_s4_d[27]), .Z(n116) );
  XOR2_X1 U2155 ( .A(sbox_s4_d[21]), .B(n115), .Z(data_out_s4[21]) );
  XOR2_X1 U2156 ( .A(sbox_s4_d[62]), .B(sbox_s4_d[28]), .Z(n115) );
  XOR2_X1 U2157 ( .A(sbox_s4_d[0]), .B(n113), .Z(data_out_s4[23]) );
  XOR2_X1 U2158 ( .A(sbox_s4_d[30]), .B(sbox_s4_d[23]), .Z(n113) );
  XOR2_X1 U2159 ( .A(sbox_s4_d[1]), .B(n112), .Z(data_out_s4[24]) );
  XOR2_X1 U2160 ( .A(sbox_s4_d[31]), .B(sbox_s4_d[24]), .Z(n112) );
  XOR2_X1 U2161 ( .A(sbox_s4_d[25]), .B(n111), .Z(data_out_s4[25]) );
  XOR2_X1 U2162 ( .A(sbox_s4_d[32]), .B(sbox_s4_d[2]), .Z(n111) );
  XOR2_X1 U2163 ( .A(sbox_s4_d[29]), .B(n107), .Z(data_out_s4[29]) );
  XOR2_X1 U2164 ( .A(sbox_s4_d[6]), .B(sbox_s4_d[36]), .Z(n107) );
  XOR2_X1 U2165 ( .A(sbox_s4_d[30]), .B(n105), .Z(data_out_s4[30]) );
  XOR2_X1 U2166 ( .A(sbox_s4_d[7]), .B(sbox_s4_d[37]), .Z(n105) );
  XOR2_X1 U2167 ( .A(sbox_s4_d[31]), .B(n104), .Z(data_out_s4[31]) );
  XOR2_X1 U2168 ( .A(sbox_s4_d[8]), .B(sbox_s4_d[38]), .Z(n104) );
  XOR2_X1 U2169 ( .A(sbox_s4_d[32]), .B(n103), .Z(data_out_s4[32]) );
  XOR2_X1 U2170 ( .A(sbox_s4_d[9]), .B(sbox_s4_d[39]), .Z(n103) );
  XOR2_X1 U2171 ( .A(sbox_s4_d[27]), .B(n83), .Z(data_out_s4[50]) );
  XOR2_X1 U2172 ( .A(sbox_s4_d[57]), .B(sbox_s4_d[50]), .Z(n83) );
  XOR2_X1 U2173 ( .A(sbox_s4_d[28]), .B(n82), .Z(data_out_s4[51]) );
  XOR2_X1 U2174 ( .A(sbox_s4_d[58]), .B(sbox_s4_d[51]), .Z(n82) );
  XOR2_X1 U2175 ( .A(sbox_s4_d[29]), .B(n81), .Z(data_out_s4[52]) );
  XOR2_X1 U2176 ( .A(sbox_s4_d[59]), .B(sbox_s4_d[52]), .Z(n81) );
  XOR2_X1 U2177 ( .A(sbox_s4_d[30]), .B(n80), .Z(data_out_s4[53]) );
  XOR2_X1 U2178 ( .A(sbox_s4_d[60]), .B(sbox_s4_d[53]), .Z(n80) );
  XOR2_X1 U2179 ( .A(sbox_s4_d[31]), .B(n79), .Z(data_out_s4[54]) );
  XOR2_X1 U2180 ( .A(sbox_s4_d[61]), .B(sbox_s4_d[54]), .Z(n79) );
  XOR2_X1 U2181 ( .A(sbox_s4_d[32]), .B(n78), .Z(data_out_s4[55]) );
  XOR2_X1 U2182 ( .A(sbox_s4_d[62]), .B(sbox_s4_d[55]), .Z(n78) );
  XOR2_X1 U2183 ( .A(sbox_s4_d[0]), .B(n76), .Z(data_out_s4[57]) );
  XOR2_X1 U2184 ( .A(sbox_s4_d[57]), .B(sbox_s4_d[34]), .Z(n76) );
  XOR2_X1 U2185 ( .A(sbox_s4_d[1]), .B(n75), .Z(data_out_s4[58]) );
  XOR2_X1 U2186 ( .A(sbox_s4_d[58]), .B(sbox_s4_d[35]), .Z(n75) );
  XOR2_X1 U2187 ( .A(sbox_s4_d[2]), .B(n74), .Z(data_out_s4[59]) );
  XOR2_X1 U2188 ( .A(sbox_s4_d[59]), .B(sbox_s4_d[36]), .Z(n74) );
  XOR2_X1 U2189 ( .A(sbox_s4_d[37]), .B(n72), .Z(data_out_s4[60]) );
  XOR2_X1 U2190 ( .A(sbox_s4_d[60]), .B(sbox_s4_d[3]), .Z(n72) );
  XOR2_X1 U2191 ( .A(sbox_s4_d[38]), .B(n71), .Z(data_out_s4[61]) );
  XOR2_X1 U2192 ( .A(sbox_s4_d[61]), .B(sbox_s4_d[4]), .Z(n71) );
  XOR2_X1 U2193 ( .A(sbox_s4_d[39]), .B(n70), .Z(data_out_s4[62]) );
  XOR2_X1 U2194 ( .A(sbox_s4_d[62]), .B(sbox_s4_d[5]), .Z(n70) );
  XOR2_X1 U2195 ( .A(sbox_s4_d[40]), .B(n69), .Z(data_out_s4[63]) );
  XOR2_X1 U2196 ( .A(sbox_s4_d[6]), .B(sbox_s4_d[63]), .Z(n69) );
  XOR2_X1 U2197 ( .A(sbox_s4_d[64]), .B(n64), .Z(data_out_s4[64]) );
  XOR2_X1 U2198 ( .A(sbox_s4_d[71]), .B(sbox_s4_d[105]), .Z(n64) );
  XOR2_X1 U2199 ( .A(sbox_s4_d[65]), .B(n53), .Z(data_out_s4[65]) );
  XOR2_X1 U2200 ( .A(sbox_s4_d[72]), .B(sbox_s4_d[106]), .Z(n53) );
  XOR2_X1 U2201 ( .A(sbox_s4_d[66]), .B(n42), .Z(data_out_s4[66]) );
  XOR2_X1 U2202 ( .A(sbox_s4_d[73]), .B(sbox_s4_d[107]), .Z(n42) );
  XOR2_X1 U2203 ( .A(sbox_s4_d[77]), .B(n4), .Z(data_out_s4[70]) );
  XOR2_X1 U2204 ( .A(sbox_s4_d[70]), .B(sbox_s4_d[111]), .Z(n4) );
  XOR2_X1 U2205 ( .A(sbox_s4_d[78]), .B(n3), .Z(data_out_s4[71]) );
  XOR2_X1 U2206 ( .A(sbox_s4_d[71]), .B(sbox_s4_d[112]), .Z(n3) );
  XOR2_X1 U2207 ( .A(sbox_s4_d[79]), .B(n2), .Z(data_out_s4[72]) );
  XOR2_X1 U2208 ( .A(sbox_s4_d[72]), .B(sbox_s4_d[113]), .Z(n2) );
  XOR2_X1 U2209 ( .A(sbox_s4_d[80]), .B(n1), .Z(data_out_s4[73]) );
  XOR2_X1 U2210 ( .A(sbox_s4_d[73]), .B(sbox_s4_d[114]), .Z(n1) );
  XOR2_X1 U2211 ( .A(sbox_s4_d[80]), .B(n57), .Z(data_out_s4[80]) );
  XOR2_X1 U2212 ( .A(sbox_s4_d[121]), .B(sbox_s4_d[87]), .Z(n57) );
  XOR2_X1 U2213 ( .A(sbox_s4_d[81]), .B(n56), .Z(data_out_s4[81]) );
  XOR2_X1 U2214 ( .A(sbox_s4_d[122]), .B(sbox_s4_d[88]), .Z(n56) );
  XOR2_X1 U2215 ( .A(sbox_s4_d[82]), .B(n55), .Z(data_out_s4[82]) );
  XOR2_X1 U2216 ( .A(sbox_s4_d[123]), .B(sbox_s4_d[89]), .Z(n55) );
  XOR2_X1 U2217 ( .A(sbox_s4_d[83]), .B(n54), .Z(data_out_s4[83]) );
  XOR2_X1 U2218 ( .A(sbox_s4_d[124]), .B(sbox_s4_d[90]), .Z(n54) );
  XOR2_X1 U2219 ( .A(sbox_s4_d[84]), .B(n52), .Z(data_out_s4[84]) );
  XOR2_X1 U2220 ( .A(sbox_s4_d[125]), .B(sbox_s4_d[91]), .Z(n52) );
  XOR2_X1 U2221 ( .A(sbox_s4_d[85]), .B(n51), .Z(data_out_s4[85]) );
  XOR2_X1 U2222 ( .A(sbox_s4_d[126]), .B(sbox_s4_d[92]), .Z(n51) );
  XOR2_X1 U2223 ( .A(sbox_s4_d[64]), .B(n49), .Z(data_out_s4[87]) );
  XOR2_X1 U2224 ( .A(sbox_s4_d[94]), .B(sbox_s4_d[87]), .Z(n49) );
  XOR2_X1 U2225 ( .A(sbox_s4_d[65]), .B(n48), .Z(data_out_s4[88]) );
  XOR2_X1 U2226 ( .A(sbox_s4_d[95]), .B(sbox_s4_d[88]), .Z(n48) );
  XOR2_X1 U2227 ( .A(sbox_s4_d[89]), .B(n47), .Z(data_out_s4[89]) );
  XOR2_X1 U2228 ( .A(sbox_s4_d[96]), .B(sbox_s4_d[66]), .Z(n47) );
  XOR2_X1 U2229 ( .A(sbox_s4_d[93]), .B(n43), .Z(data_out_s4[93]) );
  XOR2_X1 U2230 ( .A(sbox_s4_d[70]), .B(sbox_s4_d[100]), .Z(n43) );
  XOR2_X1 U2231 ( .A(sbox_s4_d[94]), .B(n41), .Z(data_out_s4[94]) );
  XOR2_X1 U2232 ( .A(sbox_s4_d[71]), .B(sbox_s4_d[101]), .Z(n41) );
  XOR2_X1 U2233 ( .A(sbox_s4_d[95]), .B(n40), .Z(data_out_s4[95]) );
  XOR2_X1 U2234 ( .A(sbox_s4_d[72]), .B(sbox_s4_d[102]), .Z(n40) );
  XOR2_X1 U2235 ( .A(sbox_s4_d[96]), .B(n39), .Z(data_out_s4[96]) );
  XOR2_X1 U2236 ( .A(sbox_s4_d[73]), .B(sbox_s4_d[103]), .Z(n39) );
  XOR2_X1 U2237 ( .A(sbox_s4_d[91]), .B(n19), .Z(data_out_s4[114]) );
  XOR2_X1 U2238 ( .A(sbox_s4_d[121]), .B(sbox_s4_d[114]), .Z(n19) );
  XOR2_X1 U2239 ( .A(sbox_s4_d[92]), .B(n18), .Z(data_out_s4[115]) );
  XOR2_X1 U2240 ( .A(sbox_s4_d[122]), .B(sbox_s4_d[115]), .Z(n18) );
  XOR2_X1 U2241 ( .A(sbox_s4_d[93]), .B(n17), .Z(data_out_s4[116]) );
  XOR2_X1 U2242 ( .A(sbox_s4_d[123]), .B(sbox_s4_d[116]), .Z(n17) );
  XOR2_X1 U2243 ( .A(sbox_s4_d[94]), .B(n16), .Z(data_out_s4[117]) );
  XOR2_X1 U2244 ( .A(sbox_s4_d[124]), .B(sbox_s4_d[117]), .Z(n16) );
  XOR2_X1 U2245 ( .A(sbox_s4_d[95]), .B(n15), .Z(data_out_s4[118]) );
  XOR2_X1 U2246 ( .A(sbox_s4_d[125]), .B(sbox_s4_d[118]), .Z(n15) );
  XOR2_X1 U2247 ( .A(sbox_s4_d[96]), .B(n14), .Z(data_out_s4[119]) );
  XOR2_X1 U2248 ( .A(sbox_s4_d[126]), .B(sbox_s4_d[119]), .Z(n14) );
  XOR2_X1 U2249 ( .A(sbox_s4_d[64]), .B(n12), .Z(data_out_s4[121]) );
  XOR2_X1 U2250 ( .A(sbox_s4_d[121]), .B(sbox_s4_d[98]), .Z(n12) );
  XOR2_X1 U2251 ( .A(sbox_s4_d[65]), .B(n11), .Z(data_out_s4[122]) );
  XOR2_X1 U2252 ( .A(sbox_s4_d[122]), .B(sbox_s4_d[99]), .Z(n11) );
  XOR2_X1 U2253 ( .A(sbox_s4_d[66]), .B(n10), .Z(data_out_s4[123]) );
  XOR2_X1 U2254 ( .A(sbox_s4_d[123]), .B(sbox_s4_d[100]), .Z(n10) );
  XOR2_X1 U2255 ( .A(sbox_s4_d[101]), .B(n8), .Z(data_out_s4[124]) );
  XOR2_X1 U2256 ( .A(sbox_s4_d[124]), .B(sbox_s4_d[67]), .Z(n8) );
  XOR2_X1 U2257 ( .A(sbox_s4_d[102]), .B(n7), .Z(data_out_s4[125]) );
  XOR2_X1 U2258 ( .A(sbox_s4_d[125]), .B(sbox_s4_d[68]), .Z(n7) );
  XOR2_X1 U2259 ( .A(sbox_s4_d[103]), .B(n6), .Z(data_out_s4[126]) );
  XOR2_X1 U2260 ( .A(sbox_s4_d[126]), .B(sbox_s4_d[69]), .Z(n6) );
  XOR2_X1 U2261 ( .A(sbox_s4_d[104]), .B(n5), .Z(data_out_s4[127]) );
  XOR2_X1 U2262 ( .A(sbox_s4_d[70]), .B(sbox_s4_d[127]), .Z(n5) );
  XOR2_X1 U2263 ( .A(sbox_s3_d[0]), .B(n256), .Z(data_out_s3[0]) );
  XOR2_X1 U2264 ( .A(sbox_s3_d[17]), .B(sbox_s3_d[10]), .Z(n256) );
  XOR2_X1 U2265 ( .A(sbox_s3_d[11]), .B(n245), .Z(data_out_s3[1]) );
  XOR2_X1 U2266 ( .A(sbox_s3_d[1]), .B(sbox_s3_d[18]), .Z(n245) );
  XOR2_X1 U2267 ( .A(sbox_s3_d[12]), .B(n234), .Z(data_out_s3[2]) );
  XOR2_X1 U2268 ( .A(sbox_s3_d[2]), .B(sbox_s3_d[19]), .Z(n234) );
  XOR2_X1 U2269 ( .A(sbox_s3_d[16]), .B(n196), .Z(data_out_s3[6]) );
  XOR2_X1 U2270 ( .A(sbox_s3_d[6]), .B(sbox_s3_d[23]), .Z(n196) );
  XOR2_X1 U2271 ( .A(sbox_s3_d[17]), .B(n195), .Z(data_out_s3[7]) );
  XOR2_X1 U2272 ( .A(sbox_s3_d[7]), .B(sbox_s3_d[24]), .Z(n195) );
  XOR2_X1 U2273 ( .A(sbox_s3_d[18]), .B(n194), .Z(data_out_s3[8]) );
  XOR2_X1 U2274 ( .A(sbox_s3_d[8]), .B(sbox_s3_d[25]), .Z(n194) );
  XOR2_X1 U2275 ( .A(sbox_s3_d[19]), .B(n193), .Z(data_out_s3[9]) );
  XOR2_X1 U2276 ( .A(sbox_s3_d[9]), .B(sbox_s3_d[26]), .Z(n193) );
  XOR2_X1 U2277 ( .A(sbox_s3_d[40]), .B(n222), .Z(data_out_s3[40]) );
  XOR2_X1 U2278 ( .A(sbox_s3_d[57]), .B(sbox_s3_d[50]), .Z(n222) );
  XOR2_X1 U2279 ( .A(sbox_s3_d[41]), .B(n221), .Z(data_out_s3[41]) );
  XOR2_X1 U2280 ( .A(sbox_s3_d[58]), .B(sbox_s3_d[51]), .Z(n221) );
  XOR2_X1 U2281 ( .A(sbox_s3_d[0]), .B(n215), .Z(data_out_s3[47]) );
  XOR2_X1 U2282 ( .A(sbox_s3_d[57]), .B(sbox_s3_d[47]), .Z(n215) );
  XOR2_X1 U2283 ( .A(sbox_s3_d[1]), .B(n214), .Z(data_out_s3[48]) );
  XOR2_X1 U2284 ( .A(sbox_s3_d[58]), .B(sbox_s3_d[48]), .Z(n214) );
  XOR2_X1 U2285 ( .A(sbox_s3_d[53]), .B(n208), .Z(data_out_s3[53]) );
  XOR2_X1 U2286 ( .A(sbox_s3_d[6]), .B(sbox_s3_d[63]), .Z(n208) );
  XOR2_X1 U2287 ( .A(sbox_s3_d[0]), .B(n207), .Z(data_out_s3[54]) );
  XOR2_X1 U2288 ( .A(sbox_s3_d[7]), .B(sbox_s3_d[54]), .Z(n207) );
  XOR2_X1 U2289 ( .A(sbox_s3_d[1]), .B(n206), .Z(data_out_s3[55]) );
  XOR2_X1 U2290 ( .A(sbox_s3_d[8]), .B(sbox_s3_d[55]), .Z(n206) );
  XOR2_X1 U2291 ( .A(sbox_s3_d[2]), .B(n205), .Z(data_out_s3[56]) );
  XOR2_X1 U2292 ( .A(sbox_s3_d[9]), .B(sbox_s3_d[56]), .Z(n205) );
  XOR2_X1 U2293 ( .A(sbox_s3_d[10]), .B(n204), .Z(data_out_s3[57]) );
  XOR2_X1 U2294 ( .A(sbox_s3_d[57]), .B(sbox_s3_d[3]), .Z(n204) );
  XOR2_X1 U2295 ( .A(sbox_s3_d[11]), .B(n203), .Z(data_out_s3[58]) );
  XOR2_X1 U2296 ( .A(sbox_s3_d[58]), .B(sbox_s3_d[4]), .Z(n203) );
  XOR2_X1 U2297 ( .A(sbox_s3_d[13]), .B(n200), .Z(data_out_s3[60]) );
  XOR2_X1 U2298 ( .A(sbox_s3_d[6]), .B(sbox_s3_d[60]), .Z(n200) );
  XOR2_X1 U2299 ( .A(sbox_s3_d[14]), .B(n199), .Z(data_out_s3[61]) );
  XOR2_X1 U2300 ( .A(sbox_s3_d[7]), .B(sbox_s3_d[61]), .Z(n199) );
  XOR2_X1 U2301 ( .A(sbox_s3_d[15]), .B(n198), .Z(data_out_s3[62]) );
  XOR2_X1 U2302 ( .A(sbox_s3_d[8]), .B(sbox_s3_d[62]), .Z(n198) );
  XOR2_X1 U2303 ( .A(sbox_s3_d[16]), .B(n197), .Z(data_out_s3[63]) );
  XOR2_X1 U2304 ( .A(sbox_s3_d[9]), .B(sbox_s3_d[63]), .Z(n197) );
  XOR2_X1 U2305 ( .A(sbox_s3_d[64]), .B(n192), .Z(data_out_s3[64]) );
  XOR2_X1 U2306 ( .A(sbox_s3_d[81]), .B(sbox_s3_d[74]), .Z(n192) );
  XOR2_X1 U2307 ( .A(sbox_s3_d[75]), .B(n181), .Z(data_out_s3[65]) );
  XOR2_X1 U2308 ( .A(sbox_s3_d[65]), .B(sbox_s3_d[82]), .Z(n181) );
  XOR2_X1 U2309 ( .A(sbox_s3_d[76]), .B(n170), .Z(data_out_s3[66]) );
  XOR2_X1 U2310 ( .A(sbox_s3_d[66]), .B(sbox_s3_d[83]), .Z(n170) );
  XOR2_X1 U2311 ( .A(sbox_s3_d[80]), .B(n132), .Z(data_out_s3[70]) );
  XOR2_X1 U2312 ( .A(sbox_s3_d[70]), .B(sbox_s3_d[87]), .Z(n132) );
  XOR2_X1 U2313 ( .A(sbox_s3_d[81]), .B(n131), .Z(data_out_s3[71]) );
  XOR2_X1 U2314 ( .A(sbox_s3_d[71]), .B(sbox_s3_d[88]), .Z(n131) );
  XOR2_X1 U2315 ( .A(sbox_s3_d[82]), .B(n130), .Z(data_out_s3[72]) );
  XOR2_X1 U2316 ( .A(sbox_s3_d[72]), .B(sbox_s3_d[89]), .Z(n130) );
  XOR2_X1 U2317 ( .A(sbox_s3_d[83]), .B(n129), .Z(data_out_s3[73]) );
  XOR2_X1 U2318 ( .A(sbox_s3_d[73]), .B(sbox_s3_d[90]), .Z(n129) );
  XOR2_X1 U2319 ( .A(sbox_s3_d[104]), .B(n158), .Z(data_out_s3[104]) );
  XOR2_X1 U2320 ( .A(sbox_s3_d[121]), .B(sbox_s3_d[114]), .Z(n158) );
  XOR2_X1 U2321 ( .A(sbox_s3_d[105]), .B(n157), .Z(data_out_s3[105]) );
  XOR2_X1 U2322 ( .A(sbox_s3_d[122]), .B(sbox_s3_d[115]), .Z(n157) );
  XOR2_X1 U2323 ( .A(sbox_s3_d[64]), .B(n151), .Z(data_out_s3[111]) );
  XOR2_X1 U2324 ( .A(sbox_s3_d[121]), .B(sbox_s3_d[111]), .Z(n151) );
  XOR2_X1 U2325 ( .A(sbox_s3_d[65]), .B(n150), .Z(data_out_s3[112]) );
  XOR2_X1 U2326 ( .A(sbox_s3_d[122]), .B(sbox_s3_d[112]), .Z(n150) );
  XOR2_X1 U2327 ( .A(sbox_s3_d[117]), .B(n144), .Z(data_out_s3[117]) );
  XOR2_X1 U2328 ( .A(sbox_s3_d[70]), .B(sbox_s3_d[127]), .Z(n144) );
  XOR2_X1 U2329 ( .A(sbox_s3_d[64]), .B(n143), .Z(data_out_s3[118]) );
  XOR2_X1 U2330 ( .A(sbox_s3_d[71]), .B(sbox_s3_d[118]), .Z(n143) );
  XOR2_X1 U2331 ( .A(sbox_s3_d[65]), .B(n142), .Z(data_out_s3[119]) );
  XOR2_X1 U2332 ( .A(sbox_s3_d[72]), .B(sbox_s3_d[119]), .Z(n142) );
  XOR2_X1 U2333 ( .A(sbox_s3_d[66]), .B(n141), .Z(data_out_s3[120]) );
  XOR2_X1 U2334 ( .A(sbox_s3_d[73]), .B(sbox_s3_d[120]), .Z(n141) );
  XOR2_X1 U2335 ( .A(sbox_s3_d[74]), .B(n140), .Z(data_out_s3[121]) );
  XOR2_X1 U2336 ( .A(sbox_s3_d[121]), .B(sbox_s3_d[67]), .Z(n140) );
  XOR2_X1 U2337 ( .A(sbox_s3_d[75]), .B(n139), .Z(data_out_s3[122]) );
  XOR2_X1 U2338 ( .A(sbox_s3_d[122]), .B(sbox_s3_d[68]), .Z(n139) );
  XOR2_X1 U2339 ( .A(sbox_s3_d[77]), .B(n136), .Z(data_out_s3[124]) );
  XOR2_X1 U2340 ( .A(sbox_s3_d[70]), .B(sbox_s3_d[124]), .Z(n136) );
  XOR2_X1 U2341 ( .A(sbox_s3_d[78]), .B(n135), .Z(data_out_s3[125]) );
  XOR2_X1 U2342 ( .A(sbox_s3_d[71]), .B(sbox_s3_d[125]), .Z(n135) );
  XOR2_X1 U2343 ( .A(sbox_s3_d[79]), .B(n134), .Z(data_out_s3[126]) );
  XOR2_X1 U2344 ( .A(sbox_s3_d[72]), .B(sbox_s3_d[126]), .Z(n134) );
  XOR2_X1 U2345 ( .A(sbox_s3_d[80]), .B(n133), .Z(data_out_s3[127]) );
  XOR2_X1 U2346 ( .A(sbox_s3_d[73]), .B(sbox_s3_d[127]), .Z(n133) );
  XOR2_X1 U2347 ( .A(sbox_s2_d[3]), .B(n351), .Z(data_out_s2[3]) );
  XOR2_X1 U2348 ( .A(sbox_s2_d[9]), .B(sbox_s2_d[4]), .Z(n351) );
  XOR2_X1 U2349 ( .A(sbox_s2_d[14]), .B(n322), .Z(data_out_s2[8]) );
  XOR2_X1 U2350 ( .A(sbox_s2_d[9]), .B(sbox_s2_d[8]), .Z(n322) );
  XOR2_X1 U2351 ( .A(sbox_s2_d[10]), .B(n321), .Z(data_out_s2[9]) );
  XOR2_X1 U2352 ( .A(sbox_s2_d[9]), .B(sbox_s2_d[15]), .Z(n321) );
  XOR2_X1 U2353 ( .A(sbox_s2_d[57]), .B(n332), .Z(data_out_s2[57]) );
  XOR2_X1 U2354 ( .A(sbox_s2_d[63]), .B(sbox_s2_d[58]), .Z(n332) );
  XOR2_X1 U2355 ( .A(sbox_s2_d[4]), .B(n326), .Z(data_out_s2[62]) );
  XOR2_X1 U2356 ( .A(sbox_s2_d[63]), .B(sbox_s2_d[62]), .Z(n326) );
  XOR2_X1 U2357 ( .A(sbox_s2_d[0]), .B(n325), .Z(data_out_s2[63]) );
  XOR2_X1 U2358 ( .A(sbox_s2_d[63]), .B(sbox_s2_d[5]), .Z(n325) );
  XOR2_X1 U2359 ( .A(sbox_s2_d[67]), .B(n287), .Z(data_out_s2[67]) );
  XOR2_X1 U2360 ( .A(sbox_s2_d[73]), .B(sbox_s2_d[68]), .Z(n287) );
  XOR2_X1 U2361 ( .A(sbox_s2_d[78]), .B(n258), .Z(data_out_s2[72]) );
  XOR2_X1 U2362 ( .A(sbox_s2_d[73]), .B(sbox_s2_d[72]), .Z(n258) );
  XOR2_X1 U2363 ( .A(sbox_s2_d[74]), .B(n257), .Z(data_out_s2[73]) );
  XOR2_X1 U2364 ( .A(sbox_s2_d[73]), .B(sbox_s2_d[79]), .Z(n257) );
  XOR2_X1 U2365 ( .A(sbox_s2_d[121]), .B(n268), .Z(data_out_s2[121]) );
  XOR2_X1 U2366 ( .A(sbox_s2_d[127]), .B(sbox_s2_d[122]), .Z(n268) );
  XOR2_X1 U2367 ( .A(sbox_s2_d[68]), .B(n262), .Z(data_out_s2[126]) );
  XOR2_X1 U2368 ( .A(sbox_s2_d[127]), .B(sbox_s2_d[126]), .Z(n262) );
  XOR2_X1 U2369 ( .A(sbox_s2_d[64]), .B(n261), .Z(data_out_s2[127]) );
  XOR2_X1 U2370 ( .A(sbox_s2_d[127]), .B(sbox_s2_d[69]), .Z(n261) );
  XOR2_X1 U2371 ( .A(sbox_s1_d[0]), .B(n512), .Z(data_out_s1[0]) );
  XOR2_X1 U2372 ( .A(sbox_s1_d[61]), .B(sbox_s1_d[39]), .Z(n512) );
  XOR2_X1 U2373 ( .A(sbox_s1_d[1]), .B(n501), .Z(data_out_s1[1]) );
  XOR2_X1 U2374 ( .A(sbox_s1_d[62]), .B(sbox_s1_d[40]), .Z(n501) );
  XOR2_X1 U2375 ( .A(sbox_s1_d[2]), .B(n490), .Z(data_out_s1[2]) );
  XOR2_X1 U2376 ( .A(sbox_s1_d[63]), .B(sbox_s1_d[41]), .Z(n490) );
  XOR2_X1 U2377 ( .A(sbox_s1_d[46]), .B(n451), .Z(data_out_s1[7]) );
  XOR2_X1 U2378 ( .A(sbox_s1_d[7]), .B(sbox_s1_d[4]), .Z(n451) );
  XOR2_X1 U2379 ( .A(sbox_s1_d[47]), .B(n450), .Z(data_out_s1[8]) );
  XOR2_X1 U2380 ( .A(sbox_s1_d[8]), .B(sbox_s1_d[5]), .Z(n450) );
  XOR2_X1 U2381 ( .A(sbox_s1_d[48]), .B(n449), .Z(data_out_s1[9]) );
  XOR2_X1 U2382 ( .A(sbox_s1_d[9]), .B(sbox_s1_d[6]), .Z(n449) );
  XOR2_X1 U2383 ( .A(sbox_s1_d[10]), .B(n511), .Z(data_out_s1[10]) );
  XOR2_X1 U2384 ( .A(sbox_s1_d[7]), .B(sbox_s1_d[49]), .Z(n511) );
  XOR2_X1 U2385 ( .A(sbox_s1_d[11]), .B(n510), .Z(data_out_s1[11]) );
  XOR2_X1 U2386 ( .A(sbox_s1_d[8]), .B(sbox_s1_d[50]), .Z(n510) );
  XOR2_X1 U2387 ( .A(sbox_s1_d[12]), .B(n509), .Z(data_out_s1[12]) );
  XOR2_X1 U2388 ( .A(sbox_s1_d[9]), .B(sbox_s1_d[51]), .Z(n509) );
  XOR2_X1 U2389 ( .A(sbox_s1_d[19]), .B(n498), .Z(data_out_s1[22]) );
  XOR2_X1 U2390 ( .A(sbox_s1_d[61]), .B(sbox_s1_d[22]), .Z(n498) );
  XOR2_X1 U2391 ( .A(sbox_s1_d[20]), .B(n497), .Z(data_out_s1[23]) );
  XOR2_X1 U2392 ( .A(sbox_s1_d[62]), .B(sbox_s1_d[23]), .Z(n497) );
  XOR2_X1 U2393 ( .A(sbox_s1_d[21]), .B(n496), .Z(data_out_s1[24]) );
  XOR2_X1 U2394 ( .A(sbox_s1_d[63]), .B(sbox_s1_d[24]), .Z(n496) );
  XOR2_X1 U2395 ( .A(sbox_s1_d[0]), .B(n495), .Z(data_out_s1[25]) );
  XOR2_X1 U2396 ( .A(sbox_s1_d[25]), .B(sbox_s1_d[22]), .Z(n495) );
  XOR2_X1 U2397 ( .A(sbox_s1_d[1]), .B(n494), .Z(data_out_s1[26]) );
  XOR2_X1 U2398 ( .A(sbox_s1_d[26]), .B(sbox_s1_d[23]), .Z(n494) );
  XOR2_X1 U2399 ( .A(sbox_s1_d[24]), .B(n493), .Z(data_out_s1[27]) );
  XOR2_X1 U2400 ( .A(sbox_s1_d[2]), .B(sbox_s1_d[27]), .Z(n493) );
  XOR2_X1 U2401 ( .A(sbox_s1_d[29]), .B(n487), .Z(data_out_s1[32]) );
  XOR2_X1 U2402 ( .A(sbox_s1_d[7]), .B(sbox_s1_d[32]), .Z(n487) );
  XOR2_X1 U2403 ( .A(sbox_s1_d[30]), .B(n486), .Z(data_out_s1[33]) );
  XOR2_X1 U2404 ( .A(sbox_s1_d[8]), .B(sbox_s1_d[33]), .Z(n486) );
  XOR2_X1 U2405 ( .A(sbox_s1_d[31]), .B(n485), .Z(data_out_s1[34]) );
  XOR2_X1 U2406 ( .A(sbox_s1_d[9]), .B(sbox_s1_d[34]), .Z(n485) );
  XOR2_X1 U2407 ( .A(sbox_s1_d[36]), .B(n455), .Z(data_out_s1[61]) );
  XOR2_X1 U2408 ( .A(sbox_s1_d[61]), .B(sbox_s1_d[58]), .Z(n455) );
  XOR2_X1 U2409 ( .A(sbox_s1_d[37]), .B(n454), .Z(data_out_s1[62]) );
  XOR2_X1 U2410 ( .A(sbox_s1_d[62]), .B(sbox_s1_d[59]), .Z(n454) );
  XOR2_X1 U2411 ( .A(sbox_s1_d[38]), .B(n453), .Z(data_out_s1[63]) );
  XOR2_X1 U2412 ( .A(sbox_s1_d[63]), .B(sbox_s1_d[60]), .Z(n453) );
  XOR2_X1 U2413 ( .A(sbox_s1_d[64]), .B(n448), .Z(data_out_s1[64]) );
  XOR2_X1 U2414 ( .A(sbox_s1_d[125]), .B(sbox_s1_d[103]), .Z(n448) );
  XOR2_X1 U2415 ( .A(sbox_s1_d[65]), .B(n437), .Z(data_out_s1[65]) );
  XOR2_X1 U2416 ( .A(sbox_s1_d[126]), .B(sbox_s1_d[104]), .Z(n437) );
  XOR2_X1 U2417 ( .A(sbox_s1_d[66]), .B(n426), .Z(data_out_s1[66]) );
  XOR2_X1 U2418 ( .A(sbox_s1_d[127]), .B(sbox_s1_d[105]), .Z(n426) );
  XOR2_X1 U2419 ( .A(sbox_s1_d[110]), .B(n387), .Z(data_out_s1[71]) );
  XOR2_X1 U2420 ( .A(sbox_s1_d[71]), .B(sbox_s1_d[68]), .Z(n387) );
  XOR2_X1 U2421 ( .A(sbox_s1_d[111]), .B(n386), .Z(data_out_s1[72]) );
  XOR2_X1 U2422 ( .A(sbox_s1_d[72]), .B(sbox_s1_d[69]), .Z(n386) );
  XOR2_X1 U2423 ( .A(sbox_s1_d[112]), .B(n385), .Z(data_out_s1[73]) );
  XOR2_X1 U2424 ( .A(sbox_s1_d[73]), .B(sbox_s1_d[70]), .Z(n385) );
  XOR2_X1 U2425 ( .A(sbox_s1_d[74]), .B(n447), .Z(data_out_s1[74]) );
  XOR2_X1 U2426 ( .A(sbox_s1_d[71]), .B(sbox_s1_d[113]), .Z(n447) );
  XOR2_X1 U2427 ( .A(sbox_s1_d[75]), .B(n446), .Z(data_out_s1[75]) );
  XOR2_X1 U2428 ( .A(sbox_s1_d[72]), .B(sbox_s1_d[114]), .Z(n446) );
  XOR2_X1 U2429 ( .A(sbox_s1_d[76]), .B(n445), .Z(data_out_s1[76]) );
  XOR2_X1 U2430 ( .A(sbox_s1_d[73]), .B(sbox_s1_d[115]), .Z(n445) );
  XOR2_X1 U2431 ( .A(sbox_s1_d[83]), .B(n434), .Z(data_out_s1[86]) );
  XOR2_X1 U2432 ( .A(sbox_s1_d[125]), .B(sbox_s1_d[86]), .Z(n434) );
  XOR2_X1 U2433 ( .A(sbox_s1_d[84]), .B(n433), .Z(data_out_s1[87]) );
  XOR2_X1 U2434 ( .A(sbox_s1_d[126]), .B(sbox_s1_d[87]), .Z(n433) );
  XOR2_X1 U2435 ( .A(sbox_s1_d[85]), .B(n432), .Z(data_out_s1[88]) );
  XOR2_X1 U2436 ( .A(sbox_s1_d[127]), .B(sbox_s1_d[88]), .Z(n432) );
  XOR2_X1 U2437 ( .A(sbox_s1_d[64]), .B(n431), .Z(data_out_s1[89]) );
  XOR2_X1 U2438 ( .A(sbox_s1_d[89]), .B(sbox_s1_d[86]), .Z(n431) );
  XOR2_X1 U2439 ( .A(sbox_s1_d[65]), .B(n430), .Z(data_out_s1[90]) );
  XOR2_X1 U2440 ( .A(sbox_s1_d[90]), .B(sbox_s1_d[87]), .Z(n430) );
  XOR2_X1 U2441 ( .A(sbox_s1_d[88]), .B(n429), .Z(data_out_s1[91]) );
  XOR2_X1 U2442 ( .A(sbox_s1_d[66]), .B(sbox_s1_d[91]), .Z(n429) );
  XOR2_X1 U2443 ( .A(sbox_s1_d[93]), .B(n423), .Z(data_out_s1[96]) );
  XOR2_X1 U2444 ( .A(sbox_s1_d[71]), .B(sbox_s1_d[96]), .Z(n423) );
  XOR2_X1 U2445 ( .A(sbox_s1_d[94]), .B(n422), .Z(data_out_s1[97]) );
  XOR2_X1 U2446 ( .A(sbox_s1_d[72]), .B(sbox_s1_d[97]), .Z(n422) );
  XOR2_X1 U2447 ( .A(sbox_s1_d[95]), .B(n421), .Z(data_out_s1[98]) );
  XOR2_X1 U2448 ( .A(sbox_s1_d[73]), .B(sbox_s1_d[98]), .Z(n421) );
  XOR2_X1 U2449 ( .A(sbox_s1_d[100]), .B(n391), .Z(data_out_s1[125]) );
  XOR2_X1 U2450 ( .A(sbox_s1_d[125]), .B(sbox_s1_d[122]), .Z(n391) );
  XOR2_X1 U2451 ( .A(sbox_s1_d[101]), .B(n390), .Z(data_out_s1[126]) );
  XOR2_X1 U2452 ( .A(sbox_s1_d[126]), .B(sbox_s1_d[123]), .Z(n390) );
  XOR2_X1 U2453 ( .A(sbox_s1_d[102]), .B(n389), .Z(data_out_s1[127]) );
  XOR2_X1 U2454 ( .A(sbox_s1_d[127]), .B(sbox_s1_d[124]), .Z(n389) );
  XOR2_X1 U2455 ( .A(sbox_s0_d[0]), .B(n640), .Z(data_out_s0[0]) );
  XOR2_X1 U2456 ( .A(sbox_s0_d[28]), .B(sbox_s0_d[19]), .Z(n640) );
  XOR2_X1 U2457 ( .A(sbox_s0_d[25]), .B(n580), .Z(data_out_s0[6]) );
  XOR2_X1 U2458 ( .A(sbox_s0_d[6]), .B(sbox_s0_d[34]), .Z(n580) );
  XOR2_X1 U2459 ( .A(sbox_s0_d[26]), .B(n579), .Z(data_out_s0[7]) );
  XOR2_X1 U2460 ( .A(sbox_s0_d[7]), .B(sbox_s0_d[35]), .Z(n579) );
  XOR2_X1 U2461 ( .A(sbox_s0_d[27]), .B(n578), .Z(data_out_s0[8]) );
  XOR2_X1 U2462 ( .A(sbox_s0_d[8]), .B(sbox_s0_d[36]), .Z(n578) );
  XOR2_X1 U2463 ( .A(sbox_s0_d[28]), .B(n577), .Z(data_out_s0[9]) );
  XOR2_X1 U2464 ( .A(sbox_s0_d[9]), .B(sbox_s0_d[37]), .Z(n577) );
  XOR2_X1 U2465 ( .A(sbox_s0_d[27]), .B(n621), .Z(data_out_s0[27]) );
  XOR2_X1 U2466 ( .A(sbox_s0_d[55]), .B(sbox_s0_d[46]), .Z(n621) );
  XOR2_X1 U2467 ( .A(sbox_s0_d[28]), .B(n620), .Z(data_out_s0[28]) );
  XOR2_X1 U2468 ( .A(sbox_s0_d[56]), .B(sbox_s0_d[47]), .Z(n620) );
  XOR2_X1 U2469 ( .A(sbox_s0_d[29]), .B(n619), .Z(data_out_s0[29]) );
  XOR2_X1 U2470 ( .A(sbox_s0_d[57]), .B(sbox_s0_d[48]), .Z(n619) );
  XOR2_X1 U2471 ( .A(sbox_s0_d[30]), .B(n617), .Z(data_out_s0[30]) );
  XOR2_X1 U2472 ( .A(sbox_s0_d[58]), .B(sbox_s0_d[49]), .Z(n617) );
  XOR2_X1 U2473 ( .A(sbox_s0_d[31]), .B(n616), .Z(data_out_s0[31]) );
  XOR2_X1 U2474 ( .A(sbox_s0_d[59]), .B(sbox_s0_d[50]), .Z(n616) );
  XOR2_X1 U2475 ( .A(sbox_s0_d[32]), .B(n615), .Z(data_out_s0[32]) );
  XOR2_X1 U2476 ( .A(sbox_s0_d[60]), .B(sbox_s0_d[51]), .Z(n615) );
  XOR2_X1 U2477 ( .A(sbox_s0_d[0]), .B(n611), .Z(data_out_s0[36]) );
  XOR2_X1 U2478 ( .A(sbox_s0_d[55]), .B(sbox_s0_d[36]), .Z(n611) );
  XOR2_X1 U2479 ( .A(sbox_s0_d[1]), .B(n610), .Z(data_out_s0[37]) );
  XOR2_X1 U2480 ( .A(sbox_s0_d[56]), .B(sbox_s0_d[37]), .Z(n610) );
  XOR2_X1 U2481 ( .A(sbox_s0_d[2]), .B(n609), .Z(data_out_s0[38]) );
  XOR2_X1 U2482 ( .A(sbox_s0_d[57]), .B(sbox_s0_d[38]), .Z(n609) );
  XOR2_X1 U2483 ( .A(sbox_s0_d[39]), .B(n608), .Z(data_out_s0[39]) );
  XOR2_X1 U2484 ( .A(sbox_s0_d[58]), .B(sbox_s0_d[3]), .Z(n608) );
  XOR2_X1 U2485 ( .A(sbox_s0_d[40]), .B(n606), .Z(data_out_s0[40]) );
  XOR2_X1 U2486 ( .A(sbox_s0_d[59]), .B(sbox_s0_d[4]), .Z(n606) );
  XOR2_X1 U2487 ( .A(sbox_s0_d[41]), .B(n605), .Z(data_out_s0[41]) );
  XOR2_X1 U2488 ( .A(sbox_s0_d[60]), .B(sbox_s0_d[5]), .Z(n605) );
  XOR2_X1 U2489 ( .A(sbox_s0_d[42]), .B(n604), .Z(data_out_s0[42]) );
  XOR2_X1 U2490 ( .A(sbox_s0_d[6]), .B(sbox_s0_d[61]), .Z(n604) );
  XOR2_X1 U2491 ( .A(sbox_s0_d[43]), .B(n603), .Z(data_out_s0[43]) );
  XOR2_X1 U2492 ( .A(sbox_s0_d[7]), .B(sbox_s0_d[62]), .Z(n603) );
  XOR2_X1 U2493 ( .A(sbox_s0_d[44]), .B(n602), .Z(data_out_s0[44]) );
  XOR2_X1 U2494 ( .A(sbox_s0_d[8]), .B(sbox_s0_d[63]), .Z(n602) );
  XOR2_X1 U2495 ( .A(sbox_s0_d[0]), .B(n601), .Z(data_out_s0[45]) );
  XOR2_X1 U2496 ( .A(sbox_s0_d[9]), .B(sbox_s0_d[45]), .Z(n601) );
  XOR2_X1 U2497 ( .A(sbox_s0_d[15]), .B(n594), .Z(data_out_s0[51]) );
  XOR2_X1 U2498 ( .A(sbox_s0_d[6]), .B(sbox_s0_d[51]), .Z(n594) );
  XOR2_X1 U2499 ( .A(sbox_s0_d[16]), .B(n593), .Z(data_out_s0[52]) );
  XOR2_X1 U2500 ( .A(sbox_s0_d[7]), .B(sbox_s0_d[52]), .Z(n593) );
  XOR2_X1 U2501 ( .A(sbox_s0_d[17]), .B(n592), .Z(data_out_s0[53]) );
  XOR2_X1 U2502 ( .A(sbox_s0_d[8]), .B(sbox_s0_d[53]), .Z(n592) );
  XOR2_X1 U2503 ( .A(sbox_s0_d[18]), .B(n591), .Z(data_out_s0[54]) );
  XOR2_X1 U2504 ( .A(sbox_s0_d[9]), .B(sbox_s0_d[54]), .Z(n591) );
  XOR2_X1 U2505 ( .A(sbox_s0_d[10]), .B(n590), .Z(data_out_s0[55]) );
  XOR2_X1 U2506 ( .A(sbox_s0_d[55]), .B(sbox_s0_d[19]), .Z(n590) );
  XOR2_X1 U2507 ( .A(sbox_s0_d[11]), .B(n589), .Z(data_out_s0[56]) );
  XOR2_X1 U2508 ( .A(sbox_s0_d[56]), .B(sbox_s0_d[20]), .Z(n589) );
  XOR2_X1 U2509 ( .A(sbox_s0_d[12]), .B(n588), .Z(data_out_s0[57]) );
  XOR2_X1 U2510 ( .A(sbox_s0_d[57]), .B(sbox_s0_d[21]), .Z(n588) );
  XOR2_X1 U2511 ( .A(sbox_s0_d[13]), .B(n587), .Z(data_out_s0[58]) );
  XOR2_X1 U2512 ( .A(sbox_s0_d[58]), .B(sbox_s0_d[22]), .Z(n587) );
  XOR2_X1 U2513 ( .A(sbox_s0_d[14]), .B(n586), .Z(data_out_s0[59]) );
  XOR2_X1 U2514 ( .A(sbox_s0_d[59]), .B(sbox_s0_d[23]), .Z(n586) );
  XOR2_X1 U2515 ( .A(sbox_s0_d[15]), .B(n584), .Z(data_out_s0[60]) );
  XOR2_X1 U2516 ( .A(sbox_s0_d[60]), .B(sbox_s0_d[24]), .Z(n584) );
  XOR2_X1 U2517 ( .A(sbox_s0_d[64]), .B(n576), .Z(data_out_s0[64]) );
  XOR2_X1 U2518 ( .A(sbox_s0_d[92]), .B(sbox_s0_d[83]), .Z(n576) );
  XOR2_X1 U2519 ( .A(sbox_s0_d[89]), .B(n516), .Z(data_out_s0[70]) );
  XOR2_X1 U2520 ( .A(sbox_s0_d[70]), .B(sbox_s0_d[98]), .Z(n516) );
  XOR2_X1 U2521 ( .A(sbox_s0_d[90]), .B(n515), .Z(data_out_s0[71]) );
  XOR2_X1 U2522 ( .A(sbox_s0_d[71]), .B(sbox_s0_d[99]), .Z(n515) );
  XOR2_X1 U2523 ( .A(sbox_s0_d[91]), .B(n514), .Z(data_out_s0[72]) );
  XOR2_X1 U2524 ( .A(sbox_s0_d[72]), .B(sbox_s0_d[100]), .Z(n514) );
  XOR2_X1 U2525 ( .A(sbox_s0_d[92]), .B(n513), .Z(data_out_s0[73]) );
  XOR2_X1 U2526 ( .A(sbox_s0_d[73]), .B(sbox_s0_d[101]), .Z(n513) );
  XOR2_X1 U2527 ( .A(sbox_s0_d[91]), .B(n557), .Z(data_out_s0[91]) );
  XOR2_X1 U2528 ( .A(sbox_s0_d[119]), .B(sbox_s0_d[110]), .Z(n557) );
  XOR2_X1 U2529 ( .A(sbox_s0_d[92]), .B(n556), .Z(data_out_s0[92]) );
  XOR2_X1 U2530 ( .A(sbox_s0_d[120]), .B(sbox_s0_d[111]), .Z(n556) );
  XOR2_X1 U2531 ( .A(sbox_s0_d[93]), .B(n555), .Z(data_out_s0[93]) );
  XOR2_X1 U2532 ( .A(sbox_s0_d[121]), .B(sbox_s0_d[112]), .Z(n555) );
  XOR2_X1 U2533 ( .A(sbox_s0_d[94]), .B(n553), .Z(data_out_s0[94]) );
  XOR2_X1 U2534 ( .A(sbox_s0_d[122]), .B(sbox_s0_d[113]), .Z(n553) );
  XOR2_X1 U2535 ( .A(sbox_s0_d[95]), .B(n552), .Z(data_out_s0[95]) );
  XOR2_X1 U2536 ( .A(sbox_s0_d[123]), .B(sbox_s0_d[114]), .Z(n552) );
  XOR2_X1 U2537 ( .A(sbox_s0_d[96]), .B(n551), .Z(data_out_s0[96]) );
  XOR2_X1 U2538 ( .A(sbox_s0_d[124]), .B(sbox_s0_d[115]), .Z(n551) );
  XOR2_X1 U2539 ( .A(sbox_s0_d[64]), .B(n547), .Z(data_out_s0[100]) );
  XOR2_X1 U2540 ( .A(sbox_s0_d[119]), .B(sbox_s0_d[100]), .Z(n547) );
  XOR2_X1 U2541 ( .A(sbox_s0_d[65]), .B(n546), .Z(data_out_s0[101]) );
  XOR2_X1 U2542 ( .A(sbox_s0_d[120]), .B(sbox_s0_d[101]), .Z(n546) );
  XOR2_X1 U2543 ( .A(sbox_s0_d[66]), .B(n545), .Z(data_out_s0[102]) );
  XOR2_X1 U2544 ( .A(sbox_s0_d[121]), .B(sbox_s0_d[102]), .Z(n545) );
  XOR2_X1 U2545 ( .A(sbox_s0_d[103]), .B(n544), .Z(data_out_s0[103]) );
  XOR2_X1 U2546 ( .A(sbox_s0_d[122]), .B(sbox_s0_d[67]), .Z(n544) );
  XOR2_X1 U2547 ( .A(sbox_s0_d[104]), .B(n542), .Z(data_out_s0[104]) );
  XOR2_X1 U2548 ( .A(sbox_s0_d[123]), .B(sbox_s0_d[68]), .Z(n542) );
  XOR2_X1 U2549 ( .A(sbox_s0_d[105]), .B(n541), .Z(data_out_s0[105]) );
  XOR2_X1 U2550 ( .A(sbox_s0_d[124]), .B(sbox_s0_d[69]), .Z(n541) );
  XOR2_X1 U2551 ( .A(sbox_s0_d[106]), .B(n540), .Z(data_out_s0[106]) );
  XOR2_X1 U2552 ( .A(sbox_s0_d[70]), .B(sbox_s0_d[125]), .Z(n540) );
  XOR2_X1 U2553 ( .A(sbox_s0_d[107]), .B(n539), .Z(data_out_s0[107]) );
  XOR2_X1 U2554 ( .A(sbox_s0_d[71]), .B(sbox_s0_d[126]), .Z(n539) );
  XOR2_X1 U2555 ( .A(sbox_s0_d[108]), .B(n538), .Z(data_out_s0[108]) );
  XOR2_X1 U2556 ( .A(sbox_s0_d[72]), .B(sbox_s0_d[127]), .Z(n538) );
  XOR2_X1 U2557 ( .A(sbox_s0_d[64]), .B(n537), .Z(data_out_s0[109]) );
  XOR2_X1 U2558 ( .A(sbox_s0_d[73]), .B(sbox_s0_d[109]), .Z(n537) );
  XOR2_X1 U2559 ( .A(sbox_s0_d[79]), .B(n530), .Z(data_out_s0[115]) );
  XOR2_X1 U2560 ( .A(sbox_s0_d[70]), .B(sbox_s0_d[115]), .Z(n530) );
  XOR2_X1 U2561 ( .A(sbox_s0_d[80]), .B(n529), .Z(data_out_s0[116]) );
  XOR2_X1 U2562 ( .A(sbox_s0_d[71]), .B(sbox_s0_d[116]), .Z(n529) );
  XOR2_X1 U2563 ( .A(sbox_s0_d[81]), .B(n528), .Z(data_out_s0[117]) );
  XOR2_X1 U2564 ( .A(sbox_s0_d[72]), .B(sbox_s0_d[117]), .Z(n528) );
  XOR2_X1 U2565 ( .A(sbox_s0_d[82]), .B(n527), .Z(data_out_s0[118]) );
  XOR2_X1 U2566 ( .A(sbox_s0_d[73]), .B(sbox_s0_d[118]), .Z(n527) );
  XOR2_X1 U2567 ( .A(sbox_s0_d[74]), .B(n526), .Z(data_out_s0[119]) );
  XOR2_X1 U2568 ( .A(sbox_s0_d[119]), .B(sbox_s0_d[83]), .Z(n526) );
  XOR2_X1 U2569 ( .A(sbox_s0_d[75]), .B(n525), .Z(data_out_s0[120]) );
  XOR2_X1 U2570 ( .A(sbox_s0_d[120]), .B(sbox_s0_d[84]), .Z(n525) );
  XOR2_X1 U2571 ( .A(sbox_s0_d[76]), .B(n524), .Z(data_out_s0[121]) );
  XOR2_X1 U2572 ( .A(sbox_s0_d[121]), .B(sbox_s0_d[85]), .Z(n524) );
  XOR2_X1 U2573 ( .A(sbox_s0_d[77]), .B(n523), .Z(data_out_s0[122]) );
  XOR2_X1 U2574 ( .A(sbox_s0_d[122]), .B(sbox_s0_d[86]), .Z(n523) );
  XOR2_X1 U2575 ( .A(sbox_s0_d[78]), .B(n522), .Z(data_out_s0[123]) );
  XOR2_X1 U2576 ( .A(sbox_s0_d[123]), .B(sbox_s0_d[87]), .Z(n522) );
  XOR2_X1 U2577 ( .A(sbox_s0_d[79]), .B(n520), .Z(data_out_s0[124]) );
  XOR2_X1 U2578 ( .A(sbox_s0_d[124]), .B(sbox_s0_d[88]), .Z(n520) );
  DFF_X1 generated_sbox_0_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_0_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_0_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_0_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_0_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_0_reg_1_s0_1_reg ( .D(generated_sbox_0_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_0_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_0_reg_1_s1_1_reg ( .D(generated_sbox_0_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_0_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_0_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_0_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_0_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_0_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_0_reg_1_s0_reg ( .D(generated_sbox_0_reg_0_s0), .CK(
        clock), .Q(generated_sbox_0_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_0_reg_1_s1_reg ( .D(generated_sbox_0_reg_0_s1), .CK(
        clock), .Q(generated_sbox_0_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_1_s0_reg ( .D(
        generated_sbox_0_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_0_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_1_s1_reg ( .D(
        generated_sbox_0_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_0_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_0_reg_0_s1_reg ( .D(data_in_s1[64]), .CK(clock), .Q(
        generated_sbox_0_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_0_reg_0_s0_reg ( .D(data_in_s1[0]), .CK(clock), .Q(
        generated_sbox_0_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_0_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_0_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s0_reg ( .D(
        generated_sbox_0_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_0_reg_0_s1_1_reg ( .D(data_in_s3[64]), .CK(clock), .Q(
        generated_sbox_0_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_0_reg_0_s0_1_reg ( .D(data_in_s3[0]), .CK(clock), .Q(
        generated_sbox_0_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_0_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_0_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_0_reg_io_z_0_s1_reg ( .D(
        generated_sbox_0_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_0_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[0]), 
        .B(data_in_s0[0]), .Z(generated_sbox_0_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_0_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[64]), 
        .B(data_in_s0[64]), .Z(generated_sbox_0_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__0_), .B(data_in_s1[0]), .Z(
        generated_sbox_0_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_0_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[64]), 
        .B(data_in_s1[64]), .Z(generated_sbox_0_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[0]), 
        .B(data_in_s3[0]), .Z(generated_sbox_0_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_0_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[64]), 
        .B(data_in_s3[64]), .Z(generated_sbox_0_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_0_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_0_xor_0_Masked_z_0_), .ZN(
        generated_sbox_0_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[0]), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[64]), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[0]), .B(
        generated_sbox_0_not_0_Masked_z[0]), .Z(
        generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[0]), .B(
        generated_sbox_0_not_0_Masked_z[1]), .Z(
        generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_0_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_n2) );
  XNOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U7 ( .A(rand[1]), .B(
        generated_sbox_0_and_0_Masked_and_hpc_mul_n2), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_0_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_n1) );
  XNOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U5 ( .A(rand[1]), .B(
        generated_sbox_0_and_0_Masked_and_hpc_mul_n1), .ZN(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_0_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[0]), .ZN(
        generated_sbox_0_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_0_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_0_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[2]), .B(
        data_in_s1[64]), .Z(generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[2]), .B(
        generated_sbox_0_not_1_Masked_z_0_), .Z(
        generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_0_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U7 ( .A(rand[3]), .B(
        generated_sbox_0_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_0_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U5 ( .A(rand[3]), .B(
        generated_sbox_0_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_0_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_0_xor_1_Masked_z_0_), .ZN(
        generated_sbox_0_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[0]), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[64]), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[4]), .B(
        generated_sbox_0_not_2_Masked_z[0]), .Z(
        generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[4]), .B(
        generated_sbox_0_not_2_Masked_z[1]), .Z(
        generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_0_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U7 ( .A(rand[5]), .B(
        generated_sbox_0_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_0_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U5 ( .A(rand[5]), .B(
        generated_sbox_0_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_0_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[0]), .ZN(
        generated_sbox_0_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_0_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_0_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[6]), .B(
        data_in_s3[64]), .Z(generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[6]), .B(
        generated_sbox_0_not_3_Masked_z_0_), .Z(
        generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_0_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U7 ( .A(rand[7]), .B(
        generated_sbox_0_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_0_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U5 ( .A(rand[7]), .B(
        generated_sbox_0_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_0_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_0_xor_2_Masked_z_0_), .ZN(
        generated_sbox_0_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_0_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_0_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[8]), .B(
        generated_sbox_0_not_4_Masked_z[0]), .Z(
        generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[8]), .B(
        generated_sbox_0_not_4_Masked_z[1]), .Z(
        generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_0_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U7 ( .A(rand[9]), .B(
        generated_sbox_0_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_0_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_0_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U5 ( .A(rand[9]), .B(
        generated_sbox_0_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_0_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_0_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_0_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_and_1_Masked_z[0]), .B(
        generated_sbox_0_xor_3_Masked_x[0]), .Z(
        generated_sbox_0_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_0_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_and_1_Masked_z[1]), .B(
        generated_sbox_0_xor_3_Masked_x[1]), .Z(
        generated_sbox_0_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_and_2_Masked_z[0]), .B(
        generated_sbox_0_xor_4_Masked_x[0]), .Z(
        generated_sbox_0_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_0_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_and_2_Masked_z[1]), .B(
        generated_sbox_0_xor_4_Masked_x[1]), .Z(
        generated_sbox_0_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_and_3_Masked_z[0]), .B(
        generated_sbox_0_xor_5_Masked_x[0]), .Z(
        generated_sbox_0_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_0_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_and_3_Masked_z[1]), .B(
        generated_sbox_0_xor_5_Masked_x[1]), .Z(sbox_s2[64]) );
  XOR2_X1 generated_sbox_0_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_and_4_Masked_z[0]), .B(
        generated_sbox_0_xor_6_Masked_x[0]), .Z(
        generated_sbox_0_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_0_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_and_4_Masked_z[1]), .B(
        generated_sbox_0_xor_6_Masked_x[1]), .Z(
        generated_sbox_0_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_0_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_and_0_Masked_z[0]), .B(
        generated_sbox_0_xor_7_Masked_x[0]), .Z(sbox_s4[0]) );
  XOR2_X1 generated_sbox_0_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_and_0_Masked_z[1]), .B(
        generated_sbox_0_xor_7_Masked_x[1]), .Z(sbox_s4[64]) );
  XOR2_X1 generated_sbox_0_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[0]), .B(
        generated_sbox_0_xor_3_Masked_z[0]), .Z(sbox_s0[0]) );
  XOR2_X1 generated_sbox_0_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[64]), 
        .B(generated_sbox_0_xor_3_Masked_z[1]), .Z(sbox_s0[64]) );
  XOR2_X1 generated_sbox_0_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_xor_4_Masked_z[0]), .B(
        generated_sbox_0_xor_3_Masked_z[0]), .Z(sbox_s1[0]) );
  XOR2_X1 generated_sbox_0_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_xor_4_Masked_z[1]), .B(
        generated_sbox_0_xor_3_Masked_z[1]), .Z(sbox_s1[64]) );
  INV_X1 generated_sbox_0_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_0_xor_5_Masked_z_0_), .ZN(sbox_s2[0]) );
  XOR2_X1 generated_sbox_0_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_0_xor_6_Masked_z[0]), .B(
        generated_sbox_0_xor_5_Masked_z_0_), .Z(sbox_s3[0]) );
  XOR2_X1 generated_sbox_0_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_0_xor_6_Masked_z[1]), .B(sbox_s2[64]), .Z(sbox_s3[64])
         );
  DFF_X1 generated_sbox_1_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_1_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_1_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_1_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_1_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_1_reg_1_s0_1_reg ( .D(generated_sbox_1_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_1_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_1_reg_1_s1_1_reg ( .D(generated_sbox_1_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_1_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_1_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_1_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_1_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_1_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_1_reg_1_s0_reg ( .D(generated_sbox_1_reg_0_s0), .CK(
        clock), .Q(generated_sbox_1_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_1_reg_1_s1_reg ( .D(generated_sbox_1_reg_0_s1), .CK(
        clock), .Q(generated_sbox_1_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_1_s0_reg ( .D(
        generated_sbox_1_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_1_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_1_s1_reg ( .D(
        generated_sbox_1_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_1_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_1_reg_0_s1_reg ( .D(data_in_s1[65]), .CK(clock), .Q(
        generated_sbox_1_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_1_reg_0_s0_reg ( .D(data_in_s1[1]), .CK(clock), .Q(
        generated_sbox_1_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_1_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_1_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s0_reg ( .D(
        generated_sbox_1_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_1_reg_0_s1_1_reg ( .D(data_in_s3[65]), .CK(clock), .Q(
        generated_sbox_1_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_1_reg_0_s0_1_reg ( .D(data_in_s3[1]), .CK(clock), .Q(
        generated_sbox_1_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_1_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_1_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_1_reg_io_z_0_s1_reg ( .D(
        generated_sbox_1_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_1_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[1]), 
        .B(data_in_s0[1]), .Z(generated_sbox_1_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_1_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[65]), 
        .B(data_in_s0[65]), .Z(generated_sbox_1_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__1_), .B(data_in_s1[1]), .Z(
        generated_sbox_1_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_1_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[65]), 
        .B(data_in_s1[65]), .Z(generated_sbox_1_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[1]), 
        .B(data_in_s3[1]), .Z(generated_sbox_1_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_1_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[65]), 
        .B(data_in_s3[65]), .Z(generated_sbox_1_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_1_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_1_xor_0_Masked_z_0_), .ZN(
        generated_sbox_1_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[1]), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[65]), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[10]), .B(
        generated_sbox_1_not_0_Masked_z[0]), .Z(
        generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[10]), .B(
        generated_sbox_1_not_0_Masked_z[1]), .Z(
        generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_1_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U7 ( .A(rand[11]), .B(
        generated_sbox_1_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_1_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U5 ( .A(rand[11]), .B(
        generated_sbox_1_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_1_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[1]), .ZN(
        generated_sbox_1_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_1_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_1_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[12]), .B(
        data_in_s1[65]), .Z(generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[12]), .B(
        generated_sbox_1_not_1_Masked_z_0_), .Z(
        generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_1_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U7 ( .A(rand[13]), .B(
        generated_sbox_1_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_1_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U5 ( .A(rand[13]), .B(
        generated_sbox_1_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_1_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_1_xor_1_Masked_z_0_), .ZN(
        generated_sbox_1_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[1]), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[65]), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[14]), .B(
        generated_sbox_1_not_2_Masked_z[0]), .Z(
        generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[14]), .B(
        generated_sbox_1_not_2_Masked_z[1]), .Z(
        generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_1_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U7 ( .A(rand[15]), .B(
        generated_sbox_1_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_1_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U5 ( .A(rand[15]), .B(
        generated_sbox_1_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_1_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[1]), .ZN(
        generated_sbox_1_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_1_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_1_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[16]), .B(
        data_in_s3[65]), .Z(generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[16]), .B(
        generated_sbox_1_not_3_Masked_z_0_), .Z(
        generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_1_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U7 ( .A(rand[17]), .B(
        generated_sbox_1_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_1_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U5 ( .A(rand[17]), .B(
        generated_sbox_1_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_1_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_1_xor_2_Masked_z_0_), .ZN(
        generated_sbox_1_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_1_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_1_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[18]), .B(
        generated_sbox_1_not_4_Masked_z[0]), .Z(
        generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[18]), .B(
        generated_sbox_1_not_4_Masked_z[1]), .Z(
        generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_1_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U7 ( .A(rand[19]), .B(
        generated_sbox_1_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_1_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_1_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U5 ( .A(rand[19]), .B(
        generated_sbox_1_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_1_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_1_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_1_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_and_1_Masked_z[0]), .B(
        generated_sbox_1_xor_3_Masked_x[0]), .Z(
        generated_sbox_1_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_1_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_and_1_Masked_z[1]), .B(
        generated_sbox_1_xor_3_Masked_x[1]), .Z(
        generated_sbox_1_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_and_2_Masked_z[0]), .B(
        generated_sbox_1_xor_4_Masked_x[0]), .Z(
        generated_sbox_1_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_1_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_and_2_Masked_z[1]), .B(
        generated_sbox_1_xor_4_Masked_x[1]), .Z(
        generated_sbox_1_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_and_3_Masked_z[0]), .B(
        generated_sbox_1_xor_5_Masked_x[0]), .Z(
        generated_sbox_1_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_1_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_and_3_Masked_z[1]), .B(
        generated_sbox_1_xor_5_Masked_x[1]), .Z(sbox_s2[65]) );
  XOR2_X1 generated_sbox_1_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_and_4_Masked_z[0]), .B(
        generated_sbox_1_xor_6_Masked_x[0]), .Z(
        generated_sbox_1_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_1_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_and_4_Masked_z[1]), .B(
        generated_sbox_1_xor_6_Masked_x[1]), .Z(
        generated_sbox_1_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_1_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_and_0_Masked_z[0]), .B(
        generated_sbox_1_xor_7_Masked_x[0]), .Z(sbox_s4[1]) );
  XOR2_X1 generated_sbox_1_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_and_0_Masked_z[1]), .B(
        generated_sbox_1_xor_7_Masked_x[1]), .Z(sbox_s4[65]) );
  XOR2_X1 generated_sbox_1_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[1]), .B(
        generated_sbox_1_xor_3_Masked_z[0]), .Z(sbox_s0[1]) );
  XOR2_X1 generated_sbox_1_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[65]), 
        .B(generated_sbox_1_xor_3_Masked_z[1]), .Z(sbox_s0[65]) );
  XOR2_X1 generated_sbox_1_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_xor_4_Masked_z[0]), .B(
        generated_sbox_1_xor_3_Masked_z[0]), .Z(sbox_s1[1]) );
  XOR2_X1 generated_sbox_1_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_xor_4_Masked_z[1]), .B(
        generated_sbox_1_xor_3_Masked_z[1]), .Z(sbox_s1[65]) );
  INV_X1 generated_sbox_1_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_1_xor_5_Masked_z_0_), .ZN(sbox_s2[1]) );
  XOR2_X1 generated_sbox_1_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_1_xor_6_Masked_z[0]), .B(
        generated_sbox_1_xor_5_Masked_z_0_), .Z(sbox_s3[1]) );
  XOR2_X1 generated_sbox_1_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_1_xor_6_Masked_z[1]), .B(sbox_s2[65]), .Z(sbox_s3[65])
         );
  DFF_X1 generated_sbox_2_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_2_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_2_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_2_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_2_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_2_reg_1_s0_1_reg ( .D(generated_sbox_2_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_2_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_2_reg_1_s1_1_reg ( .D(generated_sbox_2_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_2_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_2_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_2_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_2_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_2_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_2_reg_1_s0_reg ( .D(generated_sbox_2_reg_0_s0), .CK(
        clock), .Q(generated_sbox_2_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_2_reg_1_s1_reg ( .D(generated_sbox_2_reg_0_s1), .CK(
        clock), .Q(generated_sbox_2_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_1_s0_reg ( .D(
        generated_sbox_2_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_2_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_1_s1_reg ( .D(
        generated_sbox_2_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_2_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_2_reg_0_s1_reg ( .D(data_in_s1[66]), .CK(clock), .Q(
        generated_sbox_2_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_2_reg_0_s0_reg ( .D(data_in_s1[2]), .CK(clock), .Q(
        generated_sbox_2_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_2_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_2_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s0_reg ( .D(
        generated_sbox_2_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_2_reg_0_s1_1_reg ( .D(data_in_s3[66]), .CK(clock), .Q(
        generated_sbox_2_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_2_reg_0_s0_1_reg ( .D(data_in_s3[2]), .CK(clock), .Q(
        generated_sbox_2_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_2_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_2_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_2_reg_io_z_0_s1_reg ( .D(
        generated_sbox_2_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_2_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[2]), 
        .B(data_in_s0[2]), .Z(generated_sbox_2_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_2_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[66]), 
        .B(data_in_s0[66]), .Z(generated_sbox_2_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__2_), .B(data_in_s1[2]), .Z(
        generated_sbox_2_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_2_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[66]), 
        .B(data_in_s1[66]), .Z(generated_sbox_2_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[2]), 
        .B(data_in_s3[2]), .Z(generated_sbox_2_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_2_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[66]), 
        .B(data_in_s3[66]), .Z(generated_sbox_2_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_2_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_2_xor_0_Masked_z_0_), .ZN(
        generated_sbox_2_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[2]), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[66]), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[20]), .B(
        generated_sbox_2_not_0_Masked_z[0]), .Z(
        generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[20]), .B(
        generated_sbox_2_not_0_Masked_z[1]), .Z(
        generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_2_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U7 ( .A(rand[21]), .B(
        generated_sbox_2_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_2_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U5 ( .A(rand[21]), .B(
        generated_sbox_2_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_2_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[2]), .ZN(
        generated_sbox_2_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_2_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_2_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[22]), .B(
        data_in_s1[66]), .Z(generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[22]), .B(
        generated_sbox_2_not_1_Masked_z_0_), .Z(
        generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_2_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U7 ( .A(rand[23]), .B(
        generated_sbox_2_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_2_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U5 ( .A(rand[23]), .B(
        generated_sbox_2_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_2_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_2_xor_1_Masked_z_0_), .ZN(
        generated_sbox_2_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[2]), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[66]), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[24]), .B(
        generated_sbox_2_not_2_Masked_z[0]), .Z(
        generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[24]), .B(
        generated_sbox_2_not_2_Masked_z[1]), .Z(
        generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_2_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U7 ( .A(rand[25]), .B(
        generated_sbox_2_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_2_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U5 ( .A(rand[25]), .B(
        generated_sbox_2_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_2_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[2]), .ZN(
        generated_sbox_2_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_2_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_2_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[26]), .B(
        data_in_s3[66]), .Z(generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[26]), .B(
        generated_sbox_2_not_3_Masked_z_0_), .Z(
        generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_2_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U7 ( .A(rand[27]), .B(
        generated_sbox_2_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_2_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U5 ( .A(rand[27]), .B(
        generated_sbox_2_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_2_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_2_xor_2_Masked_z_0_), .ZN(
        generated_sbox_2_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_2_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_2_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[28]), .B(
        generated_sbox_2_not_4_Masked_z[0]), .Z(
        generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[28]), .B(
        generated_sbox_2_not_4_Masked_z[1]), .Z(
        generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_2_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U7 ( .A(rand[29]), .B(
        generated_sbox_2_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_2_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_2_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U5 ( .A(rand[29]), .B(
        generated_sbox_2_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_2_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_2_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_2_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_and_1_Masked_z[0]), .B(
        generated_sbox_2_xor_3_Masked_x[0]), .Z(
        generated_sbox_2_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_2_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_and_1_Masked_z[1]), .B(
        generated_sbox_2_xor_3_Masked_x[1]), .Z(
        generated_sbox_2_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_and_2_Masked_z[0]), .B(
        generated_sbox_2_xor_4_Masked_x[0]), .Z(
        generated_sbox_2_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_2_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_and_2_Masked_z[1]), .B(
        generated_sbox_2_xor_4_Masked_x[1]), .Z(
        generated_sbox_2_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_and_3_Masked_z[0]), .B(
        generated_sbox_2_xor_5_Masked_x[0]), .Z(
        generated_sbox_2_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_2_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_and_3_Masked_z[1]), .B(
        generated_sbox_2_xor_5_Masked_x[1]), .Z(sbox_s2[66]) );
  XOR2_X1 generated_sbox_2_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_and_4_Masked_z[0]), .B(
        generated_sbox_2_xor_6_Masked_x[0]), .Z(
        generated_sbox_2_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_2_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_and_4_Masked_z[1]), .B(
        generated_sbox_2_xor_6_Masked_x[1]), .Z(
        generated_sbox_2_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_2_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_and_0_Masked_z[0]), .B(
        generated_sbox_2_xor_7_Masked_x[0]), .Z(sbox_s4[2]) );
  XOR2_X1 generated_sbox_2_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_and_0_Masked_z[1]), .B(
        generated_sbox_2_xor_7_Masked_x[1]), .Z(sbox_s4[66]) );
  XOR2_X1 generated_sbox_2_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[2]), .B(
        generated_sbox_2_xor_3_Masked_z[0]), .Z(sbox_s0[2]) );
  XOR2_X1 generated_sbox_2_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[66]), 
        .B(generated_sbox_2_xor_3_Masked_z[1]), .Z(sbox_s0[66]) );
  XOR2_X1 generated_sbox_2_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_xor_4_Masked_z[0]), .B(
        generated_sbox_2_xor_3_Masked_z[0]), .Z(sbox_s1[2]) );
  XOR2_X1 generated_sbox_2_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_xor_4_Masked_z[1]), .B(
        generated_sbox_2_xor_3_Masked_z[1]), .Z(sbox_s1[66]) );
  INV_X1 generated_sbox_2_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_2_xor_5_Masked_z_0_), .ZN(sbox_s2[2]) );
  XOR2_X1 generated_sbox_2_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_2_xor_6_Masked_z[0]), .B(
        generated_sbox_2_xor_5_Masked_z_0_), .Z(sbox_s3[2]) );
  XOR2_X1 generated_sbox_2_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_2_xor_6_Masked_z[1]), .B(sbox_s2[66]), .Z(sbox_s3[66])
         );
  DFF_X1 generated_sbox_3_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_3_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_3_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_3_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_3_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_3_reg_1_s0_1_reg ( .D(generated_sbox_3_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_3_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_3_reg_1_s1_1_reg ( .D(generated_sbox_3_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_3_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_3_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_3_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_3_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_3_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_3_reg_1_s0_reg ( .D(generated_sbox_3_reg_0_s0), .CK(
        clock), .Q(generated_sbox_3_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_3_reg_1_s1_reg ( .D(generated_sbox_3_reg_0_s1), .CK(
        clock), .Q(generated_sbox_3_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_1_s0_reg ( .D(
        generated_sbox_3_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_3_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_1_s1_reg ( .D(
        generated_sbox_3_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_3_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_3_reg_0_s1_reg ( .D(data_in_s1[67]), .CK(clock), .Q(
        generated_sbox_3_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_3_reg_0_s0_reg ( .D(data_in_s1[3]), .CK(clock), .Q(
        generated_sbox_3_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_3_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_3_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s0_reg ( .D(
        generated_sbox_3_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_3_reg_0_s1_1_reg ( .D(data_in_s3[67]), .CK(clock), .Q(
        generated_sbox_3_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_3_reg_0_s0_1_reg ( .D(data_in_s3[3]), .CK(clock), .Q(
        generated_sbox_3_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_3_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_3_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_3_reg_io_z_0_s1_reg ( .D(
        generated_sbox_3_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_3_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[3]), 
        .B(data_in_s0[3]), .Z(generated_sbox_3_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_3_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[67]), 
        .B(data_in_s0[67]), .Z(generated_sbox_3_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__3_), .B(data_in_s1[3]), .Z(
        generated_sbox_3_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_3_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[67]), 
        .B(data_in_s1[67]), .Z(generated_sbox_3_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[3]), 
        .B(data_in_s3[3]), .Z(generated_sbox_3_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_3_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[67]), 
        .B(data_in_s3[67]), .Z(generated_sbox_3_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_3_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_3_xor_0_Masked_z_0_), .ZN(
        generated_sbox_3_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[3]), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[67]), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[30]), .B(
        generated_sbox_3_not_0_Masked_z[0]), .Z(
        generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[30]), .B(
        generated_sbox_3_not_0_Masked_z[1]), .Z(
        generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_3_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U7 ( .A(rand[31]), .B(
        generated_sbox_3_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_3_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U5 ( .A(rand[31]), .B(
        generated_sbox_3_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_3_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[3]), .ZN(
        generated_sbox_3_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_3_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_3_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[32]), .B(
        data_in_s1[67]), .Z(generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[32]), .B(
        generated_sbox_3_not_1_Masked_z_0_), .Z(
        generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_3_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U7 ( .A(rand[33]), .B(
        generated_sbox_3_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_3_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U5 ( .A(rand[33]), .B(
        generated_sbox_3_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_3_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_3_xor_1_Masked_z_0_), .ZN(
        generated_sbox_3_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[3]), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[67]), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[34]), .B(
        generated_sbox_3_not_2_Masked_z[0]), .Z(
        generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[34]), .B(
        generated_sbox_3_not_2_Masked_z[1]), .Z(
        generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_3_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U7 ( .A(rand[35]), .B(
        generated_sbox_3_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_3_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U5 ( .A(rand[35]), .B(
        generated_sbox_3_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_3_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[3]), .ZN(
        generated_sbox_3_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_3_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_3_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[36]), .B(
        data_in_s3[67]), .Z(generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[36]), .B(
        generated_sbox_3_not_3_Masked_z_0_), .Z(
        generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_3_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U7 ( .A(rand[37]), .B(
        generated_sbox_3_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_3_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U5 ( .A(rand[37]), .B(
        generated_sbox_3_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_3_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_3_xor_2_Masked_z_0_), .ZN(
        generated_sbox_3_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_3_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_3_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[38]), .B(
        generated_sbox_3_not_4_Masked_z[0]), .Z(
        generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[38]), .B(
        generated_sbox_3_not_4_Masked_z[1]), .Z(
        generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_3_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U7 ( .A(rand[39]), .B(
        generated_sbox_3_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_3_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_3_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U5 ( .A(rand[39]), .B(
        generated_sbox_3_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_3_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_3_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_3_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_and_1_Masked_z[0]), .B(
        generated_sbox_3_xor_3_Masked_x[0]), .Z(
        generated_sbox_3_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_3_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_and_1_Masked_z[1]), .B(
        generated_sbox_3_xor_3_Masked_x[1]), .Z(
        generated_sbox_3_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_and_2_Masked_z[0]), .B(
        generated_sbox_3_xor_4_Masked_x[0]), .Z(
        generated_sbox_3_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_3_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_and_2_Masked_z[1]), .B(
        generated_sbox_3_xor_4_Masked_x[1]), .Z(
        generated_sbox_3_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_and_3_Masked_z[0]), .B(
        generated_sbox_3_xor_5_Masked_x[0]), .Z(
        generated_sbox_3_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_3_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_and_3_Masked_z[1]), .B(
        generated_sbox_3_xor_5_Masked_x[1]), .Z(sbox_s2[67]) );
  XOR2_X1 generated_sbox_3_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_and_4_Masked_z[0]), .B(
        generated_sbox_3_xor_6_Masked_x[0]), .Z(
        generated_sbox_3_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_3_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_and_4_Masked_z[1]), .B(
        generated_sbox_3_xor_6_Masked_x[1]), .Z(
        generated_sbox_3_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_3_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_and_0_Masked_z[0]), .B(
        generated_sbox_3_xor_7_Masked_x[0]), .Z(sbox_s4[3]) );
  XOR2_X1 generated_sbox_3_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_and_0_Masked_z[1]), .B(
        generated_sbox_3_xor_7_Masked_x[1]), .Z(sbox_s4[67]) );
  XOR2_X1 generated_sbox_3_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[3]), .B(
        generated_sbox_3_xor_3_Masked_z[0]), .Z(sbox_s0[3]) );
  XOR2_X1 generated_sbox_3_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[67]), 
        .B(generated_sbox_3_xor_3_Masked_z[1]), .Z(sbox_s0[67]) );
  XOR2_X1 generated_sbox_3_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_xor_4_Masked_z[0]), .B(
        generated_sbox_3_xor_3_Masked_z[0]), .Z(sbox_s1[3]) );
  XOR2_X1 generated_sbox_3_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_xor_4_Masked_z[1]), .B(
        generated_sbox_3_xor_3_Masked_z[1]), .Z(sbox_s1[67]) );
  INV_X1 generated_sbox_3_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_3_xor_5_Masked_z_0_), .ZN(sbox_s2[3]) );
  XOR2_X1 generated_sbox_3_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_3_xor_6_Masked_z[0]), .B(
        generated_sbox_3_xor_5_Masked_z_0_), .Z(sbox_s3[3]) );
  XOR2_X1 generated_sbox_3_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_3_xor_6_Masked_z[1]), .B(sbox_s2[67]), .Z(sbox_s3[67])
         );
  DFF_X1 generated_sbox_4_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_4_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_4_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_4_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_4_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_4_reg_1_s0_1_reg ( .D(generated_sbox_4_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_4_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_4_reg_1_s1_1_reg ( .D(generated_sbox_4_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_4_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_4_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_4_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_4_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_4_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_4_reg_1_s0_reg ( .D(generated_sbox_4_reg_0_s0), .CK(
        clock), .Q(generated_sbox_4_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_4_reg_1_s1_reg ( .D(generated_sbox_4_reg_0_s1), .CK(
        clock), .Q(generated_sbox_4_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_1_s0_reg ( .D(
        generated_sbox_4_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_4_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_1_s1_reg ( .D(
        generated_sbox_4_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_4_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_4_reg_0_s1_reg ( .D(data_in_s1[68]), .CK(clock), .Q(
        generated_sbox_4_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_4_reg_0_s0_reg ( .D(data_in_s1[4]), .CK(clock), .Q(
        generated_sbox_4_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_4_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_4_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s0_reg ( .D(
        generated_sbox_4_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_4_reg_0_s1_1_reg ( .D(data_in_s3[68]), .CK(clock), .Q(
        generated_sbox_4_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_4_reg_0_s0_1_reg ( .D(data_in_s3[4]), .CK(clock), .Q(
        generated_sbox_4_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_4_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_4_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_4_reg_io_z_0_s1_reg ( .D(
        generated_sbox_4_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_4_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[4]), 
        .B(data_in_s0[4]), .Z(generated_sbox_4_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_4_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[68]), 
        .B(data_in_s0[68]), .Z(generated_sbox_4_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__4_), .B(data_in_s1[4]), .Z(
        generated_sbox_4_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_4_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[68]), 
        .B(data_in_s1[68]), .Z(generated_sbox_4_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[4]), 
        .B(data_in_s3[4]), .Z(generated_sbox_4_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_4_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[68]), 
        .B(data_in_s3[68]), .Z(generated_sbox_4_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_4_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_4_xor_0_Masked_z_0_), .ZN(
        generated_sbox_4_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[4]), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[68]), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[40]), .B(
        generated_sbox_4_not_0_Masked_z[0]), .Z(
        generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[40]), .B(
        generated_sbox_4_not_0_Masked_z[1]), .Z(
        generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_4_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U7 ( .A(rand[41]), .B(
        generated_sbox_4_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_4_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U5 ( .A(rand[41]), .B(
        generated_sbox_4_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_4_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[4]), .ZN(
        generated_sbox_4_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_4_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_4_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[42]), .B(
        data_in_s1[68]), .Z(generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[42]), .B(
        generated_sbox_4_not_1_Masked_z_0_), .Z(
        generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_4_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U7 ( .A(rand[43]), .B(
        generated_sbox_4_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_4_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U5 ( .A(rand[43]), .B(
        generated_sbox_4_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_4_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_4_xor_1_Masked_z_0_), .ZN(
        generated_sbox_4_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[4]), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[68]), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[44]), .B(
        generated_sbox_4_not_2_Masked_z[0]), .Z(
        generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[44]), .B(
        generated_sbox_4_not_2_Masked_z[1]), .Z(
        generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_4_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U7 ( .A(rand[45]), .B(
        generated_sbox_4_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_4_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U5 ( .A(rand[45]), .B(
        generated_sbox_4_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_4_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[4]), .ZN(
        generated_sbox_4_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_4_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_4_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[46]), .B(
        data_in_s3[68]), .Z(generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[46]), .B(
        generated_sbox_4_not_3_Masked_z_0_), .Z(
        generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_4_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U7 ( .A(rand[47]), .B(
        generated_sbox_4_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_4_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U5 ( .A(rand[47]), .B(
        generated_sbox_4_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_4_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_4_xor_2_Masked_z_0_), .ZN(
        generated_sbox_4_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_4_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_4_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[48]), .B(
        generated_sbox_4_not_4_Masked_z[0]), .Z(
        generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[48]), .B(
        generated_sbox_4_not_4_Masked_z[1]), .Z(
        generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_4_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U7 ( .A(rand[49]), .B(
        generated_sbox_4_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_4_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_4_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U5 ( .A(rand[49]), .B(
        generated_sbox_4_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_4_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_4_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_4_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_and_1_Masked_z[0]), .B(
        generated_sbox_4_xor_3_Masked_x[0]), .Z(
        generated_sbox_4_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_4_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_and_1_Masked_z[1]), .B(
        generated_sbox_4_xor_3_Masked_x[1]), .Z(
        generated_sbox_4_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_and_2_Masked_z[0]), .B(
        generated_sbox_4_xor_4_Masked_x[0]), .Z(
        generated_sbox_4_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_4_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_and_2_Masked_z[1]), .B(
        generated_sbox_4_xor_4_Masked_x[1]), .Z(
        generated_sbox_4_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_and_3_Masked_z[0]), .B(
        generated_sbox_4_xor_5_Masked_x[0]), .Z(
        generated_sbox_4_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_4_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_and_3_Masked_z[1]), .B(
        generated_sbox_4_xor_5_Masked_x[1]), .Z(sbox_s2[68]) );
  XOR2_X1 generated_sbox_4_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_and_4_Masked_z[0]), .B(
        generated_sbox_4_xor_6_Masked_x[0]), .Z(
        generated_sbox_4_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_4_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_and_4_Masked_z[1]), .B(
        generated_sbox_4_xor_6_Masked_x[1]), .Z(
        generated_sbox_4_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_4_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_and_0_Masked_z[0]), .B(
        generated_sbox_4_xor_7_Masked_x[0]), .Z(sbox_s4[4]) );
  XOR2_X1 generated_sbox_4_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_and_0_Masked_z[1]), .B(
        generated_sbox_4_xor_7_Masked_x[1]), .Z(sbox_s4[68]) );
  XOR2_X1 generated_sbox_4_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[4]), .B(
        generated_sbox_4_xor_3_Masked_z[0]), .Z(sbox_s0[4]) );
  XOR2_X1 generated_sbox_4_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[68]), 
        .B(generated_sbox_4_xor_3_Masked_z[1]), .Z(sbox_s0[68]) );
  XOR2_X1 generated_sbox_4_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_xor_4_Masked_z[0]), .B(
        generated_sbox_4_xor_3_Masked_z[0]), .Z(sbox_s1[4]) );
  XOR2_X1 generated_sbox_4_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_xor_4_Masked_z[1]), .B(
        generated_sbox_4_xor_3_Masked_z[1]), .Z(sbox_s1[68]) );
  INV_X1 generated_sbox_4_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_4_xor_5_Masked_z_0_), .ZN(sbox_s2[4]) );
  XOR2_X1 generated_sbox_4_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_4_xor_6_Masked_z[0]), .B(
        generated_sbox_4_xor_5_Masked_z_0_), .Z(sbox_s3[4]) );
  XOR2_X1 generated_sbox_4_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_4_xor_6_Masked_z[1]), .B(sbox_s2[68]), .Z(sbox_s3[68])
         );
  DFF_X1 generated_sbox_5_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_5_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_5_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_5_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_5_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_5_reg_1_s0_1_reg ( .D(generated_sbox_5_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_5_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_5_reg_1_s1_1_reg ( .D(generated_sbox_5_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_5_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_5_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_5_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_5_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_5_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_5_reg_1_s0_reg ( .D(generated_sbox_5_reg_0_s0), .CK(
        clock), .Q(generated_sbox_5_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_5_reg_1_s1_reg ( .D(generated_sbox_5_reg_0_s1), .CK(
        clock), .Q(generated_sbox_5_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_1_s0_reg ( .D(
        generated_sbox_5_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_5_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_1_s1_reg ( .D(
        generated_sbox_5_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_5_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_5_reg_0_s1_reg ( .D(data_in_s1[69]), .CK(clock), .Q(
        generated_sbox_5_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_5_reg_0_s0_reg ( .D(data_in_s1[5]), .CK(clock), .Q(
        generated_sbox_5_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_5_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_5_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s0_reg ( .D(
        generated_sbox_5_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_5_reg_0_s1_1_reg ( .D(data_in_s3[69]), .CK(clock), .Q(
        generated_sbox_5_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_5_reg_0_s0_1_reg ( .D(data_in_s3[5]), .CK(clock), .Q(
        generated_sbox_5_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_5_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_5_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_5_reg_io_z_0_s1_reg ( .D(
        generated_sbox_5_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_5_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[5]), 
        .B(data_in_s0[5]), .Z(generated_sbox_5_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_5_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[69]), 
        .B(data_in_s0[69]), .Z(generated_sbox_5_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__5_), .B(data_in_s1[5]), .Z(
        generated_sbox_5_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_5_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[69]), 
        .B(data_in_s1[69]), .Z(generated_sbox_5_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[5]), 
        .B(data_in_s3[5]), .Z(generated_sbox_5_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_5_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[69]), 
        .B(data_in_s3[69]), .Z(generated_sbox_5_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_5_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_5_xor_0_Masked_z_0_), .ZN(
        generated_sbox_5_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[5]), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[69]), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[50]), .B(
        generated_sbox_5_not_0_Masked_z[0]), .Z(
        generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[50]), .B(
        generated_sbox_5_not_0_Masked_z[1]), .Z(
        generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_5_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U7 ( .A(rand[51]), .B(
        generated_sbox_5_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_5_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U5 ( .A(rand[51]), .B(
        generated_sbox_5_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_5_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[5]), .ZN(
        generated_sbox_5_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_5_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_5_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[52]), .B(
        data_in_s1[69]), .Z(generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[52]), .B(
        generated_sbox_5_not_1_Masked_z_0_), .Z(
        generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_5_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U7 ( .A(rand[53]), .B(
        generated_sbox_5_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_5_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U5 ( .A(rand[53]), .B(
        generated_sbox_5_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_5_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_5_xor_1_Masked_z_0_), .ZN(
        generated_sbox_5_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[5]), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[69]), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[54]), .B(
        generated_sbox_5_not_2_Masked_z[0]), .Z(
        generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[54]), .B(
        generated_sbox_5_not_2_Masked_z[1]), .Z(
        generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_5_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U7 ( .A(rand[55]), .B(
        generated_sbox_5_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_5_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U5 ( .A(rand[55]), .B(
        generated_sbox_5_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_5_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[5]), .ZN(
        generated_sbox_5_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_5_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_5_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[56]), .B(
        data_in_s3[69]), .Z(generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[56]), .B(
        generated_sbox_5_not_3_Masked_z_0_), .Z(
        generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_5_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U7 ( .A(rand[57]), .B(
        generated_sbox_5_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_5_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U5 ( .A(rand[57]), .B(
        generated_sbox_5_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_5_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_5_xor_2_Masked_z_0_), .ZN(
        generated_sbox_5_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_5_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_5_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[58]), .B(
        generated_sbox_5_not_4_Masked_z[0]), .Z(
        generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[58]), .B(
        generated_sbox_5_not_4_Masked_z[1]), .Z(
        generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_5_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U7 ( .A(rand[59]), .B(
        generated_sbox_5_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_5_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_5_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U5 ( .A(rand[59]), .B(
        generated_sbox_5_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_5_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_5_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_5_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_and_1_Masked_z[0]), .B(
        generated_sbox_5_xor_3_Masked_x[0]), .Z(
        generated_sbox_5_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_5_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_and_1_Masked_z[1]), .B(
        generated_sbox_5_xor_3_Masked_x[1]), .Z(
        generated_sbox_5_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_and_2_Masked_z[0]), .B(
        generated_sbox_5_xor_4_Masked_x[0]), .Z(
        generated_sbox_5_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_5_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_and_2_Masked_z[1]), .B(
        generated_sbox_5_xor_4_Masked_x[1]), .Z(
        generated_sbox_5_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_and_3_Masked_z[0]), .B(
        generated_sbox_5_xor_5_Masked_x[0]), .Z(
        generated_sbox_5_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_5_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_and_3_Masked_z[1]), .B(
        generated_sbox_5_xor_5_Masked_x[1]), .Z(sbox_s2[69]) );
  XOR2_X1 generated_sbox_5_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_and_4_Masked_z[0]), .B(
        generated_sbox_5_xor_6_Masked_x[0]), .Z(
        generated_sbox_5_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_5_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_and_4_Masked_z[1]), .B(
        generated_sbox_5_xor_6_Masked_x[1]), .Z(
        generated_sbox_5_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_5_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_and_0_Masked_z[0]), .B(
        generated_sbox_5_xor_7_Masked_x[0]), .Z(sbox_s4[5]) );
  XOR2_X1 generated_sbox_5_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_and_0_Masked_z[1]), .B(
        generated_sbox_5_xor_7_Masked_x[1]), .Z(sbox_s4[69]) );
  XOR2_X1 generated_sbox_5_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[5]), .B(
        generated_sbox_5_xor_3_Masked_z[0]), .Z(sbox_s0[5]) );
  XOR2_X1 generated_sbox_5_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[69]), 
        .B(generated_sbox_5_xor_3_Masked_z[1]), .Z(sbox_s0[69]) );
  XOR2_X1 generated_sbox_5_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_xor_4_Masked_z[0]), .B(
        generated_sbox_5_xor_3_Masked_z[0]), .Z(sbox_s1[5]) );
  XOR2_X1 generated_sbox_5_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_xor_4_Masked_z[1]), .B(
        generated_sbox_5_xor_3_Masked_z[1]), .Z(sbox_s1[69]) );
  INV_X1 generated_sbox_5_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_5_xor_5_Masked_z_0_), .ZN(sbox_s2[5]) );
  XOR2_X1 generated_sbox_5_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_5_xor_6_Masked_z[0]), .B(
        generated_sbox_5_xor_5_Masked_z_0_), .Z(sbox_s3[5]) );
  XOR2_X1 generated_sbox_5_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_5_xor_6_Masked_z[1]), .B(sbox_s2[69]), .Z(sbox_s3[69])
         );
  DFF_X1 generated_sbox_6_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_6_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_6_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_6_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_6_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_6_reg_1_s0_1_reg ( .D(generated_sbox_6_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_6_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_6_reg_1_s1_1_reg ( .D(generated_sbox_6_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_6_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_6_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_6_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_6_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_6_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_6_reg_1_s0_reg ( .D(generated_sbox_6_reg_0_s0), .CK(
        clock), .Q(generated_sbox_6_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_6_reg_1_s1_reg ( .D(generated_sbox_6_reg_0_s1), .CK(
        clock), .Q(generated_sbox_6_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_1_s0_reg ( .D(
        generated_sbox_6_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_6_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_1_s1_reg ( .D(
        generated_sbox_6_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_6_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_6_reg_0_s1_reg ( .D(data_in_s1[70]), .CK(clock), .Q(
        generated_sbox_6_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_6_reg_0_s0_reg ( .D(data_in_s1[6]), .CK(clock), .Q(
        generated_sbox_6_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_6_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_6_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s0_reg ( .D(
        generated_sbox_6_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_6_reg_0_s1_1_reg ( .D(data_in_s3[70]), .CK(clock), .Q(
        generated_sbox_6_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_6_reg_0_s0_1_reg ( .D(data_in_s3[6]), .CK(clock), .Q(
        generated_sbox_6_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_6_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_6_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_6_reg_io_z_0_s1_reg ( .D(
        generated_sbox_6_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_6_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[6]), 
        .B(data_in_s0[6]), .Z(generated_sbox_6_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_6_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[70]), 
        .B(data_in_s0[70]), .Z(generated_sbox_6_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__6_), .B(data_in_s1[6]), .Z(
        generated_sbox_6_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_6_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[70]), 
        .B(data_in_s1[70]), .Z(generated_sbox_6_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[6]), 
        .B(data_in_s3[6]), .Z(generated_sbox_6_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_6_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[70]), 
        .B(data_in_s3[70]), .Z(generated_sbox_6_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_6_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_6_xor_0_Masked_z_0_), .ZN(
        generated_sbox_6_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[6]), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[70]), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[60]), .B(
        generated_sbox_6_not_0_Masked_z[0]), .Z(
        generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[60]), .B(
        generated_sbox_6_not_0_Masked_z[1]), .Z(
        generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_6_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U7 ( .A(rand[61]), .B(
        generated_sbox_6_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_6_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U5 ( .A(rand[61]), .B(
        generated_sbox_6_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_6_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[6]), .ZN(
        generated_sbox_6_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_6_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_6_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[62]), .B(
        data_in_s1[70]), .Z(generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[62]), .B(
        generated_sbox_6_not_1_Masked_z_0_), .Z(
        generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_6_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U7 ( .A(rand[63]), .B(
        generated_sbox_6_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_6_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U5 ( .A(rand[63]), .B(
        generated_sbox_6_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_6_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_6_xor_1_Masked_z_0_), .ZN(
        generated_sbox_6_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[6]), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[70]), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[64]), .B(
        generated_sbox_6_not_2_Masked_z[0]), .Z(
        generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[64]), .B(
        generated_sbox_6_not_2_Masked_z[1]), .Z(
        generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_6_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U7 ( .A(rand[65]), .B(
        generated_sbox_6_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_6_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U5 ( .A(rand[65]), .B(
        generated_sbox_6_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_6_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[6]), .ZN(
        generated_sbox_6_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_6_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_6_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[66]), .B(
        data_in_s3[70]), .Z(generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[66]), .B(
        generated_sbox_6_not_3_Masked_z_0_), .Z(
        generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_6_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U7 ( .A(rand[67]), .B(
        generated_sbox_6_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_6_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U5 ( .A(rand[67]), .B(
        generated_sbox_6_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_6_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_6_xor_2_Masked_z_0_), .ZN(
        generated_sbox_6_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_6_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_6_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[68]), .B(
        generated_sbox_6_not_4_Masked_z[0]), .Z(
        generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[68]), .B(
        generated_sbox_6_not_4_Masked_z[1]), .Z(
        generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_6_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U7 ( .A(rand[69]), .B(
        generated_sbox_6_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_6_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_6_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U5 ( .A(rand[69]), .B(
        generated_sbox_6_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_6_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_6_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_6_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_and_1_Masked_z[0]), .B(
        generated_sbox_6_xor_3_Masked_x[0]), .Z(
        generated_sbox_6_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_6_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_and_1_Masked_z[1]), .B(
        generated_sbox_6_xor_3_Masked_x[1]), .Z(
        generated_sbox_6_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_and_2_Masked_z[0]), .B(
        generated_sbox_6_xor_4_Masked_x[0]), .Z(
        generated_sbox_6_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_6_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_and_2_Masked_z[1]), .B(
        generated_sbox_6_xor_4_Masked_x[1]), .Z(
        generated_sbox_6_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_and_3_Masked_z[0]), .B(
        generated_sbox_6_xor_5_Masked_x[0]), .Z(
        generated_sbox_6_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_6_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_and_3_Masked_z[1]), .B(
        generated_sbox_6_xor_5_Masked_x[1]), .Z(sbox_s2[70]) );
  XOR2_X1 generated_sbox_6_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_and_4_Masked_z[0]), .B(
        generated_sbox_6_xor_6_Masked_x[0]), .Z(
        generated_sbox_6_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_6_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_and_4_Masked_z[1]), .B(
        generated_sbox_6_xor_6_Masked_x[1]), .Z(
        generated_sbox_6_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_6_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_and_0_Masked_z[0]), .B(
        generated_sbox_6_xor_7_Masked_x[0]), .Z(sbox_s4[6]) );
  XOR2_X1 generated_sbox_6_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_and_0_Masked_z[1]), .B(
        generated_sbox_6_xor_7_Masked_x[1]), .Z(sbox_s4[70]) );
  XOR2_X1 generated_sbox_6_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[6]), .B(
        generated_sbox_6_xor_3_Masked_z[0]), .Z(sbox_s0[6]) );
  XOR2_X1 generated_sbox_6_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[70]), 
        .B(generated_sbox_6_xor_3_Masked_z[1]), .Z(sbox_s0[70]) );
  XOR2_X1 generated_sbox_6_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_xor_4_Masked_z[0]), .B(
        generated_sbox_6_xor_3_Masked_z[0]), .Z(sbox_s1[6]) );
  XOR2_X1 generated_sbox_6_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_xor_4_Masked_z[1]), .B(
        generated_sbox_6_xor_3_Masked_z[1]), .Z(sbox_s1[70]) );
  INV_X1 generated_sbox_6_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_6_xor_5_Masked_z_0_), .ZN(sbox_s2[6]) );
  XOR2_X1 generated_sbox_6_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_6_xor_6_Masked_z[0]), .B(
        generated_sbox_6_xor_5_Masked_z_0_), .Z(sbox_s3[6]) );
  XOR2_X1 generated_sbox_6_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_6_xor_6_Masked_z[1]), .B(sbox_s2[70]), .Z(sbox_s3[70])
         );
  DFF_X1 generated_sbox_7_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_7_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_7_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_7_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_7_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_7_reg_1_s0_1_reg ( .D(generated_sbox_7_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_7_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_7_reg_1_s1_1_reg ( .D(generated_sbox_7_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_7_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_7_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_7_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_7_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_7_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_7_reg_1_s0_reg ( .D(generated_sbox_7_reg_0_s0), .CK(
        clock), .Q(generated_sbox_7_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_7_reg_1_s1_reg ( .D(generated_sbox_7_reg_0_s1), .CK(
        clock), .Q(generated_sbox_7_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_1_s0_reg ( .D(
        generated_sbox_7_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_7_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_1_s1_reg ( .D(
        generated_sbox_7_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_7_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_7_reg_0_s1_reg ( .D(data_in_s1[71]), .CK(clock), .Q(
        generated_sbox_7_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_7_reg_0_s0_reg ( .D(data_in_s1[7]), .CK(clock), .Q(
        generated_sbox_7_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_7_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_7_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s0_reg ( .D(
        generated_sbox_7_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_7_reg_0_s1_1_reg ( .D(data_in_s3[71]), .CK(clock), .Q(
        generated_sbox_7_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_7_reg_0_s0_1_reg ( .D(data_in_s3[7]), .CK(clock), .Q(
        generated_sbox_7_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_7_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_7_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_7_reg_io_z_0_s1_reg ( .D(
        generated_sbox_7_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_7_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[7]), 
        .B(data_in_s0[7]), .Z(generated_sbox_7_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_7_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[71]), 
        .B(data_in_s0[71]), .Z(generated_sbox_7_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(
        round_constant_s2_0__7_), .B(data_in_s1[7]), .Z(
        generated_sbox_7_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_7_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[71]), 
        .B(data_in_s1[71]), .Z(generated_sbox_7_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[7]), 
        .B(data_in_s3[7]), .Z(generated_sbox_7_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_7_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[71]), 
        .B(data_in_s3[71]), .Z(generated_sbox_7_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_7_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_7_xor_0_Masked_z_0_), .ZN(
        generated_sbox_7_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[7]), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[71]), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[70]), .B(
        generated_sbox_7_not_0_Masked_z[0]), .Z(
        generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[70]), .B(
        generated_sbox_7_not_0_Masked_z[1]), .Z(
        generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_7_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U7 ( .A(rand[71]), .B(
        generated_sbox_7_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_7_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U5 ( .A(rand[71]), .B(
        generated_sbox_7_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_7_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[7]), .ZN(
        generated_sbox_7_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_7_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_7_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[72]), .B(
        data_in_s1[71]), .Z(generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[72]), .B(
        generated_sbox_7_not_1_Masked_z_0_), .Z(
        generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_7_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U7 ( .A(rand[73]), .B(
        generated_sbox_7_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_7_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U5 ( .A(rand[73]), .B(
        generated_sbox_7_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_7_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_7_xor_1_Masked_z_0_), .ZN(
        generated_sbox_7_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[7]), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[71]), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[74]), .B(
        generated_sbox_7_not_2_Masked_z[0]), .Z(
        generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[74]), .B(
        generated_sbox_7_not_2_Masked_z[1]), .Z(
        generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_7_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U7 ( .A(rand[75]), .B(
        generated_sbox_7_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_7_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U5 ( .A(rand[75]), .B(
        generated_sbox_7_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_7_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[7]), .ZN(
        generated_sbox_7_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_7_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_7_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[76]), .B(
        data_in_s3[71]), .Z(generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[76]), .B(
        generated_sbox_7_not_3_Masked_z_0_), .Z(
        generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_7_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U7 ( .A(rand[77]), .B(
        generated_sbox_7_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_7_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U5 ( .A(rand[77]), .B(
        generated_sbox_7_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_7_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_7_xor_2_Masked_z_0_), .ZN(
        generated_sbox_7_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_7_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_7_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[78]), .B(
        generated_sbox_7_not_4_Masked_z[0]), .Z(
        generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[78]), .B(
        generated_sbox_7_not_4_Masked_z[1]), .Z(
        generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_7_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U7 ( .A(rand[79]), .B(
        generated_sbox_7_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_7_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_7_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U5 ( .A(rand[79]), .B(
        generated_sbox_7_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_7_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_7_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_7_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_and_1_Masked_z[0]), .B(
        generated_sbox_7_xor_3_Masked_x[0]), .Z(
        generated_sbox_7_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_7_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_and_1_Masked_z[1]), .B(
        generated_sbox_7_xor_3_Masked_x[1]), .Z(
        generated_sbox_7_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_and_2_Masked_z[0]), .B(
        generated_sbox_7_xor_4_Masked_x[0]), .Z(
        generated_sbox_7_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_7_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_and_2_Masked_z[1]), .B(
        generated_sbox_7_xor_4_Masked_x[1]), .Z(
        generated_sbox_7_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_and_3_Masked_z[0]), .B(
        generated_sbox_7_xor_5_Masked_x[0]), .Z(
        generated_sbox_7_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_7_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_and_3_Masked_z[1]), .B(
        generated_sbox_7_xor_5_Masked_x[1]), .Z(sbox_s2[71]) );
  XOR2_X1 generated_sbox_7_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_and_4_Masked_z[0]), .B(
        generated_sbox_7_xor_6_Masked_x[0]), .Z(
        generated_sbox_7_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_7_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_and_4_Masked_z[1]), .B(
        generated_sbox_7_xor_6_Masked_x[1]), .Z(
        generated_sbox_7_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_7_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_and_0_Masked_z[0]), .B(
        generated_sbox_7_xor_7_Masked_x[0]), .Z(sbox_s4[7]) );
  XOR2_X1 generated_sbox_7_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_and_0_Masked_z[1]), .B(
        generated_sbox_7_xor_7_Masked_x[1]), .Z(sbox_s4[71]) );
  XOR2_X1 generated_sbox_7_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[7]), .B(
        generated_sbox_7_xor_3_Masked_z[0]), .Z(sbox_s0[7]) );
  XOR2_X1 generated_sbox_7_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[71]), 
        .B(generated_sbox_7_xor_3_Masked_z[1]), .Z(sbox_s0[71]) );
  XOR2_X1 generated_sbox_7_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_xor_4_Masked_z[0]), .B(
        generated_sbox_7_xor_3_Masked_z[0]), .Z(sbox_s1[7]) );
  XOR2_X1 generated_sbox_7_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_xor_4_Masked_z[1]), .B(
        generated_sbox_7_xor_3_Masked_z[1]), .Z(sbox_s1[71]) );
  INV_X1 generated_sbox_7_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_7_xor_5_Masked_z_0_), .ZN(sbox_s2[7]) );
  XOR2_X1 generated_sbox_7_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_7_xor_6_Masked_z[0]), .B(
        generated_sbox_7_xor_5_Masked_z_0_), .Z(sbox_s3[7]) );
  XOR2_X1 generated_sbox_7_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_7_xor_6_Masked_z[1]), .B(sbox_s2[71]), .Z(sbox_s3[71])
         );
  DFF_X1 generated_sbox_8_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_8_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_8_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_8_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_8_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_8_reg_1_s0_1_reg ( .D(generated_sbox_8_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_8_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_8_reg_1_s1_1_reg ( .D(generated_sbox_8_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_8_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_8_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_8_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_8_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_8_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_8_reg_1_s0_reg ( .D(generated_sbox_8_reg_0_s0), .CK(
        clock), .Q(generated_sbox_8_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_8_reg_1_s1_reg ( .D(generated_sbox_8_reg_0_s1), .CK(
        clock), .Q(generated_sbox_8_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_1_s0_reg ( .D(
        generated_sbox_8_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_8_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_1_s1_reg ( .D(
        generated_sbox_8_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_8_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_8_reg_0_s1_reg ( .D(data_in_s1[72]), .CK(clock), .Q(
        generated_sbox_8_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_8_reg_0_s0_reg ( .D(data_in_s1[8]), .CK(clock), .Q(
        generated_sbox_8_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_8_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_8_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s0_reg ( .D(
        generated_sbox_8_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_8_reg_0_s1_1_reg ( .D(data_in_s3[72]), .CK(clock), .Q(
        generated_sbox_8_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_8_reg_0_s0_1_reg ( .D(data_in_s3[8]), .CK(clock), .Q(
        generated_sbox_8_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_8_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_8_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_8_reg_io_z_0_s1_reg ( .D(
        generated_sbox_8_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_8_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[8]), 
        .B(data_in_s0[8]), .Z(generated_sbox_8_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_8_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[72]), 
        .B(data_in_s0[72]), .Z(generated_sbox_8_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[8]), 
        .B(data_in_s1[8]), .Z(generated_sbox_8_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_8_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[72]), 
        .B(data_in_s1[72]), .Z(generated_sbox_8_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[8]), 
        .B(data_in_s3[8]), .Z(generated_sbox_8_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_8_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[72]), 
        .B(data_in_s3[72]), .Z(generated_sbox_8_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_8_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_8_xor_0_Masked_z_0_), .ZN(
        generated_sbox_8_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[8]), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[72]), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[80]), .B(
        generated_sbox_8_not_0_Masked_z[0]), .Z(
        generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[80]), .B(
        generated_sbox_8_not_0_Masked_z[1]), .Z(
        generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_8_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U7 ( .A(rand[81]), .B(
        generated_sbox_8_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_8_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U5 ( .A(rand[81]), .B(
        generated_sbox_8_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_8_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[8]), .ZN(
        generated_sbox_8_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_8_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_8_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[82]), .B(
        data_in_s1[72]), .Z(generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[82]), .B(
        generated_sbox_8_not_1_Masked_z_0_), .Z(
        generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_8_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U7 ( .A(rand[83]), .B(
        generated_sbox_8_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_8_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U5 ( .A(rand[83]), .B(
        generated_sbox_8_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_8_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_8_xor_1_Masked_z_0_), .ZN(
        generated_sbox_8_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[8]), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[72]), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[84]), .B(
        generated_sbox_8_not_2_Masked_z[0]), .Z(
        generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[84]), .B(
        generated_sbox_8_not_2_Masked_z[1]), .Z(
        generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_8_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U7 ( .A(rand[85]), .B(
        generated_sbox_8_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_8_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U5 ( .A(rand[85]), .B(
        generated_sbox_8_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_8_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[8]), .ZN(
        generated_sbox_8_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_8_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_8_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[86]), .B(
        data_in_s3[72]), .Z(generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[86]), .B(
        generated_sbox_8_not_3_Masked_z_0_), .Z(
        generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_8_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U7 ( .A(rand[87]), .B(
        generated_sbox_8_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_8_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U5 ( .A(rand[87]), .B(
        generated_sbox_8_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_8_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_8_xor_2_Masked_z_0_), .ZN(
        generated_sbox_8_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_8_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_8_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[88]), .B(
        generated_sbox_8_not_4_Masked_z[0]), .Z(
        generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[88]), .B(
        generated_sbox_8_not_4_Masked_z[1]), .Z(
        generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_8_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U7 ( .A(rand[89]), .B(
        generated_sbox_8_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_8_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_8_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U5 ( .A(rand[89]), .B(
        generated_sbox_8_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_8_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_8_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_8_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_and_1_Masked_z[0]), .B(
        generated_sbox_8_xor_3_Masked_x[0]), .Z(
        generated_sbox_8_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_8_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_and_1_Masked_z[1]), .B(
        generated_sbox_8_xor_3_Masked_x[1]), .Z(
        generated_sbox_8_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_and_2_Masked_z[0]), .B(
        generated_sbox_8_xor_4_Masked_x[0]), .Z(
        generated_sbox_8_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_8_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_and_2_Masked_z[1]), .B(
        generated_sbox_8_xor_4_Masked_x[1]), .Z(
        generated_sbox_8_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_and_3_Masked_z[0]), .B(
        generated_sbox_8_xor_5_Masked_x[0]), .Z(
        generated_sbox_8_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_8_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_and_3_Masked_z[1]), .B(
        generated_sbox_8_xor_5_Masked_x[1]), .Z(sbox_s2[72]) );
  XOR2_X1 generated_sbox_8_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_and_4_Masked_z[0]), .B(
        generated_sbox_8_xor_6_Masked_x[0]), .Z(
        generated_sbox_8_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_8_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_and_4_Masked_z[1]), .B(
        generated_sbox_8_xor_6_Masked_x[1]), .Z(
        generated_sbox_8_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_8_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_and_0_Masked_z[0]), .B(
        generated_sbox_8_xor_7_Masked_x[0]), .Z(sbox_s4[8]) );
  XOR2_X1 generated_sbox_8_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_and_0_Masked_z[1]), .B(
        generated_sbox_8_xor_7_Masked_x[1]), .Z(sbox_s4[72]) );
  XOR2_X1 generated_sbox_8_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[8]), .B(
        generated_sbox_8_xor_3_Masked_z[0]), .Z(sbox_s0[8]) );
  XOR2_X1 generated_sbox_8_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[72]), 
        .B(generated_sbox_8_xor_3_Masked_z[1]), .Z(sbox_s0[72]) );
  XOR2_X1 generated_sbox_8_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_xor_4_Masked_z[0]), .B(
        generated_sbox_8_xor_3_Masked_z[0]), .Z(sbox_s1[8]) );
  XOR2_X1 generated_sbox_8_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_xor_4_Masked_z[1]), .B(
        generated_sbox_8_xor_3_Masked_z[1]), .Z(sbox_s1[72]) );
  INV_X1 generated_sbox_8_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_8_xor_5_Masked_z_0_), .ZN(sbox_s2[8]) );
  XOR2_X1 generated_sbox_8_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_8_xor_6_Masked_z[0]), .B(
        generated_sbox_8_xor_5_Masked_z_0_), .Z(sbox_s3[8]) );
  XOR2_X1 generated_sbox_8_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_8_xor_6_Masked_z[1]), .B(sbox_s2[72]), .Z(sbox_s3[72])
         );
  DFF_X1 generated_sbox_9_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_9_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_9_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_9_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_9_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_9_reg_1_s0_1_reg ( .D(generated_sbox_9_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_9_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_9_reg_1_s1_1_reg ( .D(generated_sbox_9_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_9_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_9_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_9_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_9_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_9_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_9_reg_1_s0_reg ( .D(generated_sbox_9_reg_0_s0), .CK(
        clock), .Q(generated_sbox_9_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_9_reg_1_s1_reg ( .D(generated_sbox_9_reg_0_s1), .CK(
        clock), .Q(generated_sbox_9_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_1_s0_reg ( .D(
        generated_sbox_9_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_9_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_1_s1_reg ( .D(
        generated_sbox_9_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_9_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_9_reg_0_s1_reg ( .D(data_in_s1[73]), .CK(clock), .Q(
        generated_sbox_9_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_9_reg_0_s0_reg ( .D(data_in_s1[9]), .CK(clock), .Q(
        generated_sbox_9_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_9_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_9_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s0_reg ( .D(
        generated_sbox_9_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_9_reg_0_s1_1_reg ( .D(data_in_s3[73]), .CK(clock), .Q(
        generated_sbox_9_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_9_reg_0_s0_1_reg ( .D(data_in_s3[9]), .CK(clock), .Q(
        generated_sbox_9_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_9_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_9_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_9_reg_io_z_0_s1_reg ( .D(
        generated_sbox_9_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_9_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[9]), 
        .B(data_in_s0[9]), .Z(generated_sbox_9_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_9_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[73]), 
        .B(data_in_s0[73]), .Z(generated_sbox_9_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[9]), 
        .B(data_in_s1[9]), .Z(generated_sbox_9_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_9_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[73]), 
        .B(data_in_s1[73]), .Z(generated_sbox_9_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[9]), 
        .B(data_in_s3[9]), .Z(generated_sbox_9_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_9_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[73]), 
        .B(data_in_s3[73]), .Z(generated_sbox_9_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_9_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_9_xor_0_Masked_z_0_), .ZN(
        generated_sbox_9_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[9]), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[73]), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[90]), .B(
        generated_sbox_9_not_0_Masked_z[0]), .Z(
        generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[90]), .B(
        generated_sbox_9_not_0_Masked_z[1]), .Z(
        generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_9_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U7 ( .A(rand[91]), .B(
        generated_sbox_9_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_9_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U5 ( .A(rand[91]), .B(
        generated_sbox_9_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_9_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[9]), .ZN(
        generated_sbox_9_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_9_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_9_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[92]), .B(
        data_in_s1[73]), .Z(generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[92]), .B(
        generated_sbox_9_not_1_Masked_z_0_), .Z(
        generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_9_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U7 ( .A(rand[93]), .B(
        generated_sbox_9_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_9_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U5 ( .A(rand[93]), .B(
        generated_sbox_9_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_9_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_9_xor_1_Masked_z_0_), .ZN(
        generated_sbox_9_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[9]), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[73]), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[94]), .B(
        generated_sbox_9_not_2_Masked_z[0]), .Z(
        generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[94]), .B(
        generated_sbox_9_not_2_Masked_z[1]), .Z(
        generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_9_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U7 ( .A(rand[95]), .B(
        generated_sbox_9_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_9_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U5 ( .A(rand[95]), .B(
        generated_sbox_9_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_9_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[9]), .ZN(
        generated_sbox_9_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_9_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_9_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[96]), .B(
        data_in_s3[73]), .Z(generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N0) );
  XOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[96]), .B(
        generated_sbox_9_not_3_Masked_z_0_), .Z(
        generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_9_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U7 ( .A(rand[97]), .B(
        generated_sbox_9_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_9_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U5 ( .A(rand[97]), .B(
        generated_sbox_9_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_9_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_9_xor_2_Masked_z_0_), .ZN(
        generated_sbox_9_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_9_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_9_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[98]), .B(
        generated_sbox_9_not_4_Masked_z[0]), .Z(
        generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[98]), .B(
        generated_sbox_9_not_4_Masked_z[1]), .Z(
        generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_9_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U7 ( .A(rand[99]), .B(
        generated_sbox_9_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_9_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_9_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U5 ( .A(rand[99]), .B(
        generated_sbox_9_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .Z(generated_sbox_9_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_9_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_9_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_and_1_Masked_z[0]), .B(
        generated_sbox_9_xor_3_Masked_x[0]), .Z(
        generated_sbox_9_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_9_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_and_1_Masked_z[1]), .B(
        generated_sbox_9_xor_3_Masked_x[1]), .Z(
        generated_sbox_9_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_and_2_Masked_z[0]), .B(
        generated_sbox_9_xor_4_Masked_x[0]), .Z(
        generated_sbox_9_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_9_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_and_2_Masked_z[1]), .B(
        generated_sbox_9_xor_4_Masked_x[1]), .Z(
        generated_sbox_9_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_and_3_Masked_z[0]), .B(
        generated_sbox_9_xor_5_Masked_x[0]), .Z(
        generated_sbox_9_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_9_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_and_3_Masked_z[1]), .B(
        generated_sbox_9_xor_5_Masked_x[1]), .Z(sbox_s2[73]) );
  XOR2_X1 generated_sbox_9_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_and_4_Masked_z[0]), .B(
        generated_sbox_9_xor_6_Masked_x[0]), .Z(
        generated_sbox_9_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_9_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_and_4_Masked_z[1]), .B(
        generated_sbox_9_xor_6_Masked_x[1]), .Z(
        generated_sbox_9_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_9_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_and_0_Masked_z[0]), .B(
        generated_sbox_9_xor_7_Masked_x[0]), .Z(sbox_s4[9]) );
  XOR2_X1 generated_sbox_9_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_and_0_Masked_z[1]), .B(
        generated_sbox_9_xor_7_Masked_x[1]), .Z(sbox_s4[73]) );
  XOR2_X1 generated_sbox_9_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[9]), .B(
        generated_sbox_9_xor_3_Masked_z[0]), .Z(sbox_s0[9]) );
  XOR2_X1 generated_sbox_9_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[73]), 
        .B(generated_sbox_9_xor_3_Masked_z[1]), .Z(sbox_s0[73]) );
  XOR2_X1 generated_sbox_9_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_xor_4_Masked_z[0]), .B(
        generated_sbox_9_xor_3_Masked_z[0]), .Z(sbox_s1[9]) );
  XOR2_X1 generated_sbox_9_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_xor_4_Masked_z[1]), .B(
        generated_sbox_9_xor_3_Masked_z[1]), .Z(sbox_s1[73]) );
  INV_X1 generated_sbox_9_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_9_xor_5_Masked_z_0_), .ZN(sbox_s2[9]) );
  XOR2_X1 generated_sbox_9_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_9_xor_6_Masked_z[0]), .B(
        generated_sbox_9_xor_5_Masked_z_0_), .Z(sbox_s3[9]) );
  XOR2_X1 generated_sbox_9_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_9_xor_6_Masked_z[1]), .B(sbox_s2[73]), .Z(sbox_s3[73])
         );
  DFF_X1 generated_sbox_10_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_10_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_10_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_10_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_10_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_10_reg_1_s0_1_reg ( .D(generated_sbox_10_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_10_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_10_reg_1_s1_1_reg ( .D(generated_sbox_10_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_10_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_10_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_10_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_10_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_10_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_10_reg_1_s0_reg ( .D(generated_sbox_10_reg_0_s0), .CK(
        clock), .Q(generated_sbox_10_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_10_reg_1_s1_reg ( .D(generated_sbox_10_reg_0_s1), .CK(
        clock), .Q(generated_sbox_10_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_1_s0_reg ( .D(
        generated_sbox_10_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_10_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_1_s1_reg ( .D(
        generated_sbox_10_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_10_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_10_reg_0_s1_reg ( .D(data_in_s1[74]), .CK(clock), .Q(
        generated_sbox_10_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_10_reg_0_s0_reg ( .D(data_in_s1[10]), .CK(clock), .Q(
        generated_sbox_10_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_10_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_10_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s0_reg ( .D(
        generated_sbox_10_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_10_reg_0_s1_1_reg ( .D(data_in_s3[74]), .CK(clock), 
        .Q(generated_sbox_10_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_10_reg_0_s0_1_reg ( .D(data_in_s3[10]), .CK(clock), 
        .Q(generated_sbox_10_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_10_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_10_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_10_reg_io_z_0_s1_reg ( .D(
        generated_sbox_10_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_10_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[10]), 
        .B(data_in_s0[10]), .Z(generated_sbox_10_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_10_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[74]), 
        .B(data_in_s0[74]), .Z(generated_sbox_10_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[10]), 
        .B(data_in_s1[10]), .Z(generated_sbox_10_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_10_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[74]), 
        .B(data_in_s1[74]), .Z(generated_sbox_10_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[10]), 
        .B(data_in_s3[10]), .Z(generated_sbox_10_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_10_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[74]), 
        .B(data_in_s3[74]), .Z(generated_sbox_10_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_10_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_10_xor_0_Masked_z_0_), .ZN(
        generated_sbox_10_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[10]), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[74]), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[100]), .B(
        generated_sbox_10_not_0_Masked_z[0]), .Z(
        generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[100]), .B(
        generated_sbox_10_not_0_Masked_z[1]), .Z(
        generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_10_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U7 ( .A(rand[101]), .B(
        generated_sbox_10_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_10_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U5 ( .A(rand[101]), .B(
        generated_sbox_10_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_10_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_10_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_10_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[10]), .ZN(
        generated_sbox_10_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_10_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_10_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[102]), .B(
        data_in_s1[74]), .Z(generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[102]), .B(
        generated_sbox_10_not_1_Masked_z_0_), .Z(
        generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_10_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U7 ( .A(rand[103]), .B(
        generated_sbox_10_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_10_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U5 ( .A(rand[103]), .B(
        generated_sbox_10_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_10_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_10_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_10_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_10_xor_1_Masked_z_0_), .ZN(
        generated_sbox_10_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[10]), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[74]), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[104]), .B(
        generated_sbox_10_not_2_Masked_z[0]), .Z(
        generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[104]), .B(
        generated_sbox_10_not_2_Masked_z[1]), .Z(
        generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_10_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U7 ( .A(rand[105]), .B(
        generated_sbox_10_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_10_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U5 ( .A(rand[105]), .B(
        generated_sbox_10_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_10_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_10_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_10_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[10]), .ZN(
        generated_sbox_10_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_10_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_10_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[106]), .B(
        data_in_s3[74]), .Z(generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[106]), .B(
        generated_sbox_10_not_3_Masked_z_0_), .Z(
        generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_10_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U7 ( .A(rand[107]), .B(
        generated_sbox_10_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_10_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U5 ( .A(rand[107]), .B(
        generated_sbox_10_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_10_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_10_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_10_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_10_xor_2_Masked_z_0_), .ZN(
        generated_sbox_10_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_10_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_10_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[108]), .B(
        generated_sbox_10_not_4_Masked_z[0]), .Z(
        generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[108]), .B(
        generated_sbox_10_not_4_Masked_z[1]), .Z(
        generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_10_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U7 ( .A(rand[109]), .B(
        generated_sbox_10_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_10_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_10_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U5 ( .A(rand[109]), .B(
        generated_sbox_10_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_10_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_10_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_10_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_10_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_and_1_Masked_z[0]), .B(
        generated_sbox_10_xor_3_Masked_x[0]), .Z(
        generated_sbox_10_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_10_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_and_1_Masked_z[1]), .B(
        generated_sbox_10_xor_3_Masked_x[1]), .Z(
        generated_sbox_10_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_and_2_Masked_z[0]), .B(
        generated_sbox_10_xor_4_Masked_x[0]), .Z(
        generated_sbox_10_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_10_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_and_2_Masked_z[1]), .B(
        generated_sbox_10_xor_4_Masked_x[1]), .Z(
        generated_sbox_10_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_and_3_Masked_z[0]), .B(
        generated_sbox_10_xor_5_Masked_x[0]), .Z(
        generated_sbox_10_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_10_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_and_3_Masked_z[1]), .B(
        generated_sbox_10_xor_5_Masked_x[1]), .Z(sbox_s2[74]) );
  XOR2_X1 generated_sbox_10_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_and_4_Masked_z[0]), .B(
        generated_sbox_10_xor_6_Masked_x[0]), .Z(
        generated_sbox_10_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_10_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_and_4_Masked_z[1]), .B(
        generated_sbox_10_xor_6_Masked_x[1]), .Z(
        generated_sbox_10_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_10_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_and_0_Masked_z[0]), .B(
        generated_sbox_10_xor_7_Masked_x[0]), .Z(sbox_s4[10]) );
  XOR2_X1 generated_sbox_10_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_and_0_Masked_z[1]), .B(
        generated_sbox_10_xor_7_Masked_x[1]), .Z(sbox_s4[74]) );
  XOR2_X1 generated_sbox_10_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[10]), 
        .B(generated_sbox_10_xor_3_Masked_z[0]), .Z(sbox_s0[10]) );
  XOR2_X1 generated_sbox_10_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[74]), 
        .B(generated_sbox_10_xor_3_Masked_z[1]), .Z(sbox_s0[74]) );
  XOR2_X1 generated_sbox_10_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_xor_4_Masked_z[0]), .B(
        generated_sbox_10_xor_3_Masked_z[0]), .Z(sbox_s1[10]) );
  XOR2_X1 generated_sbox_10_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_xor_4_Masked_z[1]), .B(
        generated_sbox_10_xor_3_Masked_z[1]), .Z(sbox_s1[74]) );
  INV_X1 generated_sbox_10_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_10_xor_5_Masked_z_0_), .ZN(sbox_s2[10]) );
  XOR2_X1 generated_sbox_10_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_10_xor_6_Masked_z[0]), .B(
        generated_sbox_10_xor_5_Masked_z_0_), .Z(sbox_s3[10]) );
  XOR2_X1 generated_sbox_10_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_10_xor_6_Masked_z[1]), .B(sbox_s2[74]), .Z(sbox_s3[74])
         );
  DFF_X1 generated_sbox_11_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_11_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_11_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_11_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_11_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_11_reg_1_s0_1_reg ( .D(generated_sbox_11_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_11_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_11_reg_1_s1_1_reg ( .D(generated_sbox_11_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_11_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_11_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_11_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_11_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_11_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_11_reg_1_s0_reg ( .D(generated_sbox_11_reg_0_s0), .CK(
        clock), .Q(generated_sbox_11_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_11_reg_1_s1_reg ( .D(generated_sbox_11_reg_0_s1), .CK(
        clock), .Q(generated_sbox_11_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_1_s0_reg ( .D(
        generated_sbox_11_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_11_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_1_s1_reg ( .D(
        generated_sbox_11_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_11_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_11_reg_0_s1_reg ( .D(data_in_s1[75]), .CK(clock), .Q(
        generated_sbox_11_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_11_reg_0_s0_reg ( .D(data_in_s1[11]), .CK(clock), .Q(
        generated_sbox_11_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_11_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_11_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s0_reg ( .D(
        generated_sbox_11_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_11_reg_0_s1_1_reg ( .D(data_in_s3[75]), .CK(clock), 
        .Q(generated_sbox_11_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_11_reg_0_s0_1_reg ( .D(data_in_s3[11]), .CK(clock), 
        .Q(generated_sbox_11_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_11_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_11_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_11_reg_io_z_0_s1_reg ( .D(
        generated_sbox_11_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_11_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[11]), 
        .B(data_in_s0[11]), .Z(generated_sbox_11_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_11_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[75]), 
        .B(data_in_s0[75]), .Z(generated_sbox_11_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[11]), 
        .B(data_in_s1[11]), .Z(generated_sbox_11_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_11_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[75]), 
        .B(data_in_s1[75]), .Z(generated_sbox_11_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[11]), 
        .B(data_in_s3[11]), .Z(generated_sbox_11_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_11_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[75]), 
        .B(data_in_s3[75]), .Z(generated_sbox_11_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_11_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_11_xor_0_Masked_z_0_), .ZN(
        generated_sbox_11_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[11]), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[75]), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[110]), .B(
        generated_sbox_11_not_0_Masked_z[0]), .Z(
        generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[110]), .B(
        generated_sbox_11_not_0_Masked_z[1]), .Z(
        generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_11_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U7 ( .A(rand[111]), .B(
        generated_sbox_11_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_11_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U5 ( .A(rand[111]), .B(
        generated_sbox_11_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_11_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_11_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_11_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[11]), .ZN(
        generated_sbox_11_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_11_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_11_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[112]), .B(
        data_in_s1[75]), .Z(generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[112]), .B(
        generated_sbox_11_not_1_Masked_z_0_), .Z(
        generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_11_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U7 ( .A(rand[113]), .B(
        generated_sbox_11_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_11_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U5 ( .A(rand[113]), .B(
        generated_sbox_11_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_11_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_11_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_11_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_11_xor_1_Masked_z_0_), .ZN(
        generated_sbox_11_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[11]), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[75]), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[114]), .B(
        generated_sbox_11_not_2_Masked_z[0]), .Z(
        generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[114]), .B(
        generated_sbox_11_not_2_Masked_z[1]), .Z(
        generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_11_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U7 ( .A(rand[115]), .B(
        generated_sbox_11_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_11_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U5 ( .A(rand[115]), .B(
        generated_sbox_11_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_11_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_11_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_11_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[11]), .ZN(
        generated_sbox_11_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_11_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_11_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[116]), .B(
        data_in_s3[75]), .Z(generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[116]), .B(
        generated_sbox_11_not_3_Masked_z_0_), .Z(
        generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_11_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U7 ( .A(rand[117]), .B(
        generated_sbox_11_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_11_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U5 ( .A(rand[117]), .B(
        generated_sbox_11_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_11_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_11_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_11_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_11_xor_2_Masked_z_0_), .ZN(
        generated_sbox_11_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_11_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_11_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[118]), .B(
        generated_sbox_11_not_4_Masked_z[0]), .Z(
        generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[118]), .B(
        generated_sbox_11_not_4_Masked_z[1]), .Z(
        generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_11_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U7 ( .A(rand[119]), .B(
        generated_sbox_11_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_11_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_11_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U5 ( .A(rand[119]), .B(
        generated_sbox_11_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_11_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_11_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_11_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_11_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_and_1_Masked_z[0]), .B(
        generated_sbox_11_xor_3_Masked_x[0]), .Z(
        generated_sbox_11_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_11_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_and_1_Masked_z[1]), .B(
        generated_sbox_11_xor_3_Masked_x[1]), .Z(
        generated_sbox_11_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_and_2_Masked_z[0]), .B(
        generated_sbox_11_xor_4_Masked_x[0]), .Z(
        generated_sbox_11_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_11_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_and_2_Masked_z[1]), .B(
        generated_sbox_11_xor_4_Masked_x[1]), .Z(
        generated_sbox_11_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_and_3_Masked_z[0]), .B(
        generated_sbox_11_xor_5_Masked_x[0]), .Z(
        generated_sbox_11_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_11_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_and_3_Masked_z[1]), .B(
        generated_sbox_11_xor_5_Masked_x[1]), .Z(sbox_s2[75]) );
  XOR2_X1 generated_sbox_11_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_and_4_Masked_z[0]), .B(
        generated_sbox_11_xor_6_Masked_x[0]), .Z(
        generated_sbox_11_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_11_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_and_4_Masked_z[1]), .B(
        generated_sbox_11_xor_6_Masked_x[1]), .Z(
        generated_sbox_11_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_11_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_and_0_Masked_z[0]), .B(
        generated_sbox_11_xor_7_Masked_x[0]), .Z(sbox_s4[11]) );
  XOR2_X1 generated_sbox_11_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_and_0_Masked_z[1]), .B(
        generated_sbox_11_xor_7_Masked_x[1]), .Z(sbox_s4[75]) );
  XOR2_X1 generated_sbox_11_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[11]), 
        .B(generated_sbox_11_xor_3_Masked_z[0]), .Z(sbox_s0[11]) );
  XOR2_X1 generated_sbox_11_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[75]), 
        .B(generated_sbox_11_xor_3_Masked_z[1]), .Z(sbox_s0[75]) );
  XOR2_X1 generated_sbox_11_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_xor_4_Masked_z[0]), .B(
        generated_sbox_11_xor_3_Masked_z[0]), .Z(sbox_s1[11]) );
  XOR2_X1 generated_sbox_11_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_xor_4_Masked_z[1]), .B(
        generated_sbox_11_xor_3_Masked_z[1]), .Z(sbox_s1[75]) );
  INV_X1 generated_sbox_11_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_11_xor_5_Masked_z_0_), .ZN(sbox_s2[11]) );
  XOR2_X1 generated_sbox_11_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_11_xor_6_Masked_z[0]), .B(
        generated_sbox_11_xor_5_Masked_z_0_), .Z(sbox_s3[11]) );
  XOR2_X1 generated_sbox_11_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_11_xor_6_Masked_z[1]), .B(sbox_s2[75]), .Z(sbox_s3[75])
         );
  DFF_X1 generated_sbox_12_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_12_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_12_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_12_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_12_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_12_reg_1_s0_1_reg ( .D(generated_sbox_12_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_12_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_12_reg_1_s1_1_reg ( .D(generated_sbox_12_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_12_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_12_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_12_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_12_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_12_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_12_reg_1_s0_reg ( .D(generated_sbox_12_reg_0_s0), .CK(
        clock), .Q(generated_sbox_12_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_12_reg_1_s1_reg ( .D(generated_sbox_12_reg_0_s1), .CK(
        clock), .Q(generated_sbox_12_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_1_s0_reg ( .D(
        generated_sbox_12_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_12_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_1_s1_reg ( .D(
        generated_sbox_12_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_12_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_12_reg_0_s1_reg ( .D(data_in_s1[76]), .CK(clock), .Q(
        generated_sbox_12_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_12_reg_0_s0_reg ( .D(data_in_s1[12]), .CK(clock), .Q(
        generated_sbox_12_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_12_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_12_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s0_reg ( .D(
        generated_sbox_12_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_12_reg_0_s1_1_reg ( .D(data_in_s3[76]), .CK(clock), 
        .Q(generated_sbox_12_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_12_reg_0_s0_1_reg ( .D(data_in_s3[12]), .CK(clock), 
        .Q(generated_sbox_12_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_12_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_12_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_12_reg_io_z_0_s1_reg ( .D(
        generated_sbox_12_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_12_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[12]), 
        .B(data_in_s0[12]), .Z(generated_sbox_12_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_12_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[76]), 
        .B(data_in_s0[76]), .Z(generated_sbox_12_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[12]), 
        .B(data_in_s1[12]), .Z(generated_sbox_12_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_12_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[76]), 
        .B(data_in_s1[76]), .Z(generated_sbox_12_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[12]), 
        .B(data_in_s3[12]), .Z(generated_sbox_12_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_12_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[76]), 
        .B(data_in_s3[76]), .Z(generated_sbox_12_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_12_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_12_xor_0_Masked_z_0_), .ZN(
        generated_sbox_12_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[12]), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[76]), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[120]), .B(
        generated_sbox_12_not_0_Masked_z[0]), .Z(
        generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[120]), .B(
        generated_sbox_12_not_0_Masked_z[1]), .Z(
        generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_12_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U7 ( .A(rand[121]), .B(
        generated_sbox_12_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_12_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U5 ( .A(rand[121]), .B(
        generated_sbox_12_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_12_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_12_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_12_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[12]), .ZN(
        generated_sbox_12_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_12_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_12_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[122]), .B(
        data_in_s1[76]), .Z(generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[122]), .B(
        generated_sbox_12_not_1_Masked_z_0_), .Z(
        generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_12_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U7 ( .A(rand[123]), .B(
        generated_sbox_12_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_12_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U5 ( .A(rand[123]), .B(
        generated_sbox_12_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_12_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_12_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_12_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_12_xor_1_Masked_z_0_), .ZN(
        generated_sbox_12_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[12]), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[76]), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[124]), .B(
        generated_sbox_12_not_2_Masked_z[0]), .Z(
        generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[124]), .B(
        generated_sbox_12_not_2_Masked_z[1]), .Z(
        generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_12_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U7 ( .A(rand[125]), .B(
        generated_sbox_12_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_12_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U5 ( .A(rand[125]), .B(
        generated_sbox_12_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_12_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_12_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_12_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[12]), .ZN(
        generated_sbox_12_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_12_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_12_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[126]), .B(
        data_in_s3[76]), .Z(generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[126]), .B(
        generated_sbox_12_not_3_Masked_z_0_), .Z(
        generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_12_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U7 ( .A(rand[127]), .B(
        generated_sbox_12_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_12_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U5 ( .A(rand[127]), .B(
        generated_sbox_12_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_12_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_12_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_12_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_12_xor_2_Masked_z_0_), .ZN(
        generated_sbox_12_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_12_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_12_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[128]), .B(
        generated_sbox_12_not_4_Masked_z[0]), .Z(
        generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[128]), .B(
        generated_sbox_12_not_4_Masked_z[1]), .Z(
        generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_12_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U7 ( .A(rand[129]), .B(
        generated_sbox_12_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_12_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_12_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U5 ( .A(rand[129]), .B(
        generated_sbox_12_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_12_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_12_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_12_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_12_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_and_1_Masked_z[0]), .B(
        generated_sbox_12_xor_3_Masked_x[0]), .Z(
        generated_sbox_12_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_12_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_and_1_Masked_z[1]), .B(
        generated_sbox_12_xor_3_Masked_x[1]), .Z(
        generated_sbox_12_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_and_2_Masked_z[0]), .B(
        generated_sbox_12_xor_4_Masked_x[0]), .Z(
        generated_sbox_12_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_12_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_and_2_Masked_z[1]), .B(
        generated_sbox_12_xor_4_Masked_x[1]), .Z(
        generated_sbox_12_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_and_3_Masked_z[0]), .B(
        generated_sbox_12_xor_5_Masked_x[0]), .Z(
        generated_sbox_12_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_12_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_and_3_Masked_z[1]), .B(
        generated_sbox_12_xor_5_Masked_x[1]), .Z(sbox_s2[76]) );
  XOR2_X1 generated_sbox_12_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_and_4_Masked_z[0]), .B(
        generated_sbox_12_xor_6_Masked_x[0]), .Z(
        generated_sbox_12_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_12_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_and_4_Masked_z[1]), .B(
        generated_sbox_12_xor_6_Masked_x[1]), .Z(
        generated_sbox_12_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_12_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_and_0_Masked_z[0]), .B(
        generated_sbox_12_xor_7_Masked_x[0]), .Z(sbox_s4[12]) );
  XOR2_X1 generated_sbox_12_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_and_0_Masked_z[1]), .B(
        generated_sbox_12_xor_7_Masked_x[1]), .Z(sbox_s4[76]) );
  XOR2_X1 generated_sbox_12_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[12]), 
        .B(generated_sbox_12_xor_3_Masked_z[0]), .Z(sbox_s0[12]) );
  XOR2_X1 generated_sbox_12_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[76]), 
        .B(generated_sbox_12_xor_3_Masked_z[1]), .Z(sbox_s0[76]) );
  XOR2_X1 generated_sbox_12_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_xor_4_Masked_z[0]), .B(
        generated_sbox_12_xor_3_Masked_z[0]), .Z(sbox_s1[12]) );
  XOR2_X1 generated_sbox_12_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_xor_4_Masked_z[1]), .B(
        generated_sbox_12_xor_3_Masked_z[1]), .Z(sbox_s1[76]) );
  INV_X1 generated_sbox_12_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_12_xor_5_Masked_z_0_), .ZN(sbox_s2[12]) );
  XOR2_X1 generated_sbox_12_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_12_xor_6_Masked_z[0]), .B(
        generated_sbox_12_xor_5_Masked_z_0_), .Z(sbox_s3[12]) );
  XOR2_X1 generated_sbox_12_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_12_xor_6_Masked_z[1]), .B(sbox_s2[76]), .Z(sbox_s3[76])
         );
  DFF_X1 generated_sbox_13_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_13_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_13_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_13_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_13_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_13_reg_1_s0_1_reg ( .D(generated_sbox_13_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_13_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_13_reg_1_s1_1_reg ( .D(generated_sbox_13_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_13_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_13_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_13_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_13_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_13_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_13_reg_1_s0_reg ( .D(generated_sbox_13_reg_0_s0), .CK(
        clock), .Q(generated_sbox_13_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_13_reg_1_s1_reg ( .D(generated_sbox_13_reg_0_s1), .CK(
        clock), .Q(generated_sbox_13_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_1_s0_reg ( .D(
        generated_sbox_13_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_13_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_1_s1_reg ( .D(
        generated_sbox_13_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_13_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_13_reg_0_s1_reg ( .D(data_in_s1[77]), .CK(clock), .Q(
        generated_sbox_13_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_13_reg_0_s0_reg ( .D(data_in_s1[13]), .CK(clock), .Q(
        generated_sbox_13_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_13_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_13_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s0_reg ( .D(
        generated_sbox_13_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_13_reg_0_s1_1_reg ( .D(data_in_s3[77]), .CK(clock), 
        .Q(generated_sbox_13_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_13_reg_0_s0_1_reg ( .D(data_in_s3[13]), .CK(clock), 
        .Q(generated_sbox_13_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_13_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_13_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_13_reg_io_z_0_s1_reg ( .D(
        generated_sbox_13_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_13_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[13]), 
        .B(data_in_s0[13]), .Z(generated_sbox_13_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_13_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[77]), 
        .B(data_in_s0[77]), .Z(generated_sbox_13_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[13]), 
        .B(data_in_s1[13]), .Z(generated_sbox_13_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_13_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[77]), 
        .B(data_in_s1[77]), .Z(generated_sbox_13_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[13]), 
        .B(data_in_s3[13]), .Z(generated_sbox_13_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_13_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[77]), 
        .B(data_in_s3[77]), .Z(generated_sbox_13_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_13_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_13_xor_0_Masked_z_0_), .ZN(
        generated_sbox_13_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[13]), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[77]), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[130]), .B(
        generated_sbox_13_not_0_Masked_z[0]), .Z(
        generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[130]), .B(
        generated_sbox_13_not_0_Masked_z[1]), .Z(
        generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_13_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U7 ( .A(rand[131]), .B(
        generated_sbox_13_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_13_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U5 ( .A(rand[131]), .B(
        generated_sbox_13_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_13_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_13_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_13_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[13]), .ZN(
        generated_sbox_13_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_13_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_13_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[132]), .B(
        data_in_s1[77]), .Z(generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[132]), .B(
        generated_sbox_13_not_1_Masked_z_0_), .Z(
        generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_13_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U7 ( .A(rand[133]), .B(
        generated_sbox_13_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_13_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U5 ( .A(rand[133]), .B(
        generated_sbox_13_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_13_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_13_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_13_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_13_xor_1_Masked_z_0_), .ZN(
        generated_sbox_13_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[13]), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[77]), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[134]), .B(
        generated_sbox_13_not_2_Masked_z[0]), .Z(
        generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[134]), .B(
        generated_sbox_13_not_2_Masked_z[1]), .Z(
        generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_13_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U7 ( .A(rand[135]), .B(
        generated_sbox_13_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_13_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U5 ( .A(rand[135]), .B(
        generated_sbox_13_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_13_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_13_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_13_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[13]), .ZN(
        generated_sbox_13_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_13_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_13_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[136]), .B(
        data_in_s3[77]), .Z(generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[136]), .B(
        generated_sbox_13_not_3_Masked_z_0_), .Z(
        generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_13_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U7 ( .A(rand[137]), .B(
        generated_sbox_13_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_13_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U5 ( .A(rand[137]), .B(
        generated_sbox_13_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_13_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_13_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_13_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_13_xor_2_Masked_z_0_), .ZN(
        generated_sbox_13_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_13_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_13_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[138]), .B(
        generated_sbox_13_not_4_Masked_z[0]), .Z(
        generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[138]), .B(
        generated_sbox_13_not_4_Masked_z[1]), .Z(
        generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_13_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U7 ( .A(rand[139]), .B(
        generated_sbox_13_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_13_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_13_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U5 ( .A(rand[139]), .B(
        generated_sbox_13_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_13_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_13_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_13_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_13_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_and_1_Masked_z[0]), .B(
        generated_sbox_13_xor_3_Masked_x[0]), .Z(
        generated_sbox_13_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_13_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_and_1_Masked_z[1]), .B(
        generated_sbox_13_xor_3_Masked_x[1]), .Z(
        generated_sbox_13_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_and_2_Masked_z[0]), .B(
        generated_sbox_13_xor_4_Masked_x[0]), .Z(
        generated_sbox_13_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_13_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_and_2_Masked_z[1]), .B(
        generated_sbox_13_xor_4_Masked_x[1]), .Z(
        generated_sbox_13_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_and_3_Masked_z[0]), .B(
        generated_sbox_13_xor_5_Masked_x[0]), .Z(
        generated_sbox_13_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_13_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_and_3_Masked_z[1]), .B(
        generated_sbox_13_xor_5_Masked_x[1]), .Z(sbox_s2[77]) );
  XOR2_X1 generated_sbox_13_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_and_4_Masked_z[0]), .B(
        generated_sbox_13_xor_6_Masked_x[0]), .Z(
        generated_sbox_13_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_13_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_and_4_Masked_z[1]), .B(
        generated_sbox_13_xor_6_Masked_x[1]), .Z(
        generated_sbox_13_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_13_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_and_0_Masked_z[0]), .B(
        generated_sbox_13_xor_7_Masked_x[0]), .Z(sbox_s4[13]) );
  XOR2_X1 generated_sbox_13_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_and_0_Masked_z[1]), .B(
        generated_sbox_13_xor_7_Masked_x[1]), .Z(sbox_s4[77]) );
  XOR2_X1 generated_sbox_13_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[13]), 
        .B(generated_sbox_13_xor_3_Masked_z[0]), .Z(sbox_s0[13]) );
  XOR2_X1 generated_sbox_13_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[77]), 
        .B(generated_sbox_13_xor_3_Masked_z[1]), .Z(sbox_s0[77]) );
  XOR2_X1 generated_sbox_13_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_xor_4_Masked_z[0]), .B(
        generated_sbox_13_xor_3_Masked_z[0]), .Z(sbox_s1[13]) );
  XOR2_X1 generated_sbox_13_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_xor_4_Masked_z[1]), .B(
        generated_sbox_13_xor_3_Masked_z[1]), .Z(sbox_s1[77]) );
  INV_X1 generated_sbox_13_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_13_xor_5_Masked_z_0_), .ZN(sbox_s2[13]) );
  XOR2_X1 generated_sbox_13_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_13_xor_6_Masked_z[0]), .B(
        generated_sbox_13_xor_5_Masked_z_0_), .Z(sbox_s3[13]) );
  XOR2_X1 generated_sbox_13_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_13_xor_6_Masked_z[1]), .B(sbox_s2[77]), .Z(sbox_s3[77])
         );
  DFF_X1 generated_sbox_14_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_14_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_14_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_14_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_14_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_14_reg_1_s0_1_reg ( .D(generated_sbox_14_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_14_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_14_reg_1_s1_1_reg ( .D(generated_sbox_14_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_14_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_14_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_14_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_14_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_14_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_14_reg_1_s0_reg ( .D(generated_sbox_14_reg_0_s0), .CK(
        clock), .Q(generated_sbox_14_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_14_reg_1_s1_reg ( .D(generated_sbox_14_reg_0_s1), .CK(
        clock), .Q(generated_sbox_14_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_1_s0_reg ( .D(
        generated_sbox_14_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_14_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_1_s1_reg ( .D(
        generated_sbox_14_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_14_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_14_reg_0_s1_reg ( .D(data_in_s1[78]), .CK(clock), .Q(
        generated_sbox_14_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_14_reg_0_s0_reg ( .D(data_in_s1[14]), .CK(clock), .Q(
        generated_sbox_14_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_14_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_14_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s0_reg ( .D(
        generated_sbox_14_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_14_reg_0_s1_1_reg ( .D(data_in_s3[78]), .CK(clock), 
        .Q(generated_sbox_14_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_14_reg_0_s0_1_reg ( .D(data_in_s3[14]), .CK(clock), 
        .Q(generated_sbox_14_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_14_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_14_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_14_reg_io_z_0_s1_reg ( .D(
        generated_sbox_14_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_14_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[14]), 
        .B(data_in_s0[14]), .Z(generated_sbox_14_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_14_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[78]), 
        .B(data_in_s0[78]), .Z(generated_sbox_14_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[14]), 
        .B(data_in_s1[14]), .Z(generated_sbox_14_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_14_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[78]), 
        .B(data_in_s1[78]), .Z(generated_sbox_14_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[14]), 
        .B(data_in_s3[14]), .Z(generated_sbox_14_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_14_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[78]), 
        .B(data_in_s3[78]), .Z(generated_sbox_14_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_14_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_14_xor_0_Masked_z_0_), .ZN(
        generated_sbox_14_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[14]), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[78]), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[140]), .B(
        generated_sbox_14_not_0_Masked_z[0]), .Z(
        generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[140]), .B(
        generated_sbox_14_not_0_Masked_z[1]), .Z(
        generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_14_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U7 ( .A(rand[141]), .B(
        generated_sbox_14_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_14_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U5 ( .A(rand[141]), .B(
        generated_sbox_14_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_14_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_14_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_14_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[14]), .ZN(
        generated_sbox_14_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_14_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_14_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[142]), .B(
        data_in_s1[78]), .Z(generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[142]), .B(
        generated_sbox_14_not_1_Masked_z_0_), .Z(
        generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_14_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U7 ( .A(rand[143]), .B(
        generated_sbox_14_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_14_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U5 ( .A(rand[143]), .B(
        generated_sbox_14_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_14_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_14_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_14_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_14_xor_1_Masked_z_0_), .ZN(
        generated_sbox_14_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[14]), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[78]), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[144]), .B(
        generated_sbox_14_not_2_Masked_z[0]), .Z(
        generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[144]), .B(
        generated_sbox_14_not_2_Masked_z[1]), .Z(
        generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_14_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U7 ( .A(rand[145]), .B(
        generated_sbox_14_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_14_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U5 ( .A(rand[145]), .B(
        generated_sbox_14_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_14_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_14_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_14_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[14]), .ZN(
        generated_sbox_14_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_14_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_14_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[146]), .B(
        data_in_s3[78]), .Z(generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[146]), .B(
        generated_sbox_14_not_3_Masked_z_0_), .Z(
        generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_14_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U7 ( .A(rand[147]), .B(
        generated_sbox_14_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_14_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U5 ( .A(rand[147]), .B(
        generated_sbox_14_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_14_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_14_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_14_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_14_xor_2_Masked_z_0_), .ZN(
        generated_sbox_14_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_14_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_14_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[148]), .B(
        generated_sbox_14_not_4_Masked_z[0]), .Z(
        generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[148]), .B(
        generated_sbox_14_not_4_Masked_z[1]), .Z(
        generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_14_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U7 ( .A(rand[149]), .B(
        generated_sbox_14_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_14_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_14_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U5 ( .A(rand[149]), .B(
        generated_sbox_14_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_14_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_14_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_14_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_14_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_and_1_Masked_z[0]), .B(
        generated_sbox_14_xor_3_Masked_x[0]), .Z(
        generated_sbox_14_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_14_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_and_1_Masked_z[1]), .B(
        generated_sbox_14_xor_3_Masked_x[1]), .Z(
        generated_sbox_14_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_and_2_Masked_z[0]), .B(
        generated_sbox_14_xor_4_Masked_x[0]), .Z(
        generated_sbox_14_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_14_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_and_2_Masked_z[1]), .B(
        generated_sbox_14_xor_4_Masked_x[1]), .Z(
        generated_sbox_14_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_and_3_Masked_z[0]), .B(
        generated_sbox_14_xor_5_Masked_x[0]), .Z(
        generated_sbox_14_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_14_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_and_3_Masked_z[1]), .B(
        generated_sbox_14_xor_5_Masked_x[1]), .Z(sbox_s2[78]) );
  XOR2_X1 generated_sbox_14_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_and_4_Masked_z[0]), .B(
        generated_sbox_14_xor_6_Masked_x[0]), .Z(
        generated_sbox_14_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_14_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_and_4_Masked_z[1]), .B(
        generated_sbox_14_xor_6_Masked_x[1]), .Z(
        generated_sbox_14_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_14_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_and_0_Masked_z[0]), .B(
        generated_sbox_14_xor_7_Masked_x[0]), .Z(sbox_s4[14]) );
  XOR2_X1 generated_sbox_14_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_and_0_Masked_z[1]), .B(
        generated_sbox_14_xor_7_Masked_x[1]), .Z(sbox_s4[78]) );
  XOR2_X1 generated_sbox_14_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[14]), 
        .B(generated_sbox_14_xor_3_Masked_z[0]), .Z(sbox_s0[14]) );
  XOR2_X1 generated_sbox_14_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[78]), 
        .B(generated_sbox_14_xor_3_Masked_z[1]), .Z(sbox_s0[78]) );
  XOR2_X1 generated_sbox_14_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_xor_4_Masked_z[0]), .B(
        generated_sbox_14_xor_3_Masked_z[0]), .Z(sbox_s1[14]) );
  XOR2_X1 generated_sbox_14_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_xor_4_Masked_z[1]), .B(
        generated_sbox_14_xor_3_Masked_z[1]), .Z(sbox_s1[78]) );
  INV_X1 generated_sbox_14_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_14_xor_5_Masked_z_0_), .ZN(sbox_s2[14]) );
  XOR2_X1 generated_sbox_14_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_14_xor_6_Masked_z[0]), .B(
        generated_sbox_14_xor_5_Masked_z_0_), .Z(sbox_s3[14]) );
  XOR2_X1 generated_sbox_14_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_14_xor_6_Masked_z[1]), .B(sbox_s2[78]), .Z(sbox_s3[78])
         );
  DFF_X1 generated_sbox_15_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_15_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_15_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_15_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_15_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_15_reg_1_s0_1_reg ( .D(generated_sbox_15_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_15_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_15_reg_1_s1_1_reg ( .D(generated_sbox_15_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_15_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_15_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_15_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_15_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_15_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_15_reg_1_s0_reg ( .D(generated_sbox_15_reg_0_s0), .CK(
        clock), .Q(generated_sbox_15_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_15_reg_1_s1_reg ( .D(generated_sbox_15_reg_0_s1), .CK(
        clock), .Q(generated_sbox_15_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_1_s0_reg ( .D(
        generated_sbox_15_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_15_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_1_s1_reg ( .D(
        generated_sbox_15_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_15_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_15_reg_0_s1_reg ( .D(data_in_s1[79]), .CK(clock), .Q(
        generated_sbox_15_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_15_reg_0_s0_reg ( .D(data_in_s1[15]), .CK(clock), .Q(
        generated_sbox_15_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_15_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_15_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s0_reg ( .D(
        generated_sbox_15_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_15_reg_0_s1_1_reg ( .D(data_in_s3[79]), .CK(clock), 
        .Q(generated_sbox_15_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_15_reg_0_s0_1_reg ( .D(data_in_s3[15]), .CK(clock), 
        .Q(generated_sbox_15_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_15_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_15_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_15_reg_io_z_0_s1_reg ( .D(
        generated_sbox_15_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_15_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[15]), 
        .B(data_in_s0[15]), .Z(generated_sbox_15_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_15_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[79]), 
        .B(data_in_s0[79]), .Z(generated_sbox_15_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[15]), 
        .B(data_in_s1[15]), .Z(generated_sbox_15_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_15_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[79]), 
        .B(data_in_s1[79]), .Z(generated_sbox_15_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[15]), 
        .B(data_in_s3[15]), .Z(generated_sbox_15_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_15_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[79]), 
        .B(data_in_s3[79]), .Z(generated_sbox_15_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_15_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_15_xor_0_Masked_z_0_), .ZN(
        generated_sbox_15_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[15]), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[79]), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[150]), .B(
        generated_sbox_15_not_0_Masked_z[0]), .Z(
        generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[150]), .B(
        generated_sbox_15_not_0_Masked_z[1]), .Z(
        generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_15_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U7 ( .A(rand[151]), .B(
        generated_sbox_15_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_15_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U5 ( .A(rand[151]), .B(
        generated_sbox_15_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_15_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_15_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_15_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[15]), .ZN(
        generated_sbox_15_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_15_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_15_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[152]), .B(
        data_in_s1[79]), .Z(generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[152]), .B(
        generated_sbox_15_not_1_Masked_z_0_), .Z(
        generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_15_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U7 ( .A(rand[153]), .B(
        generated_sbox_15_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_15_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U5 ( .A(rand[153]), .B(
        generated_sbox_15_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_15_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_15_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_15_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_15_xor_1_Masked_z_0_), .ZN(
        generated_sbox_15_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[15]), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[79]), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[154]), .B(
        generated_sbox_15_not_2_Masked_z[0]), .Z(
        generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[154]), .B(
        generated_sbox_15_not_2_Masked_z[1]), .Z(
        generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_15_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U7 ( .A(rand[155]), .B(
        generated_sbox_15_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_15_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U5 ( .A(rand[155]), .B(
        generated_sbox_15_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_15_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_15_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_15_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[15]), .ZN(
        generated_sbox_15_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_15_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_15_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[156]), .B(
        data_in_s3[79]), .Z(generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[156]), .B(
        generated_sbox_15_not_3_Masked_z_0_), .Z(
        generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_15_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U7 ( .A(rand[157]), .B(
        generated_sbox_15_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_15_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U5 ( .A(rand[157]), .B(
        generated_sbox_15_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_15_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_15_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_15_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_15_xor_2_Masked_z_0_), .ZN(
        generated_sbox_15_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_15_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_15_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[158]), .B(
        generated_sbox_15_not_4_Masked_z[0]), .Z(
        generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[158]), .B(
        generated_sbox_15_not_4_Masked_z[1]), .Z(
        generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_15_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U7 ( .A(rand[159]), .B(
        generated_sbox_15_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_15_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_15_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U5 ( .A(rand[159]), .B(
        generated_sbox_15_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_15_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_15_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_15_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_15_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_and_1_Masked_z[0]), .B(
        generated_sbox_15_xor_3_Masked_x[0]), .Z(
        generated_sbox_15_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_15_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_and_1_Masked_z[1]), .B(
        generated_sbox_15_xor_3_Masked_x[1]), .Z(
        generated_sbox_15_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_and_2_Masked_z[0]), .B(
        generated_sbox_15_xor_4_Masked_x[0]), .Z(
        generated_sbox_15_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_15_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_and_2_Masked_z[1]), .B(
        generated_sbox_15_xor_4_Masked_x[1]), .Z(
        generated_sbox_15_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_and_3_Masked_z[0]), .B(
        generated_sbox_15_xor_5_Masked_x[0]), .Z(
        generated_sbox_15_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_15_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_and_3_Masked_z[1]), .B(
        generated_sbox_15_xor_5_Masked_x[1]), .Z(sbox_s2[79]) );
  XOR2_X1 generated_sbox_15_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_and_4_Masked_z[0]), .B(
        generated_sbox_15_xor_6_Masked_x[0]), .Z(
        generated_sbox_15_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_15_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_and_4_Masked_z[1]), .B(
        generated_sbox_15_xor_6_Masked_x[1]), .Z(
        generated_sbox_15_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_15_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_and_0_Masked_z[0]), .B(
        generated_sbox_15_xor_7_Masked_x[0]), .Z(sbox_s4[15]) );
  XOR2_X1 generated_sbox_15_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_and_0_Masked_z[1]), .B(
        generated_sbox_15_xor_7_Masked_x[1]), .Z(sbox_s4[79]) );
  XOR2_X1 generated_sbox_15_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[15]), 
        .B(generated_sbox_15_xor_3_Masked_z[0]), .Z(sbox_s0[15]) );
  XOR2_X1 generated_sbox_15_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[79]), 
        .B(generated_sbox_15_xor_3_Masked_z[1]), .Z(sbox_s0[79]) );
  XOR2_X1 generated_sbox_15_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_xor_4_Masked_z[0]), .B(
        generated_sbox_15_xor_3_Masked_z[0]), .Z(sbox_s1[15]) );
  XOR2_X1 generated_sbox_15_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_xor_4_Masked_z[1]), .B(
        generated_sbox_15_xor_3_Masked_z[1]), .Z(sbox_s1[79]) );
  INV_X1 generated_sbox_15_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_15_xor_5_Masked_z_0_), .ZN(sbox_s2[15]) );
  XOR2_X1 generated_sbox_15_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_15_xor_6_Masked_z[0]), .B(
        generated_sbox_15_xor_5_Masked_z_0_), .Z(sbox_s3[15]) );
  XOR2_X1 generated_sbox_15_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_15_xor_6_Masked_z[1]), .B(sbox_s2[79]), .Z(sbox_s3[79])
         );
  DFF_X1 generated_sbox_16_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_16_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_16_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_16_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_16_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_16_reg_1_s0_1_reg ( .D(generated_sbox_16_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_16_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_16_reg_1_s1_1_reg ( .D(generated_sbox_16_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_16_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_16_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_16_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_16_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_16_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_16_reg_1_s0_reg ( .D(generated_sbox_16_reg_0_s0), .CK(
        clock), .Q(generated_sbox_16_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_16_reg_1_s1_reg ( .D(generated_sbox_16_reg_0_s1), .CK(
        clock), .Q(generated_sbox_16_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_1_s0_reg ( .D(
        generated_sbox_16_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_16_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_1_s1_reg ( .D(
        generated_sbox_16_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_16_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_16_reg_0_s1_reg ( .D(data_in_s1[80]), .CK(clock), .Q(
        generated_sbox_16_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_16_reg_0_s0_reg ( .D(data_in_s1[16]), .CK(clock), .Q(
        generated_sbox_16_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_16_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_16_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s0_reg ( .D(
        generated_sbox_16_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_16_reg_0_s1_1_reg ( .D(data_in_s3[80]), .CK(clock), 
        .Q(generated_sbox_16_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_16_reg_0_s0_1_reg ( .D(data_in_s3[16]), .CK(clock), 
        .Q(generated_sbox_16_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_16_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_16_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_16_reg_io_z_0_s1_reg ( .D(
        generated_sbox_16_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_16_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[16]), 
        .B(data_in_s0[16]), .Z(generated_sbox_16_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_16_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[80]), 
        .B(data_in_s0[80]), .Z(generated_sbox_16_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[16]), 
        .B(data_in_s1[16]), .Z(generated_sbox_16_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_16_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[80]), 
        .B(data_in_s1[80]), .Z(generated_sbox_16_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[16]), 
        .B(data_in_s3[16]), .Z(generated_sbox_16_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_16_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[80]), 
        .B(data_in_s3[80]), .Z(generated_sbox_16_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_16_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_16_xor_0_Masked_z_0_), .ZN(
        generated_sbox_16_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[16]), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[80]), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[160]), .B(
        generated_sbox_16_not_0_Masked_z[0]), .Z(
        generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[160]), .B(
        generated_sbox_16_not_0_Masked_z[1]), .Z(
        generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_16_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U7 ( .A(rand[161]), .B(
        generated_sbox_16_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_16_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U5 ( .A(rand[161]), .B(
        generated_sbox_16_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_16_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_16_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_16_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[16]), .ZN(
        generated_sbox_16_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_16_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_16_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[162]), .B(
        data_in_s1[80]), .Z(generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[162]), .B(
        generated_sbox_16_not_1_Masked_z_0_), .Z(
        generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_16_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U7 ( .A(rand[163]), .B(
        generated_sbox_16_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_16_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U5 ( .A(rand[163]), .B(
        generated_sbox_16_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_16_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_16_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_16_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_16_xor_1_Masked_z_0_), .ZN(
        generated_sbox_16_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[16]), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[80]), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[164]), .B(
        generated_sbox_16_not_2_Masked_z[0]), .Z(
        generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[164]), .B(
        generated_sbox_16_not_2_Masked_z[1]), .Z(
        generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_16_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U7 ( .A(rand[165]), .B(
        generated_sbox_16_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_16_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U5 ( .A(rand[165]), .B(
        generated_sbox_16_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_16_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_16_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_16_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[16]), .ZN(
        generated_sbox_16_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_16_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_16_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[166]), .B(
        data_in_s3[80]), .Z(generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[166]), .B(
        generated_sbox_16_not_3_Masked_z_0_), .Z(
        generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_16_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U7 ( .A(rand[167]), .B(
        generated_sbox_16_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_16_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U5 ( .A(rand[167]), .B(
        generated_sbox_16_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_16_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_16_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_16_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_16_xor_2_Masked_z_0_), .ZN(
        generated_sbox_16_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_16_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_16_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[168]), .B(
        generated_sbox_16_not_4_Masked_z[0]), .Z(
        generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[168]), .B(
        generated_sbox_16_not_4_Masked_z[1]), .Z(
        generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_16_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U7 ( .A(rand[169]), .B(
        generated_sbox_16_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_16_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_16_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U5 ( .A(rand[169]), .B(
        generated_sbox_16_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_16_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_16_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_16_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_16_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_and_1_Masked_z[0]), .B(
        generated_sbox_16_xor_3_Masked_x[0]), .Z(
        generated_sbox_16_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_16_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_and_1_Masked_z[1]), .B(
        generated_sbox_16_xor_3_Masked_x[1]), .Z(
        generated_sbox_16_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_and_2_Masked_z[0]), .B(
        generated_sbox_16_xor_4_Masked_x[0]), .Z(
        generated_sbox_16_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_16_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_and_2_Masked_z[1]), .B(
        generated_sbox_16_xor_4_Masked_x[1]), .Z(
        generated_sbox_16_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_and_3_Masked_z[0]), .B(
        generated_sbox_16_xor_5_Masked_x[0]), .Z(
        generated_sbox_16_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_16_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_and_3_Masked_z[1]), .B(
        generated_sbox_16_xor_5_Masked_x[1]), .Z(sbox_s2[80]) );
  XOR2_X1 generated_sbox_16_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_and_4_Masked_z[0]), .B(
        generated_sbox_16_xor_6_Masked_x[0]), .Z(
        generated_sbox_16_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_16_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_and_4_Masked_z[1]), .B(
        generated_sbox_16_xor_6_Masked_x[1]), .Z(
        generated_sbox_16_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_16_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_and_0_Masked_z[0]), .B(
        generated_sbox_16_xor_7_Masked_x[0]), .Z(sbox_s4[16]) );
  XOR2_X1 generated_sbox_16_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_and_0_Masked_z[1]), .B(
        generated_sbox_16_xor_7_Masked_x[1]), .Z(sbox_s4[80]) );
  XOR2_X1 generated_sbox_16_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[16]), 
        .B(generated_sbox_16_xor_3_Masked_z[0]), .Z(sbox_s0[16]) );
  XOR2_X1 generated_sbox_16_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[80]), 
        .B(generated_sbox_16_xor_3_Masked_z[1]), .Z(sbox_s0[80]) );
  XOR2_X1 generated_sbox_16_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_xor_4_Masked_z[0]), .B(
        generated_sbox_16_xor_3_Masked_z[0]), .Z(sbox_s1[16]) );
  XOR2_X1 generated_sbox_16_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_xor_4_Masked_z[1]), .B(
        generated_sbox_16_xor_3_Masked_z[1]), .Z(sbox_s1[80]) );
  INV_X1 generated_sbox_16_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_16_xor_5_Masked_z_0_), .ZN(sbox_s2[16]) );
  XOR2_X1 generated_sbox_16_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_16_xor_6_Masked_z[0]), .B(
        generated_sbox_16_xor_5_Masked_z_0_), .Z(sbox_s3[16]) );
  XOR2_X1 generated_sbox_16_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_16_xor_6_Masked_z[1]), .B(sbox_s2[80]), .Z(sbox_s3[80])
         );
  DFF_X1 generated_sbox_17_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_17_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_17_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_17_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_17_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_17_reg_1_s0_1_reg ( .D(generated_sbox_17_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_17_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_17_reg_1_s1_1_reg ( .D(generated_sbox_17_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_17_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_17_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_17_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_17_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_17_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_17_reg_1_s0_reg ( .D(generated_sbox_17_reg_0_s0), .CK(
        clock), .Q(generated_sbox_17_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_17_reg_1_s1_reg ( .D(generated_sbox_17_reg_0_s1), .CK(
        clock), .Q(generated_sbox_17_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_1_s0_reg ( .D(
        generated_sbox_17_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_17_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_1_s1_reg ( .D(
        generated_sbox_17_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_17_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_17_reg_0_s1_reg ( .D(data_in_s1[81]), .CK(clock), .Q(
        generated_sbox_17_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_17_reg_0_s0_reg ( .D(data_in_s1[17]), .CK(clock), .Q(
        generated_sbox_17_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_17_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_17_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s0_reg ( .D(
        generated_sbox_17_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_17_reg_0_s1_1_reg ( .D(data_in_s3[81]), .CK(clock), 
        .Q(generated_sbox_17_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_17_reg_0_s0_1_reg ( .D(data_in_s3[17]), .CK(clock), 
        .Q(generated_sbox_17_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_17_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_17_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_17_reg_io_z_0_s1_reg ( .D(
        generated_sbox_17_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_17_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[17]), 
        .B(data_in_s0[17]), .Z(generated_sbox_17_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_17_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[81]), 
        .B(data_in_s0[81]), .Z(generated_sbox_17_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[17]), 
        .B(data_in_s1[17]), .Z(generated_sbox_17_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_17_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[81]), 
        .B(data_in_s1[81]), .Z(generated_sbox_17_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[17]), 
        .B(data_in_s3[17]), .Z(generated_sbox_17_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_17_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[81]), 
        .B(data_in_s3[81]), .Z(generated_sbox_17_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_17_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_17_xor_0_Masked_z_0_), .ZN(
        generated_sbox_17_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[17]), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[81]), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[170]), .B(
        generated_sbox_17_not_0_Masked_z[0]), .Z(
        generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[170]), .B(
        generated_sbox_17_not_0_Masked_z[1]), .Z(
        generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_17_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U7 ( .A(rand[171]), .B(
        generated_sbox_17_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_17_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U5 ( .A(rand[171]), .B(
        generated_sbox_17_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_17_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_17_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_17_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[17]), .ZN(
        generated_sbox_17_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_17_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_17_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[172]), .B(
        data_in_s1[81]), .Z(generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[172]), .B(
        generated_sbox_17_not_1_Masked_z_0_), .Z(
        generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_17_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U7 ( .A(rand[173]), .B(
        generated_sbox_17_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_17_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U5 ( .A(rand[173]), .B(
        generated_sbox_17_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_17_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_17_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_17_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_17_xor_1_Masked_z_0_), .ZN(
        generated_sbox_17_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[17]), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[81]), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[174]), .B(
        generated_sbox_17_not_2_Masked_z[0]), .Z(
        generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[174]), .B(
        generated_sbox_17_not_2_Masked_z[1]), .Z(
        generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_17_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U7 ( .A(rand[175]), .B(
        generated_sbox_17_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_17_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U5 ( .A(rand[175]), .B(
        generated_sbox_17_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_17_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_17_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_17_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[17]), .ZN(
        generated_sbox_17_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_17_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_17_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[176]), .B(
        data_in_s3[81]), .Z(generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[176]), .B(
        generated_sbox_17_not_3_Masked_z_0_), .Z(
        generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_17_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U7 ( .A(rand[177]), .B(
        generated_sbox_17_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_17_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U5 ( .A(rand[177]), .B(
        generated_sbox_17_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_17_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_17_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_17_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_17_xor_2_Masked_z_0_), .ZN(
        generated_sbox_17_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_17_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_17_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[178]), .B(
        generated_sbox_17_not_4_Masked_z[0]), .Z(
        generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[178]), .B(
        generated_sbox_17_not_4_Masked_z[1]), .Z(
        generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_17_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U7 ( .A(rand[179]), .B(
        generated_sbox_17_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_17_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_17_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U5 ( .A(rand[179]), .B(
        generated_sbox_17_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_17_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_17_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_17_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_17_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_and_1_Masked_z[0]), .B(
        generated_sbox_17_xor_3_Masked_x[0]), .Z(
        generated_sbox_17_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_17_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_and_1_Masked_z[1]), .B(
        generated_sbox_17_xor_3_Masked_x[1]), .Z(
        generated_sbox_17_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_and_2_Masked_z[0]), .B(
        generated_sbox_17_xor_4_Masked_x[0]), .Z(
        generated_sbox_17_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_17_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_and_2_Masked_z[1]), .B(
        generated_sbox_17_xor_4_Masked_x[1]), .Z(
        generated_sbox_17_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_and_3_Masked_z[0]), .B(
        generated_sbox_17_xor_5_Masked_x[0]), .Z(
        generated_sbox_17_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_17_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_and_3_Masked_z[1]), .B(
        generated_sbox_17_xor_5_Masked_x[1]), .Z(sbox_s2[81]) );
  XOR2_X1 generated_sbox_17_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_and_4_Masked_z[0]), .B(
        generated_sbox_17_xor_6_Masked_x[0]), .Z(
        generated_sbox_17_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_17_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_and_4_Masked_z[1]), .B(
        generated_sbox_17_xor_6_Masked_x[1]), .Z(
        generated_sbox_17_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_17_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_and_0_Masked_z[0]), .B(
        generated_sbox_17_xor_7_Masked_x[0]), .Z(sbox_s4[17]) );
  XOR2_X1 generated_sbox_17_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_and_0_Masked_z[1]), .B(
        generated_sbox_17_xor_7_Masked_x[1]), .Z(sbox_s4[81]) );
  XOR2_X1 generated_sbox_17_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[17]), 
        .B(generated_sbox_17_xor_3_Masked_z[0]), .Z(sbox_s0[17]) );
  XOR2_X1 generated_sbox_17_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[81]), 
        .B(generated_sbox_17_xor_3_Masked_z[1]), .Z(sbox_s0[81]) );
  XOR2_X1 generated_sbox_17_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_xor_4_Masked_z[0]), .B(
        generated_sbox_17_xor_3_Masked_z[0]), .Z(sbox_s1[17]) );
  XOR2_X1 generated_sbox_17_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_xor_4_Masked_z[1]), .B(
        generated_sbox_17_xor_3_Masked_z[1]), .Z(sbox_s1[81]) );
  INV_X1 generated_sbox_17_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_17_xor_5_Masked_z_0_), .ZN(sbox_s2[17]) );
  XOR2_X1 generated_sbox_17_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_17_xor_6_Masked_z[0]), .B(
        generated_sbox_17_xor_5_Masked_z_0_), .Z(sbox_s3[17]) );
  XOR2_X1 generated_sbox_17_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_17_xor_6_Masked_z[1]), .B(sbox_s2[81]), .Z(sbox_s3[81])
         );
  DFF_X1 generated_sbox_18_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_18_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_18_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_18_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_18_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_18_reg_1_s0_1_reg ( .D(generated_sbox_18_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_18_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_18_reg_1_s1_1_reg ( .D(generated_sbox_18_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_18_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_18_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_18_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_18_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_18_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_18_reg_1_s0_reg ( .D(generated_sbox_18_reg_0_s0), .CK(
        clock), .Q(generated_sbox_18_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_18_reg_1_s1_reg ( .D(generated_sbox_18_reg_0_s1), .CK(
        clock), .Q(generated_sbox_18_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_1_s0_reg ( .D(
        generated_sbox_18_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_18_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_1_s1_reg ( .D(
        generated_sbox_18_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_18_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_18_reg_0_s1_reg ( .D(data_in_s1[82]), .CK(clock), .Q(
        generated_sbox_18_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_18_reg_0_s0_reg ( .D(data_in_s1[18]), .CK(clock), .Q(
        generated_sbox_18_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_18_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_18_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s0_reg ( .D(
        generated_sbox_18_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_18_reg_0_s1_1_reg ( .D(data_in_s3[82]), .CK(clock), 
        .Q(generated_sbox_18_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_18_reg_0_s0_1_reg ( .D(data_in_s3[18]), .CK(clock), 
        .Q(generated_sbox_18_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_18_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_18_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_18_reg_io_z_0_s1_reg ( .D(
        generated_sbox_18_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_18_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[18]), 
        .B(data_in_s0[18]), .Z(generated_sbox_18_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_18_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[82]), 
        .B(data_in_s0[82]), .Z(generated_sbox_18_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[18]), 
        .B(data_in_s1[18]), .Z(generated_sbox_18_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_18_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[82]), 
        .B(data_in_s1[82]), .Z(generated_sbox_18_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[18]), 
        .B(data_in_s3[18]), .Z(generated_sbox_18_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_18_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[82]), 
        .B(data_in_s3[82]), .Z(generated_sbox_18_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_18_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_18_xor_0_Masked_z_0_), .ZN(
        generated_sbox_18_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[18]), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[82]), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[180]), .B(
        generated_sbox_18_not_0_Masked_z[0]), .Z(
        generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[180]), .B(
        generated_sbox_18_not_0_Masked_z[1]), .Z(
        generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_18_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U7 ( .A(rand[181]), .B(
        generated_sbox_18_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_18_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U5 ( .A(rand[181]), .B(
        generated_sbox_18_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_18_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_18_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_18_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[18]), .ZN(
        generated_sbox_18_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_18_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_18_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[182]), .B(
        data_in_s1[82]), .Z(generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[182]), .B(
        generated_sbox_18_not_1_Masked_z_0_), .Z(
        generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_18_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U7 ( .A(rand[183]), .B(
        generated_sbox_18_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_18_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U5 ( .A(rand[183]), .B(
        generated_sbox_18_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_18_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_18_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_18_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_18_xor_1_Masked_z_0_), .ZN(
        generated_sbox_18_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[18]), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[82]), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[184]), .B(
        generated_sbox_18_not_2_Masked_z[0]), .Z(
        generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[184]), .B(
        generated_sbox_18_not_2_Masked_z[1]), .Z(
        generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_18_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U7 ( .A(rand[185]), .B(
        generated_sbox_18_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_18_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U5 ( .A(rand[185]), .B(
        generated_sbox_18_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_18_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_18_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_18_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[18]), .ZN(
        generated_sbox_18_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_18_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_18_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[186]), .B(
        data_in_s3[82]), .Z(generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[186]), .B(
        generated_sbox_18_not_3_Masked_z_0_), .Z(
        generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_18_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U7 ( .A(rand[187]), .B(
        generated_sbox_18_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_18_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U5 ( .A(rand[187]), .B(
        generated_sbox_18_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_18_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_18_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_18_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_18_xor_2_Masked_z_0_), .ZN(
        generated_sbox_18_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_18_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_18_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[188]), .B(
        generated_sbox_18_not_4_Masked_z[0]), .Z(
        generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[188]), .B(
        generated_sbox_18_not_4_Masked_z[1]), .Z(
        generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_18_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U7 ( .A(rand[189]), .B(
        generated_sbox_18_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_18_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_18_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U5 ( .A(rand[189]), .B(
        generated_sbox_18_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_18_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_18_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_18_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_18_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_and_1_Masked_z[0]), .B(
        generated_sbox_18_xor_3_Masked_x[0]), .Z(
        generated_sbox_18_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_18_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_and_1_Masked_z[1]), .B(
        generated_sbox_18_xor_3_Masked_x[1]), .Z(
        generated_sbox_18_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_and_2_Masked_z[0]), .B(
        generated_sbox_18_xor_4_Masked_x[0]), .Z(
        generated_sbox_18_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_18_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_and_2_Masked_z[1]), .B(
        generated_sbox_18_xor_4_Masked_x[1]), .Z(
        generated_sbox_18_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_and_3_Masked_z[0]), .B(
        generated_sbox_18_xor_5_Masked_x[0]), .Z(
        generated_sbox_18_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_18_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_and_3_Masked_z[1]), .B(
        generated_sbox_18_xor_5_Masked_x[1]), .Z(sbox_s2[82]) );
  XOR2_X1 generated_sbox_18_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_and_4_Masked_z[0]), .B(
        generated_sbox_18_xor_6_Masked_x[0]), .Z(
        generated_sbox_18_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_18_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_and_4_Masked_z[1]), .B(
        generated_sbox_18_xor_6_Masked_x[1]), .Z(
        generated_sbox_18_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_18_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_and_0_Masked_z[0]), .B(
        generated_sbox_18_xor_7_Masked_x[0]), .Z(sbox_s4[18]) );
  XOR2_X1 generated_sbox_18_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_and_0_Masked_z[1]), .B(
        generated_sbox_18_xor_7_Masked_x[1]), .Z(sbox_s4[82]) );
  XOR2_X1 generated_sbox_18_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[18]), 
        .B(generated_sbox_18_xor_3_Masked_z[0]), .Z(sbox_s0[18]) );
  XOR2_X1 generated_sbox_18_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[82]), 
        .B(generated_sbox_18_xor_3_Masked_z[1]), .Z(sbox_s0[82]) );
  XOR2_X1 generated_sbox_18_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_xor_4_Masked_z[0]), .B(
        generated_sbox_18_xor_3_Masked_z[0]), .Z(sbox_s1[18]) );
  XOR2_X1 generated_sbox_18_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_xor_4_Masked_z[1]), .B(
        generated_sbox_18_xor_3_Masked_z[1]), .Z(sbox_s1[82]) );
  INV_X1 generated_sbox_18_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_18_xor_5_Masked_z_0_), .ZN(sbox_s2[18]) );
  XOR2_X1 generated_sbox_18_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_18_xor_6_Masked_z[0]), .B(
        generated_sbox_18_xor_5_Masked_z_0_), .Z(sbox_s3[18]) );
  XOR2_X1 generated_sbox_18_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_18_xor_6_Masked_z[1]), .B(sbox_s2[82]), .Z(sbox_s3[82])
         );
  DFF_X1 generated_sbox_19_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_19_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_19_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_19_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_19_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_19_reg_1_s0_1_reg ( .D(generated_sbox_19_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_19_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_19_reg_1_s1_1_reg ( .D(generated_sbox_19_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_19_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_19_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_19_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_19_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_19_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_19_reg_1_s0_reg ( .D(generated_sbox_19_reg_0_s0), .CK(
        clock), .Q(generated_sbox_19_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_19_reg_1_s1_reg ( .D(generated_sbox_19_reg_0_s1), .CK(
        clock), .Q(generated_sbox_19_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_1_s0_reg ( .D(
        generated_sbox_19_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_19_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_1_s1_reg ( .D(
        generated_sbox_19_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_19_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_19_reg_0_s1_reg ( .D(data_in_s1[83]), .CK(clock), .Q(
        generated_sbox_19_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_19_reg_0_s0_reg ( .D(data_in_s1[19]), .CK(clock), .Q(
        generated_sbox_19_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_19_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_19_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s0_reg ( .D(
        generated_sbox_19_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_19_reg_0_s1_1_reg ( .D(data_in_s3[83]), .CK(clock), 
        .Q(generated_sbox_19_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_19_reg_0_s0_1_reg ( .D(data_in_s3[19]), .CK(clock), 
        .Q(generated_sbox_19_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_19_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_19_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_19_reg_io_z_0_s1_reg ( .D(
        generated_sbox_19_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_19_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[19]), 
        .B(data_in_s0[19]), .Z(generated_sbox_19_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_19_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[83]), 
        .B(data_in_s0[83]), .Z(generated_sbox_19_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[19]), 
        .B(data_in_s1[19]), .Z(generated_sbox_19_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_19_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[83]), 
        .B(data_in_s1[83]), .Z(generated_sbox_19_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[19]), 
        .B(data_in_s3[19]), .Z(generated_sbox_19_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_19_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[83]), 
        .B(data_in_s3[83]), .Z(generated_sbox_19_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_19_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_19_xor_0_Masked_z_0_), .ZN(
        generated_sbox_19_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[19]), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[83]), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[190]), .B(
        generated_sbox_19_not_0_Masked_z[0]), .Z(
        generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[190]), .B(
        generated_sbox_19_not_0_Masked_z[1]), .Z(
        generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_19_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U7 ( .A(rand[191]), .B(
        generated_sbox_19_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_19_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U5 ( .A(rand[191]), .B(
        generated_sbox_19_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_19_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_19_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_19_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[19]), .ZN(
        generated_sbox_19_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_19_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_19_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[192]), .B(
        data_in_s1[83]), .Z(generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[192]), .B(
        generated_sbox_19_not_1_Masked_z_0_), .Z(
        generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_19_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U7 ( .A(rand[193]), .B(
        generated_sbox_19_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_19_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U5 ( .A(rand[193]), .B(
        generated_sbox_19_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_19_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_19_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_19_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_19_xor_1_Masked_z_0_), .ZN(
        generated_sbox_19_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[19]), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[83]), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[194]), .B(
        generated_sbox_19_not_2_Masked_z[0]), .Z(
        generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[194]), .B(
        generated_sbox_19_not_2_Masked_z[1]), .Z(
        generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_19_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U7 ( .A(rand[195]), .B(
        generated_sbox_19_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_19_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U5 ( .A(rand[195]), .B(
        generated_sbox_19_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_19_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_19_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_19_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[19]), .ZN(
        generated_sbox_19_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_19_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_19_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[196]), .B(
        data_in_s3[83]), .Z(generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[196]), .B(
        generated_sbox_19_not_3_Masked_z_0_), .Z(
        generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_19_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U7 ( .A(rand[197]), .B(
        generated_sbox_19_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_19_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U5 ( .A(rand[197]), .B(
        generated_sbox_19_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_19_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_19_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_19_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_19_xor_2_Masked_z_0_), .ZN(
        generated_sbox_19_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_19_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_19_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[198]), .B(
        generated_sbox_19_not_4_Masked_z[0]), .Z(
        generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[198]), .B(
        generated_sbox_19_not_4_Masked_z[1]), .Z(
        generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_19_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U7 ( .A(rand[199]), .B(
        generated_sbox_19_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_19_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_19_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U5 ( .A(rand[199]), .B(
        generated_sbox_19_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_19_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_19_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_19_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_19_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_and_1_Masked_z[0]), .B(
        generated_sbox_19_xor_3_Masked_x[0]), .Z(
        generated_sbox_19_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_19_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_and_1_Masked_z[1]), .B(
        generated_sbox_19_xor_3_Masked_x[1]), .Z(
        generated_sbox_19_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_and_2_Masked_z[0]), .B(
        generated_sbox_19_xor_4_Masked_x[0]), .Z(
        generated_sbox_19_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_19_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_and_2_Masked_z[1]), .B(
        generated_sbox_19_xor_4_Masked_x[1]), .Z(
        generated_sbox_19_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_and_3_Masked_z[0]), .B(
        generated_sbox_19_xor_5_Masked_x[0]), .Z(
        generated_sbox_19_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_19_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_and_3_Masked_z[1]), .B(
        generated_sbox_19_xor_5_Masked_x[1]), .Z(sbox_s2[83]) );
  XOR2_X1 generated_sbox_19_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_and_4_Masked_z[0]), .B(
        generated_sbox_19_xor_6_Masked_x[0]), .Z(
        generated_sbox_19_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_19_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_and_4_Masked_z[1]), .B(
        generated_sbox_19_xor_6_Masked_x[1]), .Z(
        generated_sbox_19_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_19_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_and_0_Masked_z[0]), .B(
        generated_sbox_19_xor_7_Masked_x[0]), .Z(sbox_s4[19]) );
  XOR2_X1 generated_sbox_19_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_and_0_Masked_z[1]), .B(
        generated_sbox_19_xor_7_Masked_x[1]), .Z(sbox_s4[83]) );
  XOR2_X1 generated_sbox_19_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[19]), 
        .B(generated_sbox_19_xor_3_Masked_z[0]), .Z(sbox_s0[19]) );
  XOR2_X1 generated_sbox_19_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[83]), 
        .B(generated_sbox_19_xor_3_Masked_z[1]), .Z(sbox_s0[83]) );
  XOR2_X1 generated_sbox_19_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_xor_4_Masked_z[0]), .B(
        generated_sbox_19_xor_3_Masked_z[0]), .Z(sbox_s1[19]) );
  XOR2_X1 generated_sbox_19_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_xor_4_Masked_z[1]), .B(
        generated_sbox_19_xor_3_Masked_z[1]), .Z(sbox_s1[83]) );
  INV_X1 generated_sbox_19_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_19_xor_5_Masked_z_0_), .ZN(sbox_s2[19]) );
  XOR2_X1 generated_sbox_19_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_19_xor_6_Masked_z[0]), .B(
        generated_sbox_19_xor_5_Masked_z_0_), .Z(sbox_s3[19]) );
  XOR2_X1 generated_sbox_19_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_19_xor_6_Masked_z[1]), .B(sbox_s2[83]), .Z(sbox_s3[83])
         );
  DFF_X1 generated_sbox_20_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_20_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_20_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_20_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_20_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_20_reg_1_s0_1_reg ( .D(generated_sbox_20_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_20_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_20_reg_1_s1_1_reg ( .D(generated_sbox_20_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_20_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_20_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_20_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_20_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_20_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_20_reg_1_s0_reg ( .D(generated_sbox_20_reg_0_s0), .CK(
        clock), .Q(generated_sbox_20_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_20_reg_1_s1_reg ( .D(generated_sbox_20_reg_0_s1), .CK(
        clock), .Q(generated_sbox_20_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_1_s0_reg ( .D(
        generated_sbox_20_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_20_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_1_s1_reg ( .D(
        generated_sbox_20_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_20_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_20_reg_0_s1_reg ( .D(data_in_s1[84]), .CK(clock), .Q(
        generated_sbox_20_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_20_reg_0_s0_reg ( .D(data_in_s1[20]), .CK(clock), .Q(
        generated_sbox_20_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_20_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_20_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s0_reg ( .D(
        generated_sbox_20_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_20_reg_0_s1_1_reg ( .D(data_in_s3[84]), .CK(clock), 
        .Q(generated_sbox_20_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_20_reg_0_s0_1_reg ( .D(data_in_s3[20]), .CK(clock), 
        .Q(generated_sbox_20_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_20_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_20_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_20_reg_io_z_0_s1_reg ( .D(
        generated_sbox_20_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_20_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[20]), 
        .B(data_in_s0[20]), .Z(generated_sbox_20_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_20_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[84]), 
        .B(data_in_s0[84]), .Z(generated_sbox_20_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[20]), 
        .B(data_in_s1[20]), .Z(generated_sbox_20_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_20_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[84]), 
        .B(data_in_s1[84]), .Z(generated_sbox_20_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[20]), 
        .B(data_in_s3[20]), .Z(generated_sbox_20_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_20_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[84]), 
        .B(data_in_s3[84]), .Z(generated_sbox_20_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_20_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_20_xor_0_Masked_z_0_), .ZN(
        generated_sbox_20_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[20]), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[84]), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[200]), .B(
        generated_sbox_20_not_0_Masked_z[0]), .Z(
        generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[200]), .B(
        generated_sbox_20_not_0_Masked_z[1]), .Z(
        generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_20_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U7 ( .A(rand[201]), .B(
        generated_sbox_20_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_20_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U5 ( .A(rand[201]), .B(
        generated_sbox_20_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_20_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_20_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_20_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[20]), .ZN(
        generated_sbox_20_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_20_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_20_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[202]), .B(
        data_in_s1[84]), .Z(generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[202]), .B(
        generated_sbox_20_not_1_Masked_z_0_), .Z(
        generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_20_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U7 ( .A(rand[203]), .B(
        generated_sbox_20_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_20_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U5 ( .A(rand[203]), .B(
        generated_sbox_20_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_20_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_20_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_20_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_20_xor_1_Masked_z_0_), .ZN(
        generated_sbox_20_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[20]), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[84]), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[204]), .B(
        generated_sbox_20_not_2_Masked_z[0]), .Z(
        generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[204]), .B(
        generated_sbox_20_not_2_Masked_z[1]), .Z(
        generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_20_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U7 ( .A(rand[205]), .B(
        generated_sbox_20_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_20_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U5 ( .A(rand[205]), .B(
        generated_sbox_20_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_20_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_20_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_20_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[20]), .ZN(
        generated_sbox_20_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_20_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_20_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[206]), .B(
        data_in_s3[84]), .Z(generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[206]), .B(
        generated_sbox_20_not_3_Masked_z_0_), .Z(
        generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_20_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U7 ( .A(rand[207]), .B(
        generated_sbox_20_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_20_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U5 ( .A(rand[207]), .B(
        generated_sbox_20_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_20_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_20_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_20_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_20_xor_2_Masked_z_0_), .ZN(
        generated_sbox_20_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_20_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_20_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[208]), .B(
        generated_sbox_20_not_4_Masked_z[0]), .Z(
        generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[208]), .B(
        generated_sbox_20_not_4_Masked_z[1]), .Z(
        generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_20_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U7 ( .A(rand[209]), .B(
        generated_sbox_20_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_20_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_20_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U5 ( .A(rand[209]), .B(
        generated_sbox_20_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_20_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_20_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_20_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_20_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_and_1_Masked_z[0]), .B(
        generated_sbox_20_xor_3_Masked_x[0]), .Z(
        generated_sbox_20_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_20_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_and_1_Masked_z[1]), .B(
        generated_sbox_20_xor_3_Masked_x[1]), .Z(
        generated_sbox_20_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_and_2_Masked_z[0]), .B(
        generated_sbox_20_xor_4_Masked_x[0]), .Z(
        generated_sbox_20_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_20_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_and_2_Masked_z[1]), .B(
        generated_sbox_20_xor_4_Masked_x[1]), .Z(
        generated_sbox_20_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_and_3_Masked_z[0]), .B(
        generated_sbox_20_xor_5_Masked_x[0]), .Z(
        generated_sbox_20_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_20_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_and_3_Masked_z[1]), .B(
        generated_sbox_20_xor_5_Masked_x[1]), .Z(sbox_s2[84]) );
  XOR2_X1 generated_sbox_20_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_and_4_Masked_z[0]), .B(
        generated_sbox_20_xor_6_Masked_x[0]), .Z(
        generated_sbox_20_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_20_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_and_4_Masked_z[1]), .B(
        generated_sbox_20_xor_6_Masked_x[1]), .Z(
        generated_sbox_20_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_20_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_and_0_Masked_z[0]), .B(
        generated_sbox_20_xor_7_Masked_x[0]), .Z(sbox_s4[20]) );
  XOR2_X1 generated_sbox_20_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_and_0_Masked_z[1]), .B(
        generated_sbox_20_xor_7_Masked_x[1]), .Z(sbox_s4[84]) );
  XOR2_X1 generated_sbox_20_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[20]), 
        .B(generated_sbox_20_xor_3_Masked_z[0]), .Z(sbox_s0[20]) );
  XOR2_X1 generated_sbox_20_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[84]), 
        .B(generated_sbox_20_xor_3_Masked_z[1]), .Z(sbox_s0[84]) );
  XOR2_X1 generated_sbox_20_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_xor_4_Masked_z[0]), .B(
        generated_sbox_20_xor_3_Masked_z[0]), .Z(sbox_s1[20]) );
  XOR2_X1 generated_sbox_20_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_xor_4_Masked_z[1]), .B(
        generated_sbox_20_xor_3_Masked_z[1]), .Z(sbox_s1[84]) );
  INV_X1 generated_sbox_20_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_20_xor_5_Masked_z_0_), .ZN(sbox_s2[20]) );
  XOR2_X1 generated_sbox_20_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_20_xor_6_Masked_z[0]), .B(
        generated_sbox_20_xor_5_Masked_z_0_), .Z(sbox_s3[20]) );
  XOR2_X1 generated_sbox_20_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_20_xor_6_Masked_z[1]), .B(sbox_s2[84]), .Z(sbox_s3[84])
         );
  DFF_X1 generated_sbox_21_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_21_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_21_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_21_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_21_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_21_reg_1_s0_1_reg ( .D(generated_sbox_21_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_21_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_21_reg_1_s1_1_reg ( .D(generated_sbox_21_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_21_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_21_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_21_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_21_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_21_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_21_reg_1_s0_reg ( .D(generated_sbox_21_reg_0_s0), .CK(
        clock), .Q(generated_sbox_21_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_21_reg_1_s1_reg ( .D(generated_sbox_21_reg_0_s1), .CK(
        clock), .Q(generated_sbox_21_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_1_s0_reg ( .D(
        generated_sbox_21_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_21_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_1_s1_reg ( .D(
        generated_sbox_21_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_21_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_21_reg_0_s1_reg ( .D(data_in_s1[85]), .CK(clock), .Q(
        generated_sbox_21_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_21_reg_0_s0_reg ( .D(data_in_s1[21]), .CK(clock), .Q(
        generated_sbox_21_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_21_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_21_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s0_reg ( .D(
        generated_sbox_21_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_21_reg_0_s1_1_reg ( .D(data_in_s3[85]), .CK(clock), 
        .Q(generated_sbox_21_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_21_reg_0_s0_1_reg ( .D(data_in_s3[21]), .CK(clock), 
        .Q(generated_sbox_21_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_21_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_21_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_21_reg_io_z_0_s1_reg ( .D(
        generated_sbox_21_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_21_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[21]), 
        .B(data_in_s0[21]), .Z(generated_sbox_21_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_21_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[85]), 
        .B(data_in_s0[85]), .Z(generated_sbox_21_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[21]), 
        .B(data_in_s1[21]), .Z(generated_sbox_21_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_21_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[85]), 
        .B(data_in_s1[85]), .Z(generated_sbox_21_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[21]), 
        .B(data_in_s3[21]), .Z(generated_sbox_21_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_21_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[85]), 
        .B(data_in_s3[85]), .Z(generated_sbox_21_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_21_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_21_xor_0_Masked_z_0_), .ZN(
        generated_sbox_21_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[21]), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[85]), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[210]), .B(
        generated_sbox_21_not_0_Masked_z[0]), .Z(
        generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[210]), .B(
        generated_sbox_21_not_0_Masked_z[1]), .Z(
        generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_21_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U7 ( .A(rand[211]), .B(
        generated_sbox_21_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_21_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U5 ( .A(rand[211]), .B(
        generated_sbox_21_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_21_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_21_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_21_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[21]), .ZN(
        generated_sbox_21_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_21_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_21_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[212]), .B(
        data_in_s1[85]), .Z(generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[212]), .B(
        generated_sbox_21_not_1_Masked_z_0_), .Z(
        generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_21_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U7 ( .A(rand[213]), .B(
        generated_sbox_21_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_21_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U5 ( .A(rand[213]), .B(
        generated_sbox_21_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_21_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_21_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_21_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_21_xor_1_Masked_z_0_), .ZN(
        generated_sbox_21_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[21]), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[85]), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[214]), .B(
        generated_sbox_21_not_2_Masked_z[0]), .Z(
        generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[214]), .B(
        generated_sbox_21_not_2_Masked_z[1]), .Z(
        generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_21_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U7 ( .A(rand[215]), .B(
        generated_sbox_21_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_21_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U5 ( .A(rand[215]), .B(
        generated_sbox_21_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_21_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_21_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_21_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[21]), .ZN(
        generated_sbox_21_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_21_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_21_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[216]), .B(
        data_in_s3[85]), .Z(generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[216]), .B(
        generated_sbox_21_not_3_Masked_z_0_), .Z(
        generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_21_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U7 ( .A(rand[217]), .B(
        generated_sbox_21_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_21_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U5 ( .A(rand[217]), .B(
        generated_sbox_21_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_21_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_21_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_21_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_21_xor_2_Masked_z_0_), .ZN(
        generated_sbox_21_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_21_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_21_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[218]), .B(
        generated_sbox_21_not_4_Masked_z[0]), .Z(
        generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[218]), .B(
        generated_sbox_21_not_4_Masked_z[1]), .Z(
        generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_21_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U7 ( .A(rand[219]), .B(
        generated_sbox_21_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_21_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_21_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U5 ( .A(rand[219]), .B(
        generated_sbox_21_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_21_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_21_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_21_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_21_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_and_1_Masked_z[0]), .B(
        generated_sbox_21_xor_3_Masked_x[0]), .Z(
        generated_sbox_21_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_21_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_and_1_Masked_z[1]), .B(
        generated_sbox_21_xor_3_Masked_x[1]), .Z(
        generated_sbox_21_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_and_2_Masked_z[0]), .B(
        generated_sbox_21_xor_4_Masked_x[0]), .Z(
        generated_sbox_21_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_21_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_and_2_Masked_z[1]), .B(
        generated_sbox_21_xor_4_Masked_x[1]), .Z(
        generated_sbox_21_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_and_3_Masked_z[0]), .B(
        generated_sbox_21_xor_5_Masked_x[0]), .Z(
        generated_sbox_21_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_21_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_and_3_Masked_z[1]), .B(
        generated_sbox_21_xor_5_Masked_x[1]), .Z(sbox_s2[85]) );
  XOR2_X1 generated_sbox_21_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_and_4_Masked_z[0]), .B(
        generated_sbox_21_xor_6_Masked_x[0]), .Z(
        generated_sbox_21_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_21_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_and_4_Masked_z[1]), .B(
        generated_sbox_21_xor_6_Masked_x[1]), .Z(
        generated_sbox_21_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_21_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_and_0_Masked_z[0]), .B(
        generated_sbox_21_xor_7_Masked_x[0]), .Z(sbox_s4[21]) );
  XOR2_X1 generated_sbox_21_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_and_0_Masked_z[1]), .B(
        generated_sbox_21_xor_7_Masked_x[1]), .Z(sbox_s4[85]) );
  XOR2_X1 generated_sbox_21_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[21]), 
        .B(generated_sbox_21_xor_3_Masked_z[0]), .Z(sbox_s0[21]) );
  XOR2_X1 generated_sbox_21_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[85]), 
        .B(generated_sbox_21_xor_3_Masked_z[1]), .Z(sbox_s0[85]) );
  XOR2_X1 generated_sbox_21_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_xor_4_Masked_z[0]), .B(
        generated_sbox_21_xor_3_Masked_z[0]), .Z(sbox_s1[21]) );
  XOR2_X1 generated_sbox_21_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_xor_4_Masked_z[1]), .B(
        generated_sbox_21_xor_3_Masked_z[1]), .Z(sbox_s1[85]) );
  INV_X1 generated_sbox_21_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_21_xor_5_Masked_z_0_), .ZN(sbox_s2[21]) );
  XOR2_X1 generated_sbox_21_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_21_xor_6_Masked_z[0]), .B(
        generated_sbox_21_xor_5_Masked_z_0_), .Z(sbox_s3[21]) );
  XOR2_X1 generated_sbox_21_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_21_xor_6_Masked_z[1]), .B(sbox_s2[85]), .Z(sbox_s3[85])
         );
  DFF_X1 generated_sbox_22_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_22_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_22_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_22_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_22_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_22_reg_1_s0_1_reg ( .D(generated_sbox_22_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_22_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_22_reg_1_s1_1_reg ( .D(generated_sbox_22_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_22_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_22_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_22_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_22_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_22_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_22_reg_1_s0_reg ( .D(generated_sbox_22_reg_0_s0), .CK(
        clock), .Q(generated_sbox_22_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_22_reg_1_s1_reg ( .D(generated_sbox_22_reg_0_s1), .CK(
        clock), .Q(generated_sbox_22_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_1_s0_reg ( .D(
        generated_sbox_22_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_22_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_1_s1_reg ( .D(
        generated_sbox_22_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_22_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_22_reg_0_s1_reg ( .D(data_in_s1[86]), .CK(clock), .Q(
        generated_sbox_22_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_22_reg_0_s0_reg ( .D(data_in_s1[22]), .CK(clock), .Q(
        generated_sbox_22_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_22_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_22_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s0_reg ( .D(
        generated_sbox_22_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_22_reg_0_s1_1_reg ( .D(data_in_s3[86]), .CK(clock), 
        .Q(generated_sbox_22_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_22_reg_0_s0_1_reg ( .D(data_in_s3[22]), .CK(clock), 
        .Q(generated_sbox_22_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_22_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_22_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_22_reg_io_z_0_s1_reg ( .D(
        generated_sbox_22_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_22_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[22]), 
        .B(data_in_s0[22]), .Z(generated_sbox_22_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_22_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[86]), 
        .B(data_in_s0[86]), .Z(generated_sbox_22_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[22]), 
        .B(data_in_s1[22]), .Z(generated_sbox_22_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_22_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[86]), 
        .B(data_in_s1[86]), .Z(generated_sbox_22_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[22]), 
        .B(data_in_s3[22]), .Z(generated_sbox_22_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_22_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[86]), 
        .B(data_in_s3[86]), .Z(generated_sbox_22_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_22_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_22_xor_0_Masked_z_0_), .ZN(
        generated_sbox_22_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[22]), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[86]), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[220]), .B(
        generated_sbox_22_not_0_Masked_z[0]), .Z(
        generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[220]), .B(
        generated_sbox_22_not_0_Masked_z[1]), .Z(
        generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_22_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U7 ( .A(rand[221]), .B(
        generated_sbox_22_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_22_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U5 ( .A(rand[221]), .B(
        generated_sbox_22_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_22_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_22_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_22_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[22]), .ZN(
        generated_sbox_22_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_22_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_22_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[222]), .B(
        data_in_s1[86]), .Z(generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[222]), .B(
        generated_sbox_22_not_1_Masked_z_0_), .Z(
        generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_22_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U7 ( .A(rand[223]), .B(
        generated_sbox_22_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_22_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U5 ( .A(rand[223]), .B(
        generated_sbox_22_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_22_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_22_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_22_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_22_xor_1_Masked_z_0_), .ZN(
        generated_sbox_22_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[22]), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[86]), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[224]), .B(
        generated_sbox_22_not_2_Masked_z[0]), .Z(
        generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[224]), .B(
        generated_sbox_22_not_2_Masked_z[1]), .Z(
        generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_22_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U7 ( .A(rand[225]), .B(
        generated_sbox_22_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_22_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U5 ( .A(rand[225]), .B(
        generated_sbox_22_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_22_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_22_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_22_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[22]), .ZN(
        generated_sbox_22_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_22_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_22_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[226]), .B(
        data_in_s3[86]), .Z(generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[226]), .B(
        generated_sbox_22_not_3_Masked_z_0_), .Z(
        generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_22_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U7 ( .A(rand[227]), .B(
        generated_sbox_22_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_22_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U5 ( .A(rand[227]), .B(
        generated_sbox_22_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_22_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_22_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_22_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_22_xor_2_Masked_z_0_), .ZN(
        generated_sbox_22_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_22_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_22_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[228]), .B(
        generated_sbox_22_not_4_Masked_z[0]), .Z(
        generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[228]), .B(
        generated_sbox_22_not_4_Masked_z[1]), .Z(
        generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_22_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U7 ( .A(rand[229]), .B(
        generated_sbox_22_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_22_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_22_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U5 ( .A(rand[229]), .B(
        generated_sbox_22_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_22_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_22_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_22_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_22_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_and_1_Masked_z[0]), .B(
        generated_sbox_22_xor_3_Masked_x[0]), .Z(
        generated_sbox_22_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_22_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_and_1_Masked_z[1]), .B(
        generated_sbox_22_xor_3_Masked_x[1]), .Z(
        generated_sbox_22_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_and_2_Masked_z[0]), .B(
        generated_sbox_22_xor_4_Masked_x[0]), .Z(
        generated_sbox_22_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_22_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_and_2_Masked_z[1]), .B(
        generated_sbox_22_xor_4_Masked_x[1]), .Z(
        generated_sbox_22_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_and_3_Masked_z[0]), .B(
        generated_sbox_22_xor_5_Masked_x[0]), .Z(
        generated_sbox_22_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_22_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_and_3_Masked_z[1]), .B(
        generated_sbox_22_xor_5_Masked_x[1]), .Z(sbox_s2[86]) );
  XOR2_X1 generated_sbox_22_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_and_4_Masked_z[0]), .B(
        generated_sbox_22_xor_6_Masked_x[0]), .Z(
        generated_sbox_22_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_22_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_and_4_Masked_z[1]), .B(
        generated_sbox_22_xor_6_Masked_x[1]), .Z(
        generated_sbox_22_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_22_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_and_0_Masked_z[0]), .B(
        generated_sbox_22_xor_7_Masked_x[0]), .Z(sbox_s4[22]) );
  XOR2_X1 generated_sbox_22_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_and_0_Masked_z[1]), .B(
        generated_sbox_22_xor_7_Masked_x[1]), .Z(sbox_s4[86]) );
  XOR2_X1 generated_sbox_22_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[22]), 
        .B(generated_sbox_22_xor_3_Masked_z[0]), .Z(sbox_s0[22]) );
  XOR2_X1 generated_sbox_22_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[86]), 
        .B(generated_sbox_22_xor_3_Masked_z[1]), .Z(sbox_s0[86]) );
  XOR2_X1 generated_sbox_22_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_xor_4_Masked_z[0]), .B(
        generated_sbox_22_xor_3_Masked_z[0]), .Z(sbox_s1[22]) );
  XOR2_X1 generated_sbox_22_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_xor_4_Masked_z[1]), .B(
        generated_sbox_22_xor_3_Masked_z[1]), .Z(sbox_s1[86]) );
  INV_X1 generated_sbox_22_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_22_xor_5_Masked_z_0_), .ZN(sbox_s2[22]) );
  XOR2_X1 generated_sbox_22_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_22_xor_6_Masked_z[0]), .B(
        generated_sbox_22_xor_5_Masked_z_0_), .Z(sbox_s3[22]) );
  XOR2_X1 generated_sbox_22_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_22_xor_6_Masked_z[1]), .B(sbox_s2[86]), .Z(sbox_s3[86])
         );
  DFF_X1 generated_sbox_23_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_23_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_23_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_23_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_23_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_23_reg_1_s0_1_reg ( .D(generated_sbox_23_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_23_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_23_reg_1_s1_1_reg ( .D(generated_sbox_23_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_23_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_23_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_23_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_23_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_23_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_23_reg_1_s0_reg ( .D(generated_sbox_23_reg_0_s0), .CK(
        clock), .Q(generated_sbox_23_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_23_reg_1_s1_reg ( .D(generated_sbox_23_reg_0_s1), .CK(
        clock), .Q(generated_sbox_23_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_1_s0_reg ( .D(
        generated_sbox_23_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_23_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_1_s1_reg ( .D(
        generated_sbox_23_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_23_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_23_reg_0_s1_reg ( .D(data_in_s1[87]), .CK(clock), .Q(
        generated_sbox_23_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_23_reg_0_s0_reg ( .D(data_in_s1[23]), .CK(clock), .Q(
        generated_sbox_23_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_23_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_23_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s0_reg ( .D(
        generated_sbox_23_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_23_reg_0_s1_1_reg ( .D(data_in_s3[87]), .CK(clock), 
        .Q(generated_sbox_23_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_23_reg_0_s0_1_reg ( .D(data_in_s3[23]), .CK(clock), 
        .Q(generated_sbox_23_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_23_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_23_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_23_reg_io_z_0_s1_reg ( .D(
        generated_sbox_23_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_23_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[23]), 
        .B(data_in_s0[23]), .Z(generated_sbox_23_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_23_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[87]), 
        .B(data_in_s0[87]), .Z(generated_sbox_23_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[23]), 
        .B(data_in_s1[23]), .Z(generated_sbox_23_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_23_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[87]), 
        .B(data_in_s1[87]), .Z(generated_sbox_23_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[23]), 
        .B(data_in_s3[23]), .Z(generated_sbox_23_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_23_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[87]), 
        .B(data_in_s3[87]), .Z(generated_sbox_23_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_23_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_23_xor_0_Masked_z_0_), .ZN(
        generated_sbox_23_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[23]), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[87]), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[230]), .B(
        generated_sbox_23_not_0_Masked_z[0]), .Z(
        generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[230]), .B(
        generated_sbox_23_not_0_Masked_z[1]), .Z(
        generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_23_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U7 ( .A(rand[231]), .B(
        generated_sbox_23_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_23_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U5 ( .A(rand[231]), .B(
        generated_sbox_23_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_23_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_23_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_23_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[23]), .ZN(
        generated_sbox_23_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_23_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_23_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[232]), .B(
        data_in_s1[87]), .Z(generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[232]), .B(
        generated_sbox_23_not_1_Masked_z_0_), .Z(
        generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_23_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U7 ( .A(rand[233]), .B(
        generated_sbox_23_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_23_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U5 ( .A(rand[233]), .B(
        generated_sbox_23_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_23_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_23_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_23_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_23_xor_1_Masked_z_0_), .ZN(
        generated_sbox_23_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[23]), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[87]), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[234]), .B(
        generated_sbox_23_not_2_Masked_z[0]), .Z(
        generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[234]), .B(
        generated_sbox_23_not_2_Masked_z[1]), .Z(
        generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_23_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U7 ( .A(rand[235]), .B(
        generated_sbox_23_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_23_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U5 ( .A(rand[235]), .B(
        generated_sbox_23_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_23_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_23_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_23_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[23]), .ZN(
        generated_sbox_23_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_23_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_23_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[236]), .B(
        data_in_s3[87]), .Z(generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[236]), .B(
        generated_sbox_23_not_3_Masked_z_0_), .Z(
        generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_23_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U7 ( .A(rand[237]), .B(
        generated_sbox_23_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_23_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U5 ( .A(rand[237]), .B(
        generated_sbox_23_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_23_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_23_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_23_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_23_xor_2_Masked_z_0_), .ZN(
        generated_sbox_23_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_23_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_23_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[238]), .B(
        generated_sbox_23_not_4_Masked_z[0]), .Z(
        generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[238]), .B(
        generated_sbox_23_not_4_Masked_z[1]), .Z(
        generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_23_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U7 ( .A(rand[239]), .B(
        generated_sbox_23_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_23_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_23_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U5 ( .A(rand[239]), .B(
        generated_sbox_23_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_23_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_23_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_23_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_23_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_and_1_Masked_z[0]), .B(
        generated_sbox_23_xor_3_Masked_x[0]), .Z(
        generated_sbox_23_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_23_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_and_1_Masked_z[1]), .B(
        generated_sbox_23_xor_3_Masked_x[1]), .Z(
        generated_sbox_23_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_and_2_Masked_z[0]), .B(
        generated_sbox_23_xor_4_Masked_x[0]), .Z(
        generated_sbox_23_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_23_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_and_2_Masked_z[1]), .B(
        generated_sbox_23_xor_4_Masked_x[1]), .Z(
        generated_sbox_23_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_and_3_Masked_z[0]), .B(
        generated_sbox_23_xor_5_Masked_x[0]), .Z(
        generated_sbox_23_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_23_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_and_3_Masked_z[1]), .B(
        generated_sbox_23_xor_5_Masked_x[1]), .Z(sbox_s2[87]) );
  XOR2_X1 generated_sbox_23_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_and_4_Masked_z[0]), .B(
        generated_sbox_23_xor_6_Masked_x[0]), .Z(
        generated_sbox_23_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_23_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_and_4_Masked_z[1]), .B(
        generated_sbox_23_xor_6_Masked_x[1]), .Z(
        generated_sbox_23_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_23_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_and_0_Masked_z[0]), .B(
        generated_sbox_23_xor_7_Masked_x[0]), .Z(sbox_s4[23]) );
  XOR2_X1 generated_sbox_23_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_and_0_Masked_z[1]), .B(
        generated_sbox_23_xor_7_Masked_x[1]), .Z(sbox_s4[87]) );
  XOR2_X1 generated_sbox_23_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[23]), 
        .B(generated_sbox_23_xor_3_Masked_z[0]), .Z(sbox_s0[23]) );
  XOR2_X1 generated_sbox_23_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[87]), 
        .B(generated_sbox_23_xor_3_Masked_z[1]), .Z(sbox_s0[87]) );
  XOR2_X1 generated_sbox_23_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_xor_4_Masked_z[0]), .B(
        generated_sbox_23_xor_3_Masked_z[0]), .Z(sbox_s1[23]) );
  XOR2_X1 generated_sbox_23_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_xor_4_Masked_z[1]), .B(
        generated_sbox_23_xor_3_Masked_z[1]), .Z(sbox_s1[87]) );
  INV_X1 generated_sbox_23_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_23_xor_5_Masked_z_0_), .ZN(sbox_s2[23]) );
  XOR2_X1 generated_sbox_23_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_23_xor_6_Masked_z[0]), .B(
        generated_sbox_23_xor_5_Masked_z_0_), .Z(sbox_s3[23]) );
  XOR2_X1 generated_sbox_23_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_23_xor_6_Masked_z[1]), .B(sbox_s2[87]), .Z(sbox_s3[87])
         );
  DFF_X1 generated_sbox_24_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_24_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_24_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_24_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_24_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_24_reg_1_s0_1_reg ( .D(generated_sbox_24_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_24_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_24_reg_1_s1_1_reg ( .D(generated_sbox_24_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_24_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_24_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_24_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_24_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_24_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_24_reg_1_s0_reg ( .D(generated_sbox_24_reg_0_s0), .CK(
        clock), .Q(generated_sbox_24_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_24_reg_1_s1_reg ( .D(generated_sbox_24_reg_0_s1), .CK(
        clock), .Q(generated_sbox_24_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_1_s0_reg ( .D(
        generated_sbox_24_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_24_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_1_s1_reg ( .D(
        generated_sbox_24_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_24_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_24_reg_0_s1_reg ( .D(data_in_s1[88]), .CK(clock), .Q(
        generated_sbox_24_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_24_reg_0_s0_reg ( .D(data_in_s1[24]), .CK(clock), .Q(
        generated_sbox_24_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_24_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_24_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s0_reg ( .D(
        generated_sbox_24_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_24_reg_0_s1_1_reg ( .D(data_in_s3[88]), .CK(clock), 
        .Q(generated_sbox_24_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_24_reg_0_s0_1_reg ( .D(data_in_s3[24]), .CK(clock), 
        .Q(generated_sbox_24_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_24_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_24_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_24_reg_io_z_0_s1_reg ( .D(
        generated_sbox_24_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_24_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[24]), 
        .B(data_in_s0[24]), .Z(generated_sbox_24_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_24_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[88]), 
        .B(data_in_s0[88]), .Z(generated_sbox_24_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[24]), 
        .B(data_in_s1[24]), .Z(generated_sbox_24_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_24_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[88]), 
        .B(data_in_s1[88]), .Z(generated_sbox_24_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[24]), 
        .B(data_in_s3[24]), .Z(generated_sbox_24_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_24_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[88]), 
        .B(data_in_s3[88]), .Z(generated_sbox_24_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_24_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_24_xor_0_Masked_z_0_), .ZN(
        generated_sbox_24_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[24]), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[88]), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[240]), .B(
        generated_sbox_24_not_0_Masked_z[0]), .Z(
        generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[240]), .B(
        generated_sbox_24_not_0_Masked_z[1]), .Z(
        generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_24_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U7 ( .A(rand[241]), .B(
        generated_sbox_24_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_24_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U5 ( .A(rand[241]), .B(
        generated_sbox_24_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_24_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_24_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_24_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[24]), .ZN(
        generated_sbox_24_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_24_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_24_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[242]), .B(
        data_in_s1[88]), .Z(generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[242]), .B(
        generated_sbox_24_not_1_Masked_z_0_), .Z(
        generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_24_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U7 ( .A(rand[243]), .B(
        generated_sbox_24_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_24_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U5 ( .A(rand[243]), .B(
        generated_sbox_24_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_24_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_24_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_24_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_24_xor_1_Masked_z_0_), .ZN(
        generated_sbox_24_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[24]), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[88]), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[244]), .B(
        generated_sbox_24_not_2_Masked_z[0]), .Z(
        generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[244]), .B(
        generated_sbox_24_not_2_Masked_z[1]), .Z(
        generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_24_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U7 ( .A(rand[245]), .B(
        generated_sbox_24_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_24_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U5 ( .A(rand[245]), .B(
        generated_sbox_24_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_24_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_24_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_24_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[24]), .ZN(
        generated_sbox_24_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_24_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_24_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[246]), .B(
        data_in_s3[88]), .Z(generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[246]), .B(
        generated_sbox_24_not_3_Masked_z_0_), .Z(
        generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_24_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U7 ( .A(rand[247]), .B(
        generated_sbox_24_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_24_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U5 ( .A(rand[247]), .B(
        generated_sbox_24_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_24_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_24_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_24_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_24_xor_2_Masked_z_0_), .ZN(
        generated_sbox_24_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_24_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_24_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[248]), .B(
        generated_sbox_24_not_4_Masked_z[0]), .Z(
        generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[248]), .B(
        generated_sbox_24_not_4_Masked_z[1]), .Z(
        generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_24_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U7 ( .A(rand[249]), .B(
        generated_sbox_24_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_24_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_24_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U5 ( .A(rand[249]), .B(
        generated_sbox_24_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_24_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_24_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_24_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_24_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_and_1_Masked_z[0]), .B(
        generated_sbox_24_xor_3_Masked_x[0]), .Z(
        generated_sbox_24_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_24_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_and_1_Masked_z[1]), .B(
        generated_sbox_24_xor_3_Masked_x[1]), .Z(
        generated_sbox_24_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_and_2_Masked_z[0]), .B(
        generated_sbox_24_xor_4_Masked_x[0]), .Z(
        generated_sbox_24_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_24_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_and_2_Masked_z[1]), .B(
        generated_sbox_24_xor_4_Masked_x[1]), .Z(
        generated_sbox_24_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_and_3_Masked_z[0]), .B(
        generated_sbox_24_xor_5_Masked_x[0]), .Z(
        generated_sbox_24_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_24_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_and_3_Masked_z[1]), .B(
        generated_sbox_24_xor_5_Masked_x[1]), .Z(sbox_s2[88]) );
  XOR2_X1 generated_sbox_24_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_and_4_Masked_z[0]), .B(
        generated_sbox_24_xor_6_Masked_x[0]), .Z(
        generated_sbox_24_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_24_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_and_4_Masked_z[1]), .B(
        generated_sbox_24_xor_6_Masked_x[1]), .Z(
        generated_sbox_24_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_24_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_and_0_Masked_z[0]), .B(
        generated_sbox_24_xor_7_Masked_x[0]), .Z(sbox_s4[24]) );
  XOR2_X1 generated_sbox_24_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_and_0_Masked_z[1]), .B(
        generated_sbox_24_xor_7_Masked_x[1]), .Z(sbox_s4[88]) );
  XOR2_X1 generated_sbox_24_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[24]), 
        .B(generated_sbox_24_xor_3_Masked_z[0]), .Z(sbox_s0[24]) );
  XOR2_X1 generated_sbox_24_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[88]), 
        .B(generated_sbox_24_xor_3_Masked_z[1]), .Z(sbox_s0[88]) );
  XOR2_X1 generated_sbox_24_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_xor_4_Masked_z[0]), .B(
        generated_sbox_24_xor_3_Masked_z[0]), .Z(sbox_s1[24]) );
  XOR2_X1 generated_sbox_24_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_xor_4_Masked_z[1]), .B(
        generated_sbox_24_xor_3_Masked_z[1]), .Z(sbox_s1[88]) );
  INV_X1 generated_sbox_24_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_24_xor_5_Masked_z_0_), .ZN(sbox_s2[24]) );
  XOR2_X1 generated_sbox_24_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_24_xor_6_Masked_z[0]), .B(
        generated_sbox_24_xor_5_Masked_z_0_), .Z(sbox_s3[24]) );
  XOR2_X1 generated_sbox_24_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_24_xor_6_Masked_z[1]), .B(sbox_s2[88]), .Z(sbox_s3[88])
         );
  DFF_X1 generated_sbox_25_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_25_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_25_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_25_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_25_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_25_reg_1_s0_1_reg ( .D(generated_sbox_25_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_25_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_25_reg_1_s1_1_reg ( .D(generated_sbox_25_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_25_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_25_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_25_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_25_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_25_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_25_reg_1_s0_reg ( .D(generated_sbox_25_reg_0_s0), .CK(
        clock), .Q(generated_sbox_25_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_25_reg_1_s1_reg ( .D(generated_sbox_25_reg_0_s1), .CK(
        clock), .Q(generated_sbox_25_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_1_s0_reg ( .D(
        generated_sbox_25_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_25_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_1_s1_reg ( .D(
        generated_sbox_25_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_25_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_25_reg_0_s1_reg ( .D(data_in_s1[89]), .CK(clock), .Q(
        generated_sbox_25_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_25_reg_0_s0_reg ( .D(data_in_s1[25]), .CK(clock), .Q(
        generated_sbox_25_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_25_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_25_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s0_reg ( .D(
        generated_sbox_25_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_25_reg_0_s1_1_reg ( .D(data_in_s3[89]), .CK(clock), 
        .Q(generated_sbox_25_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_25_reg_0_s0_1_reg ( .D(data_in_s3[25]), .CK(clock), 
        .Q(generated_sbox_25_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_25_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_25_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_25_reg_io_z_0_s1_reg ( .D(
        generated_sbox_25_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_25_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[25]), 
        .B(data_in_s0[25]), .Z(generated_sbox_25_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_25_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[89]), 
        .B(data_in_s0[89]), .Z(generated_sbox_25_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[25]), 
        .B(data_in_s1[25]), .Z(generated_sbox_25_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_25_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[89]), 
        .B(data_in_s1[89]), .Z(generated_sbox_25_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[25]), 
        .B(data_in_s3[25]), .Z(generated_sbox_25_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_25_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[89]), 
        .B(data_in_s3[89]), .Z(generated_sbox_25_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_25_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_25_xor_0_Masked_z_0_), .ZN(
        generated_sbox_25_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[25]), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[89]), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[250]), .B(
        generated_sbox_25_not_0_Masked_z[0]), .Z(
        generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[250]), .B(
        generated_sbox_25_not_0_Masked_z[1]), .Z(
        generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_25_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U7 ( .A(rand[251]), .B(
        generated_sbox_25_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_25_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U5 ( .A(rand[251]), .B(
        generated_sbox_25_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_25_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_25_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_25_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[25]), .ZN(
        generated_sbox_25_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_25_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_25_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[252]), .B(
        data_in_s1[89]), .Z(generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[252]), .B(
        generated_sbox_25_not_1_Masked_z_0_), .Z(
        generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_25_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U7 ( .A(rand[253]), .B(
        generated_sbox_25_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_25_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U5 ( .A(rand[253]), .B(
        generated_sbox_25_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_25_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_25_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_25_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_25_xor_1_Masked_z_0_), .ZN(
        generated_sbox_25_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[25]), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[89]), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[254]), .B(
        generated_sbox_25_not_2_Masked_z[0]), .Z(
        generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[254]), .B(
        generated_sbox_25_not_2_Masked_z[1]), .Z(
        generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_25_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U7 ( .A(rand[255]), .B(
        generated_sbox_25_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_25_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U5 ( .A(rand[255]), .B(
        generated_sbox_25_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_25_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_25_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_25_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[25]), .ZN(
        generated_sbox_25_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_25_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_25_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[256]), .B(
        data_in_s3[89]), .Z(generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[256]), .B(
        generated_sbox_25_not_3_Masked_z_0_), .Z(
        generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_25_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U7 ( .A(rand[257]), .B(
        generated_sbox_25_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_25_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U5 ( .A(rand[257]), .B(
        generated_sbox_25_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_25_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_25_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_25_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_25_xor_2_Masked_z_0_), .ZN(
        generated_sbox_25_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_25_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_25_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[258]), .B(
        generated_sbox_25_not_4_Masked_z[0]), .Z(
        generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[258]), .B(
        generated_sbox_25_not_4_Masked_z[1]), .Z(
        generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_25_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U7 ( .A(rand[259]), .B(
        generated_sbox_25_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_25_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_25_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U5 ( .A(rand[259]), .B(
        generated_sbox_25_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_25_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_25_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_25_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_25_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_and_1_Masked_z[0]), .B(
        generated_sbox_25_xor_3_Masked_x[0]), .Z(
        generated_sbox_25_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_25_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_and_1_Masked_z[1]), .B(
        generated_sbox_25_xor_3_Masked_x[1]), .Z(
        generated_sbox_25_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_and_2_Masked_z[0]), .B(
        generated_sbox_25_xor_4_Masked_x[0]), .Z(
        generated_sbox_25_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_25_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_and_2_Masked_z[1]), .B(
        generated_sbox_25_xor_4_Masked_x[1]), .Z(
        generated_sbox_25_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_and_3_Masked_z[0]), .B(
        generated_sbox_25_xor_5_Masked_x[0]), .Z(
        generated_sbox_25_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_25_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_and_3_Masked_z[1]), .B(
        generated_sbox_25_xor_5_Masked_x[1]), .Z(sbox_s2[89]) );
  XOR2_X1 generated_sbox_25_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_and_4_Masked_z[0]), .B(
        generated_sbox_25_xor_6_Masked_x[0]), .Z(
        generated_sbox_25_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_25_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_and_4_Masked_z[1]), .B(
        generated_sbox_25_xor_6_Masked_x[1]), .Z(
        generated_sbox_25_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_25_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_and_0_Masked_z[0]), .B(
        generated_sbox_25_xor_7_Masked_x[0]), .Z(sbox_s4[25]) );
  XOR2_X1 generated_sbox_25_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_and_0_Masked_z[1]), .B(
        generated_sbox_25_xor_7_Masked_x[1]), .Z(sbox_s4[89]) );
  XOR2_X1 generated_sbox_25_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[25]), 
        .B(generated_sbox_25_xor_3_Masked_z[0]), .Z(sbox_s0[25]) );
  XOR2_X1 generated_sbox_25_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[89]), 
        .B(generated_sbox_25_xor_3_Masked_z[1]), .Z(sbox_s0[89]) );
  XOR2_X1 generated_sbox_25_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_xor_4_Masked_z[0]), .B(
        generated_sbox_25_xor_3_Masked_z[0]), .Z(sbox_s1[25]) );
  XOR2_X1 generated_sbox_25_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_xor_4_Masked_z[1]), .B(
        generated_sbox_25_xor_3_Masked_z[1]), .Z(sbox_s1[89]) );
  INV_X1 generated_sbox_25_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_25_xor_5_Masked_z_0_), .ZN(sbox_s2[25]) );
  XOR2_X1 generated_sbox_25_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_25_xor_6_Masked_z[0]), .B(
        generated_sbox_25_xor_5_Masked_z_0_), .Z(sbox_s3[25]) );
  XOR2_X1 generated_sbox_25_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_25_xor_6_Masked_z[1]), .B(sbox_s2[89]), .Z(sbox_s3[89])
         );
  DFF_X1 generated_sbox_26_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_26_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_26_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_26_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_26_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_26_reg_1_s0_1_reg ( .D(generated_sbox_26_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_26_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_26_reg_1_s1_1_reg ( .D(generated_sbox_26_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_26_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_26_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_26_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_26_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_26_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_26_reg_1_s0_reg ( .D(generated_sbox_26_reg_0_s0), .CK(
        clock), .Q(generated_sbox_26_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_26_reg_1_s1_reg ( .D(generated_sbox_26_reg_0_s1), .CK(
        clock), .Q(generated_sbox_26_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_1_s0_reg ( .D(
        generated_sbox_26_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_26_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_1_s1_reg ( .D(
        generated_sbox_26_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_26_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_26_reg_0_s1_reg ( .D(data_in_s1[90]), .CK(clock), .Q(
        generated_sbox_26_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_26_reg_0_s0_reg ( .D(data_in_s1[26]), .CK(clock), .Q(
        generated_sbox_26_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_26_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_26_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s0_reg ( .D(
        generated_sbox_26_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_26_reg_0_s1_1_reg ( .D(data_in_s3[90]), .CK(clock), 
        .Q(generated_sbox_26_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_26_reg_0_s0_1_reg ( .D(data_in_s3[26]), .CK(clock), 
        .Q(generated_sbox_26_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_26_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_26_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_26_reg_io_z_0_s1_reg ( .D(
        generated_sbox_26_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_26_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[26]), 
        .B(data_in_s0[26]), .Z(generated_sbox_26_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_26_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[90]), 
        .B(data_in_s0[90]), .Z(generated_sbox_26_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[26]), 
        .B(data_in_s1[26]), .Z(generated_sbox_26_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_26_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[90]), 
        .B(data_in_s1[90]), .Z(generated_sbox_26_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[26]), 
        .B(data_in_s3[26]), .Z(generated_sbox_26_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_26_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[90]), 
        .B(data_in_s3[90]), .Z(generated_sbox_26_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_26_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_26_xor_0_Masked_z_0_), .ZN(
        generated_sbox_26_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[26]), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[90]), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[260]), .B(
        generated_sbox_26_not_0_Masked_z[0]), .Z(
        generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[260]), .B(
        generated_sbox_26_not_0_Masked_z[1]), .Z(
        generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_26_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U7 ( .A(rand[261]), .B(
        generated_sbox_26_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_26_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U5 ( .A(rand[261]), .B(
        generated_sbox_26_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_26_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_26_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_26_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[26]), .ZN(
        generated_sbox_26_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_26_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_26_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[262]), .B(
        data_in_s1[90]), .Z(generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[262]), .B(
        generated_sbox_26_not_1_Masked_z_0_), .Z(
        generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_26_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U7 ( .A(rand[263]), .B(
        generated_sbox_26_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_26_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U5 ( .A(rand[263]), .B(
        generated_sbox_26_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_26_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_26_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_26_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_26_xor_1_Masked_z_0_), .ZN(
        generated_sbox_26_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[26]), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[90]), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[264]), .B(
        generated_sbox_26_not_2_Masked_z[0]), .Z(
        generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[264]), .B(
        generated_sbox_26_not_2_Masked_z[1]), .Z(
        generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_26_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U7 ( .A(rand[265]), .B(
        generated_sbox_26_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_26_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U5 ( .A(rand[265]), .B(
        generated_sbox_26_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_26_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_26_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_26_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[26]), .ZN(
        generated_sbox_26_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_26_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_26_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[266]), .B(
        data_in_s3[90]), .Z(generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[266]), .B(
        generated_sbox_26_not_3_Masked_z_0_), .Z(
        generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_26_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U7 ( .A(rand[267]), .B(
        generated_sbox_26_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_26_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U5 ( .A(rand[267]), .B(
        generated_sbox_26_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_26_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_26_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_26_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_26_xor_2_Masked_z_0_), .ZN(
        generated_sbox_26_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_26_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_26_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[268]), .B(
        generated_sbox_26_not_4_Masked_z[0]), .Z(
        generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[268]), .B(
        generated_sbox_26_not_4_Masked_z[1]), .Z(
        generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_26_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U7 ( .A(rand[269]), .B(
        generated_sbox_26_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_26_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_26_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U5 ( .A(rand[269]), .B(
        generated_sbox_26_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_26_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_26_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_26_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_26_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_and_1_Masked_z[0]), .B(
        generated_sbox_26_xor_3_Masked_x[0]), .Z(
        generated_sbox_26_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_26_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_and_1_Masked_z[1]), .B(
        generated_sbox_26_xor_3_Masked_x[1]), .Z(
        generated_sbox_26_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_and_2_Masked_z[0]), .B(
        generated_sbox_26_xor_4_Masked_x[0]), .Z(
        generated_sbox_26_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_26_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_and_2_Masked_z[1]), .B(
        generated_sbox_26_xor_4_Masked_x[1]), .Z(
        generated_sbox_26_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_and_3_Masked_z[0]), .B(
        generated_sbox_26_xor_5_Masked_x[0]), .Z(
        generated_sbox_26_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_26_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_and_3_Masked_z[1]), .B(
        generated_sbox_26_xor_5_Masked_x[1]), .Z(sbox_s2[90]) );
  XOR2_X1 generated_sbox_26_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_and_4_Masked_z[0]), .B(
        generated_sbox_26_xor_6_Masked_x[0]), .Z(
        generated_sbox_26_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_26_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_and_4_Masked_z[1]), .B(
        generated_sbox_26_xor_6_Masked_x[1]), .Z(
        generated_sbox_26_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_26_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_and_0_Masked_z[0]), .B(
        generated_sbox_26_xor_7_Masked_x[0]), .Z(sbox_s4[26]) );
  XOR2_X1 generated_sbox_26_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_and_0_Masked_z[1]), .B(
        generated_sbox_26_xor_7_Masked_x[1]), .Z(sbox_s4[90]) );
  XOR2_X1 generated_sbox_26_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[26]), 
        .B(generated_sbox_26_xor_3_Masked_z[0]), .Z(sbox_s0[26]) );
  XOR2_X1 generated_sbox_26_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[90]), 
        .B(generated_sbox_26_xor_3_Masked_z[1]), .Z(sbox_s0[90]) );
  XOR2_X1 generated_sbox_26_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_xor_4_Masked_z[0]), .B(
        generated_sbox_26_xor_3_Masked_z[0]), .Z(sbox_s1[26]) );
  XOR2_X1 generated_sbox_26_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_xor_4_Masked_z[1]), .B(
        generated_sbox_26_xor_3_Masked_z[1]), .Z(sbox_s1[90]) );
  INV_X1 generated_sbox_26_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_26_xor_5_Masked_z_0_), .ZN(sbox_s2[26]) );
  XOR2_X1 generated_sbox_26_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_26_xor_6_Masked_z[0]), .B(
        generated_sbox_26_xor_5_Masked_z_0_), .Z(sbox_s3[26]) );
  XOR2_X1 generated_sbox_26_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_26_xor_6_Masked_z[1]), .B(sbox_s2[90]), .Z(sbox_s3[90])
         );
  DFF_X1 generated_sbox_27_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_27_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_27_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_27_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_27_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_27_reg_1_s0_1_reg ( .D(generated_sbox_27_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_27_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_27_reg_1_s1_1_reg ( .D(generated_sbox_27_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_27_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_27_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_27_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_27_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_27_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_27_reg_1_s0_reg ( .D(generated_sbox_27_reg_0_s0), .CK(
        clock), .Q(generated_sbox_27_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_27_reg_1_s1_reg ( .D(generated_sbox_27_reg_0_s1), .CK(
        clock), .Q(generated_sbox_27_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_1_s0_reg ( .D(
        generated_sbox_27_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_27_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_1_s1_reg ( .D(
        generated_sbox_27_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_27_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_27_reg_0_s1_reg ( .D(data_in_s1[91]), .CK(clock), .Q(
        generated_sbox_27_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_27_reg_0_s0_reg ( .D(data_in_s1[27]), .CK(clock), .Q(
        generated_sbox_27_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_27_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_27_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s0_reg ( .D(
        generated_sbox_27_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_27_reg_0_s1_1_reg ( .D(data_in_s3[91]), .CK(clock), 
        .Q(generated_sbox_27_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_27_reg_0_s0_1_reg ( .D(data_in_s3[27]), .CK(clock), 
        .Q(generated_sbox_27_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_27_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_27_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_27_reg_io_z_0_s1_reg ( .D(
        generated_sbox_27_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_27_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[27]), 
        .B(data_in_s0[27]), .Z(generated_sbox_27_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_27_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[91]), 
        .B(data_in_s0[91]), .Z(generated_sbox_27_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[27]), 
        .B(data_in_s1[27]), .Z(generated_sbox_27_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_27_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[91]), 
        .B(data_in_s1[91]), .Z(generated_sbox_27_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[27]), 
        .B(data_in_s3[27]), .Z(generated_sbox_27_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_27_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[91]), 
        .B(data_in_s3[91]), .Z(generated_sbox_27_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_27_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_27_xor_0_Masked_z_0_), .ZN(
        generated_sbox_27_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[27]), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[91]), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[270]), .B(
        generated_sbox_27_not_0_Masked_z[0]), .Z(
        generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[270]), .B(
        generated_sbox_27_not_0_Masked_z[1]), .Z(
        generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_27_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U7 ( .A(rand[271]), .B(
        generated_sbox_27_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_27_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U5 ( .A(rand[271]), .B(
        generated_sbox_27_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_27_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_27_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_27_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[27]), .ZN(
        generated_sbox_27_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_27_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_27_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[272]), .B(
        data_in_s1[91]), .Z(generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[272]), .B(
        generated_sbox_27_not_1_Masked_z_0_), .Z(
        generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_27_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U7 ( .A(rand[273]), .B(
        generated_sbox_27_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_27_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U5 ( .A(rand[273]), .B(
        generated_sbox_27_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_27_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_27_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_27_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_27_xor_1_Masked_z_0_), .ZN(
        generated_sbox_27_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[27]), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[91]), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[274]), .B(
        generated_sbox_27_not_2_Masked_z[0]), .Z(
        generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[274]), .B(
        generated_sbox_27_not_2_Masked_z[1]), .Z(
        generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_27_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U7 ( .A(rand[275]), .B(
        generated_sbox_27_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_27_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U5 ( .A(rand[275]), .B(
        generated_sbox_27_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_27_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_27_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_27_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[27]), .ZN(
        generated_sbox_27_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_27_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_27_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[276]), .B(
        data_in_s3[91]), .Z(generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[276]), .B(
        generated_sbox_27_not_3_Masked_z_0_), .Z(
        generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_27_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U7 ( .A(rand[277]), .B(
        generated_sbox_27_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_27_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U5 ( .A(rand[277]), .B(
        generated_sbox_27_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_27_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_27_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_27_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_27_xor_2_Masked_z_0_), .ZN(
        generated_sbox_27_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_27_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_27_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[278]), .B(
        generated_sbox_27_not_4_Masked_z[0]), .Z(
        generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[278]), .B(
        generated_sbox_27_not_4_Masked_z[1]), .Z(
        generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_27_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U7 ( .A(rand[279]), .B(
        generated_sbox_27_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_27_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_27_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U5 ( .A(rand[279]), .B(
        generated_sbox_27_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_27_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_27_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_27_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_27_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_and_1_Masked_z[0]), .B(
        generated_sbox_27_xor_3_Masked_x[0]), .Z(
        generated_sbox_27_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_27_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_and_1_Masked_z[1]), .B(
        generated_sbox_27_xor_3_Masked_x[1]), .Z(
        generated_sbox_27_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_and_2_Masked_z[0]), .B(
        generated_sbox_27_xor_4_Masked_x[0]), .Z(
        generated_sbox_27_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_27_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_and_2_Masked_z[1]), .B(
        generated_sbox_27_xor_4_Masked_x[1]), .Z(
        generated_sbox_27_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_and_3_Masked_z[0]), .B(
        generated_sbox_27_xor_5_Masked_x[0]), .Z(
        generated_sbox_27_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_27_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_and_3_Masked_z[1]), .B(
        generated_sbox_27_xor_5_Masked_x[1]), .Z(sbox_s2[91]) );
  XOR2_X1 generated_sbox_27_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_and_4_Masked_z[0]), .B(
        generated_sbox_27_xor_6_Masked_x[0]), .Z(
        generated_sbox_27_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_27_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_and_4_Masked_z[1]), .B(
        generated_sbox_27_xor_6_Masked_x[1]), .Z(
        generated_sbox_27_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_27_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_and_0_Masked_z[0]), .B(
        generated_sbox_27_xor_7_Masked_x[0]), .Z(sbox_s4[27]) );
  XOR2_X1 generated_sbox_27_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_and_0_Masked_z[1]), .B(
        generated_sbox_27_xor_7_Masked_x[1]), .Z(sbox_s4[91]) );
  XOR2_X1 generated_sbox_27_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[27]), 
        .B(generated_sbox_27_xor_3_Masked_z[0]), .Z(sbox_s0[27]) );
  XOR2_X1 generated_sbox_27_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[91]), 
        .B(generated_sbox_27_xor_3_Masked_z[1]), .Z(sbox_s0[91]) );
  XOR2_X1 generated_sbox_27_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_xor_4_Masked_z[0]), .B(
        generated_sbox_27_xor_3_Masked_z[0]), .Z(sbox_s1[27]) );
  XOR2_X1 generated_sbox_27_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_xor_4_Masked_z[1]), .B(
        generated_sbox_27_xor_3_Masked_z[1]), .Z(sbox_s1[91]) );
  INV_X1 generated_sbox_27_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_27_xor_5_Masked_z_0_), .ZN(sbox_s2[27]) );
  XOR2_X1 generated_sbox_27_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_27_xor_6_Masked_z[0]), .B(
        generated_sbox_27_xor_5_Masked_z_0_), .Z(sbox_s3[27]) );
  XOR2_X1 generated_sbox_27_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_27_xor_6_Masked_z[1]), .B(sbox_s2[91]), .Z(sbox_s3[91])
         );
  DFF_X1 generated_sbox_28_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_28_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_28_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_28_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_28_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_28_reg_1_s0_1_reg ( .D(generated_sbox_28_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_28_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_28_reg_1_s1_1_reg ( .D(generated_sbox_28_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_28_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_28_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_28_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_28_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_28_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_28_reg_1_s0_reg ( .D(generated_sbox_28_reg_0_s0), .CK(
        clock), .Q(generated_sbox_28_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_28_reg_1_s1_reg ( .D(generated_sbox_28_reg_0_s1), .CK(
        clock), .Q(generated_sbox_28_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_1_s0_reg ( .D(
        generated_sbox_28_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_28_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_1_s1_reg ( .D(
        generated_sbox_28_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_28_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_28_reg_0_s1_reg ( .D(data_in_s1[92]), .CK(clock), .Q(
        generated_sbox_28_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_28_reg_0_s0_reg ( .D(data_in_s1[28]), .CK(clock), .Q(
        generated_sbox_28_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_28_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_28_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s0_reg ( .D(
        generated_sbox_28_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_28_reg_0_s1_1_reg ( .D(data_in_s3[92]), .CK(clock), 
        .Q(generated_sbox_28_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_28_reg_0_s0_1_reg ( .D(data_in_s3[28]), .CK(clock), 
        .Q(generated_sbox_28_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_28_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_28_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_28_reg_io_z_0_s1_reg ( .D(
        generated_sbox_28_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_28_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[28]), 
        .B(data_in_s0[28]), .Z(generated_sbox_28_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_28_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[92]), 
        .B(data_in_s0[92]), .Z(generated_sbox_28_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[28]), 
        .B(data_in_s1[28]), .Z(generated_sbox_28_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_28_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[92]), 
        .B(data_in_s1[92]), .Z(generated_sbox_28_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[28]), 
        .B(data_in_s3[28]), .Z(generated_sbox_28_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_28_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[92]), 
        .B(data_in_s3[92]), .Z(generated_sbox_28_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_28_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_28_xor_0_Masked_z_0_), .ZN(
        generated_sbox_28_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[28]), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[92]), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[280]), .B(
        generated_sbox_28_not_0_Masked_z[0]), .Z(
        generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[280]), .B(
        generated_sbox_28_not_0_Masked_z[1]), .Z(
        generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_28_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U7 ( .A(rand[281]), .B(
        generated_sbox_28_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_28_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U5 ( .A(rand[281]), .B(
        generated_sbox_28_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_28_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_28_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_28_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[28]), .ZN(
        generated_sbox_28_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_28_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_28_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[282]), .B(
        data_in_s1[92]), .Z(generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[282]), .B(
        generated_sbox_28_not_1_Masked_z_0_), .Z(
        generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_28_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U7 ( .A(rand[283]), .B(
        generated_sbox_28_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_28_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U5 ( .A(rand[283]), .B(
        generated_sbox_28_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_28_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_28_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_28_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_28_xor_1_Masked_z_0_), .ZN(
        generated_sbox_28_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[28]), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[92]), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[284]), .B(
        generated_sbox_28_not_2_Masked_z[0]), .Z(
        generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[284]), .B(
        generated_sbox_28_not_2_Masked_z[1]), .Z(
        generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_28_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U7 ( .A(rand[285]), .B(
        generated_sbox_28_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_28_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U5 ( .A(rand[285]), .B(
        generated_sbox_28_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_28_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_28_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_28_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[28]), .ZN(
        generated_sbox_28_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_28_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_28_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[286]), .B(
        data_in_s3[92]), .Z(generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[286]), .B(
        generated_sbox_28_not_3_Masked_z_0_), .Z(
        generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_28_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U7 ( .A(rand[287]), .B(
        generated_sbox_28_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_28_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U5 ( .A(rand[287]), .B(
        generated_sbox_28_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_28_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_28_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_28_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_28_xor_2_Masked_z_0_), .ZN(
        generated_sbox_28_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_28_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_28_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[288]), .B(
        generated_sbox_28_not_4_Masked_z[0]), .Z(
        generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[288]), .B(
        generated_sbox_28_not_4_Masked_z[1]), .Z(
        generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_28_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U7 ( .A(rand[289]), .B(
        generated_sbox_28_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_28_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_28_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U5 ( .A(rand[289]), .B(
        generated_sbox_28_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_28_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_28_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_28_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_28_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_and_1_Masked_z[0]), .B(
        generated_sbox_28_xor_3_Masked_x[0]), .Z(
        generated_sbox_28_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_28_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_and_1_Masked_z[1]), .B(
        generated_sbox_28_xor_3_Masked_x[1]), .Z(
        generated_sbox_28_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_and_2_Masked_z[0]), .B(
        generated_sbox_28_xor_4_Masked_x[0]), .Z(
        generated_sbox_28_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_28_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_and_2_Masked_z[1]), .B(
        generated_sbox_28_xor_4_Masked_x[1]), .Z(
        generated_sbox_28_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_and_3_Masked_z[0]), .B(
        generated_sbox_28_xor_5_Masked_x[0]), .Z(
        generated_sbox_28_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_28_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_and_3_Masked_z[1]), .B(
        generated_sbox_28_xor_5_Masked_x[1]), .Z(sbox_s2[92]) );
  XOR2_X1 generated_sbox_28_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_and_4_Masked_z[0]), .B(
        generated_sbox_28_xor_6_Masked_x[0]), .Z(
        generated_sbox_28_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_28_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_and_4_Masked_z[1]), .B(
        generated_sbox_28_xor_6_Masked_x[1]), .Z(
        generated_sbox_28_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_28_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_and_0_Masked_z[0]), .B(
        generated_sbox_28_xor_7_Masked_x[0]), .Z(sbox_s4[28]) );
  XOR2_X1 generated_sbox_28_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_and_0_Masked_z[1]), .B(
        generated_sbox_28_xor_7_Masked_x[1]), .Z(sbox_s4[92]) );
  XOR2_X1 generated_sbox_28_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[28]), 
        .B(generated_sbox_28_xor_3_Masked_z[0]), .Z(sbox_s0[28]) );
  XOR2_X1 generated_sbox_28_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[92]), 
        .B(generated_sbox_28_xor_3_Masked_z[1]), .Z(sbox_s0[92]) );
  XOR2_X1 generated_sbox_28_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_xor_4_Masked_z[0]), .B(
        generated_sbox_28_xor_3_Masked_z[0]), .Z(sbox_s1[28]) );
  XOR2_X1 generated_sbox_28_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_xor_4_Masked_z[1]), .B(
        generated_sbox_28_xor_3_Masked_z[1]), .Z(sbox_s1[92]) );
  INV_X1 generated_sbox_28_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_28_xor_5_Masked_z_0_), .ZN(sbox_s2[28]) );
  XOR2_X1 generated_sbox_28_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_28_xor_6_Masked_z[0]), .B(
        generated_sbox_28_xor_5_Masked_z_0_), .Z(sbox_s3[28]) );
  XOR2_X1 generated_sbox_28_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_28_xor_6_Masked_z[1]), .B(sbox_s2[92]), .Z(sbox_s3[92])
         );
  DFF_X1 generated_sbox_29_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_29_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_29_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_29_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_29_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_29_reg_1_s0_1_reg ( .D(generated_sbox_29_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_29_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_29_reg_1_s1_1_reg ( .D(generated_sbox_29_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_29_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_29_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_29_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_29_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_29_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_29_reg_1_s0_reg ( .D(generated_sbox_29_reg_0_s0), .CK(
        clock), .Q(generated_sbox_29_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_29_reg_1_s1_reg ( .D(generated_sbox_29_reg_0_s1), .CK(
        clock), .Q(generated_sbox_29_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_1_s0_reg ( .D(
        generated_sbox_29_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_29_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_1_s1_reg ( .D(
        generated_sbox_29_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_29_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_29_reg_0_s1_reg ( .D(data_in_s1[93]), .CK(clock), .Q(
        generated_sbox_29_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_29_reg_0_s0_reg ( .D(data_in_s1[29]), .CK(clock), .Q(
        generated_sbox_29_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_29_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_29_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s0_reg ( .D(
        generated_sbox_29_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_29_reg_0_s1_1_reg ( .D(data_in_s3[93]), .CK(clock), 
        .Q(generated_sbox_29_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_29_reg_0_s0_1_reg ( .D(data_in_s3[29]), .CK(clock), 
        .Q(generated_sbox_29_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_29_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_29_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_29_reg_io_z_0_s1_reg ( .D(
        generated_sbox_29_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_29_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[29]), 
        .B(data_in_s0[29]), .Z(generated_sbox_29_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_29_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[93]), 
        .B(data_in_s0[93]), .Z(generated_sbox_29_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[29]), 
        .B(data_in_s1[29]), .Z(generated_sbox_29_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_29_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[93]), 
        .B(data_in_s1[93]), .Z(generated_sbox_29_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[29]), 
        .B(data_in_s3[29]), .Z(generated_sbox_29_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_29_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[93]), 
        .B(data_in_s3[93]), .Z(generated_sbox_29_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_29_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_29_xor_0_Masked_z_0_), .ZN(
        generated_sbox_29_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[29]), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[93]), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[290]), .B(
        generated_sbox_29_not_0_Masked_z[0]), .Z(
        generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[290]), .B(
        generated_sbox_29_not_0_Masked_z[1]), .Z(
        generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_29_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U7 ( .A(rand[291]), .B(
        generated_sbox_29_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_29_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U5 ( .A(rand[291]), .B(
        generated_sbox_29_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_29_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_29_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_29_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[29]), .ZN(
        generated_sbox_29_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_29_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_29_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[292]), .B(
        data_in_s1[93]), .Z(generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[292]), .B(
        generated_sbox_29_not_1_Masked_z_0_), .Z(
        generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_29_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U7 ( .A(rand[293]), .B(
        generated_sbox_29_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_29_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U5 ( .A(rand[293]), .B(
        generated_sbox_29_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_29_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_29_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_29_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_29_xor_1_Masked_z_0_), .ZN(
        generated_sbox_29_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[29]), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[93]), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[294]), .B(
        generated_sbox_29_not_2_Masked_z[0]), .Z(
        generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[294]), .B(
        generated_sbox_29_not_2_Masked_z[1]), .Z(
        generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_29_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U7 ( .A(rand[295]), .B(
        generated_sbox_29_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_29_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U5 ( .A(rand[295]), .B(
        generated_sbox_29_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_29_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_29_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_29_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[29]), .ZN(
        generated_sbox_29_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_29_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_29_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[296]), .B(
        data_in_s3[93]), .Z(generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[296]), .B(
        generated_sbox_29_not_3_Masked_z_0_), .Z(
        generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_29_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U7 ( .A(rand[297]), .B(
        generated_sbox_29_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_29_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U5 ( .A(rand[297]), .B(
        generated_sbox_29_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_29_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_29_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_29_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_29_xor_2_Masked_z_0_), .ZN(
        generated_sbox_29_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_29_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_29_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[298]), .B(
        generated_sbox_29_not_4_Masked_z[0]), .Z(
        generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[298]), .B(
        generated_sbox_29_not_4_Masked_z[1]), .Z(
        generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_29_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U7 ( .A(rand[299]), .B(
        generated_sbox_29_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_29_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_29_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U5 ( .A(rand[299]), .B(
        generated_sbox_29_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_29_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_29_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_29_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_29_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_and_1_Masked_z[0]), .B(
        generated_sbox_29_xor_3_Masked_x[0]), .Z(
        generated_sbox_29_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_29_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_and_1_Masked_z[1]), .B(
        generated_sbox_29_xor_3_Masked_x[1]), .Z(
        generated_sbox_29_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_and_2_Masked_z[0]), .B(
        generated_sbox_29_xor_4_Masked_x[0]), .Z(
        generated_sbox_29_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_29_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_and_2_Masked_z[1]), .B(
        generated_sbox_29_xor_4_Masked_x[1]), .Z(
        generated_sbox_29_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_and_3_Masked_z[0]), .B(
        generated_sbox_29_xor_5_Masked_x[0]), .Z(
        generated_sbox_29_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_29_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_and_3_Masked_z[1]), .B(
        generated_sbox_29_xor_5_Masked_x[1]), .Z(sbox_s2[93]) );
  XOR2_X1 generated_sbox_29_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_and_4_Masked_z[0]), .B(
        generated_sbox_29_xor_6_Masked_x[0]), .Z(
        generated_sbox_29_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_29_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_and_4_Masked_z[1]), .B(
        generated_sbox_29_xor_6_Masked_x[1]), .Z(
        generated_sbox_29_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_29_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_and_0_Masked_z[0]), .B(
        generated_sbox_29_xor_7_Masked_x[0]), .Z(sbox_s4[29]) );
  XOR2_X1 generated_sbox_29_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_and_0_Masked_z[1]), .B(
        generated_sbox_29_xor_7_Masked_x[1]), .Z(sbox_s4[93]) );
  XOR2_X1 generated_sbox_29_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[29]), 
        .B(generated_sbox_29_xor_3_Masked_z[0]), .Z(sbox_s0[29]) );
  XOR2_X1 generated_sbox_29_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[93]), 
        .B(generated_sbox_29_xor_3_Masked_z[1]), .Z(sbox_s0[93]) );
  XOR2_X1 generated_sbox_29_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_xor_4_Masked_z[0]), .B(
        generated_sbox_29_xor_3_Masked_z[0]), .Z(sbox_s1[29]) );
  XOR2_X1 generated_sbox_29_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_xor_4_Masked_z[1]), .B(
        generated_sbox_29_xor_3_Masked_z[1]), .Z(sbox_s1[93]) );
  INV_X1 generated_sbox_29_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_29_xor_5_Masked_z_0_), .ZN(sbox_s2[29]) );
  XOR2_X1 generated_sbox_29_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_29_xor_6_Masked_z[0]), .B(
        generated_sbox_29_xor_5_Masked_z_0_), .Z(sbox_s3[29]) );
  XOR2_X1 generated_sbox_29_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_29_xor_6_Masked_z[1]), .B(sbox_s2[93]), .Z(sbox_s3[93])
         );
  DFF_X1 generated_sbox_30_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_30_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_30_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_30_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_30_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_30_reg_1_s0_1_reg ( .D(generated_sbox_30_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_30_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_30_reg_1_s1_1_reg ( .D(generated_sbox_30_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_30_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_30_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_30_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_30_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_30_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_30_reg_1_s0_reg ( .D(generated_sbox_30_reg_0_s0), .CK(
        clock), .Q(generated_sbox_30_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_30_reg_1_s1_reg ( .D(generated_sbox_30_reg_0_s1), .CK(
        clock), .Q(generated_sbox_30_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_1_s0_reg ( .D(
        generated_sbox_30_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_30_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_1_s1_reg ( .D(
        generated_sbox_30_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_30_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_30_reg_0_s1_reg ( .D(data_in_s1[94]), .CK(clock), .Q(
        generated_sbox_30_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_30_reg_0_s0_reg ( .D(data_in_s1[30]), .CK(clock), .Q(
        generated_sbox_30_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_30_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_30_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s0_reg ( .D(
        generated_sbox_30_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_30_reg_0_s1_1_reg ( .D(data_in_s3[94]), .CK(clock), 
        .Q(generated_sbox_30_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_30_reg_0_s0_1_reg ( .D(data_in_s3[30]), .CK(clock), 
        .Q(generated_sbox_30_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_30_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_30_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_30_reg_io_z_0_s1_reg ( .D(
        generated_sbox_30_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_30_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[30]), 
        .B(data_in_s0[30]), .Z(generated_sbox_30_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_30_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[94]), 
        .B(data_in_s0[94]), .Z(generated_sbox_30_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[30]), 
        .B(data_in_s1[30]), .Z(generated_sbox_30_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_30_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[94]), 
        .B(data_in_s1[94]), .Z(generated_sbox_30_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[30]), 
        .B(data_in_s3[30]), .Z(generated_sbox_30_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_30_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[94]), 
        .B(data_in_s3[94]), .Z(generated_sbox_30_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_30_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_30_xor_0_Masked_z_0_), .ZN(
        generated_sbox_30_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[30]), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[94]), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[300]), .B(
        generated_sbox_30_not_0_Masked_z[0]), .Z(
        generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[300]), .B(
        generated_sbox_30_not_0_Masked_z[1]), .Z(
        generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_30_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U7 ( .A(rand[301]), .B(
        generated_sbox_30_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_30_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U5 ( .A(rand[301]), .B(
        generated_sbox_30_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_30_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_30_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_30_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[30]), .ZN(
        generated_sbox_30_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_30_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_30_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[302]), .B(
        data_in_s1[94]), .Z(generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[302]), .B(
        generated_sbox_30_not_1_Masked_z_0_), .Z(
        generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_30_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U7 ( .A(rand[303]), .B(
        generated_sbox_30_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_30_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U5 ( .A(rand[303]), .B(
        generated_sbox_30_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_30_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_30_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_30_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_30_xor_1_Masked_z_0_), .ZN(
        generated_sbox_30_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[30]), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[94]), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[304]), .B(
        generated_sbox_30_not_2_Masked_z[0]), .Z(
        generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[304]), .B(
        generated_sbox_30_not_2_Masked_z[1]), .Z(
        generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_30_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U7 ( .A(rand[305]), .B(
        generated_sbox_30_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_30_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U5 ( .A(rand[305]), .B(
        generated_sbox_30_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_30_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_30_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_30_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[30]), .ZN(
        generated_sbox_30_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_30_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_30_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[306]), .B(
        data_in_s3[94]), .Z(generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[306]), .B(
        generated_sbox_30_not_3_Masked_z_0_), .Z(
        generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_30_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U7 ( .A(rand[307]), .B(
        generated_sbox_30_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_30_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U5 ( .A(rand[307]), .B(
        generated_sbox_30_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_30_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_30_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_30_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_30_xor_2_Masked_z_0_), .ZN(
        generated_sbox_30_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_30_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_30_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[308]), .B(
        generated_sbox_30_not_4_Masked_z[0]), .Z(
        generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[308]), .B(
        generated_sbox_30_not_4_Masked_z[1]), .Z(
        generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_30_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U7 ( .A(rand[309]), .B(
        generated_sbox_30_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_30_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_30_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U5 ( .A(rand[309]), .B(
        generated_sbox_30_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_30_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_30_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_30_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_30_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_and_1_Masked_z[0]), .B(
        generated_sbox_30_xor_3_Masked_x[0]), .Z(
        generated_sbox_30_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_30_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_and_1_Masked_z[1]), .B(
        generated_sbox_30_xor_3_Masked_x[1]), .Z(
        generated_sbox_30_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_and_2_Masked_z[0]), .B(
        generated_sbox_30_xor_4_Masked_x[0]), .Z(
        generated_sbox_30_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_30_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_and_2_Masked_z[1]), .B(
        generated_sbox_30_xor_4_Masked_x[1]), .Z(
        generated_sbox_30_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_and_3_Masked_z[0]), .B(
        generated_sbox_30_xor_5_Masked_x[0]), .Z(
        generated_sbox_30_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_30_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_and_3_Masked_z[1]), .B(
        generated_sbox_30_xor_5_Masked_x[1]), .Z(sbox_s2[94]) );
  XOR2_X1 generated_sbox_30_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_and_4_Masked_z[0]), .B(
        generated_sbox_30_xor_6_Masked_x[0]), .Z(
        generated_sbox_30_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_30_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_and_4_Masked_z[1]), .B(
        generated_sbox_30_xor_6_Masked_x[1]), .Z(
        generated_sbox_30_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_30_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_and_0_Masked_z[0]), .B(
        generated_sbox_30_xor_7_Masked_x[0]), .Z(sbox_s4[30]) );
  XOR2_X1 generated_sbox_30_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_and_0_Masked_z[1]), .B(
        generated_sbox_30_xor_7_Masked_x[1]), .Z(sbox_s4[94]) );
  XOR2_X1 generated_sbox_30_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[30]), 
        .B(generated_sbox_30_xor_3_Masked_z[0]), .Z(sbox_s0[30]) );
  XOR2_X1 generated_sbox_30_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[94]), 
        .B(generated_sbox_30_xor_3_Masked_z[1]), .Z(sbox_s0[94]) );
  XOR2_X1 generated_sbox_30_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_xor_4_Masked_z[0]), .B(
        generated_sbox_30_xor_3_Masked_z[0]), .Z(sbox_s1[30]) );
  XOR2_X1 generated_sbox_30_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_xor_4_Masked_z[1]), .B(
        generated_sbox_30_xor_3_Masked_z[1]), .Z(sbox_s1[94]) );
  INV_X1 generated_sbox_30_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_30_xor_5_Masked_z_0_), .ZN(sbox_s2[30]) );
  XOR2_X1 generated_sbox_30_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_30_xor_6_Masked_z[0]), .B(
        generated_sbox_30_xor_5_Masked_z_0_), .Z(sbox_s3[30]) );
  XOR2_X1 generated_sbox_30_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_30_xor_6_Masked_z[1]), .B(sbox_s2[94]), .Z(sbox_s3[94])
         );
  DFF_X1 generated_sbox_31_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_31_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_31_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_31_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_31_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_31_reg_1_s0_1_reg ( .D(generated_sbox_31_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_31_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_31_reg_1_s1_1_reg ( .D(generated_sbox_31_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_31_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_31_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_31_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_31_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_31_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_31_reg_1_s0_reg ( .D(generated_sbox_31_reg_0_s0), .CK(
        clock), .Q(generated_sbox_31_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_31_reg_1_s1_reg ( .D(generated_sbox_31_reg_0_s1), .CK(
        clock), .Q(generated_sbox_31_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_1_s0_reg ( .D(
        generated_sbox_31_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_31_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_1_s1_reg ( .D(
        generated_sbox_31_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_31_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_31_reg_0_s1_reg ( .D(data_in_s1[95]), .CK(clock), .Q(
        generated_sbox_31_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_31_reg_0_s0_reg ( .D(data_in_s1[31]), .CK(clock), .Q(
        generated_sbox_31_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_31_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_31_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s0_reg ( .D(
        generated_sbox_31_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_31_reg_0_s1_1_reg ( .D(data_in_s3[95]), .CK(clock), 
        .Q(generated_sbox_31_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_31_reg_0_s0_1_reg ( .D(data_in_s3[31]), .CK(clock), 
        .Q(generated_sbox_31_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_31_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_31_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_31_reg_io_z_0_s1_reg ( .D(
        generated_sbox_31_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_31_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[31]), 
        .B(data_in_s0[31]), .Z(generated_sbox_31_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_31_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[95]), 
        .B(data_in_s0[95]), .Z(generated_sbox_31_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[31]), 
        .B(data_in_s1[31]), .Z(generated_sbox_31_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_31_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[95]), 
        .B(data_in_s1[95]), .Z(generated_sbox_31_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[31]), 
        .B(data_in_s3[31]), .Z(generated_sbox_31_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_31_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[95]), 
        .B(data_in_s3[95]), .Z(generated_sbox_31_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_31_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_31_xor_0_Masked_z_0_), .ZN(
        generated_sbox_31_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[31]), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[95]), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[310]), .B(
        generated_sbox_31_not_0_Masked_z[0]), .Z(
        generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[310]), .B(
        generated_sbox_31_not_0_Masked_z[1]), .Z(
        generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_31_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U7 ( .A(rand[311]), .B(
        generated_sbox_31_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_31_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U5 ( .A(rand[311]), .B(
        generated_sbox_31_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_31_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_31_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_31_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[31]), .ZN(
        generated_sbox_31_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_31_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_31_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[312]), .B(
        data_in_s1[95]), .Z(generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[312]), .B(
        generated_sbox_31_not_1_Masked_z_0_), .Z(
        generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_31_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U7 ( .A(rand[313]), .B(
        generated_sbox_31_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_31_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U5 ( .A(rand[313]), .B(
        generated_sbox_31_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_31_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_31_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_31_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_31_xor_1_Masked_z_0_), .ZN(
        generated_sbox_31_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[31]), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[95]), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[314]), .B(
        generated_sbox_31_not_2_Masked_z[0]), .Z(
        generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[314]), .B(
        generated_sbox_31_not_2_Masked_z[1]), .Z(
        generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_31_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U7 ( .A(rand[315]), .B(
        generated_sbox_31_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_31_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U5 ( .A(rand[315]), .B(
        generated_sbox_31_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_31_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_31_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_31_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[31]), .ZN(
        generated_sbox_31_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_31_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_31_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[316]), .B(
        data_in_s3[95]), .Z(generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[316]), .B(
        generated_sbox_31_not_3_Masked_z_0_), .Z(
        generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_31_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U7 ( .A(rand[317]), .B(
        generated_sbox_31_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_31_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U5 ( .A(rand[317]), .B(
        generated_sbox_31_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_31_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_31_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_31_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_31_xor_2_Masked_z_0_), .ZN(
        generated_sbox_31_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_31_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_31_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[318]), .B(
        generated_sbox_31_not_4_Masked_z[0]), .Z(
        generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[318]), .B(
        generated_sbox_31_not_4_Masked_z[1]), .Z(
        generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_31_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U7 ( .A(rand[319]), .B(
        generated_sbox_31_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_31_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_31_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U5 ( .A(rand[319]), .B(
        generated_sbox_31_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_31_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_31_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_31_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_31_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_and_1_Masked_z[0]), .B(
        generated_sbox_31_xor_3_Masked_x[0]), .Z(
        generated_sbox_31_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_31_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_and_1_Masked_z[1]), .B(
        generated_sbox_31_xor_3_Masked_x[1]), .Z(
        generated_sbox_31_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_and_2_Masked_z[0]), .B(
        generated_sbox_31_xor_4_Masked_x[0]), .Z(
        generated_sbox_31_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_31_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_and_2_Masked_z[1]), .B(
        generated_sbox_31_xor_4_Masked_x[1]), .Z(
        generated_sbox_31_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_and_3_Masked_z[0]), .B(
        generated_sbox_31_xor_5_Masked_x[0]), .Z(
        generated_sbox_31_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_31_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_and_3_Masked_z[1]), .B(
        generated_sbox_31_xor_5_Masked_x[1]), .Z(sbox_s2[95]) );
  XOR2_X1 generated_sbox_31_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_and_4_Masked_z[0]), .B(
        generated_sbox_31_xor_6_Masked_x[0]), .Z(
        generated_sbox_31_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_31_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_and_4_Masked_z[1]), .B(
        generated_sbox_31_xor_6_Masked_x[1]), .Z(
        generated_sbox_31_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_31_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_and_0_Masked_z[0]), .B(
        generated_sbox_31_xor_7_Masked_x[0]), .Z(sbox_s4[31]) );
  XOR2_X1 generated_sbox_31_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_and_0_Masked_z[1]), .B(
        generated_sbox_31_xor_7_Masked_x[1]), .Z(sbox_s4[95]) );
  XOR2_X1 generated_sbox_31_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[31]), 
        .B(generated_sbox_31_xor_3_Masked_z[0]), .Z(sbox_s0[31]) );
  XOR2_X1 generated_sbox_31_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[95]), 
        .B(generated_sbox_31_xor_3_Masked_z[1]), .Z(sbox_s0[95]) );
  XOR2_X1 generated_sbox_31_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_xor_4_Masked_z[0]), .B(
        generated_sbox_31_xor_3_Masked_z[0]), .Z(sbox_s1[31]) );
  XOR2_X1 generated_sbox_31_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_xor_4_Masked_z[1]), .B(
        generated_sbox_31_xor_3_Masked_z[1]), .Z(sbox_s1[95]) );
  INV_X1 generated_sbox_31_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_31_xor_5_Masked_z_0_), .ZN(sbox_s2[31]) );
  XOR2_X1 generated_sbox_31_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_31_xor_6_Masked_z[0]), .B(
        generated_sbox_31_xor_5_Masked_z_0_), .Z(sbox_s3[31]) );
  XOR2_X1 generated_sbox_31_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_31_xor_6_Masked_z[1]), .B(sbox_s2[95]), .Z(sbox_s3[95])
         );
  DFF_X1 generated_sbox_32_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_32_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_32_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_32_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_32_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_32_reg_1_s0_1_reg ( .D(generated_sbox_32_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_32_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_32_reg_1_s1_1_reg ( .D(generated_sbox_32_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_32_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_32_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_32_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_32_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_32_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_32_reg_1_s0_reg ( .D(generated_sbox_32_reg_0_s0), .CK(
        clock), .Q(generated_sbox_32_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_32_reg_1_s1_reg ( .D(generated_sbox_32_reg_0_s1), .CK(
        clock), .Q(generated_sbox_32_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_1_s0_reg ( .D(
        generated_sbox_32_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_32_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_1_s1_reg ( .D(
        generated_sbox_32_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_32_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_32_reg_0_s1_reg ( .D(data_in_s1[96]), .CK(clock), .Q(
        generated_sbox_32_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_32_reg_0_s0_reg ( .D(data_in_s1[32]), .CK(clock), .Q(
        generated_sbox_32_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_32_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_32_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s0_reg ( .D(
        generated_sbox_32_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_32_reg_0_s1_1_reg ( .D(data_in_s3[96]), .CK(clock), 
        .Q(generated_sbox_32_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_32_reg_0_s0_1_reg ( .D(data_in_s3[32]), .CK(clock), 
        .Q(generated_sbox_32_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_32_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_32_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_32_reg_io_z_0_s1_reg ( .D(
        generated_sbox_32_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_32_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[32]), 
        .B(data_in_s0[32]), .Z(generated_sbox_32_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_32_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[96]), 
        .B(data_in_s0[96]), .Z(generated_sbox_32_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[32]), 
        .B(data_in_s1[32]), .Z(generated_sbox_32_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_32_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[96]), 
        .B(data_in_s1[96]), .Z(generated_sbox_32_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[32]), 
        .B(data_in_s3[32]), .Z(generated_sbox_32_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_32_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[96]), 
        .B(data_in_s3[96]), .Z(generated_sbox_32_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_32_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_32_xor_0_Masked_z_0_), .ZN(
        generated_sbox_32_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[32]), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[96]), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[320]), .B(
        generated_sbox_32_not_0_Masked_z[0]), .Z(
        generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[320]), .B(
        generated_sbox_32_not_0_Masked_z[1]), .Z(
        generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_32_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U7 ( .A(rand[321]), .B(
        generated_sbox_32_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_32_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U5 ( .A(rand[321]), .B(
        generated_sbox_32_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_32_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_32_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_32_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[32]), .ZN(
        generated_sbox_32_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_32_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_32_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[322]), .B(
        data_in_s1[96]), .Z(generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[322]), .B(
        generated_sbox_32_not_1_Masked_z_0_), .Z(
        generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_32_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U7 ( .A(rand[323]), .B(
        generated_sbox_32_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_32_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U5 ( .A(rand[323]), .B(
        generated_sbox_32_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_32_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_32_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_32_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_32_xor_1_Masked_z_0_), .ZN(
        generated_sbox_32_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[32]), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[96]), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[324]), .B(
        generated_sbox_32_not_2_Masked_z[0]), .Z(
        generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[324]), .B(
        generated_sbox_32_not_2_Masked_z[1]), .Z(
        generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_32_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U7 ( .A(rand[325]), .B(
        generated_sbox_32_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_32_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U5 ( .A(rand[325]), .B(
        generated_sbox_32_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_32_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_32_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_32_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[32]), .ZN(
        generated_sbox_32_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_32_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_32_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[326]), .B(
        data_in_s3[96]), .Z(generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[326]), .B(
        generated_sbox_32_not_3_Masked_z_0_), .Z(
        generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_32_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U7 ( .A(rand[327]), .B(
        generated_sbox_32_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_32_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U5 ( .A(rand[327]), .B(
        generated_sbox_32_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_32_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_32_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_32_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_32_xor_2_Masked_z_0_), .ZN(
        generated_sbox_32_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_32_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_32_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[328]), .B(
        generated_sbox_32_not_4_Masked_z[0]), .Z(
        generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[328]), .B(
        generated_sbox_32_not_4_Masked_z[1]), .Z(
        generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_32_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U7 ( .A(rand[329]), .B(
        generated_sbox_32_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_32_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_32_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U5 ( .A(rand[329]), .B(
        generated_sbox_32_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_32_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_32_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_32_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_32_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_and_1_Masked_z[0]), .B(
        generated_sbox_32_xor_3_Masked_x[0]), .Z(
        generated_sbox_32_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_32_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_and_1_Masked_z[1]), .B(
        generated_sbox_32_xor_3_Masked_x[1]), .Z(
        generated_sbox_32_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_and_2_Masked_z[0]), .B(
        generated_sbox_32_xor_4_Masked_x[0]), .Z(
        generated_sbox_32_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_32_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_and_2_Masked_z[1]), .B(
        generated_sbox_32_xor_4_Masked_x[1]), .Z(
        generated_sbox_32_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_and_3_Masked_z[0]), .B(
        generated_sbox_32_xor_5_Masked_x[0]), .Z(
        generated_sbox_32_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_32_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_and_3_Masked_z[1]), .B(
        generated_sbox_32_xor_5_Masked_x[1]), .Z(sbox_s2[96]) );
  XOR2_X1 generated_sbox_32_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_and_4_Masked_z[0]), .B(
        generated_sbox_32_xor_6_Masked_x[0]), .Z(
        generated_sbox_32_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_32_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_and_4_Masked_z[1]), .B(
        generated_sbox_32_xor_6_Masked_x[1]), .Z(
        generated_sbox_32_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_32_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_and_0_Masked_z[0]), .B(
        generated_sbox_32_xor_7_Masked_x[0]), .Z(sbox_s4[32]) );
  XOR2_X1 generated_sbox_32_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_and_0_Masked_z[1]), .B(
        generated_sbox_32_xor_7_Masked_x[1]), .Z(sbox_s4[96]) );
  XOR2_X1 generated_sbox_32_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[32]), 
        .B(generated_sbox_32_xor_3_Masked_z[0]), .Z(sbox_s0[32]) );
  XOR2_X1 generated_sbox_32_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[96]), 
        .B(generated_sbox_32_xor_3_Masked_z[1]), .Z(sbox_s0[96]) );
  XOR2_X1 generated_sbox_32_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_xor_4_Masked_z[0]), .B(
        generated_sbox_32_xor_3_Masked_z[0]), .Z(sbox_s1[32]) );
  XOR2_X1 generated_sbox_32_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_xor_4_Masked_z[1]), .B(
        generated_sbox_32_xor_3_Masked_z[1]), .Z(sbox_s1[96]) );
  INV_X1 generated_sbox_32_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_32_xor_5_Masked_z_0_), .ZN(sbox_s2[32]) );
  XOR2_X1 generated_sbox_32_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_32_xor_6_Masked_z[0]), .B(
        generated_sbox_32_xor_5_Masked_z_0_), .Z(sbox_s3[32]) );
  XOR2_X1 generated_sbox_32_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_32_xor_6_Masked_z[1]), .B(sbox_s2[96]), .Z(sbox_s3[96])
         );
  DFF_X1 generated_sbox_33_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_33_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_33_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_33_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_33_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_33_reg_1_s0_1_reg ( .D(generated_sbox_33_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_33_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_33_reg_1_s1_1_reg ( .D(generated_sbox_33_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_33_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_33_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_33_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_33_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_33_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_33_reg_1_s0_reg ( .D(generated_sbox_33_reg_0_s0), .CK(
        clock), .Q(generated_sbox_33_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_33_reg_1_s1_reg ( .D(generated_sbox_33_reg_0_s1), .CK(
        clock), .Q(generated_sbox_33_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_1_s0_reg ( .D(
        generated_sbox_33_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_33_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_1_s1_reg ( .D(
        generated_sbox_33_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_33_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_33_reg_0_s1_reg ( .D(data_in_s1[97]), .CK(clock), .Q(
        generated_sbox_33_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_33_reg_0_s0_reg ( .D(data_in_s1[33]), .CK(clock), .Q(
        generated_sbox_33_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_33_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_33_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s0_reg ( .D(
        generated_sbox_33_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_33_reg_0_s1_1_reg ( .D(data_in_s3[97]), .CK(clock), 
        .Q(generated_sbox_33_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_33_reg_0_s0_1_reg ( .D(data_in_s3[33]), .CK(clock), 
        .Q(generated_sbox_33_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_33_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_33_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_33_reg_io_z_0_s1_reg ( .D(
        generated_sbox_33_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_33_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[33]), 
        .B(data_in_s0[33]), .Z(generated_sbox_33_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_33_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[97]), 
        .B(data_in_s0[97]), .Z(generated_sbox_33_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[33]), 
        .B(data_in_s1[33]), .Z(generated_sbox_33_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_33_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[97]), 
        .B(data_in_s1[97]), .Z(generated_sbox_33_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[33]), 
        .B(data_in_s3[33]), .Z(generated_sbox_33_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_33_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[97]), 
        .B(data_in_s3[97]), .Z(generated_sbox_33_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_33_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_33_xor_0_Masked_z_0_), .ZN(
        generated_sbox_33_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[33]), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[97]), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[330]), .B(
        generated_sbox_33_not_0_Masked_z[0]), .Z(
        generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[330]), .B(
        generated_sbox_33_not_0_Masked_z[1]), .Z(
        generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_33_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U7 ( .A(rand[331]), .B(
        generated_sbox_33_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_33_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U5 ( .A(rand[331]), .B(
        generated_sbox_33_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_33_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_33_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_33_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[33]), .ZN(
        generated_sbox_33_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_33_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_33_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[332]), .B(
        data_in_s1[97]), .Z(generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[332]), .B(
        generated_sbox_33_not_1_Masked_z_0_), .Z(
        generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_33_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U7 ( .A(rand[333]), .B(
        generated_sbox_33_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_33_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U5 ( .A(rand[333]), .B(
        generated_sbox_33_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_33_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_33_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_33_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_33_xor_1_Masked_z_0_), .ZN(
        generated_sbox_33_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[33]), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[97]), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[334]), .B(
        generated_sbox_33_not_2_Masked_z[0]), .Z(
        generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[334]), .B(
        generated_sbox_33_not_2_Masked_z[1]), .Z(
        generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_33_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U7 ( .A(rand[335]), .B(
        generated_sbox_33_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_33_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U5 ( .A(rand[335]), .B(
        generated_sbox_33_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_33_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_33_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_33_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[33]), .ZN(
        generated_sbox_33_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_33_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_33_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[336]), .B(
        data_in_s3[97]), .Z(generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[336]), .B(
        generated_sbox_33_not_3_Masked_z_0_), .Z(
        generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_33_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U7 ( .A(rand[337]), .B(
        generated_sbox_33_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_33_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U5 ( .A(rand[337]), .B(
        generated_sbox_33_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_33_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_33_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_33_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_33_xor_2_Masked_z_0_), .ZN(
        generated_sbox_33_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_33_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_33_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[338]), .B(
        generated_sbox_33_not_4_Masked_z[0]), .Z(
        generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[338]), .B(
        generated_sbox_33_not_4_Masked_z[1]), .Z(
        generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_33_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U7 ( .A(rand[339]), .B(
        generated_sbox_33_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_33_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_33_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U5 ( .A(rand[339]), .B(
        generated_sbox_33_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_33_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_33_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_33_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_33_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_and_1_Masked_z[0]), .B(
        generated_sbox_33_xor_3_Masked_x[0]), .Z(
        generated_sbox_33_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_33_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_and_1_Masked_z[1]), .B(
        generated_sbox_33_xor_3_Masked_x[1]), .Z(
        generated_sbox_33_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_and_2_Masked_z[0]), .B(
        generated_sbox_33_xor_4_Masked_x[0]), .Z(
        generated_sbox_33_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_33_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_and_2_Masked_z[1]), .B(
        generated_sbox_33_xor_4_Masked_x[1]), .Z(
        generated_sbox_33_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_and_3_Masked_z[0]), .B(
        generated_sbox_33_xor_5_Masked_x[0]), .Z(
        generated_sbox_33_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_33_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_and_3_Masked_z[1]), .B(
        generated_sbox_33_xor_5_Masked_x[1]), .Z(sbox_s2[97]) );
  XOR2_X1 generated_sbox_33_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_and_4_Masked_z[0]), .B(
        generated_sbox_33_xor_6_Masked_x[0]), .Z(
        generated_sbox_33_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_33_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_and_4_Masked_z[1]), .B(
        generated_sbox_33_xor_6_Masked_x[1]), .Z(
        generated_sbox_33_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_33_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_and_0_Masked_z[0]), .B(
        generated_sbox_33_xor_7_Masked_x[0]), .Z(sbox_s4[33]) );
  XOR2_X1 generated_sbox_33_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_and_0_Masked_z[1]), .B(
        generated_sbox_33_xor_7_Masked_x[1]), .Z(sbox_s4[97]) );
  XOR2_X1 generated_sbox_33_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[33]), 
        .B(generated_sbox_33_xor_3_Masked_z[0]), .Z(sbox_s0[33]) );
  XOR2_X1 generated_sbox_33_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[97]), 
        .B(generated_sbox_33_xor_3_Masked_z[1]), .Z(sbox_s0[97]) );
  XOR2_X1 generated_sbox_33_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_xor_4_Masked_z[0]), .B(
        generated_sbox_33_xor_3_Masked_z[0]), .Z(sbox_s1[33]) );
  XOR2_X1 generated_sbox_33_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_xor_4_Masked_z[1]), .B(
        generated_sbox_33_xor_3_Masked_z[1]), .Z(sbox_s1[97]) );
  INV_X1 generated_sbox_33_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_33_xor_5_Masked_z_0_), .ZN(sbox_s2[33]) );
  XOR2_X1 generated_sbox_33_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_33_xor_6_Masked_z[0]), .B(
        generated_sbox_33_xor_5_Masked_z_0_), .Z(sbox_s3[33]) );
  XOR2_X1 generated_sbox_33_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_33_xor_6_Masked_z[1]), .B(sbox_s2[97]), .Z(sbox_s3[97])
         );
  DFF_X1 generated_sbox_34_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_34_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_34_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_34_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_34_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_34_reg_1_s0_1_reg ( .D(generated_sbox_34_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_34_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_34_reg_1_s1_1_reg ( .D(generated_sbox_34_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_34_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_34_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_34_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_34_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_34_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_34_reg_1_s0_reg ( .D(generated_sbox_34_reg_0_s0), .CK(
        clock), .Q(generated_sbox_34_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_34_reg_1_s1_reg ( .D(generated_sbox_34_reg_0_s1), .CK(
        clock), .Q(generated_sbox_34_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_1_s0_reg ( .D(
        generated_sbox_34_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_34_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_1_s1_reg ( .D(
        generated_sbox_34_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_34_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_34_reg_0_s1_reg ( .D(data_in_s1[98]), .CK(clock), .Q(
        generated_sbox_34_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_34_reg_0_s0_reg ( .D(data_in_s1[34]), .CK(clock), .Q(
        generated_sbox_34_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_34_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_34_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s0_reg ( .D(
        generated_sbox_34_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_34_reg_0_s1_1_reg ( .D(data_in_s3[98]), .CK(clock), 
        .Q(generated_sbox_34_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_34_reg_0_s0_1_reg ( .D(data_in_s3[34]), .CK(clock), 
        .Q(generated_sbox_34_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_34_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_34_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_34_reg_io_z_0_s1_reg ( .D(
        generated_sbox_34_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_34_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[34]), 
        .B(data_in_s0[34]), .Z(generated_sbox_34_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_34_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[98]), 
        .B(data_in_s0[98]), .Z(generated_sbox_34_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[34]), 
        .B(data_in_s1[34]), .Z(generated_sbox_34_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_34_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[98]), 
        .B(data_in_s1[98]), .Z(generated_sbox_34_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[34]), 
        .B(data_in_s3[34]), .Z(generated_sbox_34_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_34_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[98]), 
        .B(data_in_s3[98]), .Z(generated_sbox_34_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_34_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_34_xor_0_Masked_z_0_), .ZN(
        generated_sbox_34_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[34]), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[98]), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[340]), .B(
        generated_sbox_34_not_0_Masked_z[0]), .Z(
        generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[340]), .B(
        generated_sbox_34_not_0_Masked_z[1]), .Z(
        generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_34_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U7 ( .A(rand[341]), .B(
        generated_sbox_34_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_34_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U5 ( .A(rand[341]), .B(
        generated_sbox_34_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_34_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_34_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_34_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[34]), .ZN(
        generated_sbox_34_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_34_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_34_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[342]), .B(
        data_in_s1[98]), .Z(generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[342]), .B(
        generated_sbox_34_not_1_Masked_z_0_), .Z(
        generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_34_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U7 ( .A(rand[343]), .B(
        generated_sbox_34_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_34_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U5 ( .A(rand[343]), .B(
        generated_sbox_34_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_34_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_34_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_34_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_34_xor_1_Masked_z_0_), .ZN(
        generated_sbox_34_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[34]), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[98]), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[344]), .B(
        generated_sbox_34_not_2_Masked_z[0]), .Z(
        generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[344]), .B(
        generated_sbox_34_not_2_Masked_z[1]), .Z(
        generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_34_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U7 ( .A(rand[345]), .B(
        generated_sbox_34_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_34_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U5 ( .A(rand[345]), .B(
        generated_sbox_34_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_34_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_34_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_34_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[34]), .ZN(
        generated_sbox_34_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_34_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_34_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[346]), .B(
        data_in_s3[98]), .Z(generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[346]), .B(
        generated_sbox_34_not_3_Masked_z_0_), .Z(
        generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_34_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U7 ( .A(rand[347]), .B(
        generated_sbox_34_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_34_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U5 ( .A(rand[347]), .B(
        generated_sbox_34_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_34_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_34_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_34_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_34_xor_2_Masked_z_0_), .ZN(
        generated_sbox_34_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_34_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_34_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[348]), .B(
        generated_sbox_34_not_4_Masked_z[0]), .Z(
        generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[348]), .B(
        generated_sbox_34_not_4_Masked_z[1]), .Z(
        generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_34_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U7 ( .A(rand[349]), .B(
        generated_sbox_34_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_34_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_34_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U5 ( .A(rand[349]), .B(
        generated_sbox_34_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_34_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_34_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_34_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_34_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_and_1_Masked_z[0]), .B(
        generated_sbox_34_xor_3_Masked_x[0]), .Z(
        generated_sbox_34_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_34_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_and_1_Masked_z[1]), .B(
        generated_sbox_34_xor_3_Masked_x[1]), .Z(
        generated_sbox_34_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_and_2_Masked_z[0]), .B(
        generated_sbox_34_xor_4_Masked_x[0]), .Z(
        generated_sbox_34_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_34_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_and_2_Masked_z[1]), .B(
        generated_sbox_34_xor_4_Masked_x[1]), .Z(
        generated_sbox_34_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_and_3_Masked_z[0]), .B(
        generated_sbox_34_xor_5_Masked_x[0]), .Z(
        generated_sbox_34_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_34_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_and_3_Masked_z[1]), .B(
        generated_sbox_34_xor_5_Masked_x[1]), .Z(sbox_s2[98]) );
  XOR2_X1 generated_sbox_34_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_and_4_Masked_z[0]), .B(
        generated_sbox_34_xor_6_Masked_x[0]), .Z(
        generated_sbox_34_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_34_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_and_4_Masked_z[1]), .B(
        generated_sbox_34_xor_6_Masked_x[1]), .Z(
        generated_sbox_34_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_34_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_and_0_Masked_z[0]), .B(
        generated_sbox_34_xor_7_Masked_x[0]), .Z(sbox_s4[34]) );
  XOR2_X1 generated_sbox_34_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_and_0_Masked_z[1]), .B(
        generated_sbox_34_xor_7_Masked_x[1]), .Z(sbox_s4[98]) );
  XOR2_X1 generated_sbox_34_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[34]), 
        .B(generated_sbox_34_xor_3_Masked_z[0]), .Z(sbox_s0[34]) );
  XOR2_X1 generated_sbox_34_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[98]), 
        .B(generated_sbox_34_xor_3_Masked_z[1]), .Z(sbox_s0[98]) );
  XOR2_X1 generated_sbox_34_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_xor_4_Masked_z[0]), .B(
        generated_sbox_34_xor_3_Masked_z[0]), .Z(sbox_s1[34]) );
  XOR2_X1 generated_sbox_34_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_xor_4_Masked_z[1]), .B(
        generated_sbox_34_xor_3_Masked_z[1]), .Z(sbox_s1[98]) );
  INV_X1 generated_sbox_34_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_34_xor_5_Masked_z_0_), .ZN(sbox_s2[34]) );
  XOR2_X1 generated_sbox_34_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_34_xor_6_Masked_z[0]), .B(
        generated_sbox_34_xor_5_Masked_z_0_), .Z(sbox_s3[34]) );
  XOR2_X1 generated_sbox_34_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_34_xor_6_Masked_z[1]), .B(sbox_s2[98]), .Z(sbox_s3[98])
         );
  DFF_X1 generated_sbox_35_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_35_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_35_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_35_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_35_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_35_reg_1_s0_1_reg ( .D(generated_sbox_35_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_35_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_35_reg_1_s1_1_reg ( .D(generated_sbox_35_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_35_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_35_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_35_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_35_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_35_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_35_reg_1_s0_reg ( .D(generated_sbox_35_reg_0_s0), .CK(
        clock), .Q(generated_sbox_35_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_35_reg_1_s1_reg ( .D(generated_sbox_35_reg_0_s1), .CK(
        clock), .Q(generated_sbox_35_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_1_s0_reg ( .D(
        generated_sbox_35_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_35_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_1_s1_reg ( .D(
        generated_sbox_35_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_35_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_35_reg_0_s1_reg ( .D(data_in_s1[99]), .CK(clock), .Q(
        generated_sbox_35_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_35_reg_0_s0_reg ( .D(data_in_s1[35]), .CK(clock), .Q(
        generated_sbox_35_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_35_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_35_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s0_reg ( .D(
        generated_sbox_35_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_35_reg_0_s1_1_reg ( .D(data_in_s3[99]), .CK(clock), 
        .Q(generated_sbox_35_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_35_reg_0_s0_1_reg ( .D(data_in_s3[35]), .CK(clock), 
        .Q(generated_sbox_35_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_35_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_35_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_35_reg_io_z_0_s1_reg ( .D(
        generated_sbox_35_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_35_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[35]), 
        .B(data_in_s0[35]), .Z(generated_sbox_35_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_35_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[99]), 
        .B(data_in_s0[99]), .Z(generated_sbox_35_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[35]), 
        .B(data_in_s1[35]), .Z(generated_sbox_35_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_35_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[99]), 
        .B(data_in_s1[99]), .Z(generated_sbox_35_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[35]), 
        .B(data_in_s3[35]), .Z(generated_sbox_35_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_35_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[99]), 
        .B(data_in_s3[99]), .Z(generated_sbox_35_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_35_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_35_xor_0_Masked_z_0_), .ZN(
        generated_sbox_35_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[35]), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[99]), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[350]), .B(
        generated_sbox_35_not_0_Masked_z[0]), .Z(
        generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[350]), .B(
        generated_sbox_35_not_0_Masked_z[1]), .Z(
        generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_35_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U7 ( .A(rand[351]), .B(
        generated_sbox_35_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_35_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U5 ( .A(rand[351]), .B(
        generated_sbox_35_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_35_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_35_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_35_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[35]), .ZN(
        generated_sbox_35_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_35_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_35_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[352]), .B(
        data_in_s1[99]), .Z(generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[352]), .B(
        generated_sbox_35_not_1_Masked_z_0_), .Z(
        generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_35_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U7 ( .A(rand[353]), .B(
        generated_sbox_35_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_35_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U5 ( .A(rand[353]), .B(
        generated_sbox_35_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_35_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_35_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_35_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_35_xor_1_Masked_z_0_), .ZN(
        generated_sbox_35_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[35]), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[99]), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[354]), .B(
        generated_sbox_35_not_2_Masked_z[0]), .Z(
        generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[354]), .B(
        generated_sbox_35_not_2_Masked_z[1]), .Z(
        generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_35_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U7 ( .A(rand[355]), .B(
        generated_sbox_35_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_35_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U5 ( .A(rand[355]), .B(
        generated_sbox_35_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_35_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_35_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_35_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[35]), .ZN(
        generated_sbox_35_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_35_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_35_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[356]), .B(
        data_in_s3[99]), .Z(generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[356]), .B(
        generated_sbox_35_not_3_Masked_z_0_), .Z(
        generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_35_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U7 ( .A(rand[357]), .B(
        generated_sbox_35_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_35_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U5 ( .A(rand[357]), .B(
        generated_sbox_35_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_35_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_35_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_35_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_35_xor_2_Masked_z_0_), .ZN(
        generated_sbox_35_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_35_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_35_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[358]), .B(
        generated_sbox_35_not_4_Masked_z[0]), .Z(
        generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[358]), .B(
        generated_sbox_35_not_4_Masked_z[1]), .Z(
        generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_35_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U7 ( .A(rand[359]), .B(
        generated_sbox_35_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_35_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_35_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U5 ( .A(rand[359]), .B(
        generated_sbox_35_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_35_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_35_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_35_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_35_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_and_1_Masked_z[0]), .B(
        generated_sbox_35_xor_3_Masked_x[0]), .Z(
        generated_sbox_35_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_35_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_and_1_Masked_z[1]), .B(
        generated_sbox_35_xor_3_Masked_x[1]), .Z(
        generated_sbox_35_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_and_2_Masked_z[0]), .B(
        generated_sbox_35_xor_4_Masked_x[0]), .Z(
        generated_sbox_35_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_35_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_and_2_Masked_z[1]), .B(
        generated_sbox_35_xor_4_Masked_x[1]), .Z(
        generated_sbox_35_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_and_3_Masked_z[0]), .B(
        generated_sbox_35_xor_5_Masked_x[0]), .Z(
        generated_sbox_35_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_35_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_and_3_Masked_z[1]), .B(
        generated_sbox_35_xor_5_Masked_x[1]), .Z(sbox_s2[99]) );
  XOR2_X1 generated_sbox_35_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_and_4_Masked_z[0]), .B(
        generated_sbox_35_xor_6_Masked_x[0]), .Z(
        generated_sbox_35_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_35_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_and_4_Masked_z[1]), .B(
        generated_sbox_35_xor_6_Masked_x[1]), .Z(
        generated_sbox_35_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_35_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_and_0_Masked_z[0]), .B(
        generated_sbox_35_xor_7_Masked_x[0]), .Z(sbox_s4[35]) );
  XOR2_X1 generated_sbox_35_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_and_0_Masked_z[1]), .B(
        generated_sbox_35_xor_7_Masked_x[1]), .Z(sbox_s4[99]) );
  XOR2_X1 generated_sbox_35_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[35]), 
        .B(generated_sbox_35_xor_3_Masked_z[0]), .Z(sbox_s0[35]) );
  XOR2_X1 generated_sbox_35_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[99]), 
        .B(generated_sbox_35_xor_3_Masked_z[1]), .Z(sbox_s0[99]) );
  XOR2_X1 generated_sbox_35_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_xor_4_Masked_z[0]), .B(
        generated_sbox_35_xor_3_Masked_z[0]), .Z(sbox_s1[35]) );
  XOR2_X1 generated_sbox_35_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_xor_4_Masked_z[1]), .B(
        generated_sbox_35_xor_3_Masked_z[1]), .Z(sbox_s1[99]) );
  INV_X1 generated_sbox_35_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_35_xor_5_Masked_z_0_), .ZN(sbox_s2[35]) );
  XOR2_X1 generated_sbox_35_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_35_xor_6_Masked_z[0]), .B(
        generated_sbox_35_xor_5_Masked_z_0_), .Z(sbox_s3[35]) );
  XOR2_X1 generated_sbox_35_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_35_xor_6_Masked_z[1]), .B(sbox_s2[99]), .Z(sbox_s3[99])
         );
  DFF_X1 generated_sbox_36_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_36_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_36_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_36_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_36_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_36_reg_1_s0_1_reg ( .D(generated_sbox_36_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_36_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_36_reg_1_s1_1_reg ( .D(generated_sbox_36_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_36_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_36_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_36_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_36_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_36_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_36_reg_1_s0_reg ( .D(generated_sbox_36_reg_0_s0), .CK(
        clock), .Q(generated_sbox_36_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_36_reg_1_s1_reg ( .D(generated_sbox_36_reg_0_s1), .CK(
        clock), .Q(generated_sbox_36_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_1_s0_reg ( .D(
        generated_sbox_36_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_36_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_1_s1_reg ( .D(
        generated_sbox_36_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_36_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_36_reg_0_s1_reg ( .D(data_in_s1[100]), .CK(clock), .Q(
        generated_sbox_36_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_36_reg_0_s0_reg ( .D(data_in_s1[36]), .CK(clock), .Q(
        generated_sbox_36_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_36_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_36_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s0_reg ( .D(
        generated_sbox_36_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_36_reg_0_s1_1_reg ( .D(data_in_s3[100]), .CK(clock), 
        .Q(generated_sbox_36_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_36_reg_0_s0_1_reg ( .D(data_in_s3[36]), .CK(clock), 
        .Q(generated_sbox_36_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_36_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_36_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_36_reg_io_z_0_s1_reg ( .D(
        generated_sbox_36_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_36_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[36]), 
        .B(data_in_s0[36]), .Z(generated_sbox_36_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_36_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[100]), .B(data_in_s0[100]), .Z(generated_sbox_36_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[36]), 
        .B(data_in_s1[36]), .Z(generated_sbox_36_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_36_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[100]), .B(data_in_s1[100]), .Z(generated_sbox_36_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[36]), 
        .B(data_in_s3[36]), .Z(generated_sbox_36_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_36_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[100]), .B(data_in_s3[100]), .Z(generated_sbox_36_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_36_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_36_xor_0_Masked_z_0_), .ZN(
        generated_sbox_36_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[36]), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[100]), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[360]), .B(
        generated_sbox_36_not_0_Masked_z[0]), .Z(
        generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[360]), .B(
        generated_sbox_36_not_0_Masked_z[1]), .Z(
        generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_36_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U7 ( .A(rand[361]), .B(
        generated_sbox_36_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_36_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U5 ( .A(rand[361]), .B(
        generated_sbox_36_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_36_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_36_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_36_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[36]), .ZN(
        generated_sbox_36_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_36_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_36_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[362]), .B(
        data_in_s1[100]), .Z(generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[362]), .B(
        generated_sbox_36_not_1_Masked_z_0_), .Z(
        generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_36_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U7 ( .A(rand[363]), .B(
        generated_sbox_36_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_36_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U5 ( .A(rand[363]), .B(
        generated_sbox_36_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_36_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_36_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_36_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_36_xor_1_Masked_z_0_), .ZN(
        generated_sbox_36_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[36]), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[100]), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[364]), .B(
        generated_sbox_36_not_2_Masked_z[0]), .Z(
        generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[364]), .B(
        generated_sbox_36_not_2_Masked_z[1]), .Z(
        generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_36_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U7 ( .A(rand[365]), .B(
        generated_sbox_36_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_36_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U5 ( .A(rand[365]), .B(
        generated_sbox_36_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_36_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_36_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_36_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[36]), .ZN(
        generated_sbox_36_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_36_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_36_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[366]), .B(
        data_in_s3[100]), .Z(generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[366]), .B(
        generated_sbox_36_not_3_Masked_z_0_), .Z(
        generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_36_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U7 ( .A(rand[367]), .B(
        generated_sbox_36_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_36_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U5 ( .A(rand[367]), .B(
        generated_sbox_36_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_36_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_36_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_36_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_36_xor_2_Masked_z_0_), .ZN(
        generated_sbox_36_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_36_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_36_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[368]), .B(
        generated_sbox_36_not_4_Masked_z[0]), .Z(
        generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[368]), .B(
        generated_sbox_36_not_4_Masked_z[1]), .Z(
        generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_36_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U7 ( .A(rand[369]), .B(
        generated_sbox_36_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_36_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_36_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U5 ( .A(rand[369]), .B(
        generated_sbox_36_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_36_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_36_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_36_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_36_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_and_1_Masked_z[0]), .B(
        generated_sbox_36_xor_3_Masked_x[0]), .Z(
        generated_sbox_36_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_36_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_and_1_Masked_z[1]), .B(
        generated_sbox_36_xor_3_Masked_x[1]), .Z(
        generated_sbox_36_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_and_2_Masked_z[0]), .B(
        generated_sbox_36_xor_4_Masked_x[0]), .Z(
        generated_sbox_36_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_36_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_and_2_Masked_z[1]), .B(
        generated_sbox_36_xor_4_Masked_x[1]), .Z(
        generated_sbox_36_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_and_3_Masked_z[0]), .B(
        generated_sbox_36_xor_5_Masked_x[0]), .Z(
        generated_sbox_36_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_36_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_and_3_Masked_z[1]), .B(
        generated_sbox_36_xor_5_Masked_x[1]), .Z(sbox_s2[100]) );
  XOR2_X1 generated_sbox_36_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_and_4_Masked_z[0]), .B(
        generated_sbox_36_xor_6_Masked_x[0]), .Z(
        generated_sbox_36_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_36_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_and_4_Masked_z[1]), .B(
        generated_sbox_36_xor_6_Masked_x[1]), .Z(
        generated_sbox_36_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_36_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_and_0_Masked_z[0]), .B(
        generated_sbox_36_xor_7_Masked_x[0]), .Z(sbox_s4[36]) );
  XOR2_X1 generated_sbox_36_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_and_0_Masked_z[1]), .B(
        generated_sbox_36_xor_7_Masked_x[1]), .Z(sbox_s4[100]) );
  XOR2_X1 generated_sbox_36_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[36]), 
        .B(generated_sbox_36_xor_3_Masked_z[0]), .Z(sbox_s0[36]) );
  XOR2_X1 generated_sbox_36_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[100]), 
        .B(generated_sbox_36_xor_3_Masked_z[1]), .Z(sbox_s0[100]) );
  XOR2_X1 generated_sbox_36_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_xor_4_Masked_z[0]), .B(
        generated_sbox_36_xor_3_Masked_z[0]), .Z(sbox_s1[36]) );
  XOR2_X1 generated_sbox_36_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_xor_4_Masked_z[1]), .B(
        generated_sbox_36_xor_3_Masked_z[1]), .Z(sbox_s1[100]) );
  INV_X1 generated_sbox_36_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_36_xor_5_Masked_z_0_), .ZN(sbox_s2[36]) );
  XOR2_X1 generated_sbox_36_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_36_xor_6_Masked_z[0]), .B(
        generated_sbox_36_xor_5_Masked_z_0_), .Z(sbox_s3[36]) );
  XOR2_X1 generated_sbox_36_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_36_xor_6_Masked_z[1]), .B(sbox_s2[100]), .Z(
        sbox_s3[100]) );
  DFF_X1 generated_sbox_37_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_37_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_37_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_37_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_37_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_37_reg_1_s0_1_reg ( .D(generated_sbox_37_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_37_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_37_reg_1_s1_1_reg ( .D(generated_sbox_37_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_37_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_37_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_37_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_37_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_37_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_37_reg_1_s0_reg ( .D(generated_sbox_37_reg_0_s0), .CK(
        clock), .Q(generated_sbox_37_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_37_reg_1_s1_reg ( .D(generated_sbox_37_reg_0_s1), .CK(
        clock), .Q(generated_sbox_37_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_1_s0_reg ( .D(
        generated_sbox_37_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_37_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_1_s1_reg ( .D(
        generated_sbox_37_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_37_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_37_reg_0_s1_reg ( .D(data_in_s1[101]), .CK(clock), .Q(
        generated_sbox_37_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_37_reg_0_s0_reg ( .D(data_in_s1[37]), .CK(clock), .Q(
        generated_sbox_37_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_37_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_37_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s0_reg ( .D(
        generated_sbox_37_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_37_reg_0_s1_1_reg ( .D(data_in_s3[101]), .CK(clock), 
        .Q(generated_sbox_37_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_37_reg_0_s0_1_reg ( .D(data_in_s3[37]), .CK(clock), 
        .Q(generated_sbox_37_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_37_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_37_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_37_reg_io_z_0_s1_reg ( .D(
        generated_sbox_37_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_37_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[37]), 
        .B(data_in_s0[37]), .Z(generated_sbox_37_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_37_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[101]), .B(data_in_s0[101]), .Z(generated_sbox_37_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[37]), 
        .B(data_in_s1[37]), .Z(generated_sbox_37_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_37_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[101]), .B(data_in_s1[101]), .Z(generated_sbox_37_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[37]), 
        .B(data_in_s3[37]), .Z(generated_sbox_37_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_37_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[101]), .B(data_in_s3[101]), .Z(generated_sbox_37_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_37_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_37_xor_0_Masked_z_0_), .ZN(
        generated_sbox_37_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[37]), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[101]), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[370]), .B(
        generated_sbox_37_not_0_Masked_z[0]), .Z(
        generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[370]), .B(
        generated_sbox_37_not_0_Masked_z[1]), .Z(
        generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_37_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U7 ( .A(rand[371]), .B(
        generated_sbox_37_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_37_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U5 ( .A(rand[371]), .B(
        generated_sbox_37_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_37_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_37_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_37_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[37]), .ZN(
        generated_sbox_37_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_37_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_37_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[372]), .B(
        data_in_s1[101]), .Z(generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[372]), .B(
        generated_sbox_37_not_1_Masked_z_0_), .Z(
        generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_37_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U7 ( .A(rand[373]), .B(
        generated_sbox_37_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_37_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U5 ( .A(rand[373]), .B(
        generated_sbox_37_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_37_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_37_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_37_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_37_xor_1_Masked_z_0_), .ZN(
        generated_sbox_37_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[37]), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[101]), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[374]), .B(
        generated_sbox_37_not_2_Masked_z[0]), .Z(
        generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[374]), .B(
        generated_sbox_37_not_2_Masked_z[1]), .Z(
        generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_37_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U7 ( .A(rand[375]), .B(
        generated_sbox_37_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_37_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U5 ( .A(rand[375]), .B(
        generated_sbox_37_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_37_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_37_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_37_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[37]), .ZN(
        generated_sbox_37_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_37_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_37_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[376]), .B(
        data_in_s3[101]), .Z(generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[376]), .B(
        generated_sbox_37_not_3_Masked_z_0_), .Z(
        generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_37_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U7 ( .A(rand[377]), .B(
        generated_sbox_37_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_37_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U5 ( .A(rand[377]), .B(
        generated_sbox_37_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_37_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_37_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_37_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_37_xor_2_Masked_z_0_), .ZN(
        generated_sbox_37_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_37_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_37_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[378]), .B(
        generated_sbox_37_not_4_Masked_z[0]), .Z(
        generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[378]), .B(
        generated_sbox_37_not_4_Masked_z[1]), .Z(
        generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_37_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U7 ( .A(rand[379]), .B(
        generated_sbox_37_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_37_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_37_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U5 ( .A(rand[379]), .B(
        generated_sbox_37_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_37_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_37_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_37_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_37_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_and_1_Masked_z[0]), .B(
        generated_sbox_37_xor_3_Masked_x[0]), .Z(
        generated_sbox_37_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_37_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_and_1_Masked_z[1]), .B(
        generated_sbox_37_xor_3_Masked_x[1]), .Z(
        generated_sbox_37_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_and_2_Masked_z[0]), .B(
        generated_sbox_37_xor_4_Masked_x[0]), .Z(
        generated_sbox_37_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_37_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_and_2_Masked_z[1]), .B(
        generated_sbox_37_xor_4_Masked_x[1]), .Z(
        generated_sbox_37_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_and_3_Masked_z[0]), .B(
        generated_sbox_37_xor_5_Masked_x[0]), .Z(
        generated_sbox_37_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_37_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_and_3_Masked_z[1]), .B(
        generated_sbox_37_xor_5_Masked_x[1]), .Z(sbox_s2[101]) );
  XOR2_X1 generated_sbox_37_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_and_4_Masked_z[0]), .B(
        generated_sbox_37_xor_6_Masked_x[0]), .Z(
        generated_sbox_37_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_37_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_and_4_Masked_z[1]), .B(
        generated_sbox_37_xor_6_Masked_x[1]), .Z(
        generated_sbox_37_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_37_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_and_0_Masked_z[0]), .B(
        generated_sbox_37_xor_7_Masked_x[0]), .Z(sbox_s4[37]) );
  XOR2_X1 generated_sbox_37_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_and_0_Masked_z[1]), .B(
        generated_sbox_37_xor_7_Masked_x[1]), .Z(sbox_s4[101]) );
  XOR2_X1 generated_sbox_37_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[37]), 
        .B(generated_sbox_37_xor_3_Masked_z[0]), .Z(sbox_s0[37]) );
  XOR2_X1 generated_sbox_37_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[101]), 
        .B(generated_sbox_37_xor_3_Masked_z[1]), .Z(sbox_s0[101]) );
  XOR2_X1 generated_sbox_37_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_xor_4_Masked_z[0]), .B(
        generated_sbox_37_xor_3_Masked_z[0]), .Z(sbox_s1[37]) );
  XOR2_X1 generated_sbox_37_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_xor_4_Masked_z[1]), .B(
        generated_sbox_37_xor_3_Masked_z[1]), .Z(sbox_s1[101]) );
  INV_X1 generated_sbox_37_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_37_xor_5_Masked_z_0_), .ZN(sbox_s2[37]) );
  XOR2_X1 generated_sbox_37_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_37_xor_6_Masked_z[0]), .B(
        generated_sbox_37_xor_5_Masked_z_0_), .Z(sbox_s3[37]) );
  XOR2_X1 generated_sbox_37_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_37_xor_6_Masked_z[1]), .B(sbox_s2[101]), .Z(
        sbox_s3[101]) );
  DFF_X1 generated_sbox_38_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_38_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_38_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_38_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_38_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_38_reg_1_s0_1_reg ( .D(generated_sbox_38_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_38_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_38_reg_1_s1_1_reg ( .D(generated_sbox_38_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_38_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_38_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_38_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_38_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_38_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_38_reg_1_s0_reg ( .D(generated_sbox_38_reg_0_s0), .CK(
        clock), .Q(generated_sbox_38_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_38_reg_1_s1_reg ( .D(generated_sbox_38_reg_0_s1), .CK(
        clock), .Q(generated_sbox_38_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_1_s0_reg ( .D(
        generated_sbox_38_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_38_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_1_s1_reg ( .D(
        generated_sbox_38_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_38_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_38_reg_0_s1_reg ( .D(data_in_s1[102]), .CK(clock), .Q(
        generated_sbox_38_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_38_reg_0_s0_reg ( .D(data_in_s1[38]), .CK(clock), .Q(
        generated_sbox_38_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_38_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_38_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s0_reg ( .D(
        generated_sbox_38_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_38_reg_0_s1_1_reg ( .D(data_in_s3[102]), .CK(clock), 
        .Q(generated_sbox_38_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_38_reg_0_s0_1_reg ( .D(data_in_s3[38]), .CK(clock), 
        .Q(generated_sbox_38_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_38_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_38_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_38_reg_io_z_0_s1_reg ( .D(
        generated_sbox_38_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_38_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[38]), 
        .B(data_in_s0[38]), .Z(generated_sbox_38_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_38_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[102]), .B(data_in_s0[102]), .Z(generated_sbox_38_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[38]), 
        .B(data_in_s1[38]), .Z(generated_sbox_38_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_38_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[102]), .B(data_in_s1[102]), .Z(generated_sbox_38_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[38]), 
        .B(data_in_s3[38]), .Z(generated_sbox_38_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_38_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[102]), .B(data_in_s3[102]), .Z(generated_sbox_38_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_38_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_38_xor_0_Masked_z_0_), .ZN(
        generated_sbox_38_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[38]), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[102]), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[380]), .B(
        generated_sbox_38_not_0_Masked_z[0]), .Z(
        generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[380]), .B(
        generated_sbox_38_not_0_Masked_z[1]), .Z(
        generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_38_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U7 ( .A(rand[381]), .B(
        generated_sbox_38_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_38_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U5 ( .A(rand[381]), .B(
        generated_sbox_38_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_38_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_38_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_38_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[38]), .ZN(
        generated_sbox_38_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_38_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_38_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[382]), .B(
        data_in_s1[102]), .Z(generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[382]), .B(
        generated_sbox_38_not_1_Masked_z_0_), .Z(
        generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_38_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U7 ( .A(rand[383]), .B(
        generated_sbox_38_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_38_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U5 ( .A(rand[383]), .B(
        generated_sbox_38_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_38_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_38_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_38_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_38_xor_1_Masked_z_0_), .ZN(
        generated_sbox_38_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[38]), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[102]), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[384]), .B(
        generated_sbox_38_not_2_Masked_z[0]), .Z(
        generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[384]), .B(
        generated_sbox_38_not_2_Masked_z[1]), .Z(
        generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_38_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U7 ( .A(rand[385]), .B(
        generated_sbox_38_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_38_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U5 ( .A(rand[385]), .B(
        generated_sbox_38_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_38_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_38_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_38_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[38]), .ZN(
        generated_sbox_38_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_38_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_38_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[386]), .B(
        data_in_s3[102]), .Z(generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[386]), .B(
        generated_sbox_38_not_3_Masked_z_0_), .Z(
        generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_38_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U7 ( .A(rand[387]), .B(
        generated_sbox_38_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_38_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U5 ( .A(rand[387]), .B(
        generated_sbox_38_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_38_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_38_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_38_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_38_xor_2_Masked_z_0_), .ZN(
        generated_sbox_38_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_38_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_38_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[388]), .B(
        generated_sbox_38_not_4_Masked_z[0]), .Z(
        generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[388]), .B(
        generated_sbox_38_not_4_Masked_z[1]), .Z(
        generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_38_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U7 ( .A(rand[389]), .B(
        generated_sbox_38_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_38_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_38_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U5 ( .A(rand[389]), .B(
        generated_sbox_38_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_38_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_38_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_38_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_38_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_and_1_Masked_z[0]), .B(
        generated_sbox_38_xor_3_Masked_x[0]), .Z(
        generated_sbox_38_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_38_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_and_1_Masked_z[1]), .B(
        generated_sbox_38_xor_3_Masked_x[1]), .Z(
        generated_sbox_38_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_and_2_Masked_z[0]), .B(
        generated_sbox_38_xor_4_Masked_x[0]), .Z(
        generated_sbox_38_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_38_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_and_2_Masked_z[1]), .B(
        generated_sbox_38_xor_4_Masked_x[1]), .Z(
        generated_sbox_38_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_and_3_Masked_z[0]), .B(
        generated_sbox_38_xor_5_Masked_x[0]), .Z(
        generated_sbox_38_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_38_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_and_3_Masked_z[1]), .B(
        generated_sbox_38_xor_5_Masked_x[1]), .Z(sbox_s2[102]) );
  XOR2_X1 generated_sbox_38_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_and_4_Masked_z[0]), .B(
        generated_sbox_38_xor_6_Masked_x[0]), .Z(
        generated_sbox_38_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_38_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_and_4_Masked_z[1]), .B(
        generated_sbox_38_xor_6_Masked_x[1]), .Z(
        generated_sbox_38_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_38_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_and_0_Masked_z[0]), .B(
        generated_sbox_38_xor_7_Masked_x[0]), .Z(sbox_s4[38]) );
  XOR2_X1 generated_sbox_38_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_and_0_Masked_z[1]), .B(
        generated_sbox_38_xor_7_Masked_x[1]), .Z(sbox_s4[102]) );
  XOR2_X1 generated_sbox_38_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[38]), 
        .B(generated_sbox_38_xor_3_Masked_z[0]), .Z(sbox_s0[38]) );
  XOR2_X1 generated_sbox_38_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[102]), 
        .B(generated_sbox_38_xor_3_Masked_z[1]), .Z(sbox_s0[102]) );
  XOR2_X1 generated_sbox_38_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_xor_4_Masked_z[0]), .B(
        generated_sbox_38_xor_3_Masked_z[0]), .Z(sbox_s1[38]) );
  XOR2_X1 generated_sbox_38_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_xor_4_Masked_z[1]), .B(
        generated_sbox_38_xor_3_Masked_z[1]), .Z(sbox_s1[102]) );
  INV_X1 generated_sbox_38_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_38_xor_5_Masked_z_0_), .ZN(sbox_s2[38]) );
  XOR2_X1 generated_sbox_38_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_38_xor_6_Masked_z[0]), .B(
        generated_sbox_38_xor_5_Masked_z_0_), .Z(sbox_s3[38]) );
  XOR2_X1 generated_sbox_38_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_38_xor_6_Masked_z[1]), .B(sbox_s2[102]), .Z(
        sbox_s3[102]) );
  DFF_X1 generated_sbox_39_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_39_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_39_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_39_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_39_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_39_reg_1_s0_1_reg ( .D(generated_sbox_39_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_39_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_39_reg_1_s1_1_reg ( .D(generated_sbox_39_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_39_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_39_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_39_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_39_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_39_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_39_reg_1_s0_reg ( .D(generated_sbox_39_reg_0_s0), .CK(
        clock), .Q(generated_sbox_39_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_39_reg_1_s1_reg ( .D(generated_sbox_39_reg_0_s1), .CK(
        clock), .Q(generated_sbox_39_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_1_s0_reg ( .D(
        generated_sbox_39_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_39_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_1_s1_reg ( .D(
        generated_sbox_39_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_39_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_39_reg_0_s1_reg ( .D(data_in_s1[103]), .CK(clock), .Q(
        generated_sbox_39_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_39_reg_0_s0_reg ( .D(data_in_s1[39]), .CK(clock), .Q(
        generated_sbox_39_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_39_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_39_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s0_reg ( .D(
        generated_sbox_39_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_39_reg_0_s1_1_reg ( .D(data_in_s3[103]), .CK(clock), 
        .Q(generated_sbox_39_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_39_reg_0_s0_1_reg ( .D(data_in_s3[39]), .CK(clock), 
        .Q(generated_sbox_39_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_39_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_39_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_39_reg_io_z_0_s1_reg ( .D(
        generated_sbox_39_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_39_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[39]), 
        .B(data_in_s0[39]), .Z(generated_sbox_39_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_39_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[103]), .B(data_in_s0[103]), .Z(generated_sbox_39_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[39]), 
        .B(data_in_s1[39]), .Z(generated_sbox_39_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_39_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[103]), .B(data_in_s1[103]), .Z(generated_sbox_39_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[39]), 
        .B(data_in_s3[39]), .Z(generated_sbox_39_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_39_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[103]), .B(data_in_s3[103]), .Z(generated_sbox_39_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_39_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_39_xor_0_Masked_z_0_), .ZN(
        generated_sbox_39_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[39]), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[103]), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[390]), .B(
        generated_sbox_39_not_0_Masked_z[0]), .Z(
        generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[390]), .B(
        generated_sbox_39_not_0_Masked_z[1]), .Z(
        generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_39_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U7 ( .A(rand[391]), .B(
        generated_sbox_39_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_39_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U5 ( .A(rand[391]), .B(
        generated_sbox_39_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_39_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_39_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_39_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[39]), .ZN(
        generated_sbox_39_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_39_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_39_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[392]), .B(
        data_in_s1[103]), .Z(generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[392]), .B(
        generated_sbox_39_not_1_Masked_z_0_), .Z(
        generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_39_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U7 ( .A(rand[393]), .B(
        generated_sbox_39_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_39_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U5 ( .A(rand[393]), .B(
        generated_sbox_39_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_39_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_39_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_39_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_39_xor_1_Masked_z_0_), .ZN(
        generated_sbox_39_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[39]), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[103]), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[394]), .B(
        generated_sbox_39_not_2_Masked_z[0]), .Z(
        generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[394]), .B(
        generated_sbox_39_not_2_Masked_z[1]), .Z(
        generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_39_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U7 ( .A(rand[395]), .B(
        generated_sbox_39_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_39_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U5 ( .A(rand[395]), .B(
        generated_sbox_39_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_39_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_39_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_39_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[39]), .ZN(
        generated_sbox_39_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_39_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_39_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[396]), .B(
        data_in_s3[103]), .Z(generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[396]), .B(
        generated_sbox_39_not_3_Masked_z_0_), .Z(
        generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_39_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U7 ( .A(rand[397]), .B(
        generated_sbox_39_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_39_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U5 ( .A(rand[397]), .B(
        generated_sbox_39_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_39_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_39_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_39_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_39_xor_2_Masked_z_0_), .ZN(
        generated_sbox_39_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_39_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_39_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[398]), .B(
        generated_sbox_39_not_4_Masked_z[0]), .Z(
        generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[398]), .B(
        generated_sbox_39_not_4_Masked_z[1]), .Z(
        generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_39_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U7 ( .A(rand[399]), .B(
        generated_sbox_39_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_39_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_39_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U5 ( .A(rand[399]), .B(
        generated_sbox_39_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_39_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_39_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_39_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_39_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_and_1_Masked_z[0]), .B(
        generated_sbox_39_xor_3_Masked_x[0]), .Z(
        generated_sbox_39_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_39_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_and_1_Masked_z[1]), .B(
        generated_sbox_39_xor_3_Masked_x[1]), .Z(
        generated_sbox_39_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_and_2_Masked_z[0]), .B(
        generated_sbox_39_xor_4_Masked_x[0]), .Z(
        generated_sbox_39_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_39_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_and_2_Masked_z[1]), .B(
        generated_sbox_39_xor_4_Masked_x[1]), .Z(
        generated_sbox_39_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_and_3_Masked_z[0]), .B(
        generated_sbox_39_xor_5_Masked_x[0]), .Z(
        generated_sbox_39_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_39_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_and_3_Masked_z[1]), .B(
        generated_sbox_39_xor_5_Masked_x[1]), .Z(sbox_s2[103]) );
  XOR2_X1 generated_sbox_39_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_and_4_Masked_z[0]), .B(
        generated_sbox_39_xor_6_Masked_x[0]), .Z(
        generated_sbox_39_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_39_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_and_4_Masked_z[1]), .B(
        generated_sbox_39_xor_6_Masked_x[1]), .Z(
        generated_sbox_39_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_39_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_and_0_Masked_z[0]), .B(
        generated_sbox_39_xor_7_Masked_x[0]), .Z(sbox_s4[39]) );
  XOR2_X1 generated_sbox_39_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_and_0_Masked_z[1]), .B(
        generated_sbox_39_xor_7_Masked_x[1]), .Z(sbox_s4[103]) );
  XOR2_X1 generated_sbox_39_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[39]), 
        .B(generated_sbox_39_xor_3_Masked_z[0]), .Z(sbox_s0[39]) );
  XOR2_X1 generated_sbox_39_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[103]), 
        .B(generated_sbox_39_xor_3_Masked_z[1]), .Z(sbox_s0[103]) );
  XOR2_X1 generated_sbox_39_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_xor_4_Masked_z[0]), .B(
        generated_sbox_39_xor_3_Masked_z[0]), .Z(sbox_s1[39]) );
  XOR2_X1 generated_sbox_39_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_xor_4_Masked_z[1]), .B(
        generated_sbox_39_xor_3_Masked_z[1]), .Z(sbox_s1[103]) );
  INV_X1 generated_sbox_39_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_39_xor_5_Masked_z_0_), .ZN(sbox_s2[39]) );
  XOR2_X1 generated_sbox_39_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_39_xor_6_Masked_z[0]), .B(
        generated_sbox_39_xor_5_Masked_z_0_), .Z(sbox_s3[39]) );
  XOR2_X1 generated_sbox_39_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_39_xor_6_Masked_z[1]), .B(sbox_s2[103]), .Z(
        sbox_s3[103]) );
  DFF_X1 generated_sbox_40_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_40_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_40_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_40_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_40_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_40_reg_1_s0_1_reg ( .D(generated_sbox_40_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_40_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_40_reg_1_s1_1_reg ( .D(generated_sbox_40_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_40_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_40_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_40_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_40_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_40_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_40_reg_1_s0_reg ( .D(generated_sbox_40_reg_0_s0), .CK(
        clock), .Q(generated_sbox_40_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_40_reg_1_s1_reg ( .D(generated_sbox_40_reg_0_s1), .CK(
        clock), .Q(generated_sbox_40_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_1_s0_reg ( .D(
        generated_sbox_40_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_40_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_1_s1_reg ( .D(
        generated_sbox_40_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_40_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_40_reg_0_s1_reg ( .D(data_in_s1[104]), .CK(clock), .Q(
        generated_sbox_40_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_40_reg_0_s0_reg ( .D(data_in_s1[40]), .CK(clock), .Q(
        generated_sbox_40_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_40_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_40_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s0_reg ( .D(
        generated_sbox_40_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_40_reg_0_s1_1_reg ( .D(data_in_s3[104]), .CK(clock), 
        .Q(generated_sbox_40_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_40_reg_0_s0_1_reg ( .D(data_in_s3[40]), .CK(clock), 
        .Q(generated_sbox_40_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_40_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_40_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_40_reg_io_z_0_s1_reg ( .D(
        generated_sbox_40_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_40_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[40]), 
        .B(data_in_s0[40]), .Z(generated_sbox_40_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_40_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[104]), .B(data_in_s0[104]), .Z(generated_sbox_40_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[40]), 
        .B(data_in_s1[40]), .Z(generated_sbox_40_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_40_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[104]), .B(data_in_s1[104]), .Z(generated_sbox_40_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[40]), 
        .B(data_in_s3[40]), .Z(generated_sbox_40_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_40_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[104]), .B(data_in_s3[104]), .Z(generated_sbox_40_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_40_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_40_xor_0_Masked_z_0_), .ZN(
        generated_sbox_40_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[40]), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[104]), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[400]), .B(
        generated_sbox_40_not_0_Masked_z[0]), .Z(
        generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[400]), .B(
        generated_sbox_40_not_0_Masked_z[1]), .Z(
        generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_40_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U7 ( .A(rand[401]), .B(
        generated_sbox_40_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_40_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U5 ( .A(rand[401]), .B(
        generated_sbox_40_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_40_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_40_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_40_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[40]), .ZN(
        generated_sbox_40_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_40_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_40_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[402]), .B(
        data_in_s1[104]), .Z(generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[402]), .B(
        generated_sbox_40_not_1_Masked_z_0_), .Z(
        generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_40_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U7 ( .A(rand[403]), .B(
        generated_sbox_40_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_40_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U5 ( .A(rand[403]), .B(
        generated_sbox_40_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_40_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_40_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_40_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_40_xor_1_Masked_z_0_), .ZN(
        generated_sbox_40_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[40]), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[104]), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[404]), .B(
        generated_sbox_40_not_2_Masked_z[0]), .Z(
        generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[404]), .B(
        generated_sbox_40_not_2_Masked_z[1]), .Z(
        generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_40_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U7 ( .A(rand[405]), .B(
        generated_sbox_40_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_40_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U5 ( .A(rand[405]), .B(
        generated_sbox_40_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_40_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_40_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_40_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[40]), .ZN(
        generated_sbox_40_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_40_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_40_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[406]), .B(
        data_in_s3[104]), .Z(generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[406]), .B(
        generated_sbox_40_not_3_Masked_z_0_), .Z(
        generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_40_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U7 ( .A(rand[407]), .B(
        generated_sbox_40_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_40_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U5 ( .A(rand[407]), .B(
        generated_sbox_40_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_40_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_40_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_40_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_40_xor_2_Masked_z_0_), .ZN(
        generated_sbox_40_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_40_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_40_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[408]), .B(
        generated_sbox_40_not_4_Masked_z[0]), .Z(
        generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[408]), .B(
        generated_sbox_40_not_4_Masked_z[1]), .Z(
        generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_40_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U7 ( .A(rand[409]), .B(
        generated_sbox_40_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_40_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_40_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U5 ( .A(rand[409]), .B(
        generated_sbox_40_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_40_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_40_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_40_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_40_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_and_1_Masked_z[0]), .B(
        generated_sbox_40_xor_3_Masked_x[0]), .Z(
        generated_sbox_40_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_40_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_and_1_Masked_z[1]), .B(
        generated_sbox_40_xor_3_Masked_x[1]), .Z(
        generated_sbox_40_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_and_2_Masked_z[0]), .B(
        generated_sbox_40_xor_4_Masked_x[0]), .Z(
        generated_sbox_40_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_40_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_and_2_Masked_z[1]), .B(
        generated_sbox_40_xor_4_Masked_x[1]), .Z(
        generated_sbox_40_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_and_3_Masked_z[0]), .B(
        generated_sbox_40_xor_5_Masked_x[0]), .Z(
        generated_sbox_40_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_40_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_and_3_Masked_z[1]), .B(
        generated_sbox_40_xor_5_Masked_x[1]), .Z(sbox_s2[104]) );
  XOR2_X1 generated_sbox_40_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_and_4_Masked_z[0]), .B(
        generated_sbox_40_xor_6_Masked_x[0]), .Z(
        generated_sbox_40_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_40_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_and_4_Masked_z[1]), .B(
        generated_sbox_40_xor_6_Masked_x[1]), .Z(
        generated_sbox_40_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_40_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_and_0_Masked_z[0]), .B(
        generated_sbox_40_xor_7_Masked_x[0]), .Z(sbox_s4[40]) );
  XOR2_X1 generated_sbox_40_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_and_0_Masked_z[1]), .B(
        generated_sbox_40_xor_7_Masked_x[1]), .Z(sbox_s4[104]) );
  XOR2_X1 generated_sbox_40_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[40]), 
        .B(generated_sbox_40_xor_3_Masked_z[0]), .Z(sbox_s0[40]) );
  XOR2_X1 generated_sbox_40_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[104]), 
        .B(generated_sbox_40_xor_3_Masked_z[1]), .Z(sbox_s0[104]) );
  XOR2_X1 generated_sbox_40_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_xor_4_Masked_z[0]), .B(
        generated_sbox_40_xor_3_Masked_z[0]), .Z(sbox_s1[40]) );
  XOR2_X1 generated_sbox_40_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_xor_4_Masked_z[1]), .B(
        generated_sbox_40_xor_3_Masked_z[1]), .Z(sbox_s1[104]) );
  INV_X1 generated_sbox_40_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_40_xor_5_Masked_z_0_), .ZN(sbox_s2[40]) );
  XOR2_X1 generated_sbox_40_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_40_xor_6_Masked_z[0]), .B(
        generated_sbox_40_xor_5_Masked_z_0_), .Z(sbox_s3[40]) );
  XOR2_X1 generated_sbox_40_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_40_xor_6_Masked_z[1]), .B(sbox_s2[104]), .Z(
        sbox_s3[104]) );
  DFF_X1 generated_sbox_41_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_41_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_41_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_41_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_41_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_41_reg_1_s0_1_reg ( .D(generated_sbox_41_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_41_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_41_reg_1_s1_1_reg ( .D(generated_sbox_41_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_41_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_41_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_41_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_41_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_41_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_41_reg_1_s0_reg ( .D(generated_sbox_41_reg_0_s0), .CK(
        clock), .Q(generated_sbox_41_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_41_reg_1_s1_reg ( .D(generated_sbox_41_reg_0_s1), .CK(
        clock), .Q(generated_sbox_41_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_1_s0_reg ( .D(
        generated_sbox_41_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_41_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_1_s1_reg ( .D(
        generated_sbox_41_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_41_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_41_reg_0_s1_reg ( .D(data_in_s1[105]), .CK(clock), .Q(
        generated_sbox_41_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_41_reg_0_s0_reg ( .D(data_in_s1[41]), .CK(clock), .Q(
        generated_sbox_41_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_41_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_41_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s0_reg ( .D(
        generated_sbox_41_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_41_reg_0_s1_1_reg ( .D(data_in_s3[105]), .CK(clock), 
        .Q(generated_sbox_41_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_41_reg_0_s0_1_reg ( .D(data_in_s3[41]), .CK(clock), 
        .Q(generated_sbox_41_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_41_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_41_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_41_reg_io_z_0_s1_reg ( .D(
        generated_sbox_41_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_41_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[41]), 
        .B(data_in_s0[41]), .Z(generated_sbox_41_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_41_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[105]), .B(data_in_s0[105]), .Z(generated_sbox_41_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[41]), 
        .B(data_in_s1[41]), .Z(generated_sbox_41_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_41_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[105]), .B(data_in_s1[105]), .Z(generated_sbox_41_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[41]), 
        .B(data_in_s3[41]), .Z(generated_sbox_41_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_41_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[105]), .B(data_in_s3[105]), .Z(generated_sbox_41_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_41_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_41_xor_0_Masked_z_0_), .ZN(
        generated_sbox_41_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[41]), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[105]), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[410]), .B(
        generated_sbox_41_not_0_Masked_z[0]), .Z(
        generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[410]), .B(
        generated_sbox_41_not_0_Masked_z[1]), .Z(
        generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_41_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U7 ( .A(rand[411]), .B(
        generated_sbox_41_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_41_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U5 ( .A(rand[411]), .B(
        generated_sbox_41_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_41_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_41_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_41_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[41]), .ZN(
        generated_sbox_41_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_41_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_41_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[412]), .B(
        data_in_s1[105]), .Z(generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[412]), .B(
        generated_sbox_41_not_1_Masked_z_0_), .Z(
        generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_41_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U7 ( .A(rand[413]), .B(
        generated_sbox_41_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_41_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U5 ( .A(rand[413]), .B(
        generated_sbox_41_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_41_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_41_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_41_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_41_xor_1_Masked_z_0_), .ZN(
        generated_sbox_41_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[41]), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[105]), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[414]), .B(
        generated_sbox_41_not_2_Masked_z[0]), .Z(
        generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[414]), .B(
        generated_sbox_41_not_2_Masked_z[1]), .Z(
        generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_41_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U7 ( .A(rand[415]), .B(
        generated_sbox_41_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_41_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U5 ( .A(rand[415]), .B(
        generated_sbox_41_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_41_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_41_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_41_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[41]), .ZN(
        generated_sbox_41_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_41_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_41_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[416]), .B(
        data_in_s3[105]), .Z(generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[416]), .B(
        generated_sbox_41_not_3_Masked_z_0_), .Z(
        generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_41_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U7 ( .A(rand[417]), .B(
        generated_sbox_41_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_41_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U5 ( .A(rand[417]), .B(
        generated_sbox_41_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_41_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_41_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_41_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_41_xor_2_Masked_z_0_), .ZN(
        generated_sbox_41_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_41_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_41_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[418]), .B(
        generated_sbox_41_not_4_Masked_z[0]), .Z(
        generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[418]), .B(
        generated_sbox_41_not_4_Masked_z[1]), .Z(
        generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_41_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U7 ( .A(rand[419]), .B(
        generated_sbox_41_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_41_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_41_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U5 ( .A(rand[419]), .B(
        generated_sbox_41_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_41_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_41_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_41_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_41_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_and_1_Masked_z[0]), .B(
        generated_sbox_41_xor_3_Masked_x[0]), .Z(
        generated_sbox_41_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_41_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_and_1_Masked_z[1]), .B(
        generated_sbox_41_xor_3_Masked_x[1]), .Z(
        generated_sbox_41_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_and_2_Masked_z[0]), .B(
        generated_sbox_41_xor_4_Masked_x[0]), .Z(
        generated_sbox_41_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_41_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_and_2_Masked_z[1]), .B(
        generated_sbox_41_xor_4_Masked_x[1]), .Z(
        generated_sbox_41_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_and_3_Masked_z[0]), .B(
        generated_sbox_41_xor_5_Masked_x[0]), .Z(
        generated_sbox_41_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_41_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_and_3_Masked_z[1]), .B(
        generated_sbox_41_xor_5_Masked_x[1]), .Z(sbox_s2[105]) );
  XOR2_X1 generated_sbox_41_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_and_4_Masked_z[0]), .B(
        generated_sbox_41_xor_6_Masked_x[0]), .Z(
        generated_sbox_41_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_41_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_and_4_Masked_z[1]), .B(
        generated_sbox_41_xor_6_Masked_x[1]), .Z(
        generated_sbox_41_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_41_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_and_0_Masked_z[0]), .B(
        generated_sbox_41_xor_7_Masked_x[0]), .Z(sbox_s4[41]) );
  XOR2_X1 generated_sbox_41_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_and_0_Masked_z[1]), .B(
        generated_sbox_41_xor_7_Masked_x[1]), .Z(sbox_s4[105]) );
  XOR2_X1 generated_sbox_41_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[41]), 
        .B(generated_sbox_41_xor_3_Masked_z[0]), .Z(sbox_s0[41]) );
  XOR2_X1 generated_sbox_41_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[105]), 
        .B(generated_sbox_41_xor_3_Masked_z[1]), .Z(sbox_s0[105]) );
  XOR2_X1 generated_sbox_41_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_xor_4_Masked_z[0]), .B(
        generated_sbox_41_xor_3_Masked_z[0]), .Z(sbox_s1[41]) );
  XOR2_X1 generated_sbox_41_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_xor_4_Masked_z[1]), .B(
        generated_sbox_41_xor_3_Masked_z[1]), .Z(sbox_s1[105]) );
  INV_X1 generated_sbox_41_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_41_xor_5_Masked_z_0_), .ZN(sbox_s2[41]) );
  XOR2_X1 generated_sbox_41_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_41_xor_6_Masked_z[0]), .B(
        generated_sbox_41_xor_5_Masked_z_0_), .Z(sbox_s3[41]) );
  XOR2_X1 generated_sbox_41_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_41_xor_6_Masked_z[1]), .B(sbox_s2[105]), .Z(
        sbox_s3[105]) );
  DFF_X1 generated_sbox_42_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_42_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_42_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_42_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_42_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_42_reg_1_s0_1_reg ( .D(generated_sbox_42_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_42_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_42_reg_1_s1_1_reg ( .D(generated_sbox_42_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_42_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_42_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_42_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_42_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_42_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_42_reg_1_s0_reg ( .D(generated_sbox_42_reg_0_s0), .CK(
        clock), .Q(generated_sbox_42_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_42_reg_1_s1_reg ( .D(generated_sbox_42_reg_0_s1), .CK(
        clock), .Q(generated_sbox_42_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_1_s0_reg ( .D(
        generated_sbox_42_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_42_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_1_s1_reg ( .D(
        generated_sbox_42_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_42_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_42_reg_0_s1_reg ( .D(data_in_s1[106]), .CK(clock), .Q(
        generated_sbox_42_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_42_reg_0_s0_reg ( .D(data_in_s1[42]), .CK(clock), .Q(
        generated_sbox_42_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_42_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_42_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s0_reg ( .D(
        generated_sbox_42_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_42_reg_0_s1_1_reg ( .D(data_in_s3[106]), .CK(clock), 
        .Q(generated_sbox_42_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_42_reg_0_s0_1_reg ( .D(data_in_s3[42]), .CK(clock), 
        .Q(generated_sbox_42_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_42_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_42_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_42_reg_io_z_0_s1_reg ( .D(
        generated_sbox_42_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_42_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[42]), 
        .B(data_in_s0[42]), .Z(generated_sbox_42_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_42_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[106]), .B(data_in_s0[106]), .Z(generated_sbox_42_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[42]), 
        .B(data_in_s1[42]), .Z(generated_sbox_42_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_42_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[106]), .B(data_in_s1[106]), .Z(generated_sbox_42_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[42]), 
        .B(data_in_s3[42]), .Z(generated_sbox_42_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_42_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[106]), .B(data_in_s3[106]), .Z(generated_sbox_42_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_42_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_42_xor_0_Masked_z_0_), .ZN(
        generated_sbox_42_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[42]), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[106]), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[420]), .B(
        generated_sbox_42_not_0_Masked_z[0]), .Z(
        generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[420]), .B(
        generated_sbox_42_not_0_Masked_z[1]), .Z(
        generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_42_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U7 ( .A(rand[421]), .B(
        generated_sbox_42_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_42_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U5 ( .A(rand[421]), .B(
        generated_sbox_42_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_42_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_42_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_42_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[42]), .ZN(
        generated_sbox_42_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_42_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_42_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[422]), .B(
        data_in_s1[106]), .Z(generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[422]), .B(
        generated_sbox_42_not_1_Masked_z_0_), .Z(
        generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_42_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U7 ( .A(rand[423]), .B(
        generated_sbox_42_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_42_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U5 ( .A(rand[423]), .B(
        generated_sbox_42_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_42_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_42_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_42_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_42_xor_1_Masked_z_0_), .ZN(
        generated_sbox_42_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[42]), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[106]), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[424]), .B(
        generated_sbox_42_not_2_Masked_z[0]), .Z(
        generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[424]), .B(
        generated_sbox_42_not_2_Masked_z[1]), .Z(
        generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_42_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U7 ( .A(rand[425]), .B(
        generated_sbox_42_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_42_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U5 ( .A(rand[425]), .B(
        generated_sbox_42_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_42_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_42_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_42_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[42]), .ZN(
        generated_sbox_42_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_42_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_42_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[426]), .B(
        data_in_s3[106]), .Z(generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[426]), .B(
        generated_sbox_42_not_3_Masked_z_0_), .Z(
        generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_42_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U7 ( .A(rand[427]), .B(
        generated_sbox_42_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_42_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U5 ( .A(rand[427]), .B(
        generated_sbox_42_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_42_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_42_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_42_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_42_xor_2_Masked_z_0_), .ZN(
        generated_sbox_42_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_42_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_42_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[428]), .B(
        generated_sbox_42_not_4_Masked_z[0]), .Z(
        generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[428]), .B(
        generated_sbox_42_not_4_Masked_z[1]), .Z(
        generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_42_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U7 ( .A(rand[429]), .B(
        generated_sbox_42_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_42_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_42_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U5 ( .A(rand[429]), .B(
        generated_sbox_42_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_42_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_42_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_42_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_42_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_and_1_Masked_z[0]), .B(
        generated_sbox_42_xor_3_Masked_x[0]), .Z(
        generated_sbox_42_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_42_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_and_1_Masked_z[1]), .B(
        generated_sbox_42_xor_3_Masked_x[1]), .Z(
        generated_sbox_42_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_and_2_Masked_z[0]), .B(
        generated_sbox_42_xor_4_Masked_x[0]), .Z(
        generated_sbox_42_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_42_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_and_2_Masked_z[1]), .B(
        generated_sbox_42_xor_4_Masked_x[1]), .Z(
        generated_sbox_42_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_and_3_Masked_z[0]), .B(
        generated_sbox_42_xor_5_Masked_x[0]), .Z(
        generated_sbox_42_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_42_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_and_3_Masked_z[1]), .B(
        generated_sbox_42_xor_5_Masked_x[1]), .Z(sbox_s2[106]) );
  XOR2_X1 generated_sbox_42_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_and_4_Masked_z[0]), .B(
        generated_sbox_42_xor_6_Masked_x[0]), .Z(
        generated_sbox_42_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_42_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_and_4_Masked_z[1]), .B(
        generated_sbox_42_xor_6_Masked_x[1]), .Z(
        generated_sbox_42_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_42_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_and_0_Masked_z[0]), .B(
        generated_sbox_42_xor_7_Masked_x[0]), .Z(sbox_s4[42]) );
  XOR2_X1 generated_sbox_42_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_and_0_Masked_z[1]), .B(
        generated_sbox_42_xor_7_Masked_x[1]), .Z(sbox_s4[106]) );
  XOR2_X1 generated_sbox_42_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[42]), 
        .B(generated_sbox_42_xor_3_Masked_z[0]), .Z(sbox_s0[42]) );
  XOR2_X1 generated_sbox_42_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[106]), 
        .B(generated_sbox_42_xor_3_Masked_z[1]), .Z(sbox_s0[106]) );
  XOR2_X1 generated_sbox_42_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_xor_4_Masked_z[0]), .B(
        generated_sbox_42_xor_3_Masked_z[0]), .Z(sbox_s1[42]) );
  XOR2_X1 generated_sbox_42_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_xor_4_Masked_z[1]), .B(
        generated_sbox_42_xor_3_Masked_z[1]), .Z(sbox_s1[106]) );
  INV_X1 generated_sbox_42_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_42_xor_5_Masked_z_0_), .ZN(sbox_s2[42]) );
  XOR2_X1 generated_sbox_42_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_42_xor_6_Masked_z[0]), .B(
        generated_sbox_42_xor_5_Masked_z_0_), .Z(sbox_s3[42]) );
  XOR2_X1 generated_sbox_42_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_42_xor_6_Masked_z[1]), .B(sbox_s2[106]), .Z(
        sbox_s3[106]) );
  DFF_X1 generated_sbox_43_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_43_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_43_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_43_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_43_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_43_reg_1_s0_1_reg ( .D(generated_sbox_43_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_43_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_43_reg_1_s1_1_reg ( .D(generated_sbox_43_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_43_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_43_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_43_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_43_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_43_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_43_reg_1_s0_reg ( .D(generated_sbox_43_reg_0_s0), .CK(
        clock), .Q(generated_sbox_43_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_43_reg_1_s1_reg ( .D(generated_sbox_43_reg_0_s1), .CK(
        clock), .Q(generated_sbox_43_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_1_s0_reg ( .D(
        generated_sbox_43_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_43_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_1_s1_reg ( .D(
        generated_sbox_43_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_43_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_43_reg_0_s1_reg ( .D(data_in_s1[107]), .CK(clock), .Q(
        generated_sbox_43_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_43_reg_0_s0_reg ( .D(data_in_s1[43]), .CK(clock), .Q(
        generated_sbox_43_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_43_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_43_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s0_reg ( .D(
        generated_sbox_43_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_43_reg_0_s1_1_reg ( .D(data_in_s3[107]), .CK(clock), 
        .Q(generated_sbox_43_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_43_reg_0_s0_1_reg ( .D(data_in_s3[43]), .CK(clock), 
        .Q(generated_sbox_43_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_43_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_43_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_43_reg_io_z_0_s1_reg ( .D(
        generated_sbox_43_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_43_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[43]), 
        .B(data_in_s0[43]), .Z(generated_sbox_43_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_43_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[107]), .B(data_in_s0[107]), .Z(generated_sbox_43_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[43]), 
        .B(data_in_s1[43]), .Z(generated_sbox_43_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_43_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[107]), .B(data_in_s1[107]), .Z(generated_sbox_43_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[43]), 
        .B(data_in_s3[43]), .Z(generated_sbox_43_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_43_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[107]), .B(data_in_s3[107]), .Z(generated_sbox_43_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_43_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_43_xor_0_Masked_z_0_), .ZN(
        generated_sbox_43_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[43]), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[107]), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[430]), .B(
        generated_sbox_43_not_0_Masked_z[0]), .Z(
        generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[430]), .B(
        generated_sbox_43_not_0_Masked_z[1]), .Z(
        generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_43_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U7 ( .A(rand[431]), .B(
        generated_sbox_43_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_43_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U5 ( .A(rand[431]), .B(
        generated_sbox_43_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_43_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_43_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_43_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[43]), .ZN(
        generated_sbox_43_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_43_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_43_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[432]), .B(
        data_in_s1[107]), .Z(generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[432]), .B(
        generated_sbox_43_not_1_Masked_z_0_), .Z(
        generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_43_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U7 ( .A(rand[433]), .B(
        generated_sbox_43_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_43_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U5 ( .A(rand[433]), .B(
        generated_sbox_43_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_43_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_43_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_43_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_43_xor_1_Masked_z_0_), .ZN(
        generated_sbox_43_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[43]), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[107]), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[434]), .B(
        generated_sbox_43_not_2_Masked_z[0]), .Z(
        generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[434]), .B(
        generated_sbox_43_not_2_Masked_z[1]), .Z(
        generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_43_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U7 ( .A(rand[435]), .B(
        generated_sbox_43_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_43_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U5 ( .A(rand[435]), .B(
        generated_sbox_43_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_43_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_43_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_43_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[43]), .ZN(
        generated_sbox_43_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_43_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_43_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[436]), .B(
        data_in_s3[107]), .Z(generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[436]), .B(
        generated_sbox_43_not_3_Masked_z_0_), .Z(
        generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_43_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U7 ( .A(rand[437]), .B(
        generated_sbox_43_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_43_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U5 ( .A(rand[437]), .B(
        generated_sbox_43_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_43_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_43_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_43_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_43_xor_2_Masked_z_0_), .ZN(
        generated_sbox_43_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_43_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_43_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[438]), .B(
        generated_sbox_43_not_4_Masked_z[0]), .Z(
        generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[438]), .B(
        generated_sbox_43_not_4_Masked_z[1]), .Z(
        generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_43_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U7 ( .A(rand[439]), .B(
        generated_sbox_43_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_43_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_43_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U5 ( .A(rand[439]), .B(
        generated_sbox_43_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_43_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_43_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_43_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_43_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_and_1_Masked_z[0]), .B(
        generated_sbox_43_xor_3_Masked_x[0]), .Z(
        generated_sbox_43_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_43_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_and_1_Masked_z[1]), .B(
        generated_sbox_43_xor_3_Masked_x[1]), .Z(
        generated_sbox_43_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_and_2_Masked_z[0]), .B(
        generated_sbox_43_xor_4_Masked_x[0]), .Z(
        generated_sbox_43_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_43_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_and_2_Masked_z[1]), .B(
        generated_sbox_43_xor_4_Masked_x[1]), .Z(
        generated_sbox_43_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_and_3_Masked_z[0]), .B(
        generated_sbox_43_xor_5_Masked_x[0]), .Z(
        generated_sbox_43_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_43_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_and_3_Masked_z[1]), .B(
        generated_sbox_43_xor_5_Masked_x[1]), .Z(sbox_s2[107]) );
  XOR2_X1 generated_sbox_43_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_and_4_Masked_z[0]), .B(
        generated_sbox_43_xor_6_Masked_x[0]), .Z(
        generated_sbox_43_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_43_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_and_4_Masked_z[1]), .B(
        generated_sbox_43_xor_6_Masked_x[1]), .Z(
        generated_sbox_43_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_43_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_and_0_Masked_z[0]), .B(
        generated_sbox_43_xor_7_Masked_x[0]), .Z(sbox_s4[43]) );
  XOR2_X1 generated_sbox_43_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_and_0_Masked_z[1]), .B(
        generated_sbox_43_xor_7_Masked_x[1]), .Z(sbox_s4[107]) );
  XOR2_X1 generated_sbox_43_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[43]), 
        .B(generated_sbox_43_xor_3_Masked_z[0]), .Z(sbox_s0[43]) );
  XOR2_X1 generated_sbox_43_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[107]), 
        .B(generated_sbox_43_xor_3_Masked_z[1]), .Z(sbox_s0[107]) );
  XOR2_X1 generated_sbox_43_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_xor_4_Masked_z[0]), .B(
        generated_sbox_43_xor_3_Masked_z[0]), .Z(sbox_s1[43]) );
  XOR2_X1 generated_sbox_43_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_xor_4_Masked_z[1]), .B(
        generated_sbox_43_xor_3_Masked_z[1]), .Z(sbox_s1[107]) );
  INV_X1 generated_sbox_43_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_43_xor_5_Masked_z_0_), .ZN(sbox_s2[43]) );
  XOR2_X1 generated_sbox_43_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_43_xor_6_Masked_z[0]), .B(
        generated_sbox_43_xor_5_Masked_z_0_), .Z(sbox_s3[43]) );
  XOR2_X1 generated_sbox_43_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_43_xor_6_Masked_z[1]), .B(sbox_s2[107]), .Z(
        sbox_s3[107]) );
  DFF_X1 generated_sbox_44_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_44_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_44_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_44_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_44_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_44_reg_1_s0_1_reg ( .D(generated_sbox_44_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_44_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_44_reg_1_s1_1_reg ( .D(generated_sbox_44_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_44_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_44_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_44_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_44_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_44_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_44_reg_1_s0_reg ( .D(generated_sbox_44_reg_0_s0), .CK(
        clock), .Q(generated_sbox_44_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_44_reg_1_s1_reg ( .D(generated_sbox_44_reg_0_s1), .CK(
        clock), .Q(generated_sbox_44_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_1_s0_reg ( .D(
        generated_sbox_44_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_44_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_1_s1_reg ( .D(
        generated_sbox_44_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_44_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_44_reg_0_s1_reg ( .D(data_in_s1[108]), .CK(clock), .Q(
        generated_sbox_44_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_44_reg_0_s0_reg ( .D(data_in_s1[44]), .CK(clock), .Q(
        generated_sbox_44_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_44_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_44_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s0_reg ( .D(
        generated_sbox_44_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_44_reg_0_s1_1_reg ( .D(data_in_s3[108]), .CK(clock), 
        .Q(generated_sbox_44_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_44_reg_0_s0_1_reg ( .D(data_in_s3[44]), .CK(clock), 
        .Q(generated_sbox_44_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_44_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_44_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_44_reg_io_z_0_s1_reg ( .D(
        generated_sbox_44_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_44_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[44]), 
        .B(data_in_s0[44]), .Z(generated_sbox_44_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_44_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[108]), .B(data_in_s0[108]), .Z(generated_sbox_44_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[44]), 
        .B(data_in_s1[44]), .Z(generated_sbox_44_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_44_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[108]), .B(data_in_s1[108]), .Z(generated_sbox_44_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[44]), 
        .B(data_in_s3[44]), .Z(generated_sbox_44_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_44_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[108]), .B(data_in_s3[108]), .Z(generated_sbox_44_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_44_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_44_xor_0_Masked_z_0_), .ZN(
        generated_sbox_44_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[44]), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[108]), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[440]), .B(
        generated_sbox_44_not_0_Masked_z[0]), .Z(
        generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[440]), .B(
        generated_sbox_44_not_0_Masked_z[1]), .Z(
        generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_44_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U7 ( .A(rand[441]), .B(
        generated_sbox_44_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_44_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U5 ( .A(rand[441]), .B(
        generated_sbox_44_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_44_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_44_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_44_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[44]), .ZN(
        generated_sbox_44_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_44_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_44_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[442]), .B(
        data_in_s1[108]), .Z(generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[442]), .B(
        generated_sbox_44_not_1_Masked_z_0_), .Z(
        generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_44_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U7 ( .A(rand[443]), .B(
        generated_sbox_44_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_44_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U5 ( .A(rand[443]), .B(
        generated_sbox_44_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_44_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_44_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_44_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_44_xor_1_Masked_z_0_), .ZN(
        generated_sbox_44_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[44]), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[108]), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[444]), .B(
        generated_sbox_44_not_2_Masked_z[0]), .Z(
        generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[444]), .B(
        generated_sbox_44_not_2_Masked_z[1]), .Z(
        generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_44_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U7 ( .A(rand[445]), .B(
        generated_sbox_44_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_44_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U5 ( .A(rand[445]), .B(
        generated_sbox_44_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_44_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_44_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_44_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[44]), .ZN(
        generated_sbox_44_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_44_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_44_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[446]), .B(
        data_in_s3[108]), .Z(generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[446]), .B(
        generated_sbox_44_not_3_Masked_z_0_), .Z(
        generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_44_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U7 ( .A(rand[447]), .B(
        generated_sbox_44_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_44_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U5 ( .A(rand[447]), .B(
        generated_sbox_44_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_44_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_44_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_44_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_44_xor_2_Masked_z_0_), .ZN(
        generated_sbox_44_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_44_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_44_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[448]), .B(
        generated_sbox_44_not_4_Masked_z[0]), .Z(
        generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[448]), .B(
        generated_sbox_44_not_4_Masked_z[1]), .Z(
        generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_44_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U7 ( .A(rand[449]), .B(
        generated_sbox_44_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_44_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_44_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U5 ( .A(rand[449]), .B(
        generated_sbox_44_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_44_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_44_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_44_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_44_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_and_1_Masked_z[0]), .B(
        generated_sbox_44_xor_3_Masked_x[0]), .Z(
        generated_sbox_44_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_44_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_and_1_Masked_z[1]), .B(
        generated_sbox_44_xor_3_Masked_x[1]), .Z(
        generated_sbox_44_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_and_2_Masked_z[0]), .B(
        generated_sbox_44_xor_4_Masked_x[0]), .Z(
        generated_sbox_44_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_44_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_and_2_Masked_z[1]), .B(
        generated_sbox_44_xor_4_Masked_x[1]), .Z(
        generated_sbox_44_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_and_3_Masked_z[0]), .B(
        generated_sbox_44_xor_5_Masked_x[0]), .Z(
        generated_sbox_44_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_44_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_and_3_Masked_z[1]), .B(
        generated_sbox_44_xor_5_Masked_x[1]), .Z(sbox_s2[108]) );
  XOR2_X1 generated_sbox_44_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_and_4_Masked_z[0]), .B(
        generated_sbox_44_xor_6_Masked_x[0]), .Z(
        generated_sbox_44_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_44_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_and_4_Masked_z[1]), .B(
        generated_sbox_44_xor_6_Masked_x[1]), .Z(
        generated_sbox_44_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_44_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_and_0_Masked_z[0]), .B(
        generated_sbox_44_xor_7_Masked_x[0]), .Z(sbox_s4[44]) );
  XOR2_X1 generated_sbox_44_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_and_0_Masked_z[1]), .B(
        generated_sbox_44_xor_7_Masked_x[1]), .Z(sbox_s4[108]) );
  XOR2_X1 generated_sbox_44_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[44]), 
        .B(generated_sbox_44_xor_3_Masked_z[0]), .Z(sbox_s0[44]) );
  XOR2_X1 generated_sbox_44_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[108]), 
        .B(generated_sbox_44_xor_3_Masked_z[1]), .Z(sbox_s0[108]) );
  XOR2_X1 generated_sbox_44_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_xor_4_Masked_z[0]), .B(
        generated_sbox_44_xor_3_Masked_z[0]), .Z(sbox_s1[44]) );
  XOR2_X1 generated_sbox_44_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_xor_4_Masked_z[1]), .B(
        generated_sbox_44_xor_3_Masked_z[1]), .Z(sbox_s1[108]) );
  INV_X1 generated_sbox_44_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_44_xor_5_Masked_z_0_), .ZN(sbox_s2[44]) );
  XOR2_X1 generated_sbox_44_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_44_xor_6_Masked_z[0]), .B(
        generated_sbox_44_xor_5_Masked_z_0_), .Z(sbox_s3[44]) );
  XOR2_X1 generated_sbox_44_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_44_xor_6_Masked_z[1]), .B(sbox_s2[108]), .Z(
        sbox_s3[108]) );
  DFF_X1 generated_sbox_45_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_45_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_45_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_45_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_45_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_45_reg_1_s0_1_reg ( .D(generated_sbox_45_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_45_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_45_reg_1_s1_1_reg ( .D(generated_sbox_45_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_45_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_45_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_45_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_45_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_45_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_45_reg_1_s0_reg ( .D(generated_sbox_45_reg_0_s0), .CK(
        clock), .Q(generated_sbox_45_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_45_reg_1_s1_reg ( .D(generated_sbox_45_reg_0_s1), .CK(
        clock), .Q(generated_sbox_45_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_1_s0_reg ( .D(
        generated_sbox_45_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_45_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_1_s1_reg ( .D(
        generated_sbox_45_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_45_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_45_reg_0_s1_reg ( .D(data_in_s1[109]), .CK(clock), .Q(
        generated_sbox_45_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_45_reg_0_s0_reg ( .D(data_in_s1[45]), .CK(clock), .Q(
        generated_sbox_45_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_45_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_45_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s0_reg ( .D(
        generated_sbox_45_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_45_reg_0_s1_1_reg ( .D(data_in_s3[109]), .CK(clock), 
        .Q(generated_sbox_45_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_45_reg_0_s0_1_reg ( .D(data_in_s3[45]), .CK(clock), 
        .Q(generated_sbox_45_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_45_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_45_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_45_reg_io_z_0_s1_reg ( .D(
        generated_sbox_45_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_45_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[45]), 
        .B(data_in_s0[45]), .Z(generated_sbox_45_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_45_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[109]), .B(data_in_s0[109]), .Z(generated_sbox_45_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[45]), 
        .B(data_in_s1[45]), .Z(generated_sbox_45_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_45_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[109]), .B(data_in_s1[109]), .Z(generated_sbox_45_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[45]), 
        .B(data_in_s3[45]), .Z(generated_sbox_45_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_45_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[109]), .B(data_in_s3[109]), .Z(generated_sbox_45_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_45_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_45_xor_0_Masked_z_0_), .ZN(
        generated_sbox_45_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[45]), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[109]), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[450]), .B(
        generated_sbox_45_not_0_Masked_z[0]), .Z(
        generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[450]), .B(
        generated_sbox_45_not_0_Masked_z[1]), .Z(
        generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_45_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U7 ( .A(rand[451]), .B(
        generated_sbox_45_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_45_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U5 ( .A(rand[451]), .B(
        generated_sbox_45_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_45_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_45_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_45_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[45]), .ZN(
        generated_sbox_45_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_45_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_45_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[452]), .B(
        data_in_s1[109]), .Z(generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[452]), .B(
        generated_sbox_45_not_1_Masked_z_0_), .Z(
        generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_45_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U7 ( .A(rand[453]), .B(
        generated_sbox_45_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_45_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U5 ( .A(rand[453]), .B(
        generated_sbox_45_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_45_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_45_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_45_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_45_xor_1_Masked_z_0_), .ZN(
        generated_sbox_45_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[45]), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[109]), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[454]), .B(
        generated_sbox_45_not_2_Masked_z[0]), .Z(
        generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[454]), .B(
        generated_sbox_45_not_2_Masked_z[1]), .Z(
        generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_45_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U7 ( .A(rand[455]), .B(
        generated_sbox_45_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_45_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U5 ( .A(rand[455]), .B(
        generated_sbox_45_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_45_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_45_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_45_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[45]), .ZN(
        generated_sbox_45_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_45_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_45_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[456]), .B(
        data_in_s3[109]), .Z(generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[456]), .B(
        generated_sbox_45_not_3_Masked_z_0_), .Z(
        generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_45_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U7 ( .A(rand[457]), .B(
        generated_sbox_45_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_45_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U5 ( .A(rand[457]), .B(
        generated_sbox_45_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_45_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_45_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_45_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_45_xor_2_Masked_z_0_), .ZN(
        generated_sbox_45_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_45_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_45_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[458]), .B(
        generated_sbox_45_not_4_Masked_z[0]), .Z(
        generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[458]), .B(
        generated_sbox_45_not_4_Masked_z[1]), .Z(
        generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_45_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U7 ( .A(rand[459]), .B(
        generated_sbox_45_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_45_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_45_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U5 ( .A(rand[459]), .B(
        generated_sbox_45_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_45_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_45_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_45_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_45_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_and_1_Masked_z[0]), .B(
        generated_sbox_45_xor_3_Masked_x[0]), .Z(
        generated_sbox_45_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_45_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_and_1_Masked_z[1]), .B(
        generated_sbox_45_xor_3_Masked_x[1]), .Z(
        generated_sbox_45_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_and_2_Masked_z[0]), .B(
        generated_sbox_45_xor_4_Masked_x[0]), .Z(
        generated_sbox_45_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_45_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_and_2_Masked_z[1]), .B(
        generated_sbox_45_xor_4_Masked_x[1]), .Z(
        generated_sbox_45_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_and_3_Masked_z[0]), .B(
        generated_sbox_45_xor_5_Masked_x[0]), .Z(
        generated_sbox_45_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_45_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_and_3_Masked_z[1]), .B(
        generated_sbox_45_xor_5_Masked_x[1]), .Z(sbox_s2[109]) );
  XOR2_X1 generated_sbox_45_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_and_4_Masked_z[0]), .B(
        generated_sbox_45_xor_6_Masked_x[0]), .Z(
        generated_sbox_45_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_45_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_and_4_Masked_z[1]), .B(
        generated_sbox_45_xor_6_Masked_x[1]), .Z(
        generated_sbox_45_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_45_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_and_0_Masked_z[0]), .B(
        generated_sbox_45_xor_7_Masked_x[0]), .Z(sbox_s4[45]) );
  XOR2_X1 generated_sbox_45_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_and_0_Masked_z[1]), .B(
        generated_sbox_45_xor_7_Masked_x[1]), .Z(sbox_s4[109]) );
  XOR2_X1 generated_sbox_45_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[45]), 
        .B(generated_sbox_45_xor_3_Masked_z[0]), .Z(sbox_s0[45]) );
  XOR2_X1 generated_sbox_45_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[109]), 
        .B(generated_sbox_45_xor_3_Masked_z[1]), .Z(sbox_s0[109]) );
  XOR2_X1 generated_sbox_45_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_xor_4_Masked_z[0]), .B(
        generated_sbox_45_xor_3_Masked_z[0]), .Z(sbox_s1[45]) );
  XOR2_X1 generated_sbox_45_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_xor_4_Masked_z[1]), .B(
        generated_sbox_45_xor_3_Masked_z[1]), .Z(sbox_s1[109]) );
  INV_X1 generated_sbox_45_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_45_xor_5_Masked_z_0_), .ZN(sbox_s2[45]) );
  XOR2_X1 generated_sbox_45_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_45_xor_6_Masked_z[0]), .B(
        generated_sbox_45_xor_5_Masked_z_0_), .Z(sbox_s3[45]) );
  XOR2_X1 generated_sbox_45_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_45_xor_6_Masked_z[1]), .B(sbox_s2[109]), .Z(
        sbox_s3[109]) );
  DFF_X1 generated_sbox_46_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_46_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_46_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_46_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_46_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_46_reg_1_s0_1_reg ( .D(generated_sbox_46_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_46_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_46_reg_1_s1_1_reg ( .D(generated_sbox_46_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_46_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_46_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_46_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_46_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_46_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_46_reg_1_s0_reg ( .D(generated_sbox_46_reg_0_s0), .CK(
        clock), .Q(generated_sbox_46_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_46_reg_1_s1_reg ( .D(generated_sbox_46_reg_0_s1), .CK(
        clock), .Q(generated_sbox_46_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_1_s0_reg ( .D(
        generated_sbox_46_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_46_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_1_s1_reg ( .D(
        generated_sbox_46_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_46_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_46_reg_0_s1_reg ( .D(data_in_s1[110]), .CK(clock), .Q(
        generated_sbox_46_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_46_reg_0_s0_reg ( .D(data_in_s1[46]), .CK(clock), .Q(
        generated_sbox_46_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_46_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_46_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s0_reg ( .D(
        generated_sbox_46_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_46_reg_0_s1_1_reg ( .D(data_in_s3[110]), .CK(clock), 
        .Q(generated_sbox_46_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_46_reg_0_s0_1_reg ( .D(data_in_s3[46]), .CK(clock), 
        .Q(generated_sbox_46_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_46_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_46_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_46_reg_io_z_0_s1_reg ( .D(
        generated_sbox_46_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_46_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[46]), 
        .B(data_in_s0[46]), .Z(generated_sbox_46_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_46_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[110]), .B(data_in_s0[110]), .Z(generated_sbox_46_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[46]), 
        .B(data_in_s1[46]), .Z(generated_sbox_46_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_46_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[110]), .B(data_in_s1[110]), .Z(generated_sbox_46_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[46]), 
        .B(data_in_s3[46]), .Z(generated_sbox_46_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_46_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[110]), .B(data_in_s3[110]), .Z(generated_sbox_46_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_46_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_46_xor_0_Masked_z_0_), .ZN(
        generated_sbox_46_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[46]), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[110]), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[460]), .B(
        generated_sbox_46_not_0_Masked_z[0]), .Z(
        generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[460]), .B(
        generated_sbox_46_not_0_Masked_z[1]), .Z(
        generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_46_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U7 ( .A(rand[461]), .B(
        generated_sbox_46_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_46_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U5 ( .A(rand[461]), .B(
        generated_sbox_46_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_46_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_46_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_46_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[46]), .ZN(
        generated_sbox_46_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_46_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_46_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[462]), .B(
        data_in_s1[110]), .Z(generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[462]), .B(
        generated_sbox_46_not_1_Masked_z_0_), .Z(
        generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_46_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U7 ( .A(rand[463]), .B(
        generated_sbox_46_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_46_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U5 ( .A(rand[463]), .B(
        generated_sbox_46_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_46_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_46_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_46_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_46_xor_1_Masked_z_0_), .ZN(
        generated_sbox_46_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[46]), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[110]), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[464]), .B(
        generated_sbox_46_not_2_Masked_z[0]), .Z(
        generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[464]), .B(
        generated_sbox_46_not_2_Masked_z[1]), .Z(
        generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_46_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U7 ( .A(rand[465]), .B(
        generated_sbox_46_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_46_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U5 ( .A(rand[465]), .B(
        generated_sbox_46_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_46_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_46_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_46_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[46]), .ZN(
        generated_sbox_46_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_46_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_46_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[466]), .B(
        data_in_s3[110]), .Z(generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[466]), .B(
        generated_sbox_46_not_3_Masked_z_0_), .Z(
        generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_46_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U7 ( .A(rand[467]), .B(
        generated_sbox_46_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_46_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U5 ( .A(rand[467]), .B(
        generated_sbox_46_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_46_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_46_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_46_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_46_xor_2_Masked_z_0_), .ZN(
        generated_sbox_46_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_46_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_46_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[468]), .B(
        generated_sbox_46_not_4_Masked_z[0]), .Z(
        generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[468]), .B(
        generated_sbox_46_not_4_Masked_z[1]), .Z(
        generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_46_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U7 ( .A(rand[469]), .B(
        generated_sbox_46_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_46_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_46_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U5 ( .A(rand[469]), .B(
        generated_sbox_46_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_46_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_46_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_46_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_46_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_and_1_Masked_z[0]), .B(
        generated_sbox_46_xor_3_Masked_x[0]), .Z(
        generated_sbox_46_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_46_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_and_1_Masked_z[1]), .B(
        generated_sbox_46_xor_3_Masked_x[1]), .Z(
        generated_sbox_46_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_and_2_Masked_z[0]), .B(
        generated_sbox_46_xor_4_Masked_x[0]), .Z(
        generated_sbox_46_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_46_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_and_2_Masked_z[1]), .B(
        generated_sbox_46_xor_4_Masked_x[1]), .Z(
        generated_sbox_46_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_and_3_Masked_z[0]), .B(
        generated_sbox_46_xor_5_Masked_x[0]), .Z(
        generated_sbox_46_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_46_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_and_3_Masked_z[1]), .B(
        generated_sbox_46_xor_5_Masked_x[1]), .Z(sbox_s2[110]) );
  XOR2_X1 generated_sbox_46_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_and_4_Masked_z[0]), .B(
        generated_sbox_46_xor_6_Masked_x[0]), .Z(
        generated_sbox_46_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_46_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_and_4_Masked_z[1]), .B(
        generated_sbox_46_xor_6_Masked_x[1]), .Z(
        generated_sbox_46_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_46_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_and_0_Masked_z[0]), .B(
        generated_sbox_46_xor_7_Masked_x[0]), .Z(sbox_s4[46]) );
  XOR2_X1 generated_sbox_46_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_and_0_Masked_z[1]), .B(
        generated_sbox_46_xor_7_Masked_x[1]), .Z(sbox_s4[110]) );
  XOR2_X1 generated_sbox_46_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[46]), 
        .B(generated_sbox_46_xor_3_Masked_z[0]), .Z(sbox_s0[46]) );
  XOR2_X1 generated_sbox_46_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[110]), 
        .B(generated_sbox_46_xor_3_Masked_z[1]), .Z(sbox_s0[110]) );
  XOR2_X1 generated_sbox_46_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_xor_4_Masked_z[0]), .B(
        generated_sbox_46_xor_3_Masked_z[0]), .Z(sbox_s1[46]) );
  XOR2_X1 generated_sbox_46_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_xor_4_Masked_z[1]), .B(
        generated_sbox_46_xor_3_Masked_z[1]), .Z(sbox_s1[110]) );
  INV_X1 generated_sbox_46_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_46_xor_5_Masked_z_0_), .ZN(sbox_s2[46]) );
  XOR2_X1 generated_sbox_46_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_46_xor_6_Masked_z[0]), .B(
        generated_sbox_46_xor_5_Masked_z_0_), .Z(sbox_s3[46]) );
  XOR2_X1 generated_sbox_46_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_46_xor_6_Masked_z[1]), .B(sbox_s2[110]), .Z(
        sbox_s3[110]) );
  DFF_X1 generated_sbox_47_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_47_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_47_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_47_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_47_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_47_reg_1_s0_1_reg ( .D(generated_sbox_47_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_47_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_47_reg_1_s1_1_reg ( .D(generated_sbox_47_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_47_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_47_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_47_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_47_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_47_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_47_reg_1_s0_reg ( .D(generated_sbox_47_reg_0_s0), .CK(
        clock), .Q(generated_sbox_47_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_47_reg_1_s1_reg ( .D(generated_sbox_47_reg_0_s1), .CK(
        clock), .Q(generated_sbox_47_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_1_s0_reg ( .D(
        generated_sbox_47_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_47_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_1_s1_reg ( .D(
        generated_sbox_47_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_47_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_47_reg_0_s1_reg ( .D(data_in_s1[111]), .CK(clock), .Q(
        generated_sbox_47_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_47_reg_0_s0_reg ( .D(data_in_s1[47]), .CK(clock), .Q(
        generated_sbox_47_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_47_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_47_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s0_reg ( .D(
        generated_sbox_47_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_47_reg_0_s1_1_reg ( .D(data_in_s3[111]), .CK(clock), 
        .Q(generated_sbox_47_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_47_reg_0_s0_1_reg ( .D(data_in_s3[47]), .CK(clock), 
        .Q(generated_sbox_47_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_47_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_47_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_47_reg_io_z_0_s1_reg ( .D(
        generated_sbox_47_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_47_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[47]), 
        .B(data_in_s0[47]), .Z(generated_sbox_47_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_47_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[111]), .B(data_in_s0[111]), .Z(generated_sbox_47_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[47]), 
        .B(data_in_s1[47]), .Z(generated_sbox_47_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_47_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[111]), .B(data_in_s1[111]), .Z(generated_sbox_47_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[47]), 
        .B(data_in_s3[47]), .Z(generated_sbox_47_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_47_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[111]), .B(data_in_s3[111]), .Z(generated_sbox_47_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_47_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_47_xor_0_Masked_z_0_), .ZN(
        generated_sbox_47_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[47]), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[111]), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[470]), .B(
        generated_sbox_47_not_0_Masked_z[0]), .Z(
        generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[470]), .B(
        generated_sbox_47_not_0_Masked_z[1]), .Z(
        generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_47_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U7 ( .A(rand[471]), .B(
        generated_sbox_47_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_47_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U5 ( .A(rand[471]), .B(
        generated_sbox_47_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_47_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_47_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_47_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[47]), .ZN(
        generated_sbox_47_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_47_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_47_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[472]), .B(
        data_in_s1[111]), .Z(generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[472]), .B(
        generated_sbox_47_not_1_Masked_z_0_), .Z(
        generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_47_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U7 ( .A(rand[473]), .B(
        generated_sbox_47_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_47_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U5 ( .A(rand[473]), .B(
        generated_sbox_47_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_47_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_47_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_47_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_47_xor_1_Masked_z_0_), .ZN(
        generated_sbox_47_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[47]), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[111]), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[474]), .B(
        generated_sbox_47_not_2_Masked_z[0]), .Z(
        generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[474]), .B(
        generated_sbox_47_not_2_Masked_z[1]), .Z(
        generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_47_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U7 ( .A(rand[475]), .B(
        generated_sbox_47_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_47_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U5 ( .A(rand[475]), .B(
        generated_sbox_47_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_47_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_47_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_47_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[47]), .ZN(
        generated_sbox_47_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_47_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_47_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[476]), .B(
        data_in_s3[111]), .Z(generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[476]), .B(
        generated_sbox_47_not_3_Masked_z_0_), .Z(
        generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_47_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U7 ( .A(rand[477]), .B(
        generated_sbox_47_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_47_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U5 ( .A(rand[477]), .B(
        generated_sbox_47_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_47_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_47_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_47_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_47_xor_2_Masked_z_0_), .ZN(
        generated_sbox_47_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_47_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_47_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[478]), .B(
        generated_sbox_47_not_4_Masked_z[0]), .Z(
        generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[478]), .B(
        generated_sbox_47_not_4_Masked_z[1]), .Z(
        generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_47_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U7 ( .A(rand[479]), .B(
        generated_sbox_47_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_47_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_47_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U5 ( .A(rand[479]), .B(
        generated_sbox_47_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_47_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_47_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_47_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_47_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_and_1_Masked_z[0]), .B(
        generated_sbox_47_xor_3_Masked_x[0]), .Z(
        generated_sbox_47_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_47_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_and_1_Masked_z[1]), .B(
        generated_sbox_47_xor_3_Masked_x[1]), .Z(
        generated_sbox_47_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_and_2_Masked_z[0]), .B(
        generated_sbox_47_xor_4_Masked_x[0]), .Z(
        generated_sbox_47_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_47_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_and_2_Masked_z[1]), .B(
        generated_sbox_47_xor_4_Masked_x[1]), .Z(
        generated_sbox_47_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_and_3_Masked_z[0]), .B(
        generated_sbox_47_xor_5_Masked_x[0]), .Z(
        generated_sbox_47_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_47_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_and_3_Masked_z[1]), .B(
        generated_sbox_47_xor_5_Masked_x[1]), .Z(sbox_s2[111]) );
  XOR2_X1 generated_sbox_47_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_and_4_Masked_z[0]), .B(
        generated_sbox_47_xor_6_Masked_x[0]), .Z(
        generated_sbox_47_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_47_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_and_4_Masked_z[1]), .B(
        generated_sbox_47_xor_6_Masked_x[1]), .Z(
        generated_sbox_47_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_47_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_and_0_Masked_z[0]), .B(
        generated_sbox_47_xor_7_Masked_x[0]), .Z(sbox_s4[47]) );
  XOR2_X1 generated_sbox_47_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_and_0_Masked_z[1]), .B(
        generated_sbox_47_xor_7_Masked_x[1]), .Z(sbox_s4[111]) );
  XOR2_X1 generated_sbox_47_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[47]), 
        .B(generated_sbox_47_xor_3_Masked_z[0]), .Z(sbox_s0[47]) );
  XOR2_X1 generated_sbox_47_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[111]), 
        .B(generated_sbox_47_xor_3_Masked_z[1]), .Z(sbox_s0[111]) );
  XOR2_X1 generated_sbox_47_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_xor_4_Masked_z[0]), .B(
        generated_sbox_47_xor_3_Masked_z[0]), .Z(sbox_s1[47]) );
  XOR2_X1 generated_sbox_47_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_xor_4_Masked_z[1]), .B(
        generated_sbox_47_xor_3_Masked_z[1]), .Z(sbox_s1[111]) );
  INV_X1 generated_sbox_47_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_47_xor_5_Masked_z_0_), .ZN(sbox_s2[47]) );
  XOR2_X1 generated_sbox_47_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_47_xor_6_Masked_z[0]), .B(
        generated_sbox_47_xor_5_Masked_z_0_), .Z(sbox_s3[47]) );
  XOR2_X1 generated_sbox_47_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_47_xor_6_Masked_z[1]), .B(sbox_s2[111]), .Z(
        sbox_s3[111]) );
  DFF_X1 generated_sbox_48_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_48_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_48_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_48_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_48_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_48_reg_1_s0_1_reg ( .D(generated_sbox_48_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_48_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_48_reg_1_s1_1_reg ( .D(generated_sbox_48_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_48_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_48_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_48_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_48_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_48_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_48_reg_1_s0_reg ( .D(generated_sbox_48_reg_0_s0), .CK(
        clock), .Q(generated_sbox_48_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_48_reg_1_s1_reg ( .D(generated_sbox_48_reg_0_s1), .CK(
        clock), .Q(generated_sbox_48_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_1_s0_reg ( .D(
        generated_sbox_48_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_48_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_1_s1_reg ( .D(
        generated_sbox_48_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_48_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_48_reg_0_s1_reg ( .D(data_in_s1[112]), .CK(clock), .Q(
        generated_sbox_48_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_48_reg_0_s0_reg ( .D(data_in_s1[48]), .CK(clock), .Q(
        generated_sbox_48_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_48_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_48_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s0_reg ( .D(
        generated_sbox_48_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_48_reg_0_s1_1_reg ( .D(data_in_s3[112]), .CK(clock), 
        .Q(generated_sbox_48_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_48_reg_0_s0_1_reg ( .D(data_in_s3[48]), .CK(clock), 
        .Q(generated_sbox_48_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_48_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_48_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_48_reg_io_z_0_s1_reg ( .D(
        generated_sbox_48_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_48_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[48]), 
        .B(data_in_s0[48]), .Z(generated_sbox_48_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_48_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[112]), .B(data_in_s0[112]), .Z(generated_sbox_48_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[48]), 
        .B(data_in_s1[48]), .Z(generated_sbox_48_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_48_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[112]), .B(data_in_s1[112]), .Z(generated_sbox_48_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[48]), 
        .B(data_in_s3[48]), .Z(generated_sbox_48_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_48_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[112]), .B(data_in_s3[112]), .Z(generated_sbox_48_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_48_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_48_xor_0_Masked_z_0_), .ZN(
        generated_sbox_48_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[48]), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[112]), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[480]), .B(
        generated_sbox_48_not_0_Masked_z[0]), .Z(
        generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[480]), .B(
        generated_sbox_48_not_0_Masked_z[1]), .Z(
        generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_48_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U7 ( .A(rand[481]), .B(
        generated_sbox_48_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_48_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U5 ( .A(rand[481]), .B(
        generated_sbox_48_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_48_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_48_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_48_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[48]), .ZN(
        generated_sbox_48_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_48_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_48_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[482]), .B(
        data_in_s1[112]), .Z(generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[482]), .B(
        generated_sbox_48_not_1_Masked_z_0_), .Z(
        generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_48_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U7 ( .A(rand[483]), .B(
        generated_sbox_48_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_48_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U5 ( .A(rand[483]), .B(
        generated_sbox_48_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_48_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_48_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_48_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_48_xor_1_Masked_z_0_), .ZN(
        generated_sbox_48_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[48]), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[112]), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[484]), .B(
        generated_sbox_48_not_2_Masked_z[0]), .Z(
        generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[484]), .B(
        generated_sbox_48_not_2_Masked_z[1]), .Z(
        generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_48_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U7 ( .A(rand[485]), .B(
        generated_sbox_48_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_48_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U5 ( .A(rand[485]), .B(
        generated_sbox_48_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_48_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_48_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_48_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[48]), .ZN(
        generated_sbox_48_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_48_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_48_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[486]), .B(
        data_in_s3[112]), .Z(generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[486]), .B(
        generated_sbox_48_not_3_Masked_z_0_), .Z(
        generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_48_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U7 ( .A(rand[487]), .B(
        generated_sbox_48_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_48_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U5 ( .A(rand[487]), .B(
        generated_sbox_48_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_48_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_48_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_48_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_48_xor_2_Masked_z_0_), .ZN(
        generated_sbox_48_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_48_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_48_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[488]), .B(
        generated_sbox_48_not_4_Masked_z[0]), .Z(
        generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[488]), .B(
        generated_sbox_48_not_4_Masked_z[1]), .Z(
        generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_48_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U7 ( .A(rand[489]), .B(
        generated_sbox_48_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_48_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_48_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U5 ( .A(rand[489]), .B(
        generated_sbox_48_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_48_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_48_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_48_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_48_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_and_1_Masked_z[0]), .B(
        generated_sbox_48_xor_3_Masked_x[0]), .Z(
        generated_sbox_48_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_48_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_and_1_Masked_z[1]), .B(
        generated_sbox_48_xor_3_Masked_x[1]), .Z(
        generated_sbox_48_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_and_2_Masked_z[0]), .B(
        generated_sbox_48_xor_4_Masked_x[0]), .Z(
        generated_sbox_48_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_48_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_and_2_Masked_z[1]), .B(
        generated_sbox_48_xor_4_Masked_x[1]), .Z(
        generated_sbox_48_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_and_3_Masked_z[0]), .B(
        generated_sbox_48_xor_5_Masked_x[0]), .Z(
        generated_sbox_48_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_48_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_and_3_Masked_z[1]), .B(
        generated_sbox_48_xor_5_Masked_x[1]), .Z(sbox_s2[112]) );
  XOR2_X1 generated_sbox_48_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_and_4_Masked_z[0]), .B(
        generated_sbox_48_xor_6_Masked_x[0]), .Z(
        generated_sbox_48_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_48_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_and_4_Masked_z[1]), .B(
        generated_sbox_48_xor_6_Masked_x[1]), .Z(
        generated_sbox_48_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_48_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_and_0_Masked_z[0]), .B(
        generated_sbox_48_xor_7_Masked_x[0]), .Z(sbox_s4[48]) );
  XOR2_X1 generated_sbox_48_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_and_0_Masked_z[1]), .B(
        generated_sbox_48_xor_7_Masked_x[1]), .Z(sbox_s4[112]) );
  XOR2_X1 generated_sbox_48_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[48]), 
        .B(generated_sbox_48_xor_3_Masked_z[0]), .Z(sbox_s0[48]) );
  XOR2_X1 generated_sbox_48_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[112]), 
        .B(generated_sbox_48_xor_3_Masked_z[1]), .Z(sbox_s0[112]) );
  XOR2_X1 generated_sbox_48_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_xor_4_Masked_z[0]), .B(
        generated_sbox_48_xor_3_Masked_z[0]), .Z(sbox_s1[48]) );
  XOR2_X1 generated_sbox_48_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_xor_4_Masked_z[1]), .B(
        generated_sbox_48_xor_3_Masked_z[1]), .Z(sbox_s1[112]) );
  INV_X1 generated_sbox_48_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_48_xor_5_Masked_z_0_), .ZN(sbox_s2[48]) );
  XOR2_X1 generated_sbox_48_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_48_xor_6_Masked_z[0]), .B(
        generated_sbox_48_xor_5_Masked_z_0_), .Z(sbox_s3[48]) );
  XOR2_X1 generated_sbox_48_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_48_xor_6_Masked_z[1]), .B(sbox_s2[112]), .Z(
        sbox_s3[112]) );
  DFF_X1 generated_sbox_49_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_49_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_49_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_49_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_49_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_49_reg_1_s0_1_reg ( .D(generated_sbox_49_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_49_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_49_reg_1_s1_1_reg ( .D(generated_sbox_49_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_49_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_49_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_49_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_49_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_49_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_49_reg_1_s0_reg ( .D(generated_sbox_49_reg_0_s0), .CK(
        clock), .Q(generated_sbox_49_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_49_reg_1_s1_reg ( .D(generated_sbox_49_reg_0_s1), .CK(
        clock), .Q(generated_sbox_49_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_1_s0_reg ( .D(
        generated_sbox_49_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_49_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_1_s1_reg ( .D(
        generated_sbox_49_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_49_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_49_reg_0_s1_reg ( .D(data_in_s1[113]), .CK(clock), .Q(
        generated_sbox_49_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_49_reg_0_s0_reg ( .D(data_in_s1[49]), .CK(clock), .Q(
        generated_sbox_49_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_49_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_49_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s0_reg ( .D(
        generated_sbox_49_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_49_reg_0_s1_1_reg ( .D(data_in_s3[113]), .CK(clock), 
        .Q(generated_sbox_49_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_49_reg_0_s0_1_reg ( .D(data_in_s3[49]), .CK(clock), 
        .Q(generated_sbox_49_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_49_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_49_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_49_reg_io_z_0_s1_reg ( .D(
        generated_sbox_49_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_49_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[49]), 
        .B(data_in_s0[49]), .Z(generated_sbox_49_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_49_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[113]), .B(data_in_s0[113]), .Z(generated_sbox_49_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[49]), 
        .B(data_in_s1[49]), .Z(generated_sbox_49_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_49_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[113]), .B(data_in_s1[113]), .Z(generated_sbox_49_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[49]), 
        .B(data_in_s3[49]), .Z(generated_sbox_49_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_49_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[113]), .B(data_in_s3[113]), .Z(generated_sbox_49_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_49_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_49_xor_0_Masked_z_0_), .ZN(
        generated_sbox_49_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[49]), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[113]), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[490]), .B(
        generated_sbox_49_not_0_Masked_z[0]), .Z(
        generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[490]), .B(
        generated_sbox_49_not_0_Masked_z[1]), .Z(
        generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_49_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U7 ( .A(rand[491]), .B(
        generated_sbox_49_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_49_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U5 ( .A(rand[491]), .B(
        generated_sbox_49_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_49_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_49_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_49_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[49]), .ZN(
        generated_sbox_49_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_49_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_49_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[492]), .B(
        data_in_s1[113]), .Z(generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[492]), .B(
        generated_sbox_49_not_1_Masked_z_0_), .Z(
        generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_49_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U7 ( .A(rand[493]), .B(
        generated_sbox_49_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_49_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U5 ( .A(rand[493]), .B(
        generated_sbox_49_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_49_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_49_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_49_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_49_xor_1_Masked_z_0_), .ZN(
        generated_sbox_49_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[49]), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[113]), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[494]), .B(
        generated_sbox_49_not_2_Masked_z[0]), .Z(
        generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[494]), .B(
        generated_sbox_49_not_2_Masked_z[1]), .Z(
        generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_49_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U7 ( .A(rand[495]), .B(
        generated_sbox_49_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_49_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U5 ( .A(rand[495]), .B(
        generated_sbox_49_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_49_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_49_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_49_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[49]), .ZN(
        generated_sbox_49_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_49_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_49_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[496]), .B(
        data_in_s3[113]), .Z(generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[496]), .B(
        generated_sbox_49_not_3_Masked_z_0_), .Z(
        generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_49_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U7 ( .A(rand[497]), .B(
        generated_sbox_49_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_49_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U5 ( .A(rand[497]), .B(
        generated_sbox_49_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_49_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_49_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_49_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_49_xor_2_Masked_z_0_), .ZN(
        generated_sbox_49_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_49_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_49_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[498]), .B(
        generated_sbox_49_not_4_Masked_z[0]), .Z(
        generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[498]), .B(
        generated_sbox_49_not_4_Masked_z[1]), .Z(
        generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_49_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U7 ( .A(rand[499]), .B(
        generated_sbox_49_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_49_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_49_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U5 ( .A(rand[499]), .B(
        generated_sbox_49_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_49_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_49_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_49_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_49_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_and_1_Masked_z[0]), .B(
        generated_sbox_49_xor_3_Masked_x[0]), .Z(
        generated_sbox_49_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_49_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_and_1_Masked_z[1]), .B(
        generated_sbox_49_xor_3_Masked_x[1]), .Z(
        generated_sbox_49_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_and_2_Masked_z[0]), .B(
        generated_sbox_49_xor_4_Masked_x[0]), .Z(
        generated_sbox_49_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_49_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_and_2_Masked_z[1]), .B(
        generated_sbox_49_xor_4_Masked_x[1]), .Z(
        generated_sbox_49_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_and_3_Masked_z[0]), .B(
        generated_sbox_49_xor_5_Masked_x[0]), .Z(
        generated_sbox_49_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_49_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_and_3_Masked_z[1]), .B(
        generated_sbox_49_xor_5_Masked_x[1]), .Z(sbox_s2[113]) );
  XOR2_X1 generated_sbox_49_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_and_4_Masked_z[0]), .B(
        generated_sbox_49_xor_6_Masked_x[0]), .Z(
        generated_sbox_49_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_49_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_and_4_Masked_z[1]), .B(
        generated_sbox_49_xor_6_Masked_x[1]), .Z(
        generated_sbox_49_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_49_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_and_0_Masked_z[0]), .B(
        generated_sbox_49_xor_7_Masked_x[0]), .Z(sbox_s4[49]) );
  XOR2_X1 generated_sbox_49_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_and_0_Masked_z[1]), .B(
        generated_sbox_49_xor_7_Masked_x[1]), .Z(sbox_s4[113]) );
  XOR2_X1 generated_sbox_49_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[49]), 
        .B(generated_sbox_49_xor_3_Masked_z[0]), .Z(sbox_s0[49]) );
  XOR2_X1 generated_sbox_49_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[113]), 
        .B(generated_sbox_49_xor_3_Masked_z[1]), .Z(sbox_s0[113]) );
  XOR2_X1 generated_sbox_49_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_xor_4_Masked_z[0]), .B(
        generated_sbox_49_xor_3_Masked_z[0]), .Z(sbox_s1[49]) );
  XOR2_X1 generated_sbox_49_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_xor_4_Masked_z[1]), .B(
        generated_sbox_49_xor_3_Masked_z[1]), .Z(sbox_s1[113]) );
  INV_X1 generated_sbox_49_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_49_xor_5_Masked_z_0_), .ZN(sbox_s2[49]) );
  XOR2_X1 generated_sbox_49_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_49_xor_6_Masked_z[0]), .B(
        generated_sbox_49_xor_5_Masked_z_0_), .Z(sbox_s3[49]) );
  XOR2_X1 generated_sbox_49_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_49_xor_6_Masked_z[1]), .B(sbox_s2[113]), .Z(
        sbox_s3[113]) );
  DFF_X1 generated_sbox_50_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_50_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_50_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_50_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_50_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_50_reg_1_s0_1_reg ( .D(generated_sbox_50_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_50_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_50_reg_1_s1_1_reg ( .D(generated_sbox_50_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_50_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_50_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_50_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_50_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_50_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_50_reg_1_s0_reg ( .D(generated_sbox_50_reg_0_s0), .CK(
        clock), .Q(generated_sbox_50_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_50_reg_1_s1_reg ( .D(generated_sbox_50_reg_0_s1), .CK(
        clock), .Q(generated_sbox_50_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_1_s0_reg ( .D(
        generated_sbox_50_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_50_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_1_s1_reg ( .D(
        generated_sbox_50_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_50_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_50_reg_0_s1_reg ( .D(data_in_s1[114]), .CK(clock), .Q(
        generated_sbox_50_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_50_reg_0_s0_reg ( .D(data_in_s1[50]), .CK(clock), .Q(
        generated_sbox_50_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_50_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_50_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s0_reg ( .D(
        generated_sbox_50_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_50_reg_0_s1_1_reg ( .D(data_in_s3[114]), .CK(clock), 
        .Q(generated_sbox_50_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_50_reg_0_s0_1_reg ( .D(data_in_s3[50]), .CK(clock), 
        .Q(generated_sbox_50_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_50_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_50_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_50_reg_io_z_0_s1_reg ( .D(
        generated_sbox_50_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_50_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[50]), 
        .B(data_in_s0[50]), .Z(generated_sbox_50_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_50_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[114]), .B(data_in_s0[114]), .Z(generated_sbox_50_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[50]), 
        .B(data_in_s1[50]), .Z(generated_sbox_50_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_50_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[114]), .B(data_in_s1[114]), .Z(generated_sbox_50_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[50]), 
        .B(data_in_s3[50]), .Z(generated_sbox_50_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_50_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[114]), .B(data_in_s3[114]), .Z(generated_sbox_50_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_50_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_50_xor_0_Masked_z_0_), .ZN(
        generated_sbox_50_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[50]), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[114]), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[500]), .B(
        generated_sbox_50_not_0_Masked_z[0]), .Z(
        generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[500]), .B(
        generated_sbox_50_not_0_Masked_z[1]), .Z(
        generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_50_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U7 ( .A(rand[501]), .B(
        generated_sbox_50_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_50_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U5 ( .A(rand[501]), .B(
        generated_sbox_50_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_50_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_50_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_50_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[50]), .ZN(
        generated_sbox_50_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_50_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_50_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[502]), .B(
        data_in_s1[114]), .Z(generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[502]), .B(
        generated_sbox_50_not_1_Masked_z_0_), .Z(
        generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_50_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U7 ( .A(rand[503]), .B(
        generated_sbox_50_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_50_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U5 ( .A(rand[503]), .B(
        generated_sbox_50_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_50_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_50_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_50_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_50_xor_1_Masked_z_0_), .ZN(
        generated_sbox_50_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[50]), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[114]), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[504]), .B(
        generated_sbox_50_not_2_Masked_z[0]), .Z(
        generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[504]), .B(
        generated_sbox_50_not_2_Masked_z[1]), .Z(
        generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_50_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U7 ( .A(rand[505]), .B(
        generated_sbox_50_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_50_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U5 ( .A(rand[505]), .B(
        generated_sbox_50_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_50_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_50_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_50_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[50]), .ZN(
        generated_sbox_50_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_50_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_50_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[506]), .B(
        data_in_s3[114]), .Z(generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[506]), .B(
        generated_sbox_50_not_3_Masked_z_0_), .Z(
        generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_50_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U7 ( .A(rand[507]), .B(
        generated_sbox_50_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_50_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U5 ( .A(rand[507]), .B(
        generated_sbox_50_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_50_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_50_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_50_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_50_xor_2_Masked_z_0_), .ZN(
        generated_sbox_50_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_50_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_50_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[508]), .B(
        generated_sbox_50_not_4_Masked_z[0]), .Z(
        generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[508]), .B(
        generated_sbox_50_not_4_Masked_z[1]), .Z(
        generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_50_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U7 ( .A(rand[509]), .B(
        generated_sbox_50_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_50_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_50_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U5 ( .A(rand[509]), .B(
        generated_sbox_50_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_50_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_50_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_50_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_50_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_and_1_Masked_z[0]), .B(
        generated_sbox_50_xor_3_Masked_x[0]), .Z(
        generated_sbox_50_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_50_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_and_1_Masked_z[1]), .B(
        generated_sbox_50_xor_3_Masked_x[1]), .Z(
        generated_sbox_50_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_and_2_Masked_z[0]), .B(
        generated_sbox_50_xor_4_Masked_x[0]), .Z(
        generated_sbox_50_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_50_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_and_2_Masked_z[1]), .B(
        generated_sbox_50_xor_4_Masked_x[1]), .Z(
        generated_sbox_50_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_and_3_Masked_z[0]), .B(
        generated_sbox_50_xor_5_Masked_x[0]), .Z(
        generated_sbox_50_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_50_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_and_3_Masked_z[1]), .B(
        generated_sbox_50_xor_5_Masked_x[1]), .Z(sbox_s2[114]) );
  XOR2_X1 generated_sbox_50_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_and_4_Masked_z[0]), .B(
        generated_sbox_50_xor_6_Masked_x[0]), .Z(
        generated_sbox_50_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_50_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_and_4_Masked_z[1]), .B(
        generated_sbox_50_xor_6_Masked_x[1]), .Z(
        generated_sbox_50_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_50_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_and_0_Masked_z[0]), .B(
        generated_sbox_50_xor_7_Masked_x[0]), .Z(sbox_s4[50]) );
  XOR2_X1 generated_sbox_50_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_and_0_Masked_z[1]), .B(
        generated_sbox_50_xor_7_Masked_x[1]), .Z(sbox_s4[114]) );
  XOR2_X1 generated_sbox_50_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[50]), 
        .B(generated_sbox_50_xor_3_Masked_z[0]), .Z(sbox_s0[50]) );
  XOR2_X1 generated_sbox_50_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[114]), 
        .B(generated_sbox_50_xor_3_Masked_z[1]), .Z(sbox_s0[114]) );
  XOR2_X1 generated_sbox_50_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_xor_4_Masked_z[0]), .B(
        generated_sbox_50_xor_3_Masked_z[0]), .Z(sbox_s1[50]) );
  XOR2_X1 generated_sbox_50_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_xor_4_Masked_z[1]), .B(
        generated_sbox_50_xor_3_Masked_z[1]), .Z(sbox_s1[114]) );
  INV_X1 generated_sbox_50_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_50_xor_5_Masked_z_0_), .ZN(sbox_s2[50]) );
  XOR2_X1 generated_sbox_50_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_50_xor_6_Masked_z[0]), .B(
        generated_sbox_50_xor_5_Masked_z_0_), .Z(sbox_s3[50]) );
  XOR2_X1 generated_sbox_50_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_50_xor_6_Masked_z[1]), .B(sbox_s2[114]), .Z(
        sbox_s3[114]) );
  DFF_X1 generated_sbox_51_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_51_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_51_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_51_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_51_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_51_reg_1_s0_1_reg ( .D(generated_sbox_51_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_51_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_51_reg_1_s1_1_reg ( .D(generated_sbox_51_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_51_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_51_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_51_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_51_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_51_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_51_reg_1_s0_reg ( .D(generated_sbox_51_reg_0_s0), .CK(
        clock), .Q(generated_sbox_51_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_51_reg_1_s1_reg ( .D(generated_sbox_51_reg_0_s1), .CK(
        clock), .Q(generated_sbox_51_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_1_s0_reg ( .D(
        generated_sbox_51_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_51_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_1_s1_reg ( .D(
        generated_sbox_51_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_51_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_51_reg_0_s1_reg ( .D(data_in_s1[115]), .CK(clock), .Q(
        generated_sbox_51_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_51_reg_0_s0_reg ( .D(data_in_s1[51]), .CK(clock), .Q(
        generated_sbox_51_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_51_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_51_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s0_reg ( .D(
        generated_sbox_51_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_51_reg_0_s1_1_reg ( .D(data_in_s3[115]), .CK(clock), 
        .Q(generated_sbox_51_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_51_reg_0_s0_1_reg ( .D(data_in_s3[51]), .CK(clock), 
        .Q(generated_sbox_51_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_51_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_51_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_51_reg_io_z_0_s1_reg ( .D(
        generated_sbox_51_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_51_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[51]), 
        .B(data_in_s0[51]), .Z(generated_sbox_51_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_51_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[115]), .B(data_in_s0[115]), .Z(generated_sbox_51_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[51]), 
        .B(data_in_s1[51]), .Z(generated_sbox_51_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_51_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[115]), .B(data_in_s1[115]), .Z(generated_sbox_51_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[51]), 
        .B(data_in_s3[51]), .Z(generated_sbox_51_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_51_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[115]), .B(data_in_s3[115]), .Z(generated_sbox_51_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_51_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_51_xor_0_Masked_z_0_), .ZN(
        generated_sbox_51_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[51]), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[115]), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[510]), .B(
        generated_sbox_51_not_0_Masked_z[0]), .Z(
        generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[510]), .B(
        generated_sbox_51_not_0_Masked_z[1]), .Z(
        generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_51_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U7 ( .A(rand[511]), .B(
        generated_sbox_51_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_51_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U5 ( .A(rand[511]), .B(
        generated_sbox_51_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_51_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_51_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_51_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[51]), .ZN(
        generated_sbox_51_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_51_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_51_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[512]), .B(
        data_in_s1[115]), .Z(generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[512]), .B(
        generated_sbox_51_not_1_Masked_z_0_), .Z(
        generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_51_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U7 ( .A(rand[513]), .B(
        generated_sbox_51_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_51_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U5 ( .A(rand[513]), .B(
        generated_sbox_51_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_51_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_51_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_51_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_51_xor_1_Masked_z_0_), .ZN(
        generated_sbox_51_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[51]), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[115]), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[514]), .B(
        generated_sbox_51_not_2_Masked_z[0]), .Z(
        generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[514]), .B(
        generated_sbox_51_not_2_Masked_z[1]), .Z(
        generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_51_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U7 ( .A(rand[515]), .B(
        generated_sbox_51_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_51_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U5 ( .A(rand[515]), .B(
        generated_sbox_51_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_51_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_51_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_51_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[51]), .ZN(
        generated_sbox_51_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_51_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_51_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[516]), .B(
        data_in_s3[115]), .Z(generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[516]), .B(
        generated_sbox_51_not_3_Masked_z_0_), .Z(
        generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_51_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U7 ( .A(rand[517]), .B(
        generated_sbox_51_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_51_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U5 ( .A(rand[517]), .B(
        generated_sbox_51_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_51_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_51_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_51_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_51_xor_2_Masked_z_0_), .ZN(
        generated_sbox_51_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_51_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_51_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[518]), .B(
        generated_sbox_51_not_4_Masked_z[0]), .Z(
        generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[518]), .B(
        generated_sbox_51_not_4_Masked_z[1]), .Z(
        generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_51_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U7 ( .A(rand[519]), .B(
        generated_sbox_51_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_51_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_51_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U5 ( .A(rand[519]), .B(
        generated_sbox_51_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_51_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_51_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_51_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_51_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_and_1_Masked_z[0]), .B(
        generated_sbox_51_xor_3_Masked_x[0]), .Z(
        generated_sbox_51_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_51_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_and_1_Masked_z[1]), .B(
        generated_sbox_51_xor_3_Masked_x[1]), .Z(
        generated_sbox_51_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_and_2_Masked_z[0]), .B(
        generated_sbox_51_xor_4_Masked_x[0]), .Z(
        generated_sbox_51_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_51_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_and_2_Masked_z[1]), .B(
        generated_sbox_51_xor_4_Masked_x[1]), .Z(
        generated_sbox_51_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_and_3_Masked_z[0]), .B(
        generated_sbox_51_xor_5_Masked_x[0]), .Z(
        generated_sbox_51_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_51_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_and_3_Masked_z[1]), .B(
        generated_sbox_51_xor_5_Masked_x[1]), .Z(sbox_s2[115]) );
  XOR2_X1 generated_sbox_51_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_and_4_Masked_z[0]), .B(
        generated_sbox_51_xor_6_Masked_x[0]), .Z(
        generated_sbox_51_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_51_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_and_4_Masked_z[1]), .B(
        generated_sbox_51_xor_6_Masked_x[1]), .Z(
        generated_sbox_51_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_51_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_and_0_Masked_z[0]), .B(
        generated_sbox_51_xor_7_Masked_x[0]), .Z(sbox_s4[51]) );
  XOR2_X1 generated_sbox_51_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_and_0_Masked_z[1]), .B(
        generated_sbox_51_xor_7_Masked_x[1]), .Z(sbox_s4[115]) );
  XOR2_X1 generated_sbox_51_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[51]), 
        .B(generated_sbox_51_xor_3_Masked_z[0]), .Z(sbox_s0[51]) );
  XOR2_X1 generated_sbox_51_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[115]), 
        .B(generated_sbox_51_xor_3_Masked_z[1]), .Z(sbox_s0[115]) );
  XOR2_X1 generated_sbox_51_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_xor_4_Masked_z[0]), .B(
        generated_sbox_51_xor_3_Masked_z[0]), .Z(sbox_s1[51]) );
  XOR2_X1 generated_sbox_51_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_xor_4_Masked_z[1]), .B(
        generated_sbox_51_xor_3_Masked_z[1]), .Z(sbox_s1[115]) );
  INV_X1 generated_sbox_51_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_51_xor_5_Masked_z_0_), .ZN(sbox_s2[51]) );
  XOR2_X1 generated_sbox_51_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_51_xor_6_Masked_z[0]), .B(
        generated_sbox_51_xor_5_Masked_z_0_), .Z(sbox_s3[51]) );
  XOR2_X1 generated_sbox_51_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_51_xor_6_Masked_z[1]), .B(sbox_s2[115]), .Z(
        sbox_s3[115]) );
  DFF_X1 generated_sbox_52_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_52_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_52_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_52_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_52_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_52_reg_1_s0_1_reg ( .D(generated_sbox_52_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_52_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_52_reg_1_s1_1_reg ( .D(generated_sbox_52_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_52_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_52_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_52_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_52_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_52_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_52_reg_1_s0_reg ( .D(generated_sbox_52_reg_0_s0), .CK(
        clock), .Q(generated_sbox_52_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_52_reg_1_s1_reg ( .D(generated_sbox_52_reg_0_s1), .CK(
        clock), .Q(generated_sbox_52_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_1_s0_reg ( .D(
        generated_sbox_52_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_52_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_1_s1_reg ( .D(
        generated_sbox_52_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_52_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_52_reg_0_s1_reg ( .D(data_in_s1[116]), .CK(clock), .Q(
        generated_sbox_52_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_52_reg_0_s0_reg ( .D(data_in_s1[52]), .CK(clock), .Q(
        generated_sbox_52_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_52_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_52_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s0_reg ( .D(
        generated_sbox_52_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_52_reg_0_s1_1_reg ( .D(data_in_s3[116]), .CK(clock), 
        .Q(generated_sbox_52_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_52_reg_0_s0_1_reg ( .D(data_in_s3[52]), .CK(clock), 
        .Q(generated_sbox_52_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_52_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_52_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_52_reg_io_z_0_s1_reg ( .D(
        generated_sbox_52_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_52_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[52]), 
        .B(data_in_s0[52]), .Z(generated_sbox_52_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_52_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[116]), .B(data_in_s0[116]), .Z(generated_sbox_52_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[52]), 
        .B(data_in_s1[52]), .Z(generated_sbox_52_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_52_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[116]), .B(data_in_s1[116]), .Z(generated_sbox_52_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[52]), 
        .B(data_in_s3[52]), .Z(generated_sbox_52_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_52_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[116]), .B(data_in_s3[116]), .Z(generated_sbox_52_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_52_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_52_xor_0_Masked_z_0_), .ZN(
        generated_sbox_52_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[52]), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[116]), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[520]), .B(
        generated_sbox_52_not_0_Masked_z[0]), .Z(
        generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[520]), .B(
        generated_sbox_52_not_0_Masked_z[1]), .Z(
        generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_52_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U7 ( .A(rand[521]), .B(
        generated_sbox_52_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_52_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U5 ( .A(rand[521]), .B(
        generated_sbox_52_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_52_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_52_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_52_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[52]), .ZN(
        generated_sbox_52_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_52_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_52_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[522]), .B(
        data_in_s1[116]), .Z(generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[522]), .B(
        generated_sbox_52_not_1_Masked_z_0_), .Z(
        generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_52_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U7 ( .A(rand[523]), .B(
        generated_sbox_52_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_52_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U5 ( .A(rand[523]), .B(
        generated_sbox_52_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_52_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_52_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_52_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_52_xor_1_Masked_z_0_), .ZN(
        generated_sbox_52_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[52]), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[116]), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[524]), .B(
        generated_sbox_52_not_2_Masked_z[0]), .Z(
        generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[524]), .B(
        generated_sbox_52_not_2_Masked_z[1]), .Z(
        generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_52_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U7 ( .A(rand[525]), .B(
        generated_sbox_52_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_52_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U5 ( .A(rand[525]), .B(
        generated_sbox_52_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_52_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_52_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_52_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[52]), .ZN(
        generated_sbox_52_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_52_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_52_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[526]), .B(
        data_in_s3[116]), .Z(generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[526]), .B(
        generated_sbox_52_not_3_Masked_z_0_), .Z(
        generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_52_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U7 ( .A(rand[527]), .B(
        generated_sbox_52_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_52_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U5 ( .A(rand[527]), .B(
        generated_sbox_52_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_52_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_52_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_52_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_52_xor_2_Masked_z_0_), .ZN(
        generated_sbox_52_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_52_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_52_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[528]), .B(
        generated_sbox_52_not_4_Masked_z[0]), .Z(
        generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[528]), .B(
        generated_sbox_52_not_4_Masked_z[1]), .Z(
        generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_52_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U7 ( .A(rand[529]), .B(
        generated_sbox_52_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_52_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_52_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U5 ( .A(rand[529]), .B(
        generated_sbox_52_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_52_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_52_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_52_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_52_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_and_1_Masked_z[0]), .B(
        generated_sbox_52_xor_3_Masked_x[0]), .Z(
        generated_sbox_52_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_52_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_and_1_Masked_z[1]), .B(
        generated_sbox_52_xor_3_Masked_x[1]), .Z(
        generated_sbox_52_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_and_2_Masked_z[0]), .B(
        generated_sbox_52_xor_4_Masked_x[0]), .Z(
        generated_sbox_52_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_52_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_and_2_Masked_z[1]), .B(
        generated_sbox_52_xor_4_Masked_x[1]), .Z(
        generated_sbox_52_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_and_3_Masked_z[0]), .B(
        generated_sbox_52_xor_5_Masked_x[0]), .Z(
        generated_sbox_52_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_52_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_and_3_Masked_z[1]), .B(
        generated_sbox_52_xor_5_Masked_x[1]), .Z(sbox_s2[116]) );
  XOR2_X1 generated_sbox_52_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_and_4_Masked_z[0]), .B(
        generated_sbox_52_xor_6_Masked_x[0]), .Z(
        generated_sbox_52_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_52_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_and_4_Masked_z[1]), .B(
        generated_sbox_52_xor_6_Masked_x[1]), .Z(
        generated_sbox_52_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_52_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_and_0_Masked_z[0]), .B(
        generated_sbox_52_xor_7_Masked_x[0]), .Z(sbox_s4[52]) );
  XOR2_X1 generated_sbox_52_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_and_0_Masked_z[1]), .B(
        generated_sbox_52_xor_7_Masked_x[1]), .Z(sbox_s4[116]) );
  XOR2_X1 generated_sbox_52_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[52]), 
        .B(generated_sbox_52_xor_3_Masked_z[0]), .Z(sbox_s0[52]) );
  XOR2_X1 generated_sbox_52_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[116]), 
        .B(generated_sbox_52_xor_3_Masked_z[1]), .Z(sbox_s0[116]) );
  XOR2_X1 generated_sbox_52_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_xor_4_Masked_z[0]), .B(
        generated_sbox_52_xor_3_Masked_z[0]), .Z(sbox_s1[52]) );
  XOR2_X1 generated_sbox_52_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_xor_4_Masked_z[1]), .B(
        generated_sbox_52_xor_3_Masked_z[1]), .Z(sbox_s1[116]) );
  INV_X1 generated_sbox_52_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_52_xor_5_Masked_z_0_), .ZN(sbox_s2[52]) );
  XOR2_X1 generated_sbox_52_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_52_xor_6_Masked_z[0]), .B(
        generated_sbox_52_xor_5_Masked_z_0_), .Z(sbox_s3[52]) );
  XOR2_X1 generated_sbox_52_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_52_xor_6_Masked_z[1]), .B(sbox_s2[116]), .Z(
        sbox_s3[116]) );
  DFF_X1 generated_sbox_53_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_53_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_53_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_53_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_53_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_53_reg_1_s0_1_reg ( .D(generated_sbox_53_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_53_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_53_reg_1_s1_1_reg ( .D(generated_sbox_53_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_53_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_53_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_53_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_53_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_53_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_53_reg_1_s0_reg ( .D(generated_sbox_53_reg_0_s0), .CK(
        clock), .Q(generated_sbox_53_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_53_reg_1_s1_reg ( .D(generated_sbox_53_reg_0_s1), .CK(
        clock), .Q(generated_sbox_53_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_1_s0_reg ( .D(
        generated_sbox_53_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_53_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_1_s1_reg ( .D(
        generated_sbox_53_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_53_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_53_reg_0_s1_reg ( .D(data_in_s1[117]), .CK(clock), .Q(
        generated_sbox_53_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_53_reg_0_s0_reg ( .D(data_in_s1[53]), .CK(clock), .Q(
        generated_sbox_53_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_53_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_53_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s0_reg ( .D(
        generated_sbox_53_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_53_reg_0_s1_1_reg ( .D(data_in_s3[117]), .CK(clock), 
        .Q(generated_sbox_53_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_53_reg_0_s0_1_reg ( .D(data_in_s3[53]), .CK(clock), 
        .Q(generated_sbox_53_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_53_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_53_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_53_reg_io_z_0_s1_reg ( .D(
        generated_sbox_53_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_53_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[53]), 
        .B(data_in_s0[53]), .Z(generated_sbox_53_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_53_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[117]), .B(data_in_s0[117]), .Z(generated_sbox_53_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[53]), 
        .B(data_in_s1[53]), .Z(generated_sbox_53_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_53_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[117]), .B(data_in_s1[117]), .Z(generated_sbox_53_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[53]), 
        .B(data_in_s3[53]), .Z(generated_sbox_53_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_53_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[117]), .B(data_in_s3[117]), .Z(generated_sbox_53_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_53_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_53_xor_0_Masked_z_0_), .ZN(
        generated_sbox_53_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[53]), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[117]), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[530]), .B(
        generated_sbox_53_not_0_Masked_z[0]), .Z(
        generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[530]), .B(
        generated_sbox_53_not_0_Masked_z[1]), .Z(
        generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_53_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U7 ( .A(rand[531]), .B(
        generated_sbox_53_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_53_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U5 ( .A(rand[531]), .B(
        generated_sbox_53_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_53_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_53_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_53_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[53]), .ZN(
        generated_sbox_53_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_53_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_53_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[532]), .B(
        data_in_s1[117]), .Z(generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[532]), .B(
        generated_sbox_53_not_1_Masked_z_0_), .Z(
        generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_53_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U7 ( .A(rand[533]), .B(
        generated_sbox_53_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_53_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U5 ( .A(rand[533]), .B(
        generated_sbox_53_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_53_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_53_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_53_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_53_xor_1_Masked_z_0_), .ZN(
        generated_sbox_53_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[53]), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[117]), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[534]), .B(
        generated_sbox_53_not_2_Masked_z[0]), .Z(
        generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[534]), .B(
        generated_sbox_53_not_2_Masked_z[1]), .Z(
        generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_53_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U7 ( .A(rand[535]), .B(
        generated_sbox_53_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_53_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U5 ( .A(rand[535]), .B(
        generated_sbox_53_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_53_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_53_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_53_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[53]), .ZN(
        generated_sbox_53_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_53_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_53_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[536]), .B(
        data_in_s3[117]), .Z(generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[536]), .B(
        generated_sbox_53_not_3_Masked_z_0_), .Z(
        generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_53_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U7 ( .A(rand[537]), .B(
        generated_sbox_53_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_53_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U5 ( .A(rand[537]), .B(
        generated_sbox_53_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_53_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_53_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_53_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_53_xor_2_Masked_z_0_), .ZN(
        generated_sbox_53_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_53_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_53_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[538]), .B(
        generated_sbox_53_not_4_Masked_z[0]), .Z(
        generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[538]), .B(
        generated_sbox_53_not_4_Masked_z[1]), .Z(
        generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_53_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U7 ( .A(rand[539]), .B(
        generated_sbox_53_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_53_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_53_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U5 ( .A(rand[539]), .B(
        generated_sbox_53_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_53_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_53_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_53_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_53_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_and_1_Masked_z[0]), .B(
        generated_sbox_53_xor_3_Masked_x[0]), .Z(
        generated_sbox_53_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_53_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_and_1_Masked_z[1]), .B(
        generated_sbox_53_xor_3_Masked_x[1]), .Z(
        generated_sbox_53_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_and_2_Masked_z[0]), .B(
        generated_sbox_53_xor_4_Masked_x[0]), .Z(
        generated_sbox_53_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_53_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_and_2_Masked_z[1]), .B(
        generated_sbox_53_xor_4_Masked_x[1]), .Z(
        generated_sbox_53_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_and_3_Masked_z[0]), .B(
        generated_sbox_53_xor_5_Masked_x[0]), .Z(
        generated_sbox_53_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_53_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_and_3_Masked_z[1]), .B(
        generated_sbox_53_xor_5_Masked_x[1]), .Z(sbox_s2[117]) );
  XOR2_X1 generated_sbox_53_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_and_4_Masked_z[0]), .B(
        generated_sbox_53_xor_6_Masked_x[0]), .Z(
        generated_sbox_53_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_53_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_and_4_Masked_z[1]), .B(
        generated_sbox_53_xor_6_Masked_x[1]), .Z(
        generated_sbox_53_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_53_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_and_0_Masked_z[0]), .B(
        generated_sbox_53_xor_7_Masked_x[0]), .Z(sbox_s4[53]) );
  XOR2_X1 generated_sbox_53_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_and_0_Masked_z[1]), .B(
        generated_sbox_53_xor_7_Masked_x[1]), .Z(sbox_s4[117]) );
  XOR2_X1 generated_sbox_53_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[53]), 
        .B(generated_sbox_53_xor_3_Masked_z[0]), .Z(sbox_s0[53]) );
  XOR2_X1 generated_sbox_53_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[117]), 
        .B(generated_sbox_53_xor_3_Masked_z[1]), .Z(sbox_s0[117]) );
  XOR2_X1 generated_sbox_53_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_xor_4_Masked_z[0]), .B(
        generated_sbox_53_xor_3_Masked_z[0]), .Z(sbox_s1[53]) );
  XOR2_X1 generated_sbox_53_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_xor_4_Masked_z[1]), .B(
        generated_sbox_53_xor_3_Masked_z[1]), .Z(sbox_s1[117]) );
  INV_X1 generated_sbox_53_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_53_xor_5_Masked_z_0_), .ZN(sbox_s2[53]) );
  XOR2_X1 generated_sbox_53_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_53_xor_6_Masked_z[0]), .B(
        generated_sbox_53_xor_5_Masked_z_0_), .Z(sbox_s3[53]) );
  XOR2_X1 generated_sbox_53_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_53_xor_6_Masked_z[1]), .B(sbox_s2[117]), .Z(
        sbox_s3[117]) );
  DFF_X1 generated_sbox_54_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_54_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_54_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_54_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_54_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_54_reg_1_s0_1_reg ( .D(generated_sbox_54_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_54_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_54_reg_1_s1_1_reg ( .D(generated_sbox_54_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_54_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_54_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_54_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_54_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_54_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_54_reg_1_s0_reg ( .D(generated_sbox_54_reg_0_s0), .CK(
        clock), .Q(generated_sbox_54_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_54_reg_1_s1_reg ( .D(generated_sbox_54_reg_0_s1), .CK(
        clock), .Q(generated_sbox_54_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_1_s0_reg ( .D(
        generated_sbox_54_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_54_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_1_s1_reg ( .D(
        generated_sbox_54_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_54_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_54_reg_0_s1_reg ( .D(data_in_s1[118]), .CK(clock), .Q(
        generated_sbox_54_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_54_reg_0_s0_reg ( .D(data_in_s1[54]), .CK(clock), .Q(
        generated_sbox_54_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_54_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_54_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s0_reg ( .D(
        generated_sbox_54_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_54_reg_0_s1_1_reg ( .D(data_in_s3[118]), .CK(clock), 
        .Q(generated_sbox_54_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_54_reg_0_s0_1_reg ( .D(data_in_s3[54]), .CK(clock), 
        .Q(generated_sbox_54_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_54_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_54_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_54_reg_io_z_0_s1_reg ( .D(
        generated_sbox_54_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_54_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[54]), 
        .B(data_in_s0[54]), .Z(generated_sbox_54_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_54_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[118]), .B(data_in_s0[118]), .Z(generated_sbox_54_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[54]), 
        .B(data_in_s1[54]), .Z(generated_sbox_54_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_54_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[118]), .B(data_in_s1[118]), .Z(generated_sbox_54_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[54]), 
        .B(data_in_s3[54]), .Z(generated_sbox_54_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_54_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[118]), .B(data_in_s3[118]), .Z(generated_sbox_54_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_54_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_54_xor_0_Masked_z_0_), .ZN(
        generated_sbox_54_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[54]), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[118]), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[540]), .B(
        generated_sbox_54_not_0_Masked_z[0]), .Z(
        generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[540]), .B(
        generated_sbox_54_not_0_Masked_z[1]), .Z(
        generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_54_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U7 ( .A(rand[541]), .B(
        generated_sbox_54_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_54_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U5 ( .A(rand[541]), .B(
        generated_sbox_54_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_54_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_54_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_54_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[54]), .ZN(
        generated_sbox_54_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_54_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_54_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[542]), .B(
        data_in_s1[118]), .Z(generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[542]), .B(
        generated_sbox_54_not_1_Masked_z_0_), .Z(
        generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_54_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U7 ( .A(rand[543]), .B(
        generated_sbox_54_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_54_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U5 ( .A(rand[543]), .B(
        generated_sbox_54_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_54_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_54_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_54_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_54_xor_1_Masked_z_0_), .ZN(
        generated_sbox_54_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[54]), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[118]), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[544]), .B(
        generated_sbox_54_not_2_Masked_z[0]), .Z(
        generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[544]), .B(
        generated_sbox_54_not_2_Masked_z[1]), .Z(
        generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_54_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U7 ( .A(rand[545]), .B(
        generated_sbox_54_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_54_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U5 ( .A(rand[545]), .B(
        generated_sbox_54_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_54_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_54_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_54_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[54]), .ZN(
        generated_sbox_54_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_54_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_54_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[546]), .B(
        data_in_s3[118]), .Z(generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[546]), .B(
        generated_sbox_54_not_3_Masked_z_0_), .Z(
        generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_54_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U7 ( .A(rand[547]), .B(
        generated_sbox_54_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_54_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U5 ( .A(rand[547]), .B(
        generated_sbox_54_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_54_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_54_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_54_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_54_xor_2_Masked_z_0_), .ZN(
        generated_sbox_54_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_54_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_54_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[548]), .B(
        generated_sbox_54_not_4_Masked_z[0]), .Z(
        generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[548]), .B(
        generated_sbox_54_not_4_Masked_z[1]), .Z(
        generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_54_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U7 ( .A(rand[549]), .B(
        generated_sbox_54_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_54_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_54_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U5 ( .A(rand[549]), .B(
        generated_sbox_54_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_54_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_54_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_54_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_54_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_and_1_Masked_z[0]), .B(
        generated_sbox_54_xor_3_Masked_x[0]), .Z(
        generated_sbox_54_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_54_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_and_1_Masked_z[1]), .B(
        generated_sbox_54_xor_3_Masked_x[1]), .Z(
        generated_sbox_54_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_and_2_Masked_z[0]), .B(
        generated_sbox_54_xor_4_Masked_x[0]), .Z(
        generated_sbox_54_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_54_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_and_2_Masked_z[1]), .B(
        generated_sbox_54_xor_4_Masked_x[1]), .Z(
        generated_sbox_54_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_and_3_Masked_z[0]), .B(
        generated_sbox_54_xor_5_Masked_x[0]), .Z(
        generated_sbox_54_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_54_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_and_3_Masked_z[1]), .B(
        generated_sbox_54_xor_5_Masked_x[1]), .Z(sbox_s2[118]) );
  XOR2_X1 generated_sbox_54_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_and_4_Masked_z[0]), .B(
        generated_sbox_54_xor_6_Masked_x[0]), .Z(
        generated_sbox_54_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_54_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_and_4_Masked_z[1]), .B(
        generated_sbox_54_xor_6_Masked_x[1]), .Z(
        generated_sbox_54_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_54_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_and_0_Masked_z[0]), .B(
        generated_sbox_54_xor_7_Masked_x[0]), .Z(sbox_s4[54]) );
  XOR2_X1 generated_sbox_54_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_and_0_Masked_z[1]), .B(
        generated_sbox_54_xor_7_Masked_x[1]), .Z(sbox_s4[118]) );
  XOR2_X1 generated_sbox_54_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[54]), 
        .B(generated_sbox_54_xor_3_Masked_z[0]), .Z(sbox_s0[54]) );
  XOR2_X1 generated_sbox_54_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[118]), 
        .B(generated_sbox_54_xor_3_Masked_z[1]), .Z(sbox_s0[118]) );
  XOR2_X1 generated_sbox_54_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_xor_4_Masked_z[0]), .B(
        generated_sbox_54_xor_3_Masked_z[0]), .Z(sbox_s1[54]) );
  XOR2_X1 generated_sbox_54_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_xor_4_Masked_z[1]), .B(
        generated_sbox_54_xor_3_Masked_z[1]), .Z(sbox_s1[118]) );
  INV_X1 generated_sbox_54_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_54_xor_5_Masked_z_0_), .ZN(sbox_s2[54]) );
  XOR2_X1 generated_sbox_54_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_54_xor_6_Masked_z[0]), .B(
        generated_sbox_54_xor_5_Masked_z_0_), .Z(sbox_s3[54]) );
  XOR2_X1 generated_sbox_54_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_54_xor_6_Masked_z[1]), .B(sbox_s2[118]), .Z(
        sbox_s3[118]) );
  DFF_X1 generated_sbox_55_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_55_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_55_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_55_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_55_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_55_reg_1_s0_1_reg ( .D(generated_sbox_55_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_55_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_55_reg_1_s1_1_reg ( .D(generated_sbox_55_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_55_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_55_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_55_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_55_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_55_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_55_reg_1_s0_reg ( .D(generated_sbox_55_reg_0_s0), .CK(
        clock), .Q(generated_sbox_55_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_55_reg_1_s1_reg ( .D(generated_sbox_55_reg_0_s1), .CK(
        clock), .Q(generated_sbox_55_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_1_s0_reg ( .D(
        generated_sbox_55_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_55_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_1_s1_reg ( .D(
        generated_sbox_55_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_55_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_55_reg_0_s1_reg ( .D(data_in_s1[119]), .CK(clock), .Q(
        generated_sbox_55_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_55_reg_0_s0_reg ( .D(data_in_s1[55]), .CK(clock), .Q(
        generated_sbox_55_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_55_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_55_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s0_reg ( .D(
        generated_sbox_55_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_55_reg_0_s1_1_reg ( .D(data_in_s3[119]), .CK(clock), 
        .Q(generated_sbox_55_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_55_reg_0_s0_1_reg ( .D(data_in_s3[55]), .CK(clock), 
        .Q(generated_sbox_55_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_55_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_55_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_55_reg_io_z_0_s1_reg ( .D(
        generated_sbox_55_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_55_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[55]), 
        .B(data_in_s0[55]), .Z(generated_sbox_55_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_55_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[119]), .B(data_in_s0[119]), .Z(generated_sbox_55_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[55]), 
        .B(data_in_s1[55]), .Z(generated_sbox_55_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_55_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[119]), .B(data_in_s1[119]), .Z(generated_sbox_55_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[55]), 
        .B(data_in_s3[55]), .Z(generated_sbox_55_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_55_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[119]), .B(data_in_s3[119]), .Z(generated_sbox_55_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_55_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_55_xor_0_Masked_z_0_), .ZN(
        generated_sbox_55_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[55]), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[119]), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[550]), .B(
        generated_sbox_55_not_0_Masked_z[0]), .Z(
        generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[550]), .B(
        generated_sbox_55_not_0_Masked_z[1]), .Z(
        generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_55_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U7 ( .A(rand[551]), .B(
        generated_sbox_55_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_55_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U5 ( .A(rand[551]), .B(
        generated_sbox_55_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_55_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_55_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_55_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[55]), .ZN(
        generated_sbox_55_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_55_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_55_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[552]), .B(
        data_in_s1[119]), .Z(generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[552]), .B(
        generated_sbox_55_not_1_Masked_z_0_), .Z(
        generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_55_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U7 ( .A(rand[553]), .B(
        generated_sbox_55_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_55_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U5 ( .A(rand[553]), .B(
        generated_sbox_55_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_55_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_55_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_55_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_55_xor_1_Masked_z_0_), .ZN(
        generated_sbox_55_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[55]), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[119]), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[554]), .B(
        generated_sbox_55_not_2_Masked_z[0]), .Z(
        generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[554]), .B(
        generated_sbox_55_not_2_Masked_z[1]), .Z(
        generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_55_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U7 ( .A(rand[555]), .B(
        generated_sbox_55_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_55_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U5 ( .A(rand[555]), .B(
        generated_sbox_55_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_55_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_55_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_55_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[55]), .ZN(
        generated_sbox_55_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_55_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_55_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[556]), .B(
        data_in_s3[119]), .Z(generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[556]), .B(
        generated_sbox_55_not_3_Masked_z_0_), .Z(
        generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_55_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U7 ( .A(rand[557]), .B(
        generated_sbox_55_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_55_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U5 ( .A(rand[557]), .B(
        generated_sbox_55_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_55_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_55_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_55_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_55_xor_2_Masked_z_0_), .ZN(
        generated_sbox_55_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_55_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_55_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[558]), .B(
        generated_sbox_55_not_4_Masked_z[0]), .Z(
        generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[558]), .B(
        generated_sbox_55_not_4_Masked_z[1]), .Z(
        generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_55_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U7 ( .A(rand[559]), .B(
        generated_sbox_55_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_55_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_55_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U5 ( .A(rand[559]), .B(
        generated_sbox_55_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_55_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_55_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_55_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_55_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_and_1_Masked_z[0]), .B(
        generated_sbox_55_xor_3_Masked_x[0]), .Z(
        generated_sbox_55_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_55_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_and_1_Masked_z[1]), .B(
        generated_sbox_55_xor_3_Masked_x[1]), .Z(
        generated_sbox_55_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_and_2_Masked_z[0]), .B(
        generated_sbox_55_xor_4_Masked_x[0]), .Z(
        generated_sbox_55_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_55_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_and_2_Masked_z[1]), .B(
        generated_sbox_55_xor_4_Masked_x[1]), .Z(
        generated_sbox_55_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_and_3_Masked_z[0]), .B(
        generated_sbox_55_xor_5_Masked_x[0]), .Z(
        generated_sbox_55_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_55_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_and_3_Masked_z[1]), .B(
        generated_sbox_55_xor_5_Masked_x[1]), .Z(sbox_s2[119]) );
  XOR2_X1 generated_sbox_55_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_and_4_Masked_z[0]), .B(
        generated_sbox_55_xor_6_Masked_x[0]), .Z(
        generated_sbox_55_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_55_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_and_4_Masked_z[1]), .B(
        generated_sbox_55_xor_6_Masked_x[1]), .Z(
        generated_sbox_55_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_55_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_and_0_Masked_z[0]), .B(
        generated_sbox_55_xor_7_Masked_x[0]), .Z(sbox_s4[55]) );
  XOR2_X1 generated_sbox_55_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_and_0_Masked_z[1]), .B(
        generated_sbox_55_xor_7_Masked_x[1]), .Z(sbox_s4[119]) );
  XOR2_X1 generated_sbox_55_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[55]), 
        .B(generated_sbox_55_xor_3_Masked_z[0]), .Z(sbox_s0[55]) );
  XOR2_X1 generated_sbox_55_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[119]), 
        .B(generated_sbox_55_xor_3_Masked_z[1]), .Z(sbox_s0[119]) );
  XOR2_X1 generated_sbox_55_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_xor_4_Masked_z[0]), .B(
        generated_sbox_55_xor_3_Masked_z[0]), .Z(sbox_s1[55]) );
  XOR2_X1 generated_sbox_55_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_xor_4_Masked_z[1]), .B(
        generated_sbox_55_xor_3_Masked_z[1]), .Z(sbox_s1[119]) );
  INV_X1 generated_sbox_55_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_55_xor_5_Masked_z_0_), .ZN(sbox_s2[55]) );
  XOR2_X1 generated_sbox_55_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_55_xor_6_Masked_z[0]), .B(
        generated_sbox_55_xor_5_Masked_z_0_), .Z(sbox_s3[55]) );
  XOR2_X1 generated_sbox_55_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_55_xor_6_Masked_z[1]), .B(sbox_s2[119]), .Z(
        sbox_s3[119]) );
  DFF_X1 generated_sbox_56_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_56_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_56_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_56_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_56_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_56_reg_1_s0_1_reg ( .D(generated_sbox_56_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_56_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_56_reg_1_s1_1_reg ( .D(generated_sbox_56_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_56_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_56_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_56_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_56_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_56_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_56_reg_1_s0_reg ( .D(generated_sbox_56_reg_0_s0), .CK(
        clock), .Q(generated_sbox_56_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_56_reg_1_s1_reg ( .D(generated_sbox_56_reg_0_s1), .CK(
        clock), .Q(generated_sbox_56_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_1_s0_reg ( .D(
        generated_sbox_56_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_56_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_1_s1_reg ( .D(
        generated_sbox_56_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_56_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_56_reg_0_s1_reg ( .D(data_in_s1[120]), .CK(clock), .Q(
        generated_sbox_56_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_56_reg_0_s0_reg ( .D(data_in_s1[56]), .CK(clock), .Q(
        generated_sbox_56_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_56_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_56_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s0_reg ( .D(
        generated_sbox_56_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_56_reg_0_s1_1_reg ( .D(data_in_s3[120]), .CK(clock), 
        .Q(generated_sbox_56_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_56_reg_0_s0_1_reg ( .D(data_in_s3[56]), .CK(clock), 
        .Q(generated_sbox_56_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_56_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_56_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_56_reg_io_z_0_s1_reg ( .D(
        generated_sbox_56_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_56_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[56]), 
        .B(data_in_s0[56]), .Z(generated_sbox_56_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_56_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[120]), .B(data_in_s0[120]), .Z(generated_sbox_56_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[56]), 
        .B(data_in_s1[56]), .Z(generated_sbox_56_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_56_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[120]), .B(data_in_s1[120]), .Z(generated_sbox_56_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[56]), 
        .B(data_in_s3[56]), .Z(generated_sbox_56_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_56_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[120]), .B(data_in_s3[120]), .Z(generated_sbox_56_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_56_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_56_xor_0_Masked_z_0_), .ZN(
        generated_sbox_56_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[56]), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[120]), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[560]), .B(
        generated_sbox_56_not_0_Masked_z[0]), .Z(
        generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[560]), .B(
        generated_sbox_56_not_0_Masked_z[1]), .Z(
        generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_56_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U7 ( .A(rand[561]), .B(
        generated_sbox_56_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_56_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U5 ( .A(rand[561]), .B(
        generated_sbox_56_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_56_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_56_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_56_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[56]), .ZN(
        generated_sbox_56_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_56_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_56_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[562]), .B(
        data_in_s1[120]), .Z(generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[562]), .B(
        generated_sbox_56_not_1_Masked_z_0_), .Z(
        generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_56_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U7 ( .A(rand[563]), .B(
        generated_sbox_56_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_56_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U5 ( .A(rand[563]), .B(
        generated_sbox_56_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_56_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_56_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_56_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_56_xor_1_Masked_z_0_), .ZN(
        generated_sbox_56_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[56]), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[120]), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[564]), .B(
        generated_sbox_56_not_2_Masked_z[0]), .Z(
        generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[564]), .B(
        generated_sbox_56_not_2_Masked_z[1]), .Z(
        generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_56_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U7 ( .A(rand[565]), .B(
        generated_sbox_56_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_56_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U5 ( .A(rand[565]), .B(
        generated_sbox_56_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_56_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_56_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_56_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[56]), .ZN(
        generated_sbox_56_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_56_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_56_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[566]), .B(
        data_in_s3[120]), .Z(generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[566]), .B(
        generated_sbox_56_not_3_Masked_z_0_), .Z(
        generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_56_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U7 ( .A(rand[567]), .B(
        generated_sbox_56_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_56_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U5 ( .A(rand[567]), .B(
        generated_sbox_56_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_56_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_56_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_56_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_56_xor_2_Masked_z_0_), .ZN(
        generated_sbox_56_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_56_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_56_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[568]), .B(
        generated_sbox_56_not_4_Masked_z[0]), .Z(
        generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[568]), .B(
        generated_sbox_56_not_4_Masked_z[1]), .Z(
        generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_56_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U7 ( .A(rand[569]), .B(
        generated_sbox_56_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_56_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_56_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U5 ( .A(rand[569]), .B(
        generated_sbox_56_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_56_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_56_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_56_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_56_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_and_1_Masked_z[0]), .B(
        generated_sbox_56_xor_3_Masked_x[0]), .Z(
        generated_sbox_56_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_56_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_and_1_Masked_z[1]), .B(
        generated_sbox_56_xor_3_Masked_x[1]), .Z(
        generated_sbox_56_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_and_2_Masked_z[0]), .B(
        generated_sbox_56_xor_4_Masked_x[0]), .Z(
        generated_sbox_56_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_56_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_and_2_Masked_z[1]), .B(
        generated_sbox_56_xor_4_Masked_x[1]), .Z(
        generated_sbox_56_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_and_3_Masked_z[0]), .B(
        generated_sbox_56_xor_5_Masked_x[0]), .Z(
        generated_sbox_56_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_56_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_and_3_Masked_z[1]), .B(
        generated_sbox_56_xor_5_Masked_x[1]), .Z(sbox_s2[120]) );
  XOR2_X1 generated_sbox_56_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_and_4_Masked_z[0]), .B(
        generated_sbox_56_xor_6_Masked_x[0]), .Z(
        generated_sbox_56_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_56_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_and_4_Masked_z[1]), .B(
        generated_sbox_56_xor_6_Masked_x[1]), .Z(
        generated_sbox_56_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_56_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_and_0_Masked_z[0]), .B(
        generated_sbox_56_xor_7_Masked_x[0]), .Z(sbox_s4[56]) );
  XOR2_X1 generated_sbox_56_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_and_0_Masked_z[1]), .B(
        generated_sbox_56_xor_7_Masked_x[1]), .Z(sbox_s4[120]) );
  XOR2_X1 generated_sbox_56_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[56]), 
        .B(generated_sbox_56_xor_3_Masked_z[0]), .Z(sbox_s0[56]) );
  XOR2_X1 generated_sbox_56_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[120]), 
        .B(generated_sbox_56_xor_3_Masked_z[1]), .Z(sbox_s0[120]) );
  XOR2_X1 generated_sbox_56_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_xor_4_Masked_z[0]), .B(
        generated_sbox_56_xor_3_Masked_z[0]), .Z(sbox_s1[56]) );
  XOR2_X1 generated_sbox_56_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_xor_4_Masked_z[1]), .B(
        generated_sbox_56_xor_3_Masked_z[1]), .Z(sbox_s1[120]) );
  INV_X1 generated_sbox_56_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_56_xor_5_Masked_z_0_), .ZN(sbox_s2[56]) );
  XOR2_X1 generated_sbox_56_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_56_xor_6_Masked_z[0]), .B(
        generated_sbox_56_xor_5_Masked_z_0_), .Z(sbox_s3[56]) );
  XOR2_X1 generated_sbox_56_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_56_xor_6_Masked_z[1]), .B(sbox_s2[120]), .Z(
        sbox_s3[120]) );
  DFF_X1 generated_sbox_57_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_57_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_57_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_57_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_57_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_57_reg_1_s0_1_reg ( .D(generated_sbox_57_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_57_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_57_reg_1_s1_1_reg ( .D(generated_sbox_57_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_57_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_57_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_57_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_57_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_57_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_57_reg_1_s0_reg ( .D(generated_sbox_57_reg_0_s0), .CK(
        clock), .Q(generated_sbox_57_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_57_reg_1_s1_reg ( .D(generated_sbox_57_reg_0_s1), .CK(
        clock), .Q(generated_sbox_57_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_1_s0_reg ( .D(
        generated_sbox_57_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_57_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_1_s1_reg ( .D(
        generated_sbox_57_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_57_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_57_reg_0_s1_reg ( .D(data_in_s1[121]), .CK(clock), .Q(
        generated_sbox_57_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_57_reg_0_s0_reg ( .D(data_in_s1[57]), .CK(clock), .Q(
        generated_sbox_57_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_57_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_57_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s0_reg ( .D(
        generated_sbox_57_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_57_reg_0_s1_1_reg ( .D(data_in_s3[121]), .CK(clock), 
        .Q(generated_sbox_57_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_57_reg_0_s0_1_reg ( .D(data_in_s3[57]), .CK(clock), 
        .Q(generated_sbox_57_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_57_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_57_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_57_reg_io_z_0_s1_reg ( .D(
        generated_sbox_57_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_57_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[57]), 
        .B(data_in_s0[57]), .Z(generated_sbox_57_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_57_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[121]), .B(data_in_s0[121]), .Z(generated_sbox_57_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[57]), 
        .B(data_in_s1[57]), .Z(generated_sbox_57_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_57_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[121]), .B(data_in_s1[121]), .Z(generated_sbox_57_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[57]), 
        .B(data_in_s3[57]), .Z(generated_sbox_57_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_57_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[121]), .B(data_in_s3[121]), .Z(generated_sbox_57_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_57_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_57_xor_0_Masked_z_0_), .ZN(
        generated_sbox_57_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[57]), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[121]), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[570]), .B(
        generated_sbox_57_not_0_Masked_z[0]), .Z(
        generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[570]), .B(
        generated_sbox_57_not_0_Masked_z[1]), .Z(
        generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_57_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U7 ( .A(rand[571]), .B(
        generated_sbox_57_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_57_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U5 ( .A(rand[571]), .B(
        generated_sbox_57_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_57_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_57_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_57_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[57]), .ZN(
        generated_sbox_57_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_57_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_57_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[572]), .B(
        data_in_s1[121]), .Z(generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[572]), .B(
        generated_sbox_57_not_1_Masked_z_0_), .Z(
        generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_57_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U7 ( .A(rand[573]), .B(
        generated_sbox_57_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_57_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U5 ( .A(rand[573]), .B(
        generated_sbox_57_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_57_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_57_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_57_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_57_xor_1_Masked_z_0_), .ZN(
        generated_sbox_57_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[57]), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[121]), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[574]), .B(
        generated_sbox_57_not_2_Masked_z[0]), .Z(
        generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[574]), .B(
        generated_sbox_57_not_2_Masked_z[1]), .Z(
        generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_57_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U7 ( .A(rand[575]), .B(
        generated_sbox_57_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_57_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U5 ( .A(rand[575]), .B(
        generated_sbox_57_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_57_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_57_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_57_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[57]), .ZN(
        generated_sbox_57_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_57_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_57_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[576]), .B(
        data_in_s3[121]), .Z(generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[576]), .B(
        generated_sbox_57_not_3_Masked_z_0_), .Z(
        generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_57_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U7 ( .A(rand[577]), .B(
        generated_sbox_57_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_57_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U5 ( .A(rand[577]), .B(
        generated_sbox_57_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_57_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_57_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_57_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_57_xor_2_Masked_z_0_), .ZN(
        generated_sbox_57_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_57_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_57_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[578]), .B(
        generated_sbox_57_not_4_Masked_z[0]), .Z(
        generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[578]), .B(
        generated_sbox_57_not_4_Masked_z[1]), .Z(
        generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_57_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U7 ( .A(rand[579]), .B(
        generated_sbox_57_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_57_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_57_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U5 ( .A(rand[579]), .B(
        generated_sbox_57_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_57_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_57_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_57_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_57_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_and_1_Masked_z[0]), .B(
        generated_sbox_57_xor_3_Masked_x[0]), .Z(
        generated_sbox_57_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_57_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_and_1_Masked_z[1]), .B(
        generated_sbox_57_xor_3_Masked_x[1]), .Z(
        generated_sbox_57_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_and_2_Masked_z[0]), .B(
        generated_sbox_57_xor_4_Masked_x[0]), .Z(
        generated_sbox_57_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_57_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_and_2_Masked_z[1]), .B(
        generated_sbox_57_xor_4_Masked_x[1]), .Z(
        generated_sbox_57_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_and_3_Masked_z[0]), .B(
        generated_sbox_57_xor_5_Masked_x[0]), .Z(
        generated_sbox_57_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_57_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_and_3_Masked_z[1]), .B(
        generated_sbox_57_xor_5_Masked_x[1]), .Z(sbox_s2[121]) );
  XOR2_X1 generated_sbox_57_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_and_4_Masked_z[0]), .B(
        generated_sbox_57_xor_6_Masked_x[0]), .Z(
        generated_sbox_57_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_57_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_and_4_Masked_z[1]), .B(
        generated_sbox_57_xor_6_Masked_x[1]), .Z(
        generated_sbox_57_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_57_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_and_0_Masked_z[0]), .B(
        generated_sbox_57_xor_7_Masked_x[0]), .Z(sbox_s4[57]) );
  XOR2_X1 generated_sbox_57_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_and_0_Masked_z[1]), .B(
        generated_sbox_57_xor_7_Masked_x[1]), .Z(sbox_s4[121]) );
  XOR2_X1 generated_sbox_57_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[57]), 
        .B(generated_sbox_57_xor_3_Masked_z[0]), .Z(sbox_s0[57]) );
  XOR2_X1 generated_sbox_57_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[121]), 
        .B(generated_sbox_57_xor_3_Masked_z[1]), .Z(sbox_s0[121]) );
  XOR2_X1 generated_sbox_57_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_xor_4_Masked_z[0]), .B(
        generated_sbox_57_xor_3_Masked_z[0]), .Z(sbox_s1[57]) );
  XOR2_X1 generated_sbox_57_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_xor_4_Masked_z[1]), .B(
        generated_sbox_57_xor_3_Masked_z[1]), .Z(sbox_s1[121]) );
  INV_X1 generated_sbox_57_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_57_xor_5_Masked_z_0_), .ZN(sbox_s2[57]) );
  XOR2_X1 generated_sbox_57_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_57_xor_6_Masked_z[0]), .B(
        generated_sbox_57_xor_5_Masked_z_0_), .Z(sbox_s3[57]) );
  XOR2_X1 generated_sbox_57_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_57_xor_6_Masked_z[1]), .B(sbox_s2[121]), .Z(
        sbox_s3[121]) );
  DFF_X1 generated_sbox_58_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_58_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_58_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_58_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_58_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_58_reg_1_s0_1_reg ( .D(generated_sbox_58_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_58_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_58_reg_1_s1_1_reg ( .D(generated_sbox_58_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_58_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_58_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_58_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_58_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_58_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_58_reg_1_s0_reg ( .D(generated_sbox_58_reg_0_s0), .CK(
        clock), .Q(generated_sbox_58_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_58_reg_1_s1_reg ( .D(generated_sbox_58_reg_0_s1), .CK(
        clock), .Q(generated_sbox_58_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_1_s0_reg ( .D(
        generated_sbox_58_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_58_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_1_s1_reg ( .D(
        generated_sbox_58_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_58_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_58_reg_0_s1_reg ( .D(data_in_s1[122]), .CK(clock), .Q(
        generated_sbox_58_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_58_reg_0_s0_reg ( .D(data_in_s1[58]), .CK(clock), .Q(
        generated_sbox_58_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_58_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_58_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s0_reg ( .D(
        generated_sbox_58_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_58_reg_0_s1_1_reg ( .D(data_in_s3[122]), .CK(clock), 
        .Q(generated_sbox_58_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_58_reg_0_s0_1_reg ( .D(data_in_s3[58]), .CK(clock), 
        .Q(generated_sbox_58_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_58_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_58_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_58_reg_io_z_0_s1_reg ( .D(
        generated_sbox_58_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_58_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[58]), 
        .B(data_in_s0[58]), .Z(generated_sbox_58_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_58_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[122]), .B(data_in_s0[122]), .Z(generated_sbox_58_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[58]), 
        .B(data_in_s1[58]), .Z(generated_sbox_58_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_58_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[122]), .B(data_in_s1[122]), .Z(generated_sbox_58_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[58]), 
        .B(data_in_s3[58]), .Z(generated_sbox_58_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_58_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[122]), .B(data_in_s3[122]), .Z(generated_sbox_58_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_58_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_58_xor_0_Masked_z_0_), .ZN(
        generated_sbox_58_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[58]), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[122]), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[580]), .B(
        generated_sbox_58_not_0_Masked_z[0]), .Z(
        generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[580]), .B(
        generated_sbox_58_not_0_Masked_z[1]), .Z(
        generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_58_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U7 ( .A(rand[581]), .B(
        generated_sbox_58_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_58_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U5 ( .A(rand[581]), .B(
        generated_sbox_58_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_58_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_58_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_58_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[58]), .ZN(
        generated_sbox_58_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_58_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_58_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[582]), .B(
        data_in_s1[122]), .Z(generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[582]), .B(
        generated_sbox_58_not_1_Masked_z_0_), .Z(
        generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_58_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U7 ( .A(rand[583]), .B(
        generated_sbox_58_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_58_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U5 ( .A(rand[583]), .B(
        generated_sbox_58_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_58_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_58_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_58_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_58_xor_1_Masked_z_0_), .ZN(
        generated_sbox_58_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[58]), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[122]), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[584]), .B(
        generated_sbox_58_not_2_Masked_z[0]), .Z(
        generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[584]), .B(
        generated_sbox_58_not_2_Masked_z[1]), .Z(
        generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_58_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U7 ( .A(rand[585]), .B(
        generated_sbox_58_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_58_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U5 ( .A(rand[585]), .B(
        generated_sbox_58_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_58_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_58_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_58_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[58]), .ZN(
        generated_sbox_58_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_58_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_58_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[586]), .B(
        data_in_s3[122]), .Z(generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[586]), .B(
        generated_sbox_58_not_3_Masked_z_0_), .Z(
        generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_58_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U7 ( .A(rand[587]), .B(
        generated_sbox_58_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_58_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U5 ( .A(rand[587]), .B(
        generated_sbox_58_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_58_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_58_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_58_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_58_xor_2_Masked_z_0_), .ZN(
        generated_sbox_58_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_58_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_58_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[588]), .B(
        generated_sbox_58_not_4_Masked_z[0]), .Z(
        generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[588]), .B(
        generated_sbox_58_not_4_Masked_z[1]), .Z(
        generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_58_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U7 ( .A(rand[589]), .B(
        generated_sbox_58_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_58_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_58_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U5 ( .A(rand[589]), .B(
        generated_sbox_58_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_58_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_58_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_58_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_58_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_and_1_Masked_z[0]), .B(
        generated_sbox_58_xor_3_Masked_x[0]), .Z(
        generated_sbox_58_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_58_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_and_1_Masked_z[1]), .B(
        generated_sbox_58_xor_3_Masked_x[1]), .Z(
        generated_sbox_58_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_and_2_Masked_z[0]), .B(
        generated_sbox_58_xor_4_Masked_x[0]), .Z(
        generated_sbox_58_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_58_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_and_2_Masked_z[1]), .B(
        generated_sbox_58_xor_4_Masked_x[1]), .Z(
        generated_sbox_58_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_and_3_Masked_z[0]), .B(
        generated_sbox_58_xor_5_Masked_x[0]), .Z(
        generated_sbox_58_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_58_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_and_3_Masked_z[1]), .B(
        generated_sbox_58_xor_5_Masked_x[1]), .Z(sbox_s2[122]) );
  XOR2_X1 generated_sbox_58_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_and_4_Masked_z[0]), .B(
        generated_sbox_58_xor_6_Masked_x[0]), .Z(
        generated_sbox_58_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_58_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_and_4_Masked_z[1]), .B(
        generated_sbox_58_xor_6_Masked_x[1]), .Z(
        generated_sbox_58_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_58_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_and_0_Masked_z[0]), .B(
        generated_sbox_58_xor_7_Masked_x[0]), .Z(sbox_s4[58]) );
  XOR2_X1 generated_sbox_58_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_and_0_Masked_z[1]), .B(
        generated_sbox_58_xor_7_Masked_x[1]), .Z(sbox_s4[122]) );
  XOR2_X1 generated_sbox_58_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[58]), 
        .B(generated_sbox_58_xor_3_Masked_z[0]), .Z(sbox_s0[58]) );
  XOR2_X1 generated_sbox_58_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[122]), 
        .B(generated_sbox_58_xor_3_Masked_z[1]), .Z(sbox_s0[122]) );
  XOR2_X1 generated_sbox_58_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_xor_4_Masked_z[0]), .B(
        generated_sbox_58_xor_3_Masked_z[0]), .Z(sbox_s1[58]) );
  XOR2_X1 generated_sbox_58_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_xor_4_Masked_z[1]), .B(
        generated_sbox_58_xor_3_Masked_z[1]), .Z(sbox_s1[122]) );
  INV_X1 generated_sbox_58_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_58_xor_5_Masked_z_0_), .ZN(sbox_s2[58]) );
  XOR2_X1 generated_sbox_58_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_58_xor_6_Masked_z[0]), .B(
        generated_sbox_58_xor_5_Masked_z_0_), .Z(sbox_s3[58]) );
  XOR2_X1 generated_sbox_58_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_58_xor_6_Masked_z[1]), .B(sbox_s2[122]), .Z(
        sbox_s3[122]) );
  DFF_X1 generated_sbox_59_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_59_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_59_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_59_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_59_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_59_reg_1_s0_1_reg ( .D(generated_sbox_59_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_59_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_59_reg_1_s1_1_reg ( .D(generated_sbox_59_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_59_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_59_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_59_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_59_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_59_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_59_reg_1_s0_reg ( .D(generated_sbox_59_reg_0_s0), .CK(
        clock), .Q(generated_sbox_59_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_59_reg_1_s1_reg ( .D(generated_sbox_59_reg_0_s1), .CK(
        clock), .Q(generated_sbox_59_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_1_s0_reg ( .D(
        generated_sbox_59_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_59_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_1_s1_reg ( .D(
        generated_sbox_59_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_59_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_59_reg_0_s1_reg ( .D(data_in_s1[123]), .CK(clock), .Q(
        generated_sbox_59_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_59_reg_0_s0_reg ( .D(data_in_s1[59]), .CK(clock), .Q(
        generated_sbox_59_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_59_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_59_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s0_reg ( .D(
        generated_sbox_59_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_59_reg_0_s1_1_reg ( .D(data_in_s3[123]), .CK(clock), 
        .Q(generated_sbox_59_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_59_reg_0_s0_1_reg ( .D(data_in_s3[59]), .CK(clock), 
        .Q(generated_sbox_59_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_59_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_59_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_59_reg_io_z_0_s1_reg ( .D(
        generated_sbox_59_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_59_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[59]), 
        .B(data_in_s0[59]), .Z(generated_sbox_59_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_59_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[123]), .B(data_in_s0[123]), .Z(generated_sbox_59_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[59]), 
        .B(data_in_s1[59]), .Z(generated_sbox_59_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_59_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[123]), .B(data_in_s1[123]), .Z(generated_sbox_59_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[59]), 
        .B(data_in_s3[59]), .Z(generated_sbox_59_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_59_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[123]), .B(data_in_s3[123]), .Z(generated_sbox_59_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_59_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_59_xor_0_Masked_z_0_), .ZN(
        generated_sbox_59_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[59]), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[123]), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[590]), .B(
        generated_sbox_59_not_0_Masked_z[0]), .Z(
        generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[590]), .B(
        generated_sbox_59_not_0_Masked_z[1]), .Z(
        generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_59_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U7 ( .A(rand[591]), .B(
        generated_sbox_59_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_59_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U5 ( .A(rand[591]), .B(
        generated_sbox_59_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_59_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_59_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_59_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[59]), .ZN(
        generated_sbox_59_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_59_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_59_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[592]), .B(
        data_in_s1[123]), .Z(generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[592]), .B(
        generated_sbox_59_not_1_Masked_z_0_), .Z(
        generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_59_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U7 ( .A(rand[593]), .B(
        generated_sbox_59_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_59_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U5 ( .A(rand[593]), .B(
        generated_sbox_59_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_59_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_59_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_59_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_59_xor_1_Masked_z_0_), .ZN(
        generated_sbox_59_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[59]), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[123]), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[594]), .B(
        generated_sbox_59_not_2_Masked_z[0]), .Z(
        generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[594]), .B(
        generated_sbox_59_not_2_Masked_z[1]), .Z(
        generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_59_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U7 ( .A(rand[595]), .B(
        generated_sbox_59_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_59_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U5 ( .A(rand[595]), .B(
        generated_sbox_59_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_59_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_59_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_59_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[59]), .ZN(
        generated_sbox_59_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_59_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_59_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[596]), .B(
        data_in_s3[123]), .Z(generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[596]), .B(
        generated_sbox_59_not_3_Masked_z_0_), .Z(
        generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_59_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U7 ( .A(rand[597]), .B(
        generated_sbox_59_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_59_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U5 ( .A(rand[597]), .B(
        generated_sbox_59_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_59_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_59_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_59_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_59_xor_2_Masked_z_0_), .ZN(
        generated_sbox_59_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_59_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_59_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[598]), .B(
        generated_sbox_59_not_4_Masked_z[0]), .Z(
        generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[598]), .B(
        generated_sbox_59_not_4_Masked_z[1]), .Z(
        generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_59_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U7 ( .A(rand[599]), .B(
        generated_sbox_59_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_59_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_59_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U5 ( .A(rand[599]), .B(
        generated_sbox_59_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_59_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_59_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_59_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_59_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_and_1_Masked_z[0]), .B(
        generated_sbox_59_xor_3_Masked_x[0]), .Z(
        generated_sbox_59_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_59_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_and_1_Masked_z[1]), .B(
        generated_sbox_59_xor_3_Masked_x[1]), .Z(
        generated_sbox_59_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_and_2_Masked_z[0]), .B(
        generated_sbox_59_xor_4_Masked_x[0]), .Z(
        generated_sbox_59_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_59_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_and_2_Masked_z[1]), .B(
        generated_sbox_59_xor_4_Masked_x[1]), .Z(
        generated_sbox_59_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_and_3_Masked_z[0]), .B(
        generated_sbox_59_xor_5_Masked_x[0]), .Z(
        generated_sbox_59_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_59_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_and_3_Masked_z[1]), .B(
        generated_sbox_59_xor_5_Masked_x[1]), .Z(sbox_s2[123]) );
  XOR2_X1 generated_sbox_59_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_and_4_Masked_z[0]), .B(
        generated_sbox_59_xor_6_Masked_x[0]), .Z(
        generated_sbox_59_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_59_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_and_4_Masked_z[1]), .B(
        generated_sbox_59_xor_6_Masked_x[1]), .Z(
        generated_sbox_59_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_59_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_and_0_Masked_z[0]), .B(
        generated_sbox_59_xor_7_Masked_x[0]), .Z(sbox_s4[59]) );
  XOR2_X1 generated_sbox_59_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_and_0_Masked_z[1]), .B(
        generated_sbox_59_xor_7_Masked_x[1]), .Z(sbox_s4[123]) );
  XOR2_X1 generated_sbox_59_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[59]), 
        .B(generated_sbox_59_xor_3_Masked_z[0]), .Z(sbox_s0[59]) );
  XOR2_X1 generated_sbox_59_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[123]), 
        .B(generated_sbox_59_xor_3_Masked_z[1]), .Z(sbox_s0[123]) );
  XOR2_X1 generated_sbox_59_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_xor_4_Masked_z[0]), .B(
        generated_sbox_59_xor_3_Masked_z[0]), .Z(sbox_s1[59]) );
  XOR2_X1 generated_sbox_59_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_xor_4_Masked_z[1]), .B(
        generated_sbox_59_xor_3_Masked_z[1]), .Z(sbox_s1[123]) );
  INV_X1 generated_sbox_59_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_59_xor_5_Masked_z_0_), .ZN(sbox_s2[59]) );
  XOR2_X1 generated_sbox_59_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_59_xor_6_Masked_z[0]), .B(
        generated_sbox_59_xor_5_Masked_z_0_), .Z(sbox_s3[59]) );
  XOR2_X1 generated_sbox_59_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_59_xor_6_Masked_z[1]), .B(sbox_s2[123]), .Z(
        sbox_s3[123]) );
  DFF_X1 generated_sbox_60_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_60_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_60_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_60_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_60_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_60_reg_1_s0_1_reg ( .D(generated_sbox_60_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_60_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_60_reg_1_s1_1_reg ( .D(generated_sbox_60_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_60_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_60_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_60_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_60_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_60_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_60_reg_1_s0_reg ( .D(generated_sbox_60_reg_0_s0), .CK(
        clock), .Q(generated_sbox_60_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_60_reg_1_s1_reg ( .D(generated_sbox_60_reg_0_s1), .CK(
        clock), .Q(generated_sbox_60_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_1_s0_reg ( .D(
        generated_sbox_60_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_60_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_1_s1_reg ( .D(
        generated_sbox_60_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_60_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_60_reg_0_s1_reg ( .D(data_in_s1[124]), .CK(clock), .Q(
        generated_sbox_60_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_60_reg_0_s0_reg ( .D(data_in_s1[60]), .CK(clock), .Q(
        generated_sbox_60_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_60_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_60_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s0_reg ( .D(
        generated_sbox_60_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_60_reg_0_s1_1_reg ( .D(data_in_s3[124]), .CK(clock), 
        .Q(generated_sbox_60_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_60_reg_0_s0_1_reg ( .D(data_in_s3[60]), .CK(clock), 
        .Q(generated_sbox_60_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_60_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_60_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_60_reg_io_z_0_s1_reg ( .D(
        generated_sbox_60_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_60_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[60]), 
        .B(data_in_s0[60]), .Z(generated_sbox_60_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_60_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[124]), .B(data_in_s0[124]), .Z(generated_sbox_60_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[60]), 
        .B(data_in_s1[60]), .Z(generated_sbox_60_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_60_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[124]), .B(data_in_s1[124]), .Z(generated_sbox_60_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[60]), 
        .B(data_in_s3[60]), .Z(generated_sbox_60_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_60_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[124]), .B(data_in_s3[124]), .Z(generated_sbox_60_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_60_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_60_xor_0_Masked_z_0_), .ZN(
        generated_sbox_60_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[60]), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[124]), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[600]), .B(
        generated_sbox_60_not_0_Masked_z[0]), .Z(
        generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[600]), .B(
        generated_sbox_60_not_0_Masked_z[1]), .Z(
        generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_60_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U7 ( .A(rand[601]), .B(
        generated_sbox_60_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_60_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U5 ( .A(rand[601]), .B(
        generated_sbox_60_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_60_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_60_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_60_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[60]), .ZN(
        generated_sbox_60_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_60_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_60_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[602]), .B(
        data_in_s1[124]), .Z(generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[602]), .B(
        generated_sbox_60_not_1_Masked_z_0_), .Z(
        generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_60_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U7 ( .A(rand[603]), .B(
        generated_sbox_60_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_60_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U5 ( .A(rand[603]), .B(
        generated_sbox_60_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_60_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_60_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_60_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_60_xor_1_Masked_z_0_), .ZN(
        generated_sbox_60_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[60]), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[124]), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[604]), .B(
        generated_sbox_60_not_2_Masked_z[0]), .Z(
        generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[604]), .B(
        generated_sbox_60_not_2_Masked_z[1]), .Z(
        generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_60_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U7 ( .A(rand[605]), .B(
        generated_sbox_60_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_60_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U5 ( .A(rand[605]), .B(
        generated_sbox_60_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_60_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_60_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_60_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[60]), .ZN(
        generated_sbox_60_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_60_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_60_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[606]), .B(
        data_in_s3[124]), .Z(generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[606]), .B(
        generated_sbox_60_not_3_Masked_z_0_), .Z(
        generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_60_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U7 ( .A(rand[607]), .B(
        generated_sbox_60_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_60_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U5 ( .A(rand[607]), .B(
        generated_sbox_60_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_60_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_60_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_60_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_60_xor_2_Masked_z_0_), .ZN(
        generated_sbox_60_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_60_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_60_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[608]), .B(
        generated_sbox_60_not_4_Masked_z[0]), .Z(
        generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[608]), .B(
        generated_sbox_60_not_4_Masked_z[1]), .Z(
        generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_60_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U7 ( .A(rand[609]), .B(
        generated_sbox_60_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_60_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_60_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U5 ( .A(rand[609]), .B(
        generated_sbox_60_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_60_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_60_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_60_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_60_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_and_1_Masked_z[0]), .B(
        generated_sbox_60_xor_3_Masked_x[0]), .Z(
        generated_sbox_60_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_60_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_and_1_Masked_z[1]), .B(
        generated_sbox_60_xor_3_Masked_x[1]), .Z(
        generated_sbox_60_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_and_2_Masked_z[0]), .B(
        generated_sbox_60_xor_4_Masked_x[0]), .Z(
        generated_sbox_60_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_60_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_and_2_Masked_z[1]), .B(
        generated_sbox_60_xor_4_Masked_x[1]), .Z(
        generated_sbox_60_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_and_3_Masked_z[0]), .B(
        generated_sbox_60_xor_5_Masked_x[0]), .Z(
        generated_sbox_60_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_60_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_and_3_Masked_z[1]), .B(
        generated_sbox_60_xor_5_Masked_x[1]), .Z(sbox_s2[124]) );
  XOR2_X1 generated_sbox_60_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_and_4_Masked_z[0]), .B(
        generated_sbox_60_xor_6_Masked_x[0]), .Z(
        generated_sbox_60_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_60_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_and_4_Masked_z[1]), .B(
        generated_sbox_60_xor_6_Masked_x[1]), .Z(
        generated_sbox_60_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_60_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_and_0_Masked_z[0]), .B(
        generated_sbox_60_xor_7_Masked_x[0]), .Z(sbox_s4[60]) );
  XOR2_X1 generated_sbox_60_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_and_0_Masked_z[1]), .B(
        generated_sbox_60_xor_7_Masked_x[1]), .Z(sbox_s4[124]) );
  XOR2_X1 generated_sbox_60_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[60]), 
        .B(generated_sbox_60_xor_3_Masked_z[0]), .Z(sbox_s0[60]) );
  XOR2_X1 generated_sbox_60_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[124]), 
        .B(generated_sbox_60_xor_3_Masked_z[1]), .Z(sbox_s0[124]) );
  XOR2_X1 generated_sbox_60_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_xor_4_Masked_z[0]), .B(
        generated_sbox_60_xor_3_Masked_z[0]), .Z(sbox_s1[60]) );
  XOR2_X1 generated_sbox_60_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_xor_4_Masked_z[1]), .B(
        generated_sbox_60_xor_3_Masked_z[1]), .Z(sbox_s1[124]) );
  INV_X1 generated_sbox_60_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_60_xor_5_Masked_z_0_), .ZN(sbox_s2[60]) );
  XOR2_X1 generated_sbox_60_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_60_xor_6_Masked_z[0]), .B(
        generated_sbox_60_xor_5_Masked_z_0_), .Z(sbox_s3[60]) );
  XOR2_X1 generated_sbox_60_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_60_xor_6_Masked_z[1]), .B(sbox_s2[124]), .Z(
        sbox_s3[124]) );
  DFF_X1 generated_sbox_61_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_61_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_61_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_61_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_61_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_61_reg_1_s0_1_reg ( .D(generated_sbox_61_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_61_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_61_reg_1_s1_1_reg ( .D(generated_sbox_61_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_61_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_61_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_61_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_61_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_61_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_61_reg_1_s0_reg ( .D(generated_sbox_61_reg_0_s0), .CK(
        clock), .Q(generated_sbox_61_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_61_reg_1_s1_reg ( .D(generated_sbox_61_reg_0_s1), .CK(
        clock), .Q(generated_sbox_61_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_1_s0_reg ( .D(
        generated_sbox_61_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_61_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_1_s1_reg ( .D(
        generated_sbox_61_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_61_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_61_reg_0_s1_reg ( .D(data_in_s1[125]), .CK(clock), .Q(
        generated_sbox_61_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_61_reg_0_s0_reg ( .D(data_in_s1[61]), .CK(clock), .Q(
        generated_sbox_61_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_61_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_61_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s0_reg ( .D(
        generated_sbox_61_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_61_reg_0_s1_1_reg ( .D(data_in_s3[125]), .CK(clock), 
        .Q(generated_sbox_61_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_61_reg_0_s0_1_reg ( .D(data_in_s3[61]), .CK(clock), 
        .Q(generated_sbox_61_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_61_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_61_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_61_reg_io_z_0_s1_reg ( .D(
        generated_sbox_61_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_61_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[61]), 
        .B(data_in_s0[61]), .Z(generated_sbox_61_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_61_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[125]), .B(data_in_s0[125]), .Z(generated_sbox_61_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[61]), 
        .B(data_in_s1[61]), .Z(generated_sbox_61_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_61_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[125]), .B(data_in_s1[125]), .Z(generated_sbox_61_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[61]), 
        .B(data_in_s3[61]), .Z(generated_sbox_61_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_61_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[125]), .B(data_in_s3[125]), .Z(generated_sbox_61_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_61_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_61_xor_0_Masked_z_0_), .ZN(
        generated_sbox_61_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[61]), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[125]), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[610]), .B(
        generated_sbox_61_not_0_Masked_z[0]), .Z(
        generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[610]), .B(
        generated_sbox_61_not_0_Masked_z[1]), .Z(
        generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_61_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U7 ( .A(rand[611]), .B(
        generated_sbox_61_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_61_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U5 ( .A(rand[611]), .B(
        generated_sbox_61_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_61_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_61_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_61_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[61]), .ZN(
        generated_sbox_61_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_61_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_61_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[612]), .B(
        data_in_s1[125]), .Z(generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[612]), .B(
        generated_sbox_61_not_1_Masked_z_0_), .Z(
        generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_61_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U7 ( .A(rand[613]), .B(
        generated_sbox_61_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_61_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U5 ( .A(rand[613]), .B(
        generated_sbox_61_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_61_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_61_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_61_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_61_xor_1_Masked_z_0_), .ZN(
        generated_sbox_61_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[61]), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[125]), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[614]), .B(
        generated_sbox_61_not_2_Masked_z[0]), .Z(
        generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[614]), .B(
        generated_sbox_61_not_2_Masked_z[1]), .Z(
        generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_61_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U7 ( .A(rand[615]), .B(
        generated_sbox_61_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_61_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U5 ( .A(rand[615]), .B(
        generated_sbox_61_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_61_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_61_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_61_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[61]), .ZN(
        generated_sbox_61_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_61_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_61_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[616]), .B(
        data_in_s3[125]), .Z(generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[616]), .B(
        generated_sbox_61_not_3_Masked_z_0_), .Z(
        generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_61_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U7 ( .A(rand[617]), .B(
        generated_sbox_61_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_61_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U5 ( .A(rand[617]), .B(
        generated_sbox_61_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_61_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_61_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_61_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_61_xor_2_Masked_z_0_), .ZN(
        generated_sbox_61_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_61_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_61_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[618]), .B(
        generated_sbox_61_not_4_Masked_z[0]), .Z(
        generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[618]), .B(
        generated_sbox_61_not_4_Masked_z[1]), .Z(
        generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_61_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U7 ( .A(rand[619]), .B(
        generated_sbox_61_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_61_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_61_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U5 ( .A(rand[619]), .B(
        generated_sbox_61_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_61_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_61_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_61_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_61_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_and_1_Masked_z[0]), .B(
        generated_sbox_61_xor_3_Masked_x[0]), .Z(
        generated_sbox_61_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_61_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_and_1_Masked_z[1]), .B(
        generated_sbox_61_xor_3_Masked_x[1]), .Z(
        generated_sbox_61_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_and_2_Masked_z[0]), .B(
        generated_sbox_61_xor_4_Masked_x[0]), .Z(
        generated_sbox_61_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_61_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_and_2_Masked_z[1]), .B(
        generated_sbox_61_xor_4_Masked_x[1]), .Z(
        generated_sbox_61_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_and_3_Masked_z[0]), .B(
        generated_sbox_61_xor_5_Masked_x[0]), .Z(
        generated_sbox_61_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_61_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_and_3_Masked_z[1]), .B(
        generated_sbox_61_xor_5_Masked_x[1]), .Z(sbox_s2[125]) );
  XOR2_X1 generated_sbox_61_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_and_4_Masked_z[0]), .B(
        generated_sbox_61_xor_6_Masked_x[0]), .Z(
        generated_sbox_61_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_61_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_and_4_Masked_z[1]), .B(
        generated_sbox_61_xor_6_Masked_x[1]), .Z(
        generated_sbox_61_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_61_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_and_0_Masked_z[0]), .B(
        generated_sbox_61_xor_7_Masked_x[0]), .Z(sbox_s4[61]) );
  XOR2_X1 generated_sbox_61_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_and_0_Masked_z[1]), .B(
        generated_sbox_61_xor_7_Masked_x[1]), .Z(sbox_s4[125]) );
  XOR2_X1 generated_sbox_61_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[61]), 
        .B(generated_sbox_61_xor_3_Masked_z[0]), .Z(sbox_s0[61]) );
  XOR2_X1 generated_sbox_61_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[125]), 
        .B(generated_sbox_61_xor_3_Masked_z[1]), .Z(sbox_s0[125]) );
  XOR2_X1 generated_sbox_61_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_xor_4_Masked_z[0]), .B(
        generated_sbox_61_xor_3_Masked_z[0]), .Z(sbox_s1[61]) );
  XOR2_X1 generated_sbox_61_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_xor_4_Masked_z[1]), .B(
        generated_sbox_61_xor_3_Masked_z[1]), .Z(sbox_s1[125]) );
  INV_X1 generated_sbox_61_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_61_xor_5_Masked_z_0_), .ZN(sbox_s2[61]) );
  XOR2_X1 generated_sbox_61_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_61_xor_6_Masked_z[0]), .B(
        generated_sbox_61_xor_5_Masked_z_0_), .Z(sbox_s3[61]) );
  XOR2_X1 generated_sbox_61_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_61_xor_6_Masked_z[1]), .B(sbox_s2[125]), .Z(
        sbox_s3[125]) );
  DFF_X1 generated_sbox_62_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_62_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_62_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_62_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_62_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_62_reg_1_s0_1_reg ( .D(generated_sbox_62_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_62_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_62_reg_1_s1_1_reg ( .D(generated_sbox_62_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_62_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_62_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_62_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_62_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_62_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_62_reg_1_s0_reg ( .D(generated_sbox_62_reg_0_s0), .CK(
        clock), .Q(generated_sbox_62_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_62_reg_1_s1_reg ( .D(generated_sbox_62_reg_0_s1), .CK(
        clock), .Q(generated_sbox_62_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_1_s0_reg ( .D(
        generated_sbox_62_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_62_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_1_s1_reg ( .D(
        generated_sbox_62_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_62_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_62_reg_0_s1_reg ( .D(data_in_s1[126]), .CK(clock), .Q(
        generated_sbox_62_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_62_reg_0_s0_reg ( .D(data_in_s1[62]), .CK(clock), .Q(
        generated_sbox_62_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_62_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_62_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s0_reg ( .D(
        generated_sbox_62_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_62_reg_0_s1_1_reg ( .D(data_in_s3[126]), .CK(clock), 
        .Q(generated_sbox_62_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_62_reg_0_s0_1_reg ( .D(data_in_s3[62]), .CK(clock), 
        .Q(generated_sbox_62_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_62_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_62_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_62_reg_io_z_0_s1_reg ( .D(
        generated_sbox_62_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_62_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[62]), 
        .B(data_in_s0[62]), .Z(generated_sbox_62_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_62_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[126]), .B(data_in_s0[126]), .Z(generated_sbox_62_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[62]), 
        .B(data_in_s1[62]), .Z(generated_sbox_62_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_62_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[126]), .B(data_in_s1[126]), .Z(generated_sbox_62_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[62]), 
        .B(data_in_s3[62]), .Z(generated_sbox_62_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_62_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[126]), .B(data_in_s3[126]), .Z(generated_sbox_62_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_62_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_62_xor_0_Masked_z_0_), .ZN(
        generated_sbox_62_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[62]), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[126]), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[620]), .B(
        generated_sbox_62_not_0_Masked_z[0]), .Z(
        generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[620]), .B(
        generated_sbox_62_not_0_Masked_z[1]), .Z(
        generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_62_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U7 ( .A(rand[621]), .B(
        generated_sbox_62_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_62_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U5 ( .A(rand[621]), .B(
        generated_sbox_62_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_62_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_62_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_62_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[62]), .ZN(
        generated_sbox_62_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_62_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_62_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[622]), .B(
        data_in_s1[126]), .Z(generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[622]), .B(
        generated_sbox_62_not_1_Masked_z_0_), .Z(
        generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_62_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U7 ( .A(rand[623]), .B(
        generated_sbox_62_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_62_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U5 ( .A(rand[623]), .B(
        generated_sbox_62_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_62_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_62_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_62_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_62_xor_1_Masked_z_0_), .ZN(
        generated_sbox_62_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[62]), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[126]), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[624]), .B(
        generated_sbox_62_not_2_Masked_z[0]), .Z(
        generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[624]), .B(
        generated_sbox_62_not_2_Masked_z[1]), .Z(
        generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_62_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U7 ( .A(rand[625]), .B(
        generated_sbox_62_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_62_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U5 ( .A(rand[625]), .B(
        generated_sbox_62_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_62_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_62_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_62_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[62]), .ZN(
        generated_sbox_62_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_62_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_62_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[626]), .B(
        data_in_s3[126]), .Z(generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[626]), .B(
        generated_sbox_62_not_3_Masked_z_0_), .Z(
        generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_62_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U7 ( .A(rand[627]), .B(
        generated_sbox_62_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_62_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U5 ( .A(rand[627]), .B(
        generated_sbox_62_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_62_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_62_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_62_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_62_xor_2_Masked_z_0_), .ZN(
        generated_sbox_62_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_62_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_62_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[628]), .B(
        generated_sbox_62_not_4_Masked_z[0]), .Z(
        generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[628]), .B(
        generated_sbox_62_not_4_Masked_z[1]), .Z(
        generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_62_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U7 ( .A(rand[629]), .B(
        generated_sbox_62_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_62_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_62_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U5 ( .A(rand[629]), .B(
        generated_sbox_62_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_62_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_62_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_62_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_62_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_and_1_Masked_z[0]), .B(
        generated_sbox_62_xor_3_Masked_x[0]), .Z(
        generated_sbox_62_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_62_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_and_1_Masked_z[1]), .B(
        generated_sbox_62_xor_3_Masked_x[1]), .Z(
        generated_sbox_62_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_and_2_Masked_z[0]), .B(
        generated_sbox_62_xor_4_Masked_x[0]), .Z(
        generated_sbox_62_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_62_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_and_2_Masked_z[1]), .B(
        generated_sbox_62_xor_4_Masked_x[1]), .Z(
        generated_sbox_62_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_and_3_Masked_z[0]), .B(
        generated_sbox_62_xor_5_Masked_x[0]), .Z(
        generated_sbox_62_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_62_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_and_3_Masked_z[1]), .B(
        generated_sbox_62_xor_5_Masked_x[1]), .Z(sbox_s2[126]) );
  XOR2_X1 generated_sbox_62_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_and_4_Masked_z[0]), .B(
        generated_sbox_62_xor_6_Masked_x[0]), .Z(
        generated_sbox_62_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_62_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_and_4_Masked_z[1]), .B(
        generated_sbox_62_xor_6_Masked_x[1]), .Z(
        generated_sbox_62_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_62_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_and_0_Masked_z[0]), .B(
        generated_sbox_62_xor_7_Masked_x[0]), .Z(sbox_s4[62]) );
  XOR2_X1 generated_sbox_62_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_and_0_Masked_z[1]), .B(
        generated_sbox_62_xor_7_Masked_x[1]), .Z(sbox_s4[126]) );
  XOR2_X1 generated_sbox_62_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[62]), 
        .B(generated_sbox_62_xor_3_Masked_z[0]), .Z(sbox_s0[62]) );
  XOR2_X1 generated_sbox_62_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[126]), 
        .B(generated_sbox_62_xor_3_Masked_z[1]), .Z(sbox_s0[126]) );
  XOR2_X1 generated_sbox_62_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_xor_4_Masked_z[0]), .B(
        generated_sbox_62_xor_3_Masked_z[0]), .Z(sbox_s1[62]) );
  XOR2_X1 generated_sbox_62_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_xor_4_Masked_z[1]), .B(
        generated_sbox_62_xor_3_Masked_z[1]), .Z(sbox_s1[126]) );
  INV_X1 generated_sbox_62_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_62_xor_5_Masked_z_0_), .ZN(sbox_s2[62]) );
  XOR2_X1 generated_sbox_62_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_62_xor_6_Masked_z[0]), .B(
        generated_sbox_62_xor_5_Masked_z_0_), .Z(sbox_s3[62]) );
  XOR2_X1 generated_sbox_62_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_62_xor_6_Masked_z[1]), .B(sbox_s2[126]), .Z(
        sbox_s3[126]) );
  DFF_X1 generated_sbox_63_reg_io_z_1_s0_2_reg ( .D(
        generated_sbox_63_reg_io_z_0_s0_2), .CK(clock), .Q(
        generated_sbox_63_xor_7_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_1_s1_2_reg ( .D(
        generated_sbox_63_reg_io_z_0_s1_2), .CK(clock), .Q(
        generated_sbox_63_xor_7_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_63_reg_1_s0_1_reg ( .D(generated_sbox_63_reg_0_s0_1), 
        .CK(clock), .Q(generated_sbox_63_xor_6_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_63_reg_1_s1_1_reg ( .D(generated_sbox_63_reg_0_s1_1), 
        .CK(clock), .Q(generated_sbox_63_xor_6_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_1_s0_1_reg ( .D(
        generated_sbox_63_reg_io_z_0_s0_1), .CK(clock), .Q(
        generated_sbox_63_xor_5_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_1_s1_1_reg ( .D(
        generated_sbox_63_reg_io_z_0_s1_1), .CK(clock), .Q(
        generated_sbox_63_xor_5_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_63_reg_1_s0_reg ( .D(generated_sbox_63_reg_0_s0), .CK(
        clock), .Q(generated_sbox_63_xor_4_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_63_reg_1_s1_reg ( .D(generated_sbox_63_reg_0_s1), .CK(
        clock), .Q(generated_sbox_63_xor_4_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_1_s0_reg ( .D(
        generated_sbox_63_reg_io_z_0_s0), .CK(clock), .Q(
        generated_sbox_63_xor_3_Masked_x[0]), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_1_s1_reg ( .D(
        generated_sbox_63_reg_io_z_0_s1), .CK(clock), .Q(
        generated_sbox_63_xor_3_Masked_x[1]), .QN() );
  DFF_X1 generated_sbox_63_reg_0_s1_reg ( .D(data_in_s1[127]), .CK(clock), .Q(
        generated_sbox_63_reg_0_s1), .QN() );
  DFF_X1 generated_sbox_63_reg_0_s0_reg ( .D(data_in_s1[63]), .CK(clock), .Q(
        generated_sbox_63_reg_0_s0), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s1_1_reg ( .D(
        generated_sbox_63_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s1_1), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s0_1_reg ( .D(
        generated_sbox_63_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s0_1), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s0_reg ( .D(
        generated_sbox_63_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s0), .QN() );
  DFF_X1 generated_sbox_63_reg_0_s1_1_reg ( .D(data_in_s3[127]), .CK(clock), 
        .Q(generated_sbox_63_reg_0_s1_1), .QN() );
  DFF_X1 generated_sbox_63_reg_0_s0_1_reg ( .D(data_in_s3[63]), .CK(clock), 
        .Q(generated_sbox_63_reg_0_s0_1), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s1_2_reg ( .D(
        generated_sbox_63_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s1_2), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s0_2_reg ( .D(
        generated_sbox_63_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s0_2), .QN() );
  DFF_X1 generated_sbox_63_reg_io_z_0_s1_reg ( .D(
        generated_sbox_63_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_reg_io_z_0_s1), .QN() );
  XOR2_X1 generated_sbox_63_xor_0_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[63]), 
        .B(data_in_s0[63]), .Z(generated_sbox_63_xor_0_Masked_z_0_) );
  XOR2_X1 generated_sbox_63_xor_0_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[127]), .B(data_in_s0[127]), .Z(generated_sbox_63_not_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_xor_1_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s2[63]), 
        .B(data_in_s1[63]), .Z(generated_sbox_63_xor_1_Masked_z_0_) );
  XOR2_X1 generated_sbox_63_xor_1_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s2[127]), .B(data_in_s1[127]), .Z(generated_sbox_63_not_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_xor_2_Masked_xor_hpc_Ins_0_U1 ( .A(data_in_s4[63]), 
        .B(data_in_s3[63]), .Z(generated_sbox_63_xor_2_Masked_z_0_) );
  XOR2_X1 generated_sbox_63_xor_2_Masked_xor_hpc_Ins_1_U1 ( .A(data_in_s4[127]), .B(data_in_s3[127]), .Z(generated_sbox_63_not_4_Masked_z[1]) );
  INV_X1 generated_sbox_63_not_0_Masked_not_hpc_U1 ( .A(
        generated_sbox_63_xor_0_Masked_z_0_), .ZN(
        generated_sbox_63_not_0_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s1[63]), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s1[127]), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_rfrsh_U4 ( .A(rand[630]), .B(
        generated_sbox_63_not_0_Masked_z[0]), .Z(
        generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_rfrsh_U3 ( .A(rand[630]), .B(
        generated_sbox_63_not_0_Masked_z[1]), .Z(
        generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_63_and_0_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U7 ( .A(rand[631]), .B(
        generated_sbox_63_and_0_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_63_and_0_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_0_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U5 ( .A(rand[631]), .B(
        generated_sbox_63_and_0_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_63_and_0_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_63_and_0_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_0_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_63_not_1_Masked_not_hpc_U1 ( .A(data_in_s1[63]), .ZN(
        generated_sbox_63_not_1_Masked_z_0_) );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_63_xor_1_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_63_not_2_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_rfrsh_U4 ( .A(rand[632]), .B(
        data_in_s1[127]), .Z(generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_rfrsh_U3 ( .A(rand[632]), .B(
        generated_sbox_63_not_1_Masked_z_0_), .Z(
        generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_63_and_1_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U7 ( .A(rand[633]), .B(
        generated_sbox_63_and_1_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_63_and_1_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_1_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U5 ( .A(rand[633]), .B(
        generated_sbox_63_and_1_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_63_and_1_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_63_and_1_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_1_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_63_not_2_Masked_not_hpc_U1 ( .A(
        generated_sbox_63_xor_1_Masked_z_0_), .ZN(
        generated_sbox_63_not_2_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        data_in_s3[63]), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        data_in_s3[127]), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_rfrsh_U4 ( .A(rand[634]), .B(
        generated_sbox_63_not_2_Masked_z[0]), .Z(
        generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_rfrsh_U3 ( .A(rand[634]), .B(
        generated_sbox_63_not_2_Masked_z[1]), .Z(
        generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_63_and_2_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U7 ( .A(rand[635]), .B(
        generated_sbox_63_and_2_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_63_and_2_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_2_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U5 ( .A(rand[635]), .B(
        generated_sbox_63_and_2_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_63_and_2_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_63_and_2_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_2_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_63_not_3_Masked_not_hpc_U1 ( .A(data_in_s3[63]), .ZN(
        generated_sbox_63_not_3_Masked_z_0_) );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_63_xor_2_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_63_not_4_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_rfrsh_U4 ( .A(rand[636]), .B(
        data_in_s3[127]), .Z(generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N0)
         );
  XOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_rfrsh_U3 ( .A(rand[636]), .B(
        generated_sbox_63_not_3_Masked_z_0_), .Z(
        generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N1) );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_63_and_3_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U7 ( .A(rand[637]), .B(
        generated_sbox_63_and_3_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_63_and_3_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_3_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U5 ( .A(rand[637]), .B(
        generated_sbox_63_and_3_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_63_and_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_63_and_3_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_3_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  INV_X1 generated_sbox_63_not_4_Masked_not_hpc_U1 ( .A(
        generated_sbox_63_xor_2_Masked_z_0_), .ZN(
        generated_sbox_63_not_4_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_ina_delay_reg_0_ ( .D(
        generated_sbox_63_xor_0_Masked_z_0_), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[0]), .QN() );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_ina_delay_reg_1_ ( .D(
        generated_sbox_63_not_0_Masked_z[1]), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[1]), .QN() );
  XOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_rfrsh_U4 ( .A(rand[638]), .B(
        generated_sbox_63_not_4_Masked_z[0]), .Z(
        generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N1) );
  XOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_rfrsh_U3 ( .A(rand[638]), .B(
        generated_sbox_63_not_4_Masked_z[1]), .Z(
        generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N0) );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_rfrsh_out_reg_0_ ( .D(
        generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N1), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[0]), .QN() );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_rfrsh_out_reg_1_ ( .D(
        generated_sbox_63_and_4_Masked_and_hpc_rfrsh_N0), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[1]), .QN() );
  AND2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U10 ( .A1(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[0]), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire) );
  AND2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U9 ( .A1(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[1]), .A2(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire) );
  NAND2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U8 ( .A1(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[0]), .A2(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[1]), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_n3) );
  XNOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U7 ( .A(rand[639]), .B(
        generated_sbox_63_and_4_Masked_and_hpc_mul_n3), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire) );
  NAND2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U6 ( .A1(
        generated_sbox_63_and_4_Masked_and_hpc_inb_ref[0]), .A2(
        generated_sbox_63_and_4_Masked_and_hpc_ina_delay[1]), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_n4) );
  XNOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U5 ( .A(rand[639]), .B(
        generated_sbox_63_and_4_Masked_and_hpc_mul_n4), .ZN(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire) );
  XOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U4 ( .A(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), .Z(generated_sbox_63_and_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_U3 ( .A(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .B(generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), .Z(generated_sbox_63_and_4_Masked_z[0]) );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_1__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__ParProdJ_0__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_1__rfrsh_reg[0]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_1_ ( 
        .D(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_1__rfrsh_wire), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[1]), 
        .QN() );
  DFF_X1 generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg_reg_0_ ( 
        .D(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__ParProdJ_0__mult_wire), .CK(clock), .Q(
        generated_sbox_63_and_4_Masked_and_hpc_mul_ParProdI_0__rfrsh_reg[0]), 
        .QN() );
  XOR2_X1 generated_sbox_63_xor_3_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_and_1_Masked_z[0]), .B(
        generated_sbox_63_xor_3_Masked_x[0]), .Z(
        generated_sbox_63_xor_3_Masked_z[0]) );
  XOR2_X1 generated_sbox_63_xor_3_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_and_1_Masked_z[1]), .B(
        generated_sbox_63_xor_3_Masked_x[1]), .Z(
        generated_sbox_63_xor_3_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_xor_4_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_and_2_Masked_z[0]), .B(
        generated_sbox_63_xor_4_Masked_x[0]), .Z(
        generated_sbox_63_xor_4_Masked_z[0]) );
  XOR2_X1 generated_sbox_63_xor_4_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_and_2_Masked_z[1]), .B(
        generated_sbox_63_xor_4_Masked_x[1]), .Z(
        generated_sbox_63_xor_4_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_xor_5_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_and_3_Masked_z[0]), .B(
        generated_sbox_63_xor_5_Masked_x[0]), .Z(
        generated_sbox_63_xor_5_Masked_z_0_) );
  XOR2_X1 generated_sbox_63_xor_5_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_and_3_Masked_z[1]), .B(
        generated_sbox_63_xor_5_Masked_x[1]), .Z(sbox_s2[127]) );
  XOR2_X1 generated_sbox_63_xor_6_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_and_4_Masked_z[0]), .B(
        generated_sbox_63_xor_6_Masked_x[0]), .Z(
        generated_sbox_63_xor_6_Masked_z[0]) );
  XOR2_X1 generated_sbox_63_xor_6_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_and_4_Masked_z[1]), .B(
        generated_sbox_63_xor_6_Masked_x[1]), .Z(
        generated_sbox_63_xor_6_Masked_z[1]) );
  XOR2_X1 generated_sbox_63_xor_7_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_and_0_Masked_z[0]), .B(
        generated_sbox_63_xor_7_Masked_x[0]), .Z(sbox_s4[63]) );
  XOR2_X1 generated_sbox_63_xor_7_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_and_0_Masked_z[1]), .B(
        generated_sbox_63_xor_7_Masked_x[1]), .Z(sbox_s4[127]) );
  XOR2_X1 generated_sbox_63_xor_8_Masked_xor_hpc_Ins_0_U1 ( .A(sbox_s4[63]), 
        .B(generated_sbox_63_xor_3_Masked_z[0]), .Z(sbox_s0[63]) );
  XOR2_X1 generated_sbox_63_xor_8_Masked_xor_hpc_Ins_1_U1 ( .A(sbox_s4[127]), 
        .B(generated_sbox_63_xor_3_Masked_z[1]), .Z(sbox_s0[127]) );
  XOR2_X1 generated_sbox_63_xor_9_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_xor_4_Masked_z[0]), .B(
        generated_sbox_63_xor_3_Masked_z[0]), .Z(sbox_s1[63]) );
  XOR2_X1 generated_sbox_63_xor_9_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_xor_4_Masked_z[1]), .B(
        generated_sbox_63_xor_3_Masked_z[1]), .Z(sbox_s1[127]) );
  INV_X1 generated_sbox_63_not_5_Masked_not_hpc_U1 ( .A(
        generated_sbox_63_xor_5_Masked_z_0_), .ZN(sbox_s2[63]) );
  XOR2_X1 generated_sbox_63_xor_10_Masked_xor_hpc_Ins_0_U1 ( .A(
        generated_sbox_63_xor_6_Masked_z[0]), .B(
        generated_sbox_63_xor_5_Masked_z_0_), .Z(sbox_s3[63]) );
  XOR2_X1 generated_sbox_63_xor_10_Masked_xor_hpc_Ins_1_U1 ( .A(
        generated_sbox_63_xor_6_Masked_z[1]), .B(sbox_s2[127]), .Z(
        sbox_s3[127]) );
endmodule

