0.7
2020.2
May  7 2023
15:24:31
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.ip_user_files/bd/sim_clk_12mhz/ip/sim_clk_12mhz_sim_clk_gen_0_0/sim/sim_clk_12mhz_sim_clk_gen_0_0.v,1699832782,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.ip_user_files/bd/sim_clk_12mhz/sim/sim_clk_12mhz.v,,sim_clk_12mhz_sim_clk_gen_0_0,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.ip_user_files/bd/sim_clk_12mhz/sim/sim_clk_12mhz.v,1699832782,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/counter.v,,sim_clk_12mhz,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sim_1/new/top_sim.sv,1699833196,systemVerilog,,,,top_sim,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/counter.v,1699238019,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/counter_2d.v,,counter,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/counter_2d.v,1699238332,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/display_region_handler.v,,counter_2d,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/display_region_handler.v,1699292786,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/ili9341_controller.v,,display_region_handler,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/ili9341_controller.v,1699922271,verilog,,C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/top.v,,ili9341_controller,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
C:/Users/ryanh/Documents/projects/fpga/ili9341_controller/ili9341_controller.srcs/sources_1/new/top.v,1699833114,verilog,,,,top,,uvm,../../../../ili9341_controller.ip_user_files/ipstatic,,,,,
