/* Here in lies a concerted and complete effort to get my Nordic
 * nRF24L01+ working. I've had this thing collecting dust for
 * about a year, and it's time to buckle down and figure it out.
 */

#include <avr/io.h>
#include <util/delay.h>
#include "avr.h"

// FIFO
// TX three level, 32 byte FIFO
// RX three level, 32 byte FIFO
#define nRF24L01p_FIFO_TX_COUNT 3
#define nRF24L01p_FIFO_RX_COUNT 3
#define nRF24L01p_FIFO_TX_SIZE  32
#define nRF24L01p_FIFO_RX_SIZE  32

// SPI

#define nRF24L01p_SPI_R_REGISTER         0x00
#define nRF24L01p_SPI_W_REGISTER         0x20
#define nRF24L01p_SPI_R_RX_PAYLOAD       0x61
#define nRF24L01p_SPI_W_TX_PAYLOAD       0xA0
#define nRF24L01p_SPI_FLUSH_TX           0xE1
#define nRF24L01p_SPI_FLUSH_RX           0xE2
#define nRF24L01p_SPI_REUSE_TX_PL        0xE3
#define nRF24L01p_SPI_ACTIVATE           0x50
#define nRF24L01p_SPI_R_RX_PL_WID        0x60
#define nRF24L01p_SPI_W_ACK_PAYLOAD      0xA8
#define nRF24L01p_SPI_W_TX_PAYLOAD_NOACK 0xB0 // data-sheet only has 7 bits...
#define nRF24L01p_SPI_NOP                0xFF

#define nRF24L01p_SPI_RW_REGISTER_MASK   0x1F
#define nRF24L01p_SPI_W_ACK_PAYLOAD_MASK 0x07

// Registers

#define nRF24L01p_REGISTER_CONFIG      0x00
#define nRF24L01p_REGISTER_EN_AA       0x01
#define nRF24L01p_REGISTER_EN_RXADDR   0x02
#define nRF24L01p_REGISTER_SETUP_AW    0x03
#define nRF24L01p_REGISTER_SETUP_RETR  0x04
#define nRF24L01p_REGISTER_RF_CH       0x05
#define nRF24L01p_REGISTER_RF_SETUP    0x06
#define nRF24L01p_REGISTER_STATUS      0x07
#define nRF24L01p_REGISTER_OBSERVE_TX  0x08
#define nRF24L01p_REGISTER_CD          0x09
#define nRF24L01p_REGISTER_RX_ADDR_P0  0x0A
#define nRF24L01p_REGISTER_RX_ADDR_P1  0x0B
#define nRF24L01p_REGISTER_RX_ADDR_P2  0x0C
#define nRF24L01p_REGISTER_RX_ADDR_P3  0x0D
#define nRF24L01p_REGISTER_RX_ADDR_P4  0x0E
#define nRF24L01p_REGISTER_RX_ADDR_P5  0x0F
#define nRF24L01p_REGISTER_TX_ADDR     0x10
#define nRF24L01p_REGISTER_RX_PW_P0    0x11
#define nRF24L01p_REGISTER_RX_PW_P1    0x12
#define nRF24L01p_REGISTER_RX_PW_P2    0x13
#define nRF24L01p_REGISTER_RX_PW_P3    0x14
#define nRF24L01p_REGISTER_RX_PW_P4    0x15
#define nRF24L01p_REGISTER_RX_PW_P5    0x16
#define nRF24L01p_REGISTER_FIFO_STATUS 0x17
#define nRF24L01p_REGISTER_DYNPD       0x1C
#define nRF24L01p_REGISTER_FEATURE     0x1D

// Register bit masks

#define nRF24L01p_REGISTER_CONFIG_PRIM_RX     (0x1 << 0)
#define nRF24L01p_REGISTER_CONFIG_PWR_UP      (0x1 << 1)
#define nRF24L01p_REGISTER_CONFIG_CRCO        (0x1 << 2)
#define nRF24L01p_REGISTER_CONFIG_EN_CRC      (0x1 << 3)
#define nRF24L01p_REGISTER_CONFIG_MASK_MAX_RT (0x1 << 4)
#define nRF24L01p_REGISTER_CONFIG_MASK_TX_DS  (0x1 << 5)
#define nRF24L01p_REGISTER_CONFIG_MASK_RX_DR  (0x1 << 6)

#define nRF24L01p_REGISTER_EN_AA_ENAA_P0 (0x1 << 0)
#define nRF24L01p_REGISTER_EN_AA_ENAA_P1 (0x1 << 1)
#define nRF24L01p_REGISTER_EN_AA_ENAA_P2 (0x1 << 2)
#define nRF24L01p_REGISTER_EN_AA_ENAA_P3 (0x1 << 3)
#define nRF24L01p_REGISTER_EN_AA_ENAA_P4 (0x1 << 4)
#define nRF24L01p_REGISTER_EN_AA_ENAA_P5 (0x1 << 5)

#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P0 (0x1 << 0)
#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P1 (0x1 << 1)
#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P2 (0x1 << 2)
#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P3 (0x1 << 3)
#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P4 (0x1 << 4)
#define nRF24L01p_REGISTER_EN_RXADDR_ERX_P5 (0x1 << 5)

#define nRF24L01p_REGISTER_SETUP_AW_AW 0x03

#define nRF24L01p_REGISTER_SETUP_RETR_ARC 0x0F
#define nRF24L01p_REGISTER_SETUP_RETR_ARD 0xF0

#define nRF24L01p_REGISTER_RF_CH_RF_CH 0x7F

#define nRF24L01p_REGISTER_RF_SETUP_LNA_HCURR (0x1 << 0)
#define nRF24L01p_REGISTER_RF_SETUP_RF_PWR    (0x3 << 1)
#define nRF24L01p_REGISTER_RF_SETUP_RF_DR     (0x1 << 3)
#define nRF24L01p_REGISTER_RF_SETUP_PLL_LOCK  (0x1 << 4)

#define nRF24L01p_REGISTER_STATUS_TX_FULL (0x1 << 0)
#define nRF24L01p_REGISTER_STATUS_RX_P_NO (0x7 << 1)
#define nRF24L01p_REGISTER_STATUS_MAX_RT  (0x1 << 4)
#define nRF24L01p_REGISTER_STATUS_TX_DS   (0x1 << 5)
#define nRF24L01p_REGISTER_STATUS_RX_DR   (0x1 << 6)

#define nRF24L01p_REGISTER_OBSERVE_TX_ARC_CNT  0x0F
#define nRF24L01p_REGISTER_OBSERVE_TX_PLOS_CNT 0xF0

#define nRF24L01p_REGISTER_CD_CD 0x1

#define nRF24L01p_REGISTER_RX_PW_PX_RX_PW_PX 0x3F // PX represents any pipe.

#define nRF24L01p_REGISTER_FIFO_STATUS_RX_EMPTY (0x1 << 0)
#define nRF24L01p_REGISTER_FIFO_STATUS_RX_FULL  (0x1 << 1)
#define nRF24L01p_REGISTER_FIFO_STATUS_TX_EMPTY (0x1 << 4)
#define nRF24L01p_REGISTER_FIFO_STATUS_TX_FULL  (0x1 << 5)
#define nRF24L01p_REGISTER_FIFO_STATUS_TX_REUSE (0x1 << 6)

#define nRF24L01p_REGISTER_DYNPD_DPL_P0 (0x1 << 0)
#define nRF24L01p_REGISTER_DYNPD_DPL_P1 (0x1 << 1)
#define nRF24L01p_REGISTER_DYNPD_DPL_P2 (0x1 << 2)
#define nRF24L01p_REGISTER_DYNPD_DPL_P3 (0x1 << 3)
#define nRF24L01p_REGISTER_DYNPD_DPL_P4 (0x1 << 4)
#define nRF24L01p_REGISTER_DYNPD_DPL_P5 (0x1 << 5)

#define nRF24L01p_REGISTER_FEATURE_EN_DYN_ACK (0x1 << 0)
#define nRF24L01p_REGISTER_FEATURE_EN_ACK_PAY (0x1 << 1)
#define nRF24L01p_REGISTER_FEATURE_EN_DPL     (0x1 << 2)

// Register values

#define nRF24L01p_REGISTER_SETUP_AW_AW_3 0x01
#define nRF24L01p_REGISTER_SETUP_AW_AW_4 0x02
#define nRF24L01p_REGISTER_SETUP_AW_AW_5 0x03

#define nRF24L01p_REGISTER_SETUP_RETR_ARC_0  0x00
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_1  0x01
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_2  0x02
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_3  0x03
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_4  0x04
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_5  0x05
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_6  0x06
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_7  0x07
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_8  0x08
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_9  0x09
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_10 0x0A
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_11 0x0B
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_12 0x0C
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_13 0x0D
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_14 0x0E
#define nRF24L01p_REGISTER_SETUP_RETR_ARC_15 0x0F

#define nRF24L01p_REGISTER_SETUP_RETR_ARD_250  0x00
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_500  0x01
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_750  0x02
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_1000 0x03
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_1250 0x04
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_1500 0x05
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_1750 0x06
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_2000 0x07
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_2250 0x08
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_2500 0x09
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_2750 0x0A
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_3000 0x0B
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_3250 0x0C
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_3500 0x0D
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_3750 0x0E
#define nRF24L01p_REGISTER_SETUP_RETR_ARD_4000 0x0F

#define nRF24L01p_REGISTER_RF_SETUP_RF_PWR_NEG_18dBm 0x0
#define nRF24L01p_REGISTER_RF_SETUP_RF_PWR_NEG_12dBm 0x1
#define nRF24L01p_REGISTER_RF_SETUP_RF_PWR_NEG_6dBm  0x2
#define nRF24L01p_REGISTER_RF_SETUP_RF_PWR_0dBm      0x3

#define nRF24L01p_REGISTER_RF_SETUP_RF_DR_1Mbps 0x0
#define nRF24L01p_REGISTER_RF_SETUP_RF_DR_2Mbps 0x1


typedef unsigned char byte;

void nRF24L01p_setup(void);
void nRF24L01p_enable(void);
void nRF24L01p_disable(void);

void main(void)
{
  // Setup the UART, necessary for stdio actions.
  uart_init();

  // Start up the SPI bus.
  spi_init();

  // Setup the nRF24L01p.
  nRF24L01p_setup();
}

void nRF24L01p_setup(void)
{
  // Activate command.
  spi_start();
  spi_transfer(0b01010000);
  spi_transfer(0x73);
  spi_end();

  // Set CONFIG register to 00001110 (0x0E)
  spi_start();
  spi_transfer(0b00100000);
  spi_transfer(0b00001110);
  spi_end();

  // Get the status of register 00000.
  spi_start();
  spi_transfer(0b00000000);
  byte status = spi_transfer(0b11111111);
  spi_end();

  printf("%X\n", status);
}

void nRF24L01p_enable(void)
{
  // Pull CE high.
  PORTB |= _BV(PORTB0);
}

void nRF24L01p_disable(void)
{
  // Pull CE high.
  PORTB &= ~_BV(PORTB0);
}
