Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 19:56:37 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_FND_UART_control_sets_placed.rpt
| Design       : TOP_FND_UART
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[0] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[1] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[4] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[3] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[2] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[5] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[7] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/rx_data_next[6] | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_TX/tx_next         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_TX/tick_count_next | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_TOP_UART/U_UART/U_UART_RX/tick_count_next | rst_IBUF         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                             | rst_IBUF         |               10 |             23 |         2.30 |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+


