#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00591000 .scope module, "Exemplo0043" "Exemplo0043" 2 54;
 .timescale 0 0;
v003C3650_0 .net "clock", 0 0, v003C4AD0_0; 1 drivers
v003C36A8_0 .net "p1", 0 0, v003C4A78_0; 1 drivers
v003C3700_0 .net "p2", 0 0, v003CD890_0; 1 drivers
v003C2C50_0 .net "p3", 0 0, v003CE578_0; 1 drivers
v003C2CA8_0 .net "p4", 0 0, v003CAEC0_0; 1 drivers
S_005912A8 .scope module, "clk" "clock" 2 56, 3 6, S_00591000;
 .timescale 0 0;
v003C4AD0_0 .var "clk", 0 0;
S_00591220 .scope module, "pls1" "pulse1" 2 58, 2 7, S_00591000;
 .timescale 0 0;
v003CD8E8_0 .alias "clock", 0 0, v003C3650_0;
v003C4A78_0 .var "signal", 0 0;
S_00591198 .scope module, "pls2" "pulse2" 2 59, 2 21, S_00591000;
 .timescale 0 0;
v003CD838_0 .alias "clock", 0 0, v003C3650_0;
v003CD890_0 .var "signal", 0 0;
E_003CA918 .event posedge, v003CA510_0;
S_00591110 .scope module, "pls3" "pulse3" 2 60, 2 31, S_00591000;
 .timescale 0 0;
v003CE520_0 .alias "clock", 0 0, v003C3650_0;
v003CE578_0 .var "signal", 0 0;
S_00591088 .scope module, "pls4" "pulse4" 2 61, 2 42, S_00591000;
 .timescale 0 0;
v003CA510_0 .alias "clock", 0 0, v003C3650_0;
v003CAEC0_0 .var "signal", 0 0;
E_003CF340 .event negedge, v003CA510_0;
    .scope S_005912A8;
T_0 ;
    %set/v v003C4AD0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005912A8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003C4AD0_0, 1;
    %inv 8, 1;
    %set/v v003C4AD0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00591220;
T_2 ;
    %wait E_003CA918;
    %set/v v003C4A78_0, 1, 1;
    %delay 4, 0;
    %set/v v003C4A78_0, 0, 1;
    %delay 4, 0;
    %set/v v003C4A78_0, 1, 1;
    %delay 4, 0;
    %set/v v003C4A78_0, 0, 1;
    %delay 4, 0;
    %set/v v003C4A78_0, 1, 1;
    %delay 4, 0;
    %set/v v003C4A78_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00591198;
T_3 ;
    %wait E_003CA918;
    %set/v v003CD890_0, 1, 1;
    %delay 5, 0;
    %set/v v003CD890_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00591110;
T_4 ;
    %wait E_003CF340;
    %set/v v003CE578_0, 1, 1;
    %delay 15, 0;
    %set/v v003CE578_0, 0, 1;
    %delay 15, 0;
    %set/v v003CE578_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00591088;
T_5 ;
    %wait E_003CF340;
    %set/v v003CAEC0_0, 1, 1;
    %delay 20, 0;
    %set/v v003CAEC0_0, 0, 1;
    %delay 20, 0;
    %set/v v003CAEC0_0, 1, 1;
    %delay 20, 0;
    %set/v v003CAEC0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00591000;
T_6 ;
    %vpi_call 2 63 "$dumpfile", " Exemplo0043.vcd";
    %vpi_call 2 64 "$dumpvars", 2'sb01, v003C3650_0, v003C36A8_0, v003C3700_0, v003C2C50_0, v003C2CA8_0;
    %delay 480, 0;
    %vpi_call 2 65 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\Pedro Henrique\trabalhos\arquitetura\ED06\Exemplo043.v";
    "./clock.v";
