{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 20:57:22 2020 " "Info: Processing started: Thu Feb 27 20:57:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_zongxian -c zjw_zongxian --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register r1\[0\] r1\[0\] 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"r1\[0\]\" and destination register \"r1\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.434 ns + Longest register register " "Info: + Longest register to register delay is 2.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[0\] 1 REG LC_X16_Y11_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns bus_Reg\[0\]~38 2 COMB LC_X16_Y11_N3 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X16_Y11_N3; Fanout = 2; COMB Node = 'bus_Reg\[0\]~38'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { r1[0] bus_Reg[0]~38 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.114 ns) 1.190 ns bus_Reg\[0\]~39 3 COMB LC_X15_Y11_N9 3 " "Info: 3: + IC(0.698 ns) + CELL(0.114 ns) = 1.190 ns; Loc. = LC_X15_Y11_N9; Fanout = 3; COMB Node = 'bus_Reg\[0\]~39'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { bus_Reg[0]~38 bus_Reg[0]~39 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.115 ns) 2.434 ns r1\[0\] 4 REG LC_X16_Y11_N3 1 " "Info: 4: + IC(1.129 ns) + CELL(0.115 ns) = 2.434 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 24.94 % ) " "Info: Total cell delay = 0.607 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 75.06 % ) " "Info: Total interconnect delay = 1.827 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { r1[0] bus_Reg[0]~38 bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.434 ns" { r1[0] {} bus_Reg[0]~38 {} bus_Reg[0]~39 {} r1[0] {} } { 0.000ns 0.000ns 0.698ns 1.129ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns r1\[0\] 2 REG LC_X16_Y11_N3 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns r1\[0\] 2 REG LC_X16_Y11_N3 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { r1[0] bus_Reg[0]~38 bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.434 ns" { r1[0] {} bus_Reg[0]~38 {} bus_Reg[0]~39 {} r1[0] {} } { 0.000ns 0.000ns 0.698ns 1.129ns } { 0.000ns 0.378ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "" { r1[0] {} } {  } {  } "" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r1\[0\] r1_bus CLK 9.268 ns register " "Info: tsu for register \"r1\[0\]\" (data pin = \"r1_bus\", clock pin = \"CLK\") is 9.268 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.013 ns + Longest pin register " "Info: + Longest pin to register delay is 12.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns r1_bus 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'r1_bus'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1_bus } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.578 ns) + CELL(0.442 ns) 8.489 ns bus_Reg\[0\]~36 2 COMB LC_X17_Y11_N3 8 " "Info: 2: + IC(6.578 ns) + CELL(0.442 ns) = 8.489 ns; Loc. = LC_X17_Y11_N3; Fanout = 8; COMB Node = 'bus_Reg\[0\]~36'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { r1_bus bus_Reg[0]~36 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.590 ns) 9.957 ns bus_Reg\[0\]~38 3 COMB LC_X16_Y11_N3 2 " "Info: 3: + IC(0.878 ns) + CELL(0.590 ns) = 9.957 ns; Loc. = LC_X16_Y11_N3; Fanout = 2; COMB Node = 'bus_Reg\[0\]~38'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { bus_Reg[0]~36 bus_Reg[0]~38 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.114 ns) 10.769 ns bus_Reg\[0\]~39 4 COMB LC_X15_Y11_N9 3 " "Info: 4: + IC(0.698 ns) + CELL(0.114 ns) = 10.769 ns; Loc. = LC_X15_Y11_N9; Fanout = 3; COMB Node = 'bus_Reg\[0\]~39'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { bus_Reg[0]~38 bus_Reg[0]~39 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.115 ns) 12.013 ns r1\[0\] 5 REG LC_X16_Y11_N3 1 " "Info: 5: + IC(1.129 ns) + CELL(0.115 ns) = 12.013 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 22.73 % ) " "Info: Total cell delay = 2.730 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.283 ns ( 77.27 % ) " "Info: Total interconnect delay = 9.283 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.013 ns" { r1_bus bus_Reg[0]~36 bus_Reg[0]~38 bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.013 ns" { r1_bus {} r1_bus~out0 {} bus_Reg[0]~36 {} bus_Reg[0]~38 {} bus_Reg[0]~39 {} r1[0] {} } { 0.000ns 0.000ns 6.578ns 0.878ns 0.698ns 1.129ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns r1\[0\] 2 REG LC_X16_Y11_N3 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X16_Y11_N3; Fanout = 1; REG Node = 'r1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK r1[0] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.013 ns" { r1_bus bus_Reg[0]~36 bus_Reg[0]~38 bus_Reg[0]~39 r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.013 ns" { r1_bus {} r1_bus~out0 {} bus_Reg[0]~36 {} bus_Reg[0]~38 {} bus_Reg[0]~39 {} r1[0] {} } { 0.000ns 0.000ns 6.578ns 0.878ns 0.698ns 1.129ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.114ns 0.115ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r1[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r1[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK l\[3\] r2\[3\] 9.309 ns register " "Info: tco from clock \"CLK\" to destination pin \"l\[3\]\" through register \"r2\[3\]\" is 9.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns r2\[3\] 2 REG LC_X15_Y11_N7 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y11_N7; Fanout = 2; REG Node = 'r2\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK r2[3] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r2[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r2[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.303 ns + Longest register pin " "Info: + Longest register to pin delay is 6.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r2\[3\] 1 REG LC_X15_Y11_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y11_N7; Fanout = 2; REG Node = 'r2\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.442 ns) 1.575 ns bus_Reg\[3\]~45 2 COMB LC_X15_Y11_N8 3 " "Info: 2: + IC(1.133 ns) + CELL(0.442 ns) = 1.575 ns; Loc. = LC_X15_Y11_N8; Fanout = 3; COMB Node = 'bus_Reg\[3\]~45'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { r2[3] bus_Reg[3]~45 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.620 ns) + CELL(2.108 ns) 6.303 ns l\[3\] 3 PIN PIN_61 0 " "Info: 3: + IC(2.620 ns) + CELL(2.108 ns) = 6.303 ns; Loc. = PIN_61; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { bus_Reg[3]~45 l[3] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 40.46 % ) " "Info: Total cell delay = 2.550 ns ( 40.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 59.54 % ) " "Info: Total interconnect delay = 3.753 ns ( 59.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { r2[3] bus_Reg[3]~45 l[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { r2[3] {} bus_Reg[3]~45 {} l[3] {} } { 0.000ns 1.133ns 2.620ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r2[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r2[3] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { r2[3] bus_Reg[3]~45 l[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { r2[3] {} bus_Reg[3]~45 {} l[3] {} } { 0.000ns 1.133ns 2.620ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "r1_bus l\[6\] 15.683 ns Longest " "Info: Longest tpd from source pin \"r1_bus\" to destination pin \"l\[6\]\" is 15.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns r1_bus 1 PIN PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 4; PIN Node = 'r1_bus'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1_bus } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.581 ns) + CELL(0.442 ns) 8.492 ns bus_Reg\[0\]~37 2 COMB LC_X17_Y11_N5 8 " "Info: 2: + IC(6.581 ns) + CELL(0.442 ns) = 8.492 ns; Loc. = LC_X17_Y11_N5; Fanout = 8; COMB Node = 'bus_Reg\[0\]~37'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.023 ns" { r1_bus bus_Reg[0]~37 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.442 ns) 9.760 ns bus_Reg\[6\]~50 3 COMB LC_X16_Y11_N5 2 " "Info: 3: + IC(0.826 ns) + CELL(0.442 ns) = 9.760 ns; Loc. = LC_X16_Y11_N5; Fanout = 2; COMB Node = 'bus_Reg\[6\]~50'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { bus_Reg[0]~37 bus_Reg[6]~50 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.442 ns) 10.609 ns bus_Reg\[6\]~51 4 COMB LC_X16_Y11_N8 3 " "Info: 4: + IC(0.407 ns) + CELL(0.442 ns) = 10.609 ns; Loc. = LC_X16_Y11_N8; Fanout = 3; COMB Node = 'bus_Reg\[6\]~51'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { bus_Reg[6]~50 bus_Reg[6]~51 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.966 ns) + CELL(2.108 ns) 15.683 ns l\[6\] 5 PIN PIN_51 0 " "Info: 5: + IC(2.966 ns) + CELL(2.108 ns) = 15.683 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'l\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.074 ns" { bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.903 ns ( 31.26 % ) " "Info: Total cell delay = 4.903 ns ( 31.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.780 ns ( 68.74 % ) " "Info: Total interconnect delay = 10.780 ns ( 68.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "15.683 ns" { r1_bus bus_Reg[0]~37 bus_Reg[6]~50 bus_Reg[6]~51 l[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "15.683 ns" { r1_bus {} r1_bus~out0 {} bus_Reg[0]~37 {} bus_Reg[6]~50 {} bus_Reg[6]~51 {} l[6] {} } { 0.000ns 0.000ns 6.581ns 0.826ns 0.407ns 2.966ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r3\[7\] k\[7\] CLK -1.880 ns register " "Info: th for register \"r3\[7\]\" (data pin = \"k\[7\]\", clock pin = \"CLK\") is -1.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'CLK'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns r3\[7\] 2 REG LC_X17_Y11_N0 2 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X17_Y11_N0; Fanout = 2; REG Node = 'r3\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK r3[7] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r3[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r3[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.677 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns k\[7\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'k\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.114 ns) 3.633 ns bus_Reg\[7\]~52 2 COMB LC_X18_Y11_N9 2 " "Info: 2: + IC(2.050 ns) + CELL(0.114 ns) = 3.633 ns; Loc. = LC_X18_Y11_N9; Fanout = 2; COMB Node = 'bus_Reg\[7\]~52'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { k[7] bus_Reg[7]~52 } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.309 ns) 4.677 ns r3\[7\] 3 REG LC_X17_Y11_N0 2 " "Info: 3: + IC(0.735 ns) + CELL(0.309 ns) = 4.677 ns; Loc. = LC_X17_Y11_N0; Fanout = 2; REG Node = 'r3\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { bus_Reg[7]~52 r3[7] } "NODE_NAME" } } { "zjw_zongxian.vhd" "" { Text "C:/Users/apple/Desktop/总线/zjw_zongxian_vhdl/zjw_zongxian.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 40.45 % ) " "Info: Total cell delay = 1.892 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.785 ns ( 59.55 % ) " "Info: Total interconnect delay = 2.785 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { k[7] bus_Reg[7]~52 r3[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { k[7] {} k[7]~out0 {} bus_Reg[7]~52 {} r3[7] {} } { 0.000ns 0.000ns 2.050ns 0.735ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK r3[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} r3[7] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { k[7] bus_Reg[7]~52 r3[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { k[7] {} k[7]~out0 {} bus_Reg[7]~52 {} r3[7] {} } { 0.000ns 0.000ns 2.050ns 0.735ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 20:57:23 2020 " "Info: Processing ended: Thu Feb 27 20:57:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
