_svd: "../esp32h2.base.svd"

_modify:
  GDMA:
    name: DMA
  ASSIST_DEBUG:
    baseAddress: 0x600C2000
  RNG:
    baseAddress: 0x600B2800

ASSIST_DEBUG:
  _modify:
    C0RE_0_INTR_ENA:
      name: CORE_0_MONTR_ENA
    CORE_0_INTR_RLS:
      name: CORE_0_INTR_ENA
  CORE_0_INTR_ENA:
    _modify:
      CORE_0_AREA_DRAM0_0_RD_RLS:
        name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
      CORE_0_AREA_DRAM0_0_WR_RLS:
        name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
      CORE_0_AREA_DRAM0_1_RD_RLS:
        name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
      CORE_0_AREA_DRAM0_1_WR_RLS:
        name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
      CORE_0_AREA_PIF_0_RD_RLS:
        name: CORE_0_AREA_PIF_0_RD_INTR_ENA
      CORE_0_AREA_PIF_0_WR_RLS:
        name: CORE_0_AREA_PIF_0_WR_INTR_ENA
      CORE_0_AREA_PIF_1_RD_RLS:
        name: CORE_0_AREA_PIF_1_RD_INTR_ENA
      CORE_0_AREA_PIF_1_WR_RLS:
        name: CORE_0_AREA_PIF_1_WR_INTR_ENA
      CORE_0_SP_SPILL_MIN_RLS:
        name: CORE_0_SP_SPILL_MIN_INTR_ENA
      CORE_0_SP_SPILL_MAX_RLS:
        name: CORE_0_SP_SPILL_MAX_INTR_ENA
      CORE_0_IRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA
      CORE_0_DRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA

DMA:
  "IN_INT_ST_CH%s":
    _strip_end: "_CH_INT_ST"
  "IN_INT_ENA_CH%s":
    _strip_end: "_CH_INT_ENA"
  "OUT_INT_ST_CH%s":
    _strip_end: "_CH_INT_ST"
  "OUT_INT_ENA_CH%s":
    _strip_end: "_CH_INT_ENA"

LEDC:
  "*":
    _strip_end: "_CH"
  "TIMER%s_CONF":
    _strip: "TIMER_"
    _modify:
      TICK_SEL_TIMER:
        name: TICK_SEL
      CLK_DIV_TIMER:
        name: CLK_DIV

LP_WDT:
  _modify:
    CONFIG0:
      name: WDTCONFIG0

    FEED:
      name: WDTFEED

    INT_ST:
      name: INT_ST_RTC
    INT_ENA:
      name: INT_ENA_RTC
    INT_CLR:
      name: INT_CLR_RTC

    SWD_CONFIG:
      name: SWD_CONF

    WPROTECT:
      name: WDTWPROTECT

  INT_ST_RTC:
    _modify:
      LP_WDT_INT_ST:
        name: WDT_INT_ST

  INT_ENA_RTC:
    _modify:
      LP_WDT_INT_ENA:
        name: WDT_INT_ENA

  INT_CLR_RTC:
    _modify:
      LP_WDT_INT_CLR:
        name: WDT_INT_CLR

PCNT:
  "*":
    _strip_end: "_U"
  U%s_CNT:
    _modify:
      PULSE_CNT:
        name: CNT
  INT_RAW:
    _modify:
      CNT_THR_EVENT_U0_INT_RAW:
        name: CNT_THR_EVENT_U0
      CNT_THR_EVENT_U1_INT_RAW:
        name: CNT_THR_EVENT_U1
      CNT_THR_EVENT_U2_INT_RAW:
        name: CNT_THR_EVENT_U2
      CNT_THR_EVENT_U3_INT_RAW:
        name: CNT_THR_EVENT_U3
  INT_ST:
    _modify:
      CNT_THR_EVENT_U0_INT_ST:
        name: CNT_THR_EVENT_U0
      CNT_THR_EVENT_U1_INT_ST:
        name: CNT_THR_EVENT_U1
      CNT_THR_EVENT_U2_INT_ST:
        name: CNT_THR_EVENT_U2
      CNT_THR_EVENT_U3_INT_ST:
        name: CNT_THR_EVENT_U3
  INT_ENA:
    _modify:
      CNT_THR_EVENT_U0_INT_ENA:
        name: CNT_THR_EVENT_U0
      CNT_THR_EVENT_U1_INT_ENA:
        name: CNT_THR_EVENT_U1
      CNT_THR_EVENT_U2_INT_ENA:
        name: CNT_THR_EVENT_U2
      CNT_THR_EVENT_U3_INT_ENA:
        name: CNT_THR_EVENT_U3
  INT_CLR:
    _modify:
      CNT_THR_EVENT_U0_INT_CLR:
        name: CNT_THR_EVENT_U0
      CNT_THR_EVENT_U1_INT_CLR:
        name: CNT_THR_EVENT_U1
      CNT_THR_EVENT_U2_INT_CLR:
        name: CNT_THR_EVENT_U2
      CNT_THR_EVENT_U3_INT_CLR:
        name: CNT_THR_EVENT_U3
  U%s_STATUS:
    _modify:
      CNT_THR_ZERO_MODE:
        name: ZERO_MODE
      CNT_THR_THRES0_LAT:
        name: THRES0
      CNT_THR_THRES1_LAT:
        name: THRES1
      CNT_THR_L_LIM_LAT:
        name: L_LIM
      CNT_THR_H_LIM_LAT:
        name: H_LIM
      CNT_THR_ZERO_LAT:
        name: ZERO
  CTRL:
    _modify:
      PULSE_CNT_RST_U0:
        name: CNT_RST_U0
      PULSE_CNT_RST_U1:
        name: CNT_RST_U1
      PULSE_CNT_RST_U2:
        name: CNT_RST_U2
      PULSE_CNT_RST_U3:
        name: CNT_RST_U3

PCR:
  RMT_SCLK_CONF:
    _strip: "RMT_"

SPI2:
  _strip: "SPI_"

  "*":
    _strip: "SPI_"

  CMD:
    _modify:
      UPDATE:
        access: read-write

TIMG0:
  _modify:
    _interrupts:
      TG0_T0:
        name: TG0_T0_LEVEL
      TG0_WDT:
        name: TG0_WDT_LEVEL

TIMG1:
  _modify:
    _interrupts:
      TG1_T0:
        name: TG1_T0_LEVEL
      TG1_WDT:
        name: TG1_WDT_LEVEL

UART*:
  CLK_CONF:
    _modify:
      RX_SCLK_EN:
        name: SCLK_EN
      RX_RST_CORE:
        name: RST_CORE

RMT:
  _modify:
    TX_CH%sCONF0:
      name: CH%s_TX_CONF0
  CH%s_TX_CONF0:
    _strip_end: "_CH0"
  CH%s_TX_LIM:
    _strip_end: "_CH0"
  SYS_CONF:
    _strip: "RMT_"
  INT_RAW:
    _modify:
      TX_CH0_ERR_INT_RAW:
        name: CH0_TX_ERR_INT_RAW
      TX_CH1_ERR_INT_RAW:
        name: CH1_TX_ERR_INT_RAW
      TX_CH2_ERR_INT_RAW:
        name: CH2_TX_ERR_INT_RAW
      TX_CH3_ERR_INT_RAW:
        name: CH3_TX_ERR_INT_RAW
  INT_CLR:
    _modify:
      RX_CH0_ERR_INT_CLR:
        name: CH0_TX_ERR_INT_CLR
      RX_CH1_ERR_INT_CLR:
        name: CH1_TX_ERR_INT_CLR
      RX_CH2_ERR_INT_CLR:
        name: CH0_RX_ERR_INT_CLR
      RX_CH3_ERR_INT_CLR:
        name: CH1_RX_ERR_INT_CLR

RNG:
  _modify:
    DATA:
      addressOffset: 8
