[SETTINGS]
UUT_module%LDLD_MST_protein_det%
TB_module%LDLD_MST_protein_det_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\alireza\Desktop\CAD\HW3\Q2\cad_hw3_q2\protein_detector\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%LDLD_MST_protein_det_TB.v%
MACRO_FILE%LDLD_MST_protein_det_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%protein_detector%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
Start%0%
L%1%
LD%2%
LDL%3%
M%4%
MS%5%
Detected%6%

[PORTS]
x%in%[7:0]wire%NO%NOCLK%
clk%in%wire%NO%NOCLK%
rst%in%wire%NO%NOCLK%
y%out%reg%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


