

================================================================
== Vitis HLS Report for 'hello_world_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Sat May 24 13:34:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hello_world
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |       13|       13|         2|          1|          1|    13|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|      7|      2|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     18|     66|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |texto_U  |hello_world_Pipeline_VITIS_LOOP_7_1_texto_ROM_AUTO_1R  |        0|  7|   2|    0|    14|    7|     1|           98|
    +---------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                       |        0|  7|   2|    0|    14|    7|     1|           98|
    +---------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_78_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln7_fu_72_p2  |      icmp|   0|  0|  13|           4|           3|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  28|           9|           6|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_34                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_34                  |  4|   0|    4|          0|
    |zext_ln6_reg_109         |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hello_world_Pipeline_VITIS_LOOP_7_1|  return value|
|mensagem_address0  |  out|    7|   ap_memory|                             mensagem|         array|
|mensagem_ce0       |  out|    1|   ap_memory|                             mensagem|         array|
|mensagem_we0       |  out|    1|   ap_memory|                             mensagem|         array|
|mensagem_d0        |  out|    8|   ap_memory|                             mensagem|         array|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

