<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 43264 has been inferred" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5" LoopName="L1" ParentFunc="norm2(float*, float*)" Length="43264" Direction="read" AccessID="inp_img1104seq" OrigID="for.inc.load.262" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 169 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7" LoopName="L2" ParentFunc="norm2(float*, float*)" Length="169" Direction="write" AccessID="out_img1105seq" OrigID="L4.store.28" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 169 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7" LoopName="L5" ParentFunc="norm2(float*, float*)" Length="169" Direction="write" AccessID="scevgepseq" OrigID="L7.store.33" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:83:35" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 42588 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5" LoopName="L8" ParentFunc="norm2(float*, float*)" Length="42588" Direction="write" AccessID="scevgep1106seq" OrigID="L11.store.545" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:101:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 169 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6" LoopName="L12" ParentFunc="norm2(float*, float*)" Length="169" Direction="write" AccessID="scevgep1107seq" OrigID="L14.store.33" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:116:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 169 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6" LoopName="L15" ParentFunc="norm2(float*, float*)" Length="169" Direction="write" AccessID="scevgep1108seq" OrigID="L17.store.28" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130:42" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123:6" LoopName="L16" ParentFunc="norm2(float*, float*)" OrigID="scevgep1108seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110:6" LoopName="L13" ParentFunc="norm2(float*, float*)" OrigID="scevgep1107seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95:6" LoopName="L10" ParentFunc="norm2(float*, float*)" OrigID="scevgep1106seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77:7" LoopName="L6" ParentFunc="norm2(float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62:7" LoopName="L3" ParentFunc="norm2(float*, float*)" OrigID="out_img1105seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51:21" LoopName="VITIS_LOOP_51_2" ParentFunc="norm2(float*, float*)" OrigID="inp_img1104seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 43264 and bit width 32 in loop 'L1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5" LoopName="L1" Length="43264" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 169 and bit width 32 in loop 'L2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7" LoopName="L2" Length="169" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 169 and bit width 32 in loop 'L5' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7" LoopName="L5" Length="169" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 42588 and bit width 32 in loop 'L8' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5" LoopName="L8" Length="42588" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 169 and bit width 32 in loop 'L12' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6" LoopName="L12" Length="169" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 169 and bit width 32 in loop 'L15' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6" LoopName="L15" Length="169" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

