

================================================================
== Vitis HLS Report for 'quantl'
================================================================
* Date:           Wed Jul  2 17:51:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.541 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       64|  0.496 us|  0.512 us|   62|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- quantl_label9  |       60|       61|         2|          -|          -|    30|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mil = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:485]   --->   Operation 5 'alloca' 'mil' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/ADPCM/temp/directives.tcl:19]   --->   Operation 6 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%detl_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %detl" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:231->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 7 'read' 'detl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%el_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %el" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:231->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 8 'read' 'el_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %el_read, i32 31" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:233->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.88ns)   --->   "%m = sub i32 0, i32 %el_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:236->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 10 'sub' 'm' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.22ns)   --->   "%m_2 = select i1 %tmp, i32 %m, i32 %el_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:233->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 11 'select' 'm_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i15 %detl_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 12 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 0, i5 %mil" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:485]   --->   Operation 13 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 14 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mil_1 = load i5 %mil" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 15 'load' 'mil_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln493 = icmp_eq  i5 %mil_1, i5 30" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 16 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln493 = add i5 %mil_1, i5 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 17 'add' 'add_ln493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %for.body.split, void %for.end_ifconv" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 18 'br' 'br_ln493' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i5 %mil_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 19 'zext' 'zext_ln493_1' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%decis_levl_addr = getelementptr i15 %decis_levl, i64 0, i64 %zext_ln493_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 20 'getelementptr' 'decis_levl_addr' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 21 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>

State 3 <SV = 2> <Delay = 4.54>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln494 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:494]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln494' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:498]   --->   Operation 23 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.68ns)   --->   "%decis_levl_load = load i5 %decis_levl_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 24 'load' 'decis_levl_load' <Predicate = (!icmp_ln493)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 30> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i15 %decis_levl_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 25 'zext' 'zext_ln495' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.92ns)   --->   "%mul_ln495 = mul i30 %zext_ln495, i30 %zext_ln493" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 26 'mul' 'mul_ln495' <Predicate = (!icmp_ln493)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%decis = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln495, i32 15, i32 29" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495]   --->   Operation 27 'partselect' 'decis' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i15 %decis" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:486]   --->   Operation 28 'zext' 'zext_ln486' <Predicate = (!icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln496 = icmp_slt  i32 %zext_ln486, i32 %m_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:496]   --->   Operation 29 'icmp' 'icmp_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %for.end_ifconv, void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:496]   --->   Operation 30 'br' 'br_ln496' <Predicate = (!icmp_ln493)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln485 = store i5 %add_ln493, i5 %mil" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:485]   --->   Operation 31 'store' 'store_ln485' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.38>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln493 = br void %for.body" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493]   --->   Operation 32 'br' 'br_ln493' <Predicate = (!icmp_ln493 & icmp_ln496)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%mil_02 = phi i5 %mil_1, void %for.body.split, i5 30, void %for.body"   --->   Operation 33 'phi' 'mil_02' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i5 %mil_02" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502]   --->   Operation 34 'zext' 'zext_ln502' <Predicate = (!icmp_ln496) | (icmp_ln493)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln502" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502]   --->   Operation 35 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!icmp_ln496 & !tmp) | (icmp_ln493 & !tmp)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502]   --->   Operation 36 'load' 'ril' <Predicate = (!icmp_ln496 & !tmp) | (icmp_ln493 & !tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln502" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:504]   --->   Operation 37 'getelementptr' 'quant26bt_neg_addr' <Predicate = (!icmp_ln496 & tmp) | (icmp_ln493 & tmp)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:504]   --->   Operation 38 'load' 'ril_1' <Predicate = (!icmp_ln496 & tmp) | (icmp_ln493 & tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 39 [1/2] (0.66ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502]   --->   Operation 39 'load' 'ril' <Predicate = (!tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 40 [1/2] (0.66ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:504]   --->   Operation 40 'load' 'ril_1' <Predicate = (tmp)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_4 : Operation 41 [1/1] (0.29ns)   --->   "%ril_2 = select i1 %tmp, i6 %ril_1, i6 %ril" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:233->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489]   --->   Operation 41 'select' 'ril_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln505 = ret i6 %ril_2" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:505]   --->   Operation 42 'ret' 'ret_ln505' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.107ns
The critical path consists of the following:
	wire read operation ('n', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:231->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489) on port 'el' (/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:231->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489) [9]  (0.000 ns)
	'sub' operation 32 bit ('m', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:236->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489) [11]  (0.880 ns)
	'select' operation 32 bit ('m', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:233->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489) [12]  (0.227 ns)

 <State 2>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('mil', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493) on local variable 'mil', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:485 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln493', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493) [18]  (0.707 ns)
	multiplexor before 'phi' operation 5 bit ('mil') with incoming values : ('mil', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493) [37]  (0.387 ns)

 <State 3>: 4.541ns
The critical path consists of the following:
	'load' operation 15 bit ('decis_levl_load', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495) on array 'decis_levl' [26]  (0.683 ns)
	'mul' operation 30 bit ('mul_ln495', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:495) [28]  (1.924 ns)
	'icmp' operation 1 bit ('icmp_ln496', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:496) [31]  (0.880 ns)
	multiplexor before 'phi' operation 5 bit ('mil') with incoming values : ('mil', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493) [37]  (0.387 ns)
	'phi' operation 5 bit ('mil') with incoming values : ('mil', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:493) [37]  (0.000 ns)
	'getelementptr' operation 5 bit ('quant26bt_pos_addr', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502) [39]  (0.000 ns)
	'load' operation 6 bit ('ril', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502) on array 'quant26bt_pos' [40]  (0.667 ns)

 <State 4>: 0.960ns
The critical path consists of the following:
	'load' operation 6 bit ('ril', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:502) on array 'quant26bt_pos' [40]  (0.667 ns)
	'select' operation 6 bit ('ril', /home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:233->/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/adpcm/adpcm.c:489) [43]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
