// Seed: 441695449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output uwire id_2;
  output wire id_1;
  assign id_2 = 1'b0 & id_3 & id_6;
  assign module_1.id_5 = 0;
  parameter id_8 = -1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_1 = -1'b0 - 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic id_5 = id_4[""+:1'h0];
  always id_5 = (1);
endmodule
