--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.169ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X38Y82.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.415 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y146.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X28Y123.D5     net (fanout=2)        1.094   system/rst/d25
    SLICE_X28Y123.D      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y82.CE      net (fanout=2)        2.225   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y82.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (0.767ns logic, 3.319ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.415 - 1.467)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X28Y123.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X28Y123.D      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X38Y82.CE      net (fanout=2)        2.225   system/rst/d25_d25_d_AND_3_o
    SLICE_X38Y82.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (0.767ns logic, 2.620ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X28Y83.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.378 - 1.463)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y146.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X28Y123.D5     net (fanout=2)        1.094   system/rst/d25
    SLICE_X28Y123.D      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X28Y83.CE      net (fanout=2)        1.615   system/rst/d25_d25_d_AND_3_o
    SLICE_X28Y83.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.733ns logic, 2.709ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.378 - 1.467)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X28Y123.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X28Y123.D      Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X28Y83.CE      net (fanout=2)        1.615   system/rst/d25_d25_d_AND_3_o
    SLICE_X28Y83.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.733ns logic, 2.010ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X30Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.094 - 0.108)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y147.A      Treg                  1.577   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X30Y147.D4     net (fanout=2)        0.401   system/rst/clkdiv/rst_b
    SLICE_X30Y147.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X30Y155.SR     net (fanout=7)        1.067   system/rst/clkdiv/rst_b_inv
    SLICE_X30Y155.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.893ns logic, 1.468ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y109.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y109.A5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y109.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y103.A5     net (fanout=2)        0.080   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X30Y149.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y149.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X30Y149.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X30Y149.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.148ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96 (SLICE_X96Y151.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y129.D6     net (fanout=538)      2.548   system/rst_macclk<2>
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (0.825ns logic, 6.268ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.943 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y118.CMUX   Tshcko                0.467   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A3     net (fanout=2)        0.845   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y129.A3     net (fanout=538)      1.264   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (0.955ns logic, 5.543ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.943 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y113.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X76Y131.C3     net (fanout=2)        1.344   system/mac_rx_last<2>
    SLICE_X76Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y129.D5     net (fanout=42)       0.475   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (0.893ns logic, 5.539ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97 (SLICE_X96Y151.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y129.D6     net (fanout=538)      2.548   system/rst_macclk<2>
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (0.825ns logic, 6.268ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.943 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y118.CMUX   Tshcko                0.467   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A3     net (fanout=2)        0.845   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y129.A3     net (fanout=538)      1.264   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (0.955ns logic, 5.543ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.943 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y113.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X76Y131.C3     net (fanout=2)        1.344   system/mac_rx_last<2>
    SLICE_X76Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y129.D5     net (fanout=42)       0.475   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (0.893ns logic, 5.539ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98 (SLICE_X96Y151.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.943 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y103.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y129.D6     net (fanout=538)      2.548   system/rst_macclk<2>
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (0.825ns logic, 6.268ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.943 - 0.976)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y118.CMUX   Tshcko                0.467   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A3     net (fanout=2)        0.845   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y129.A3     net (fanout=538)      1.264   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (0.955ns logic, 5.543ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.943 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y113.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X76Y131.C3     net (fanout=2)        1.344   system/mac_rx_last<2>
    SLICE_X76Y131.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y129.D5     net (fanout=42)       0.475   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y129.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X79Y129.A4     net (fanout=1)        0.286   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X79Y129.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y131.A2     net (fanout=9)        0.889   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y151.CE     net (fanout=26)       2.545   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y151.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (0.893ns logic, 5.539ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.462 - 0.314)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y135.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X5Y27.DIADI1     net (fanout=1)        0.257   system/phy_en.phy_ipb_ctrl/udp_if/dia<1>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.174ns (-0.083ns logic, 0.257ns route)
                                                          (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.462 - 0.314)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y135.CQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X5Y27.DIADI6     net (fanout=1)        0.283   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.183ns (-0.100ns logic, 0.283ns route)
                                                          (-54.6% logic, 154.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.462 - 0.314)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y135.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X5Y27.DIADI4     net (fanout=1)        0.285   system/phy_en.phy_ipb_ctrl/udp_if/dia<4>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.185ns (-0.100ns logic, 0.285ns route)
                                                          (-54.1% logic, 154.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.436ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (SLICE_X96Y45.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.726 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y62.A3      net (fanout=2)        1.217   system/mac_rx_last<0>
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.937ns logic, 5.406ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.945 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y91.BQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X87Y67.B5      net (fanout=535)      1.779   system/rst_macclk<0>
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.825ns logic, 5.071ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.726 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A4      net (fanout=1)        0.539   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_96
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (0.937ns logic, 4.728ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (SLICE_X96Y45.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.726 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y62.A3      net (fanout=2)        1.217   system/mac_rx_last<0>
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.937ns logic, 5.406ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.945 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y91.BQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X87Y67.B5      net (fanout=535)      1.779   system/rst_macclk<0>
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.825ns logic, 5.071ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.726 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A4      net (fanout=1)        0.539   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_97
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (0.937ns logic, 4.728ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (SLICE_X96Y45.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.726 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.AQ      Tcko                  0.381   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y62.A3      net (fanout=2)        1.217   system/mac_rx_last<0>
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (0.937ns logic, 5.406ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.945 - 0.970)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y91.BQ      Tcko                  0.337   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X87Y67.B5      net (fanout=535)      1.779   system/rst_macclk<0>
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.825ns logic, 5.071ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.726 - 0.763)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.BQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A4      net (fanout=1)        0.539   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y62.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X87Y67.B1      net (fanout=41)       0.897   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X87Y67.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X88Y67.A2      net (fanout=1)        0.618   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X88Y67.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X88Y66.D3      net (fanout=9)        0.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X88Y66.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X96Y45.CE      net (fanout=23)       2.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X96Y45.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<99>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_98
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (0.937ns logic, 4.728ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.978 - 0.947)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_4 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X99Y75.AQ                    Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_4
    TEMAC_X0Y0.CLIENTEMACTXD4          net (fanout=2)        0.765   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<4>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.047ns (-0.718ns logic, 0.765ns route)
                                                                     (-1527.7% logic, 1627.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y11.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.462 - 0.310)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y58.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X5Y11.DIADI6     net (fanout=1)        0.261   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<6>
    RAMB36_X5Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.083ns logic, 0.261ns route)
                                                          (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.978 - 0.947)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X99Y75.CQ                    Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_6
    TEMAC_X0Y0.CLIENTEMACTXD6          net (fanout=2)        0.775   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.057ns (-0.718ns logic, 0.775ns route)
                                                                     (-1259.6% logic, 1359.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y58.A2      net (fanout=23)       2.687   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y58.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.051   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (0.806ns logic, 3.738ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y58.A5      net (fanout=22)       2.119   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y58.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.051   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.723ns logic, 3.170ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.481 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y58.A2      net (fanout=23)       2.687   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y58.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y58.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y58.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.772ns logic, 2.941ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.481 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BQ      Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y58.A5      net (fanout=22)       2.119   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y58.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y58.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X30Y58.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.689ns logic, 2.373ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BMUX    Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.061   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.454ns logic, 3.061ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_16 (SLICE_X14Y92.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X14Y92.A6      net (fanout=22)       0.069   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X14Y92.CLK     Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT81
                                                       system/cdce_synch/cdce_control.timer_16
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.022ns logic, 0.069ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_19 (SLICE_X14Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/cdce_control.timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y92.BQ      Tcko                  0.098   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X14Y92.D6      net (fanout=22)       0.070   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X14Y92.CLK     Tah         (-Th)     0.077   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT111
                                                       system/cdce_synch/cdce_control.timer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.021ns logic, 0.070ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X12Y89.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y89.CQ      Tcko                  0.115   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X12Y89.C5      net (fanout=3)        0.076   system/cdce_synch/cdce_control.timer_6
    SLICE_X12Y89.CLK     Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.039ns logic, 0.076ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X18Y153.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X34Y13.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.654ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X37Y84.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.293ns (Levels of Logic = 11)
  Clock Path Skew:      -0.156ns (2.966 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.D3      net (fanout=39)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.DMUX    Tilo                  0.181   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y90.C3      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X29Y90.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D3      net (fanout=33)       0.361   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X18Y106.B1     net (fanout=4)        1.559   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X18Y106.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y106.A5     net (fanout=7)        0.323   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.293ns (1.892ns logic, 10.401ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.217ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (2.966 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X35Y114.D4     net (fanout=42)       1.092   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.217ns (1.190ns logic, 11.027ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.183ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (2.966 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X35Y114.D1     net (fanout=6)        1.058   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.183ns (1.190ns logic, 10.993ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X37Y84.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.293ns (Levels of Logic = 11)
  Clock Path Skew:      -0.156ns (2.966 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.D3      net (fanout=39)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.DMUX    Tilo                  0.181   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y90.C3      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X29Y90.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D3      net (fanout=33)       0.361   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X18Y106.B1     net (fanout=4)        1.559   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X18Y106.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y106.A5     net (fanout=7)        0.323   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.293ns (1.892ns logic, 10.401ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.217ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (2.966 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X35Y114.D4     net (fanout=42)       1.092   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.217ns (1.190ns logic, 11.027ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.183ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (2.966 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X35Y114.D1     net (fanout=6)        1.058   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y84.SR      net (fanout=15)       2.047   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y84.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.183ns (1.190ns logic, 10.993ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X32Y88.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.989ns (Levels of Logic = 11)
  Clock Path Skew:      -0.179ns (2.943 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.D3      net (fanout=39)       0.361   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y91.DMUX    Tilo                  0.181   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X29Y90.C3      net (fanout=1)        0.704   system/ipb_fabric/N36
    SLICE_X29Y90.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D3      net (fanout=33)       0.361   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X29Y90.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X18Y106.B1     net (fanout=4)        1.559   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X18Y106.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y106.A5     net (fanout=7)        0.323   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y88.SR      net (fanout=15)       1.801   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y88.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     11.989ns (1.834ns logic, 10.155ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.203ns (2.943 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.DQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X35Y114.D4     net (fanout=42)       1.092   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y88.SR      net (fanout=15)       1.801   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y88.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     11.913ns (1.132ns logic, 10.781ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.203ns (2.943 - 3.146)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X35Y114.D1     net (fanout=6)        1.058   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X35Y114.D      Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X35Y39.B6      net (fanout=2)        2.831   system/ipb_from_masters[2]_ipb_write
    SLICE_X35Y39.B       Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X15Y100.A6     net (fanout=18)       3.540   user_ipb_mosi[0]_ipb_write
    SLICE_X15Y100.A      Tilo                  0.068   system/sram2_if/write_from_sramInterfaceIoControl
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X18Y106.A2     net (fanout=2)        1.003   system/sram2_if/write_from_sramInterfaceIoControl
    SLICE_X18Y106.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1959_o11
    SLICE_X22Y107.A6     net (fanout=7)        0.514   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1959_o
    SLICE_X22Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y88.SR      net (fanout=15)       1.801   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y88.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (1.132ns logic, 10.747ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X32Y89.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.412 - 1.326)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y86.DQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X32Y89.C5      net (fanout=2)        0.171   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X32Y89.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y89.D3      net (fanout=5)        0.135   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X32Y89.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.055ns logic, 0.306ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.412 - 1.316)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y90.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X32Y89.C3      net (fanout=69)       0.303   system/ipb_arb/src<0>
    SLICE_X32Y89.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y89.D3      net (fanout=5)        0.135   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X32Y89.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.055ns logic, 0.438ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.412 - 1.316)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X32Y89.C2      net (fanout=68)       0.359   system/ipb_arb/src<1>
    SLICE_X32Y89.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X32Y89.D3      net (fanout=5)        0.135   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X32Y89.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.072ns logic, 0.494ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X35Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X35Y39.A5      net (fanout=3)        0.066   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X35Y39.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X11Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y110.CQ     Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X11Y110.C5     net (fanout=58)       0.067   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X11Y110.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X18Y153.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 903635 paths analyzed, 14132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.813ns.
--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_9 (SLICE_X27Y118.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.654ns (Levels of Logic = 10)
  Clock Path Skew:      -0.074ns (0.889 - 0.963)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     15.654ns (1.632ns logic, 14.022ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.889 - 0.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     15.470ns (1.632ns logic, 13.838ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.375ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.889 - 0.955)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_9
    -------------------------------------------------  ---------------------------
    Total                                     15.375ns (1.632ns logic, 13.743ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_10 (SLICE_X27Y118.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.654ns (Levels of Logic = 10)
  Clock Path Skew:      -0.074ns (0.889 - 0.963)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     15.654ns (1.632ns logic, 14.022ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.889 - 0.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     15.470ns (1.632ns logic, 13.838ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_10 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.375ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.889 - 0.955)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_10
    -------------------------------------------------  ---------------------------
    Total                                     15.375ns (1.632ns logic, 13.743ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/FLASH_O_data_12 (SLICE_X27Y118.CE), 523 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.654ns (Levels of Logic = 10)
  Clock Path Skew:      -0.074ns (0.889 - 0.963)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     15.654ns (1.632ns logic, 14.022ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.470ns (Levels of Logic = 10)
  Clock Path Skew:      -0.077ns (0.889 - 0.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     15.470ns (1.632ns logic, 13.838ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/flash_if/flashInterface/FLASH_O_data_12 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.375ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.889 - 0.955)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/flash_if/flashInterface/FLASH_O_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A1      net (fanout=39)       0.819   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y92.A       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y100.A2     net (fanout=34)       1.291   system/ipb_fabric/sel<2>
    SLICE_X33Y100.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.C2      net (fanout=17)       3.311   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X32Y52.CMUX    Tilo                  0.198   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[3]_ipb_strobe11
    SLICE_X19Y92.D2      net (fanout=6)        2.364   system/ipb_to_slaves[3]_ipb_strobe
    SLICE_X19Y92.DMUX    Tilo                  0.191   system/flash_if/flashInterface/main_process.w_state_FSM_FFd2
                                                       system/flash_if/flashInterface/Mmux_main_process.startWrite_main_process.startWrite_MUX_2066_o11
    SLICE_X20Y94.D6      net (fanout=6)        0.414   system/flash_if/flashInterface/main_process.startWrite_main_process.startWrite_MUX_2066_o
    SLICE_X20Y94.D       Tilo                  0.068   system/flash_w_tristate
                                                       system/flash_if/flashInterface/_n0196_inv2
    SLICE_X27Y118.CE     net (fanout=2)        1.291   system/flash_if/flashInterface/_n0196_inv
    SLICE_X27Y118.CLK    Tceck                 0.318   system/flash_w_data<14>
                                                       system/flash_if/flashInterface/FLASH_O_data_12
    -------------------------------------------------  ---------------------------
    Total                                     15.375ns (1.632ns logic, 13.743ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X3Y23.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.561 - 0.412)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y119.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X3Y23.ADDRBWRADDRL14 net (fanout=16)       0.169   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X3Y23.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    --------------------------------------------------------  ---------------------------
    Total                                             0.170ns (0.001ns logic, 0.169ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X3Y23.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.561 - 0.412)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y119.DQ            Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_3
    RAMB36_X3Y23.ADDRBWRADDRU14 net (fanout=16)       0.169   system/phy_en.phy_ipb_ctrl/udp_if/rx_read_buffer<3>
    RAMB36_X3Y23.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    --------------------------------------------------------  ---------------------------
    Total                                             0.170ns (0.001ns logic, 0.169ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.fo_6 (SLICE_X18Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/shiftreg.hold_1 (FF)
  Destination:          system/spi/shiftreg.fo_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.704 - 0.600)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/shiftreg.hold_1 to system/spi/shiftreg.fo_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.115   system/spi/shiftreg.hold<2>
                                                       system/spi/shiftreg.hold_1
    SLICE_X18Y38.A6      net (fanout=8)        0.102   system/spi/shiftreg.hold<1>
    SLICE_X18Y38.CLK     Tah         (-Th)     0.076   system/spi/shiftreg.fo<6>
                                                       system/spi/Mmux_shiftreg.fo[6]_shiftreg.hold[2]_mux_41_OUT71
                                                       system/spi/shiftreg.fo_6
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.245ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X32Y85.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.863ns (Levels of Logic = 11)
  Clock Path Skew:      -0.177ns (2.945 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y85.B4      net (fanout=70)       2.749   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y85.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     12.863ns (1.217ns logic, 11.646ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.679ns (Levels of Logic = 11)
  Clock Path Skew:      -0.180ns (2.945 - 3.125)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y85.B4      net (fanout=70)       2.749   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y85.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     12.679ns (1.217ns logic, 11.462ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.584ns (Levels of Logic = 11)
  Clock Path Skew:      -0.169ns (2.945 - 3.114)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y85.B4      net (fanout=70)       2.749   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y85.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     12.584ns (1.217ns logic, 11.367ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X32Y84.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.741ns (Levels of Logic = 11)
  Clock Path Skew:      -0.177ns (2.945 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y84.B4      net (fanout=70)       2.627   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y84.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     12.741ns (1.217ns logic, 11.524ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.557ns (Levels of Logic = 11)
  Clock Path Skew:      -0.180ns (2.945 - 3.125)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y84.B4      net (fanout=70)       2.627   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y84.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     12.557ns (1.217ns logic, 11.340ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.462ns (Levels of Logic = 11)
  Clock Path Skew:      -0.169ns (2.945 - 3.114)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y84.B4      net (fanout=70)       2.627   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y84.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     12.462ns (1.217ns logic, 11.245ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X32Y83.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.730ns (Levels of Logic = 11)
  Clock Path Skew:      -0.177ns (2.945 - 3.122)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_20 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y107.AQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<23>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_20
    SLICE_X33Y89.A2      net (fanout=2)        2.296   system/ipb_from_masters[2]_ipb_addr<20>
    SLICE_X33Y89.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_661_o1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr131
    SLICE_X32Y90.D5      net (fanout=5)        0.335   user_ipb_mosi[0]_ipb_addr<20>
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A2      net (fanout=2)        0.599   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y83.B4      net (fanout=70)       2.616   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y83.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     12.730ns (1.217ns logic, 11.513ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.546ns (Levels of Logic = 11)
  Clock Path Skew:      -0.180ns (2.945 - 3.125)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_31 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DQ     Tcko                  0.381   system/ipb_from_masters[2]_ipb_addr<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_31
    SLICE_X35Y91.A3      net (fanout=2)        1.632   system/ipb_from_masters[2]_ipb_addr<31>
    SLICE_X35Y91.A       Tilo                  0.068   system/buffers/addr_from_fpga<2><16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr251
    SLICE_X30Y91.B2      net (fanout=7)        0.839   user_ipb_mosi[0]_ipb_addr<31>
    SLICE_X30Y91.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A4      net (fanout=2)        0.575   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y83.B4      net (fanout=70)       2.616   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y83.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     12.546ns (1.217ns logic, 11.329ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.451ns (Levels of Logic = 11)
  Clock Path Skew:      -0.169ns (2.945 - 3.114)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.DQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y97.B2      net (fanout=68)       1.502   system/ipb_arb/src<1>
    SLICE_X34Y97.B       Tilo                  0.068   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X32Y88.B2      net (fanout=5)        1.128   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X32Y88.B       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A5      net (fanout=2)        0.321   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X32Y90.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X29Y91.D2      net (fanout=7)        0.794   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X29Y91.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y91.C6      net (fanout=1)        0.508   system/ipb_fabric/N01
    SLICE_X33Y91.C       Tilo                  0.068   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A6      net (fanout=39)       0.446   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X28Y91.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C3      net (fanout=33)       1.697   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y52.C       Tilo                  0.068   system/sram1_if/addr_from_bist<7>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y52.D5      net (fanout=4)        0.575   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y52.DMUX    Tilo                  0.196   system/sram1_if/addr_from_bist<7>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y45.C4      net (fanout=7)        1.044   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y45.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1958_o11
    SLICE_X41Y49.A3      net (fanout=3)        0.603   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1958_o
    SLICE_X41Y49.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y83.B4      net (fanout=70)       2.616   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y83.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                     12.451ns (1.217ns logic, 11.234ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X32Y83.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (1.415 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X32Y83.D4      net (fanout=75)       0.294   system/regs_from_ipbus<8><0>
    SLICE_X32Y83.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.021ns logic, 0.294ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X32Y85.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.414 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X32Y85.B6      net (fanout=75)       0.301   system/regs_from_ipbus<8><0>
    SLICE_X32Y85.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.021ns logic, 0.301ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_15 (SLICE_X33Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.474 - 1.317)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X33Y79.D5      net (fanout=75)       0.349   system/regs_from_ipbus<8><0>
    SLICE_X33Y79.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT71
                                                       system/sram1_if/sramInterface/data_i_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.041ns logic, 0.349ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X34Y13.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.515ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X64Y82.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.411ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y83.C1      net (fanout=4)        0.616   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.C1      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.761ns logic, 2.650ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.401ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.C2      net (fanout=4)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.C1      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (0.761ns logic, 2.640ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.398ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X64Y83.C3      net (fanout=4)        0.603   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.C1      net (fanout=2)        0.611   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.761ns logic, 2.637ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y83.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X63Y83.B1      net (fanout=4)        0.725   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X63Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y83.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y83.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D2      net (fanout=1)        0.594   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y83.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X61Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X61Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.849ns logic, 2.345ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X63Y83.B2      net (fanout=4)        0.724   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X63Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y83.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y83.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D2      net (fanout=1)        0.594   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y83.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X61Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X61Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (0.849ns logic, 2.344ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y80.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X63Y83.B3      net (fanout=1)        0.593   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X63Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y83.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y83.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D2      net (fanout=1)        0.594   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y83.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X61Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o1
    SLICE_X61Y83.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.849ns logic, 2.213ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X64Y82.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y83.C1      net (fanout=4)        0.616   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.B2      net (fanout=2)        0.485   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o12
    SLICE_X64Y82.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.761ns logic, 2.298ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X64Y83.C2      net (fanout=4)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.B2      net (fanout=2)        0.485   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o12
    SLICE_X64Y82.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (0.761ns logic, 2.288ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.046ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X64Y83.C3      net (fanout=4)        0.603   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X64Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y83.D3      net (fanout=1)        0.342   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y83.DMUX    Tilo                  0.190   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D2      net (fanout=1)        0.731   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y82.B2      net (fanout=2)        0.485   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o12
    SLICE_X64Y82.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o11
    SLICE_X64Y82.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2504_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.761ns logic, 2.285ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X60Y87.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X60Y87.CI      net (fanout=4)        0.113   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X60Y87.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.030ns logic, 0.113ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y83.AI      net (fanout=2)        0.148   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.028ns logic, 0.148ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X56Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    SLICE_X56Y83.BI      net (fanout=2)        0.148   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<2>
    SLICE_X56Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.029ns logic, 0.148ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.804ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.196ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y46.A4      net (fanout=5)        2.331   user_ip_addr<3>
    SLICE_X38Y46.AMUX    Tilo                  0.186   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X39Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.243ns logic, 2.561ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.370ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y46.A4      net (fanout=5)        2.331   user_ip_addr<3>
    SLICE_X38Y46.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.471   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (0.828ns logic, 2.802ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.780ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.780ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y46.A4      net (fanout=5)        1.173   user_ip_addr<3>
    SLICE_X38Y46.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X39Y47.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X39Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.519ns logic, 1.261ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.764ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.764ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y46.A4      net (fanout=5)        1.173   user_ip_addr<3>
    SLICE_X38Y46.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X39Y47.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.400ns logic, 1.364ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.062ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.938ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y45.A5      net (fanout=5)        2.495   user_ip_addr<2>
    SLICE_X42Y45.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X42Y45.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X42Y45.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.188ns logic, 2.874ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.256ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y45.A5      net (fanout=5)        2.495   user_ip_addr<2>
    SLICE_X42Y45.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X42Y45.CLK     net (fanout=2)        0.483   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.766ns logic, 2.978ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.851ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.851ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y45.A5      net (fanout=5)        1.239   user_ip_addr<2>
    SLICE_X42Y45.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X42Y45.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X42Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.465ns logic, 1.386ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X42Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X42Y45.A5      net (fanout=5)        1.239   user_ip_addr<2>
    SLICE_X42Y45.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X42Y45.CLK     net (fanout=2)        0.198   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.346ns logic, 1.437ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.967ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.033ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y47.D2      net (fanout=5)        2.553   user_ip_addr<1>
    SLICE_X38Y47.DMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y47.SR      net (fanout=2)        0.232   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.182ns logic, 2.785ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.336ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y47.D2      net (fanout=5)        2.553   user_ip_addr<1>
    SLICE_X38Y47.D       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y47.CLK     net (fanout=2)        0.349   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.762ns logic, 2.902ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.802ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.802ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y47.D2      net (fanout=5)        1.256   user_ip_addr<1>
    SLICE_X38Y47.DMUX    Tilo                  0.074   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y47.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.458ns logic, 1.344ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.742ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.742ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X38Y47.D2      net (fanout=5)        1.256   user_ip_addr<1>
    SLICE_X38Y47.D       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y47.CLK     net (fanout=2)        0.143   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (0.343ns logic, 1.399ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.055ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X39Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.945ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y43.D4      net (fanout=5)        2.576   user_ip_addr<3>
    SLICE_X36Y43.DMUX    Tilo                  0.191   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X39Y43.SR      net (fanout=2)        0.231   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X39Y43.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.248ns logic, 2.807ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X39Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.249ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y43.D4      net (fanout=5)        2.576   user_ip_addr<3>
    SLICE_X36Y43.D       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X39Y43.CLK     net (fanout=2)        0.347   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.828ns logic, 2.923ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X39Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.874ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.874ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y43.D4      net (fanout=5)        1.266   user_ip_addr<3>
    SLICE_X36Y43.DMUX    Tilo                  0.080   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X39Y43.SR      net (fanout=2)        0.087   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X39Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.521ns logic, 1.353ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X39Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.807ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.807ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y43.D4      net (fanout=5)        1.266   user_ip_addr<3>
    SLICE_X36Y43.D       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X39Y43.CLK     net (fanout=2)        0.141   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.400ns logic, 1.407ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.075ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.925ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y44.B1      net (fanout=5)        2.639   user_ip_addr<2>
    SLICE_X38Y44.BMUX    Tilo                  0.197   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y44.SR      net (fanout=2)        0.244   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y44.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.192ns logic, 2.883ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.229ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y44.B1      net (fanout=5)        2.639   user_ip_addr<2>
    SLICE_X38Y44.B       Tilo                  0.068   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y44.CLK     net (fanout=2)        0.366   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.766ns logic, 3.005ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.830ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y44.B1      net (fanout=5)        1.273   user_ip_addr<2>
    SLICE_X38Y44.BMUX    Tilo                  0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X38Y44.SR      net (fanout=2)        0.095   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X38Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (0.462ns logic, 1.368ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X38Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.768ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.768ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y44.B1      net (fanout=5)        1.273   user_ip_addr<2>
    SLICE_X38Y44.B       Tilo                  0.034   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X38Y44.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.346ns logic, 1.422ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.079ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.921ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y45.A5      net (fanout=5)        2.513   user_ip_addr<1>
    SLICE_X36Y45.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y45.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (1.187ns logic, 2.892ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.251ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y45.A5      net (fanout=5)        2.513   user_ip_addr<1>
    SLICE_X36Y45.A       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.474   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (0.762ns logic, 2.987ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.866ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.866ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y45.A5      net (fanout=5)        1.256   user_ip_addr<1>
    SLICE_X36Y45.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X37Y45.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X37Y45.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.463ns logic, 1.403ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X37Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.791ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.791ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y45.A5      net (fanout=5)        1.256   user_ip_addr<1>
    SLICE_X36Y45.A       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X37Y45.CLK     net (fanout=2)        0.192   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.343ns logic, 1.448ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.568ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X42Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.432ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y47.A4      net (fanout=5)        2.965   user_ip_addr<0>
    SLICE_X42Y47.AMUX    Tilo                  0.186   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X42Y47.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X42Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.224ns logic, 3.344ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X42Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.741ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y47.A4      net (fanout=5)        2.965   user_ip_addr<0>
    SLICE_X42Y47.A       Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X42Y47.CLK     net (fanout=2)        0.485   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.809ns logic, 3.450ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X42Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.096ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.096ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y47.A4      net (fanout=5)        1.447   user_ip_addr<0>
    SLICE_X42Y47.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X42Y47.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X42Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (0.502ns logic, 1.594ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X42Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.030ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.030ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y47.A4      net (fanout=5)        1.447   user_ip_addr<0>
    SLICE_X42Y47.A       Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X42Y47.CLK     net (fanout=2)        0.200   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.383ns logic, 1.647ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.440ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X40Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.560ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y43.A2      net (fanout=5)        2.870   user_ip_addr<0>
    SLICE_X40Y43.AMUX    Tilo                  0.196   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X40Y43.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X40Y43.CLK     Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.191ns logic, 3.249ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X40Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.845ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y43.A2      net (fanout=5)        2.870   user_ip_addr<0>
    SLICE_X40Y43.A       Tilo                  0.068   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X40Y43.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (0.809ns logic, 3.346ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X40Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.023ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.023ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y43.A2      net (fanout=5)        1.398   user_ip_addr<0>
    SLICE_X40Y43.AMUX    Tilo                  0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X40Y43.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X40Y43.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.478ns logic, 1.545ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X40Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.970ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.970ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y43.A2      net (fanout=5)        1.398   user_ip_addr<0>
    SLICE_X40Y43.A       Tilo                  0.034   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X40Y43.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.383ns logic, 1.587ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.564ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X25Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y28.D1      net (fanout=5)        1.450   system/regs_from_ipbus<11><12>
    SLICE_X24Y28.DMUX    Tilo                  0.196   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X25Y28.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X25Y28.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.874ns logic, 1.690ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X25Y28.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.562ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y28.D1      net (fanout=5)        1.450   system/regs_from_ipbus<11><12>
    SLICE_X24Y28.D       Tilo                  0.068   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X25Y28.CLK     net (fanout=2)        0.539   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.449ns logic, 1.989ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X25Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y28.D1      net (fanout=5)        0.577   system/regs_from_ipbus<11><12>
    SLICE_X24Y28.DMUX    Tilo                  0.077   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X25Y28.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X25Y28.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.267ns logic, 0.668ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X25Y28.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.986ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X24Y28.D1      net (fanout=5)        0.577   system/regs_from_ipbus<11><12>
    SLICE_X24Y28.D       Tilo                  0.034   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X25Y28.CLK     net (fanout=2)        0.260   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.149ns logic, 0.837ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.611ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.389ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y41.A2      net (fanout=5)        2.941   user_ip_addr<1>
    SLICE_X37Y41.AMUX    Tilo                  0.194   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X38Y41.SR      net (fanout=2)        0.485   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X38Y41.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (1.185ns logic, 3.426ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.066ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y41.A2      net (fanout=5)        2.941   user_ip_addr<1>
    SLICE_X37Y41.A       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X38Y41.CLK     net (fanout=2)        0.231   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (0.762ns logic, 3.172ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.059ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.059ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y41.A2      net (fanout=5)        1.414   user_ip_addr<1>
    SLICE_X37Y41.AMUX    Tilo                  0.075   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X38Y41.SR      net (fanout=2)        0.186   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X38Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.459ns logic, 1.600ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X38Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.854ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.854ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X37Y41.A2      net (fanout=5)        1.414   user_ip_addr<1>
    SLICE_X37Y41.A       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X38Y41.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.343ns logic, 1.511ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.311ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.689ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A1      net (fanout=5)        3.438   user_ip_addr<3>
    SLICE_X34Y36.AMUX    Tilo                  0.194   system/ipb_sys_regs/mux1_91
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X39Y36.SR      net (fanout=2)        0.622   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X39Y36.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (1.251ns logic, 4.060ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y36.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.996ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A1      net (fanout=5)        3.438   user_ip_addr<3>
    SLICE_X34Y36.A       Tilo                  0.068   system/ipb_sys_regs/mux1_91
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X39Y36.CLK     net (fanout=2)        0.738   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (0.828ns logic, 4.176ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y36.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.514ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A1      net (fanout=5)        1.681   user_ip_addr<3>
    SLICE_X34Y36.AMUX    Tilo                  0.074   system/ipb_sys_regs/mux1_91
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X39Y36.SR      net (fanout=2)        0.318   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X39Y36.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.515ns logic, 1.999ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X39Y36.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.459ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.459ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y36.A1      net (fanout=5)        1.681   user_ip_addr<3>
    SLICE_X34Y36.A       Tilo                  0.034   system/ipb_sys_regs/mux1_91
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X39Y36.CLK     net (fanout=2)        0.378   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      2.459ns (0.400ns logic, 2.059ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.359ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.641ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A2      net (fanout=5)        2.810   user_ip_addr<2>
    SLICE_X37Y40.AMUX    Tilo                  0.194   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X39Y40.SR      net (fanout=2)        0.360   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X39Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.189ns logic, 3.170ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.195ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.805ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A2      net (fanout=5)        2.810   user_ip_addr<2>
    SLICE_X37Y40.A       Tilo                  0.068   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X39Y40.CLK     net (fanout=2)        0.229   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (0.766ns logic, 3.039ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.944ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.944ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A2      net (fanout=5)        1.344   user_ip_addr<2>
    SLICE_X37Y40.AMUX    Tilo                  0.075   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X39Y40.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X39Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.462ns logic, 1.482ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X39Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.785ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.785ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y40.A2      net (fanout=5)        1.344   user_ip_addr<2>
    SLICE_X37Y40.A       Tilo                  0.034   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X39Y40.CLK     net (fanout=2)        0.095   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.346ns logic, 1.439ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.288ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.712ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y38.D3      net (fanout=5)        2.878   user_ip_addr<0>
    SLICE_X38Y38.DMUX    Tilo                  0.181   system/ip_mac/ip_addr_3_P_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y38.SR      net (fanout=2)        0.234   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y38.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.176ns logic, 3.112ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y38.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.956ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y38.D3      net (fanout=5)        2.878   user_ip_addr<0>
    SLICE_X38Y38.D       Tilo                  0.068   system/ip_mac/ip_addr_3_P_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y38.CLK     net (fanout=2)        0.357   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (0.809ns logic, 3.235ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y38.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.982ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.982ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y38.D3      net (fanout=5)        1.411   user_ip_addr<0>
    SLICE_X38Y38.DMUX    Tilo                  0.078   system/ip_mac/ip_addr_3_P_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X36Y38.SR      net (fanout=2)        0.090   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X36Y38.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.481ns logic, 1.501ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X36Y38.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.940ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.940ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y38.D3      net (fanout=5)        1.411   user_ip_addr<0>
    SLICE_X38Y38.D       Tilo                  0.034   system/ip_mac/ip_addr_3_P_3
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X36Y38.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.383ns logic, 1.557ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.523ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X34Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.477ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y38.B5      net (fanout=5)        3.026   user_ip_addr<3>
    SLICE_X34Y38.BMUX    Tilo                  0.196   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.244   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X34Y38.CLK     Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.253ns logic, 3.270ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X34Y38.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.780ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y38.B5      net (fanout=5)        3.026   user_ip_addr<3>
    SLICE_X34Y38.B       Tilo                  0.068   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.366   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (0.828ns logic, 3.392ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X34Y38.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.157ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.157ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y38.B5      net (fanout=5)        1.542   user_ip_addr<3>
    SLICE_X34Y38.BMUX    Tilo                  0.079   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X34Y38.SR      net (fanout=2)        0.095   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X34Y38.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.520ns logic, 1.637ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X34Y38.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.091ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.091ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y38.B5      net (fanout=5)        1.542   user_ip_addr<3>
    SLICE_X34Y38.B       Tilo                  0.034   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X34Y38.CLK     net (fanout=2)        0.149   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.400ns logic, 1.691ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.189ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X38Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.811ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y39.D5      net (fanout=5)        2.719   user_ip_addr<0>
    SLICE_X38Y39.DMUX    Tilo                  0.191   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X38Y39.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.229ns logic, 2.960ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X38Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.003ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y39.D5      net (fanout=5)        2.719   user_ip_addr<0>
    SLICE_X38Y39.D       Tilo                  0.068   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.809ns logic, 3.188ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X38Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.946ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.946ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y39.D5      net (fanout=5)        1.352   user_ip_addr<0>
    SLICE_X38Y39.DMUX    Tilo                  0.078   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X38Y39.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X38Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.502ns logic, 1.444ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X38Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.925ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.925ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y39.D5      net (fanout=5)        1.352   user_ip_addr<0>
    SLICE_X38Y39.D       Tilo                  0.034   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X38Y39.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.383ns logic, 1.542ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.381ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X37Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.619ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.381ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y39.B1      net (fanout=5)        2.941   user_ip_addr<2>
    SLICE_X36Y39.BMUX    Tilo                  0.205   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X37Y39.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X37Y39.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (1.200ns logic, 3.181ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X37Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.929ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y39.B1      net (fanout=5)        2.941   user_ip_addr<2>
    SLICE_X36Y39.B       Tilo                  0.068   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X37Y39.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.766ns logic, 3.305ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X37Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.953ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.953ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y39.B1      net (fanout=5)        1.396   user_ip_addr<2>
    SLICE_X36Y39.BMUX    Tilo                  0.079   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X37Y39.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X37Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.466ns logic, 1.487ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X37Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.889ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.889ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X36Y39.B1      net (fanout=5)        1.396   user_ip_addr<2>
    SLICE_X36Y39.B       Tilo                  0.034   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X37Y39.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.346ns logic, 1.543ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.491ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X36Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.509ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y40.A2      net (fanout=5)        2.964   user_ip_addr<1>
    SLICE_X36Y40.AMUX    Tilo                  0.196   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X36Y40.SR      net (fanout=2)        0.383   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X36Y40.CLK     Trck                  0.254   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.144ns logic, 3.347ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X36Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.805ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y40.A2      net (fanout=5)        2.964   user_ip_addr<1>
    SLICE_X36Y40.A       Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X36Y40.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.762ns logic, 3.433ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X36Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.012ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.012ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y40.A2      net (fanout=5)        1.423   user_ip_addr<1>
    SLICE_X36Y40.AMUX    Tilo                  0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X36Y40.SR      net (fanout=2)        0.151   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X36Y40.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.438ns logic, 1.574ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X36Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.954ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.954ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y40.A2      net (fanout=5)        1.423   user_ip_addr<1>
    SLICE_X36Y40.A       Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X36Y40.CLK     net (fanout=2)        0.188   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.343ns logic, 1.611ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.169ns|            0|            0|            0|      1141971|
| TS_clk125_2_n                 |      8.000ns|      4.169ns|      3.953ns|            0|            0|         2456|      1139481|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     12.654ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.813ns|          N/A|            0|            0|       903635|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.245ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.311ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.804ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.062ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.967ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      4.055ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      4.075ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.079ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.568ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      4.440ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.564ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.611ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.311ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.359ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.288ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      4.523ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      4.189ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      4.381ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      4.491ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.090ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.090ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.515ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.813|         |         |         |
clk125_2_p     |   15.813|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.813|         |         |         |
clk125_2_p     |   15.813|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.995|    0.995|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.292|    1.292|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.149|    1.149|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.096|    1.096|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.420|         |         |         |
xpoint1_clk1_p |    4.420|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.420|         |         |         |
xpoint1_clk1_p |    4.420|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1233609 paths, 0 nets, and 51325 connections

Design statistics:
   Minimum period:  15.813ns{1}   (Maximum frequency:  63.239MHz)
   Maximum path delay from/to any node:   5.311ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 24 09:31:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



