****************************************
Report : design
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:04:06 2025
****************************************

Total number of std cells in library : 896
Total number of dont_use lib cells   : 72
Total number of dont_touch lib cells : 71
Total number of buffers              : 44
Total number of inverters            : 35
Total number of flip-flops           : 249
Total number of latches              : 84
Total number of ICGs                 : 20

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS     2394     8005.200
unit                 2394     8005.200
Standard cells       2394     8005.200
unit                 2394     8005.200
Hard macro cells        0        0.000
unit                 2394     8005.200
Soft macro cells        0        0.000
unit                 2394     8005.200
Always on cells         0        0.000
unit                 2394     8005.200
Physical only         696      787.200
unit                 2394     8005.200
Fixed cells           696      787.200
unit                 2394     8005.200
Moveable cells       1698     7218.000
unit                 2394     8005.200
Placed cells         2386     7954.000
unit                 2394     8005.200
Sequential            225     2728.800
unit                 2394     8005.200
Buffer/inverter       127      215.600
unit                 2394     8005.200
ICG cells               1       12.000
unit                 2394     8005.200

Logic Hierarchies                    : 0
Design Masters count                 : 73
Total Flat nets count                : 1983
Total FloatingNets count             : 0
Total no of Ports                    : 266
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : mode1
List of Corners                      : cornerSS, cornerFF
List of Scenarios                    : scenarioFF, scenarioSS

Core Area                            : 13939.200
Chip Area                            : 19163.200
Total Site Row Area                  : 13939.200
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 37 (27 of them have unknown routing dir.)

Total wire length                    : 2555.60 micron
Total number of wires                : 1175
Total number of contacts             : 3934
1
