set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Signed_Multiplier_NbyM.vo Signed_Multiplier_NbyM_v.sdo}}
}
