//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-008 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Mon Mar 21 12:37:29 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log7680247a488.0"
# Loading options from registry.
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
solution file remove {$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp}
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): identifier "i" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(57): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 2.64 seconds, memory usage 222212kB, peak memory usage 334644kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 546, Real ops = 123, Vars = 133) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 546, Real ops = 123, Vars = 131) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 542, Real ops = 121, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 542, Real ops = 121, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 542, Real ops = 121, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 542, Real ops = 121, Vars = 132) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 516, Real ops = 118, Vars = 112) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 499, Real ops = 118, Vars = 111) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 499, Real ops = 118, Vars = 111) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 499, Real ops = 118, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 499, Real ops = 118, Vars = 113) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 481, Real ops = 118, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 720, Real ops = 101, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 720, Real ops = 101, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 720, Real ops = 101, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 720, Real ops = 101, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 720, Real ops = 101, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 720, Real ops = 101, Vars = 24) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(75): Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(86): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(76): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(77): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(78): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(79): Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 478, Real ops = 92, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 71, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 71, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 71, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 71, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 337, Real ops = 71, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 337, Real ops = 71, Vars = 24) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 337, Real ops = 71, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 337, Real ops = 71, Vars = 24) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v13': elapsed time 6.30 seconds, memory usage 239084kB, peak memory usage 334644kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v13' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(86): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 998, Real ops = 214, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 888, Real ops = 177, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 888, Real ops = 178, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 888, Real ops = 178, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 147, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 157, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 157, Vars = 38) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 764, Real ops = 157, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 157, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 764, Real ops = 157, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 760, Real ops = 157, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 760, Real ops = 157, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 177, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 766, Real ops = 177, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 766, Real ops = 177, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 177, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 177, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 767, Real ops = 177, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 177, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 767, Real ops = 177, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 768, Real ops = 177, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 768, Real ops = 177, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 768, Real ops = 177, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 768, Real ops = 177, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 767, Real ops = 177, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 766, Real ops = 177, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 202, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 202, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 764, Real ops = 202, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 202, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 202, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 202, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 202, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 202, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1049, Real ops = 208, Vars = 204) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 204, Vars = 37) (SOL-10)
# Design 'mean_vga' contains '372' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v13': elapsed time 19.83 seconds, memory usage 240020kB, peak memory usage 334644kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4750.80, 0.00, 4750.80 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4644.64, 0.00, 4644.64 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4644.64, 0.00, 4644.64 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v13': elapsed time 7.91 seconds, memory usage 244312kB, peak memory usage 334644kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v13' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1210, Real ops = 373, Vars = 84) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1200, Real ops = 372, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1195, Real ops = 372, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1018, Real ops = 291, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1008, Real ops = 290, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1022, Real ops = 290, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1013, Real ops = 290, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1007, Real ops = 290, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1006, Real ops = 290, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1020, Real ops = 290, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1011, Real ops = 290, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1006, Real ops = 290, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1020, Real ops = 290, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1011, Real ops = 290, Vars = 58) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v13': elapsed time 6.68 seconds, memory usage 259612kB, peak memory usage 334644kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v13' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1291, Real ops = 286, Vars = 847) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1282, Real ops = 286, Vars = 840) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1839, Real ops = 307, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1830, Real ops = 307, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1012, Real ops = 304, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 304, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1012, Real ops = 304, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 304, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 304, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1012, Real ops = 304, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1012, Real ops = 304, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 304, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1012, Real ops = 304, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1003, Real ops = 304, Vars = 54) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v13': elapsed time 3.76 seconds, memory usage 259612kB, peak memory usage 334644kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v13' (SOL-8)
# Warning: Reassigned operation ACC1:if#2:acc#48:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#75:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#78:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#14:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#10:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#10:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1117, Real ops = 339, Vars = 1114) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1108, Real ops = 339, Vars = 1107) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 333, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 333, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Warning: Reassigned operation ACC1:if#2:acc#75:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 340, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 340, Vars = 1103) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 340, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 340, Vars = 1103) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 340, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 340, Vars = 1103) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1094, Real ops = 334, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1085, Real ops = 334, Vars = 54) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v13/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v13': elapsed time 17.89 seconds, memory usage 259996kB, peak memory usage 334644kB (SOL-9)
project save
# Saving project file 'H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
quit -f
