=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002382 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001219/0 sec (0.000287/0 sec, 0.000422/0 sec, 0.000225/0 sec, 0.000285/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000238/0 sec (3.7e-05/3.7e-05 sec, 9.1e-05/9.1e-05 sec, 5.2e-05/5.2e-05 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0.000352/0 sec (3.4e-05/3.4e-05 sec, 0.00013/0.00013 sec, 5.7e-05/5.7e-05 sec, 0.000131/0.000131 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.003187 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001035/0 sec (0.000244/0 sec, 0.000369/0 sec, 0.000181/0 sec, 0.000241/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000176/0 sec (3.3e-05/3.3e-05 sec, 6.9e-05/6.9e-05 sec, 2.7e-05/2.7e-05 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0.000315/0 sec (3.9e-05/3.9e-05 sec, 0.000125/0.000125 sec, 4.6e-05/4.6e-05 sec, 0.000105/0.000105 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.00275 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.024027 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021961/0 sec (0.000548/0 sec, 0.00081/0 sec, 0.001966/0 sec, 0.005303/0 sec, 0.001979/0 sec, 0.002106/0 sec, 0.003258/0 sec, 0.005991/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.005219/0 sec (4.6e-05/4.6e-05 sec, 0.000146/0.000146 sec, 0.000374/0.000374 sec, 0.000934/0.000934 sec, 0.000806/0.000806 sec, 0.000807/0.000807 sec, 0.000944/0.000944 sec, 0.001162/0.001162 sec )
[LOG] Total clause minimization time: 0.013152/0 sec (6.4e-05/6.4e-05 sec, 0.000288/0.000288 sec, 0.001061/0.001061 sec, 0.003617/0.003617 sec, 0.000785/0.000785 sec, 0.000958/0.000958 sec, 0.001956/0.001956 sec, 0.004423/0.004423 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.024927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 147 8 2 1 135
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.021003 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019272/0 sec (0.000427/0 sec, 0.000658/0 sec, 0.00151/0 sec, 0.00454/0 sec, 0.0018/0 sec, 0.001994/0 sec, 0.002867/0 sec, 0.005476/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.004577/0 sec (4.4e-05/4.4e-05 sec, 9.3e-05/9.3e-05 sec, 0.000279/0.000279 sec, 0.000756/0.000756 sec, 0.000666/0.000666 sec, 0.000826/0.000826 sec, 0.000908/0.000908 sec, 0.001005/0.001005 sec )
[LOG] Total clause minimization time: 0.011578/0 sec (6.5e-05/6.5e-05 sec, 0.000232/0.000232 sec, 0.000819/0.000819 sec, 0.003112/0.003112 sec, 0.00078/0.00078 sec, 0.000852/0.000852 sec, 0.001631/0.001631 sec, 0.004087/0.004087 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.021845 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 155 8 2 1 143
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.349171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 718 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 717 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.345063/0 sec (0.000846/0 sec, 0.001159/0 sec, 0.002762/0 sec, 0.00726/0 sec, 0.01978/0 sec, 0.062835/0 sec, 0.026609/0 sec, 0.024813/0 sec, 0.023436/0 sec, 0.031041/0 sec, 0.050484/0 sec, 0.094038/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.080896/0 sec (6.1e-05/6.1e-05 sec, 0.000163/0.000163 sec, 0.000494/0.000494 sec, 0.001139/0.001139 sec, 0.003177/0.003177 sec, 0.009821/0.009821 sec, 0.010894/0.010894 sec, 0.010594/0.010594 sec, 0.010648/0.010648 sec, 0.009975/0.009975 sec, 0.010134/0.010134 sec, 0.013796/0.013796 sec )
[LOG] Total clause minimization time: 0.247815/0 sec (9.3e-05/9.3e-05 sec, 0.000418/0.000418 sec, 0.001585/0.001585 sec, 0.005137/0.005137 sec, 0.015018/0.015018 sec, 0.04986/0.04986 sec, 0.014255/0.014255 sec, 0.012887/0.012887 sec, 0.011471/0.011471 sec, 0.019717/0.019717 sec, 0.038876/0.038876 sec, 0.078498/0.078498 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.350303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 836 12 2 1 817
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.354903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 636 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.350949/0 sec (0.000622/0 sec, 0.000912/0 sec, 0.002181/0 sec, 0.006205/0 sec, 0.020033/0 sec, 0.068193/0 sec, 0.029674/0 sec, 0.025882/0 sec, 0.027729/0 sec, 0.027982/0 sec, 0.050629/0 sec, 0.090907/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.089355/0 sec (6.9e-05/6.9e-05 sec, 0.000134/0.000134 sec, 0.000372/0.000372 sec, 0.000935/0.000935 sec, 0.002638/0.002638 sec, 0.008691/0.008691 sec, 0.015973/0.015973 sec, 0.013862/0.013862 sec, 0.013868/0.013868 sec, 0.008906/0.008906 sec, 0.011107/0.011107 sec, 0.0128/0.0128 sec )
[LOG] Total clause minimization time: 0.246426/0 sec (7.6e-05/7.6e-05 sec, 0.000344/0.000344 sec, 0.001249/0.001249 sec, 0.004455/0.004455 sec, 0.015955/0.015955 sec, 0.056508/0.056508 sec, 0.012291/0.012291 sec, 0.010729/0.010729 sec, 0.01259/0.01259 sec, 0.017745/0.017745 sec, 0.038098/0.038098 sec, 0.076386/0.076386 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.35591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 729 12 2 1 711
=====================  add8n.aag =====================
[LOG] Relation determinization time: 7.01507 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3476 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3475 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.99446/7 sec (0.001056/0 sec, 0.001639/0 sec, 0.003688/0 sec, 0.008827/0 sec, 0.02431/0 sec, 0.069955/0 sec, 0.30966/0 sec, 1.1367/1 sec, 0.610417/1 sec, 0.401012/0 sec, 0.407987/1 sec, 0.394927/0 sec, 0.381976/0 sec, 0.544999/1 sec, 0.949368/1 sec, 1.74793/2 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.51337/3 sec (8.4e-05/8.4e-05 sec, 0.000236/0.000236 sec, 0.000629/0.000629 sec, 0.001492/0.001492 sec, 0.003835/0.003835 sec, 0.010602/0.010602 sec, 0.032056/0.032056 sec, 0.104908/0.104908 sec, 0.265499/0.265499 sec, 0.181763/0.181763 sec, 0.17338/0.17338 sec, 0.152766/0.152766 sec, 0.08934/0.08934 sec, 0.156786/0.156786 sec, 0.151341/0.151341 sec, 0.188653/0.188653 sec )
[LOG] Total clause minimization time: 5.38818/4 sec (0.000129/0.000129 sec, 0.000649/0.000649 sec, 0.002207/0.002207 sec, 0.006227/0.006227 sec, 0.018729/0.018729 sec, 0.055925/0.055925 sec, 0.270792/0.270792 sec, 1.0171/1.0171 sec, 0.337491/0.337491 sec, 0.21255/0.21255 sec, 0.22788/0.22788 sec, 0.235346/0.235346 sec, 0.285823/0.285823 sec, 0.381184/0.381184 sec, 0.789648/0.789648 sec, 1.5465/1.5465 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.01653 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.73 sec (Real time) / 7.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.68 sec (Real time) / 4.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3638 16 2 1 3613
=====================  add8y.aag =====================
[LOG] Relation determinization time: 6.20257 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3348 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3346 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.18343/6 sec (0.000851/0 sec, 0.001213/0 sec, 0.002975/0 sec, 0.007698/0 sec, 0.021029/0 sec, 0.076506/0 sec, 0.193743/0 sec, 1.0029/1 sec, 0.434015/0 sec, 0.38791/1 sec, 0.345031/0 sec, 0.258574/0 sec, 0.354643/1 sec, 0.532346/0 sec, 0.914643/1 sec, 1.64935/2 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.36044/0 sec (7.8e-05/7.8e-05 sec, 0.000164/0.000164 sec, 0.000467/0.000467 sec, 0.001205/0.001205 sec, 0.003098/0.003098 sec, 0.008959/0.008959 sec, 0.02891/0.02891 sec, 0.107084/0.107084 sec, 0.201381/0.201381 sec, 0.162629/0.162629 sec, 0.158099/0.158099 sec, 0.128113/0.128113 sec, 0.113744/0.113744 sec, 0.122511/0.122511 sec, 0.145047/0.145047 sec, 0.178955/0.178955 sec )
[LOG] Total clause minimization time: 4.73485/6 sec (9.2e-05/9.2e-05 sec, 0.000479/0.000479 sec, 0.00184/0.00184 sec, 0.005518/0.005518 sec, 0.016324/0.016324 sec, 0.064383/0.064383 sec, 0.158131/0.158131 sec, 0.881085/0.881085 sec, 0.225473/0.225473 sec, 0.218693/0.218693 sec, 0.180433/0.180433 sec, 0.123774/0.123774 sec, 0.234226/0.234226 sec, 0.402965/0.402965 sec, 0.761885/0.761885 sec, 1.45955/1.45955 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 6.20391 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.90 sec (Real time) / 6.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.05 sec (Real time) / 4.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3473 16 2 1 3449
=====================  add10n.aag =====================
[LOG] Relation determinization time: 174.937 sec CPU time.
[LOG] Relation determinization time: 178 sec real time.
[LOG] Final circuit size: 14996 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14996 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 174.827/175 sec (0.001401/0 sec, 0.002001/0 sec, 0.004442/0 sec, 0.011136/0 sec, 0.028967/0 sec, 0.087761/0 sec, 0.247663/0 sec, 0.972722/1 sec, 3.1117/4 sec, 23.2233/23 sec, 12.3042/12 sec, 9.50532/10 sec, 13.5894/13 sec, 10.2965/11 sec, 11.5011/11 sec, 7.14431/7 sec, 10.5795/11 sec, 12.7965/13 sec, 19.6139/19 sec, 39.8053/40 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 33.819/29 sec (0.0001/0.0001 sec, 0.000289/0.000289 sec, 0.000769/0.000769 sec, 0.001902/0.001902 sec, 0.004286/0.004286 sec, 0.011894/0.011894 sec, 0.035916/0.035916 sec, 0.117089/0.117089 sec, 0.405864/0.405864 sec, 1.47236/1.47236 sec, 6.52351/6.52351 sec, 2.896/2.896 sec, 3.7595/3.7595 sec, 2.86138/2.86138 sec, 2.87008/2.87008 sec, 2.53376/2.53376 sec, 2.01619/2.01619 sec, 2.14718/2.14718 sec, 2.78779/2.78779 sec, 3.37309/3.37309 sec )
[LOG] Total clause minimization time: 140.219/145 sec (0.000153/0.000153 sec, 0.000755/0.000755 sec, 0.002629/0.002629 sec, 0.007907/0.007907 sec, 0.022506/0.022506 sec, 0.07226/0.07226 sec, 0.204709/0.204709 sec, 0.840498/0.840498 sec, 2.67135/2.67135 sec, 21.6652/21.6652 sec, 5.72704/5.72704 sec, 6.56144/6.56144 sec, 9.78102/9.78102 sec, 7.38629/7.38629 sec, 8.57979/8.57979 sec, 4.5636/4.5636 sec, 8.51016/8.51016 sec, 10.5945/10.5945 sec, 16.7544/16.7544 sec, 36.2724/36.2724 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 174.939 sec CPU time.
[LOG] Overall execution time: 178 sec real time.
Synthesis time: 178.16 sec (Real time) / 177.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.39 sec (Real time) / 9.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.76 sec (Real time) / 6.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15203 20 2 1 15171
=====================  add10y.aag =====================
[LOG] Relation determinization time: 162.639 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 15137 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15135 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 162.522/163 sec (0.001145/0 sec, 0.001586/0 sec, 0.003536/0 sec, 0.009504/0 sec, 0.026689/1 sec, 0.083394/0 sec, 0.282992/0 sec, 1.09208/1 sec, 4.91298/5 sec, 22.7167/23 sec, 7.13365/7 sec, 10.9218/11 sec, 9.21194/9 sec, 11.1494/11 sec, 8.33753/8 sec, 6.10672/7 sec, 7.36857/7 sec, 12.0458/12 sec, 20.8034/21 sec, 40.313/40 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 32.521/34 sec (9.6e-05/9.6e-05 sec, 0.000197/0.000197 sec, 0.000583/0.000583 sec, 0.001476/0.001476 sec, 0.00351/0.00351 sec, 0.010013/0.010013 sec, 0.03232/0.03232 sec, 0.100563/0.100563 sec, 0.40312/0.40312 sec, 1.3516/1.3516 sec, 3.69846/3.69846 sec, 3.40435/3.40435 sec, 2.97908/2.97908 sec, 4.28935/4.28935 sec, 1.53105/1.53105 sec, 2.60685/2.60685 sec, 1.83214/1.83214 sec, 3.09115/3.09115 sec, 2.95145/2.95145 sec, 4.23368/4.23368 sec )
[LOG] Total clause minimization time: 129.102/129 sec (0.000128/0.000128 sec, 0.000649/0.000649 sec, 0.002152/0.002152 sec, 0.006877/0.006877 sec, 0.021414/0.021414 sec, 0.069935/0.069935 sec, 0.243775/0.243775 sec, 0.976905/0.976905 sec, 4.47569/4.47569 sec, 21.2839/21.2839 sec, 3.38078/3.38078 sec, 7.47163/7.47163 sec, 6.18664/6.18664 sec, 6.80973/6.80973 sec, 6.75866/6.75866 sec, 3.45794/3.45794 sec, 5.48316/5.48316 sec, 8.90014/8.90014 sec, 17.7558/17.7558 sec, 35.8166/35.8166 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 162.641 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 166.00 sec (Real time) / 164.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.75 sec (Real time) / 9.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.63 sec (Real time) / 7.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15296 20 2 1 15266
=====================  add12n.aag =====================
[LOG] Relation determinization time: 6385.18 sec CPU time.
[LOG] Relation determinization time: 6407 sec real time.
[LOG] Final circuit size: 66832 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66831 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 6384.51/6397 sec (0.001899/0 sec, 0.002851/0 sec, 0.005717/0 sec, 0.013261/0 sec, 0.035187/0 sec, 0.118682/0 sec, 0.290805/0 sec, 0.927953/1 sec, 5.00523/5 sec, 24.5598/25 sec, 117.42/118 sec, 601.393/602 sec, 376.264/377 sec, 313.214/314 sec, 516.449/517 sec, 587.806/589 sec, 431.809/433 sec, 559.192/560 sec, 261.657/262 sec, 256.431/257 sec, 233.398/234 sec, 400.158/401 sec, 684.629/686 sec, 1013.73/1016 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 867.436/858 sec (0.000155/0.000155 sec, 0.000394/0.000394 sec, 0.000931/0.000931 sec, 0.002016/0.002016 sec, 0.005175/0.005175 sec, 0.0138/0.0138 sec, 0.039786/0.039786 sec, 0.125989/0.125989 sec, 0.432201/0.432201 sec, 1.70336/1.70336 sec, 9.71778/9.71778 sec, 50.2405/50.2405 sec, 97.7537/97.7537 sec, 74.9833/74.9833 sec, 114.441/114.441 sec, 58.9498/58.9498 sec, 34.1013/34.1013 sec, 57.2074/57.2074 sec, 53.0092/53.0092 sec, 38.9329/38.9329 sec, 63.2748/63.2748 sec, 52.147/52.147 sec, 74.4812/74.4812 sec, 85.8724/85.8724 sec )
[LOG] Total clause minimization time: 5505.16/5522 sec (0.000228/0.000228 sec, 0.001096/0.001096 sec, 0.003386/0.003386 sec, 0.009513/0.009513 sec, 0.027576/0.027576 sec, 0.100805/0.100805 sec, 0.243217/0.243217 sec, 0.786188/0.786188 sec, 4.53762/4.53762 sec, 22.7677/22.7677 sec, 107.463/107.463 sec, 550.59/550.59 sec, 278.245/278.245 sec, 237.927/237.927 sec, 401.719/401.719 sec, 528.522/528.522 sec, 397.413/397.413 sec, 501.699/501.699 sec, 208.32/208.32 sec, 217.137/217.137 sec, 169.739/169.739 sec, 347.344/347.344 sec, 608.463/608.463 sec, 922.102/922.102 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6385.18 sec CPU time.
[LOG] Overall execution time: 6407 sec real time.
Synthesis time: 6406.61 sec (Real time) / 6382.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.08 sec (Real time) / 24.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 156.11 sec (Real time) / 155.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67082 24 2 1 67045
=====================  add12y.aag =====================
[LOG] Relation determinization time: 6049.59 sec CPU time.
[LOG] Relation determinization time: 6072 sec real time.
[LOG] Final circuit size: 66489 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66487 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 6048.83/6063 sec (0.001317/0 sec, 0.001863/0 sec, 0.00412/0 sec, 0.010394/0 sec, 0.027752/0 sec, 0.088912/0 sec, 0.312768/1 sec, 1.1802/1 sec, 4.45719/4 sec, 20.9076/21 sec, 114.872/115 sec, 624.174/626 sec, 380.702/382 sec, 626.769/628 sec, 382.449/383 sec, 468.943/470 sec, 429.017/430 sec, 248.923/249 sec, 292.179/293 sec, 280.305/281 sec, 242.963/243 sec, 332.433/334 sec, 645.66/647 sec, 952.443/955 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 1133.5/1138 sec (0.000113/0.000113 sec, 0.000236/0.000236 sec, 0.000679/0.000679 sec, 0.001551/0.001551 sec, 0.003998/0.003998 sec, 0.011023/0.011023 sec, 0.031735/0.031735 sec, 0.107132/0.107132 sec, 0.395342/0.395342 sec, 1.81473/1.81473 sec, 9.62459/9.62459 sec, 49.6515/49.6515 sec, 140.19/140.19 sec, 235.018/235.018 sec, 87.8199/87.8199 sec, 79.1793/79.1793 sec, 74.8815/74.8815 sec, 64.4349/64.4349 sec, 63.2488/63.2488 sec, 71.5331/71.5331 sec, 49.8393/49.8393 sec, 45.7593/45.7593 sec, 63.7089/63.7089 sec, 96.2431/96.2431 sec )
[LOG] Total clause minimization time: 4903.55/4914 sec (0.000131/0.000131 sec, 0.000749/0.000749 sec, 0.00248/0.00248 sec, 0.007563/0.007563 sec, 0.021696/0.021696 sec, 0.07422/0.07422 sec, 0.273832/0.273832 sec, 1.05734/1.05734 sec, 4.02433/4.02433 sec, 18.9862/18.9862 sec, 105.012/105.012 sec, 573.884/573.884 sec, 240.188/240.188 sec, 391.424/391.424 sec, 294.253/294.253 sec, 389.445/389.445 sec, 353.808/353.808 sec, 184.137/184.137 sec, 228.587/228.587 sec, 208.386/208.386 sec, 192.694/192.694 sec, 285.979/285.979 sec, 580.364/580.364 sec, 850.937/850.937 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6049.59 sec CPU time.
[LOG] Overall execution time: 6072 sec real time.
Synthesis time: 6071.81 sec (Real time) / 6043.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.19 sec (Real time) / 24.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 168.14 sec (Real time) / 167.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66682 24 2 1 66646
=====================  add14n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9976.40 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9974.78 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9972.36 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9974.85 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9975.28 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9975.31 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9974.69 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9991.18 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000373/0 sec (0.000273/0 sec, 0.0001/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002406 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000162/0 sec (0.000107/0 sec, 5.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001634 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000501/0 sec (0.000368/0 sec, 0.000133/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001279 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000218/0 sec (0.000145/0 sec, 7.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001731 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000633/0 sec (0.000466/0 sec, 0.000167/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.00129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000271/0 sec (0.000182/0 sec, 8.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000835/0 sec (0.000613/0 sec, 0.000222/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003276 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001284 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000322/0 sec (0.000221/0 sec, 0.000101/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001973 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002256 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00094/0 sec (0.000694/0 sec, 0.000246/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001414 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00037/0 sec (0.00025/0 sec, 0.00012/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002372 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001046/0 sec (0.000768/0 sec, 0.000278/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.2e-05/0 sec (6.2e-05/6.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003427 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000428/0 sec (0.000293/0 sec, 0.000135/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002242 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001126/0 sec (0.00082/0 sec, 0.000306/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001506 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000477/0 sec (0.000335/0 sec, 0.000142/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001264/0 sec (0.000935/0 sec, 0.000329/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001658 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00053/0 sec (0.000372/0 sec, 0.000158/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002976 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001401/0 sec (0.001043/0 sec, 0.000358/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004398 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.81 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000588/0 sec (0.000409/0 sec, 0.000179/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002792 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.33 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003113 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001526/0 sec (0.001121/0 sec, 0.000405/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.9e-05/0 sec (4.9e-05/4.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004673 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.49 sec (Real time) / 5.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001876 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000641/0 sec (0.000455/0 sec, 0.000186/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002818 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.13 sec (Real time) / 3.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004039 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002133/0 sec (0.001594/0 sec, 0.000539/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.5e-05/0 sec (6.5e-05/6.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006137 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 746.60 sec (Real time) / 734.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002526 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000911/0 sec (0.000661/0 sec, 0.00025/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 479.58 sec (Real time) / 469.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005489 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002944/0 sec (0.002244/0 sec, 0.0007/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8.4e-05/0 sec (8.4e-05/8.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008515 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.27 sec (Real time) / 9923.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002805 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001147/0 sec (0.000837/0 sec, 0.00031/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004413 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9914.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.006082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003495/0 sec (0.002627/0 sec, 0.000868/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000176/0 sec (0.000176/0.000176 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.40 sec (Real time) / 9915.36 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001341/0 sec (0.000959/0 sec, 0.000382/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.49 sec (Real time) / 9917.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.007035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004057/0 sec (0.003042/0 sec, 0.001015/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.00012/0 sec (0.00012/0.00012 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.31 sec (Real time) / 9924.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001553/0 sec (0.001105/0 sec, 0.000448/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.52 sec (Real time) / 9902.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000267/0 sec (0.000188/0 sec, 7.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001227 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000211/0 sec (0.000152/0 sec, 5.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.00132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000353/0 sec (0.000254/0 sec, 9.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001291 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000224/0 sec (0.000153/0 sec, 7.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003908 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002413/0 sec (0.000809/0 sec, 0.000541/0 sec, 0.000493/0 sec, 0.000247/0 sec, 0.000162/0 sec, 0.000161/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000366/0 sec (0.000109/0.000109 sec, 0.000139/0.000139 sec, 9.3e-05/9.3e-05 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000211/0 sec (0.00019/0.00019 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00488 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002896 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001608/0 sec (0.000521/0 sec, 0.000382/0 sec, 0.000311/0 sec, 0.000176/0 sec, 0.00011/0 sec, 0.000108/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000228/0 sec (6.3e-05/6.3e-05 sec, 0.000107/0.000107 sec, 4.4e-05/4.4e-05 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000143/0 sec (0.000128/0.000128 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003771 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001978/0 sec (0.000658/0 sec, 0.000397/0 sec, 0.000387/0 sec, 0.000236/0 sec, 0.00016/0 sec, 0.00014/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000196/0 sec (7.5e-05/7.5e-05 sec, 5.6e-05/5.6e-05 sec, 4.3e-05/4.3e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000156/0 sec (0.000119/0.000119 sec, 0/0 sec, 0/0 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004399 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002556 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001134/0 sec (0.000369/0 sec, 0.000229/0 sec, 0.000223/0 sec, 0.000144/0 sec, 8.6e-05/0 sec, 8.3e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00012/0 sec (4.2e-05/4.2e-05 sec, 3.2e-05/3.2e-05 sec, 3.3e-05/3.3e-05 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.5e-05/0 sec (6.8e-05/6.8e-05 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003484 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.028763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02498/0 sec (0.011728/0 sec, 0.001971/0 sec, 0.001764/0 sec, 0.001755/0 sec, 0.001685/0 sec, 0.001631/0 sec, 0.001576/0 sec, 0.000667/0 sec, 0.000383/0 sec, 0.000368/0 sec, 0.000356/0 sec, 0.000376/0 sec, 0.000356/0 sec, 0.000364/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.005169/0 sec (0.001947/0.001947 sec, 0.000674/0.000674 sec, 0.000569/0.000569 sec, 0.000569/0.000569 sec, 0.000506/0.000506 sec, 0.000445/0.000445 sec, 0.000352/0.000352 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.008364/0 sec (0.008324/0.008324 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.017893 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015121/0 sec (0.006873/0 sec, 0.001309/0 sec, 0.001092/0 sec, 0.00104/0 sec, 0.001046/0 sec, 0.000991/0 sec, 0.000967/0 sec, 0.000441/0 sec, 0.000235/0 sec, 0.000225/0 sec, 0.000218/0 sec, 0.000249/0 sec, 0.000217/0 sec, 0.000218/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002617/0 sec (0.001199/0.001199 sec, 0.000383/0.000383 sec, 0.000266/0.000266 sec, 0.000236/0.000236 sec, 0.000189/0.000189 sec, 0.000187/0.000187 sec, 0.00012/0.00012 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004782/0 sec (0.00474/0.00474 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019346 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.019907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016842/0 sec (0.007838/0 sec, 0.001363/0 sec, 0.001144/0 sec, 0.001113/0 sec, 0.001103/0 sec, 0.001047/0 sec, 0.0011/0 sec, 0.000488/0 sec, 0.000278/0 sec, 0.00027/0 sec, 0.000296/0 sec, 0.000269/0 sec, 0.000262/0 sec, 0.000271/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002088/0 sec (0.000993/0.000993 sec, 0.000291/0.000291 sec, 0.000199/0.000199 sec, 0.000161/0.000161 sec, 0.00017/0.00017 sec, 0.000128/0.000128 sec, 0.00012/0.00012 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.005788/0 sec (0.005737/0.005737 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.021313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.012714 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010509/0 sec (0.004579/0 sec, 0.001013/0 sec, 0.000795/0 sec, 0.000738/0 sec, 0.000707/0 sec, 0.000727/0 sec, 0.000716/0 sec, 0.000302/0 sec, 0.000162/0 sec, 0.000153/0 sec, 0.000149/0 sec, 0.000154/0 sec, 0.000154/0 sec, 0.00016/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001591/0 sec (0.00078/0.00078 sec, 0.000292/0.000292 sec, 0.000156/0.000156 sec, 0.000111/0.000111 sec, 9e-05/9e-05 sec, 7.8e-05/7.8e-05 sec, 6.2e-05/6.2e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003114/0 sec (0.003085/0.003085 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.9e-05/2.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.604598 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.580729/1 sec (0.418992/1 sec, 0.028363/0 sec, 0.021004/0 sec, 0.016722/0 sec, 0.012666/0 sec, 0.012042/0 sec, 0.012456/0 sec, 0.012178/0 sec, 0.012271/0 sec, 0.012104/0 sec, 0.012833/0 sec, 0.00349/0 sec, 0.000747/0 sec, 0.000555/0 sec, 0.000558/0 sec, 0.00054/0 sec, 0.000524/0 sec, 0.000534/0 sec, 0.000541/0 sec, 0.000531/0 sec, 0.000531/0 sec, 0.000547/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.075777/0 sec (0.034009/0.034009 sec, 0.017064/0.017064 sec, 0.009379/0.009379 sec, 0.005584/0.005584 sec, 0.001727/0.001727 sec, 0.001591/0.001591 sec, 0.001494/0.001494 sec, 0.001317/0.001317 sec, 0.001223/0.001223 sec, 0.001144/0.001144 sec, 0.000941/0.000941 sec, 0.000304/0.000304 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.378729/1 sec (0.378656/0.378656 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.607249 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.431404 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.40975/0 sec (0.258823/0 sec, 0.036687/0 sec, 0.01846/0 sec, 0.013284/0 sec, 0.012259/0 sec, 0.011239/0 sec, 0.011127/0 sec, 0.010585/0 sec, 0.010102/0 sec, 0.00995/0 sec, 0.01103/0 sec, 0.002904/0 sec, 0.000372/0 sec, 0.000329/0 sec, 0.000324/0 sec, 0.000318/0 sec, 0.000318/0 sec, 0.000342/0 sec, 0.000325/0 sec, 0.000324/0 sec, 0.000328/0 sec, 0.00032/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.071086/0 sec (0.028112/0.028112 sec, 0.025904/0.025904 sec, 0.00812/0.00812 sec, 0.002843/0.002843 sec, 0.001444/0.001444 sec, 0.001214/0.001214 sec, 0.000899/0.000899 sec, 0.000633/0.000633 sec, 0.000767/0.000767 sec, 0.000518/0.000518 sec, 0.000549/0.000549 sec, 8.3e-05/8.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.225162/0 sec (0.225089/0.225089 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.433718 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.410625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.385335/0 sec (0.227272/0 sec, 0.034056/0 sec, 0.019176/0 sec, 0.01439/0 sec, 0.012675/0 sec, 0.01171/0 sec, 0.011641/0 sec, 0.011407/0 sec, 0.011598/0 sec, 0.011663/0 sec, 0.012734/0 sec, 0.002962/0 sec, 0.000473/0 sec, 0.000402/0 sec, 0.00039/0 sec, 0.000393/0 sec, 0.000409/0 sec, 0.000402/0 sec, 0.000397/0 sec, 0.000408/0 sec, 0.000384/0 sec, 0.000393/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.057374/0 sec (0.018655/0.018655 sec, 0.022818/0.022818 sec, 0.007786/0.007786 sec, 0.003093/0.003093 sec, 0.001275/0.001275 sec, 0.000844/0.000844 sec, 0.00067/0.00067 sec, 0.000522/0.000522 sec, 0.000507/0.000507 sec, 0.000488/0.000488 sec, 0.000667/0.000667 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.202997/0 sec (0.202909/0.202909 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.8e-05/8.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.412613 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.323063 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.296705/1 sec (0.153272/0 sec, 0.029136/0 sec, 0.018149/1 sec, 0.013197/0 sec, 0.01189/0 sec, 0.01126/0 sec, 0.010916/0 sec, 0.010617/0 sec, 0.011026/0 sec, 0.010802/0 sec, 0.011624/0 sec, 0.002545/0 sec, 0.000248/0 sec, 0.000274/0 sec, 0.000219/0 sec, 0.000217/0 sec, 0.000218/0 sec, 0.000218/0 sec, 0.000219/0 sec, 0.000222/0 sec, 0.000217/0 sec, 0.000219/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.049535/0 sec (0.016613/0.016613 sec, 0.018515/0.018515 sec, 0.007489/0.007489 sec, 0.002677/0.002677 sec, 0.001183/0.001183 sec, 0.000706/0.000706 sec, 0.000532/0.000532 sec, 0.000469/0.000469 sec, 0.000414/0.000414 sec, 0.000384/0.000384 sec, 0.000522/0.000522 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.131202/0 sec (0.131143/0.131143 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.9e-05/5.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.324827 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 31.9814 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.2594/30 sec (12.9251/13 sec, 10.6643/11 sec, 2.75959/2 sec, 0.767475/1 sec, 0.453559/1 sec, 0.351305/0 sec, 0.362982/0 sec, 0.348984/0 sec, 0.352674/0 sec, 0.355006/1 sec, 0.358815/0 sec, 0.357953/0 sec, 0.358796/0 sec, 0.352212/0 sec, 0.370398/1 sec, 0.109091/0 sec, 0.001213/0 sec, 0.000848/0 sec, 0.000774/0 sec, 0.000767/0 sec, 0.000757/0 sec, 0.000768/0 sec, 0.000737/0 sec, 0.000781/0 sec, 0.000779/0 sec, 0.000766/0 sec, 0.000775/0 sec, 0.000747/0 sec, 0.000754/0 sec, 0.000731/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 14.2763/14 sec (0.841756/0.841756 sec, 10.382/10.382 sec, 2.41606/2.41606 sec, 0.389931/0.389931 sec, 0.097613/0.097613 sec, 0.040848/0.040848 sec, 0.021438/0.021438 sec, 0.015992/0.015992 sec, 0.012506/0.012506 sec, 0.010837/0.010837 sec, 0.010709/0.010709 sec, 0.009472/0.009472 sec, 0.008201/0.008201 sec, 0.006658/0.006658 sec, 0.011924/0.011924 sec, 0.000373/0.000373 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.9497/12 sec (11.9496/11.9496 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.3e-05/9.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.9937 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.22 sec (Real time) / 31.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 17.0532 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.3273/17 sec (7.57829/8 sec, 1.83907/2 sec, 2.27592/2 sec, 0.723504/1 sec, 0.444269/0 sec, 0.3912/1 sec, 0.355267/0 sec, 0.322836/0 sec, 0.342113/1 sec, 0.328629/0 sec, 0.32075/1 sec, 0.314922/0 sec, 0.329524/0 sec, 0.321042/1 sec, 0.338282/0 sec, 0.094988/0 sec, 0.000766/0 sec, 0.000476/0 sec, 0.000473/0 sec, 0.000471/0 sec, 0.000453/0 sec, 0.000475/0 sec, 0.000448/0 sec, 0.000442/0 sec, 0.000451/0 sec, 0.000444/0 sec, 0.00044/0 sec, 0.000442/0 sec, 0.000441/0 sec, 0.000459/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 4.92774/6 sec (0.722435/0.722435 sec, 1.56263/1.56263 sec, 1.95542/1.95542 sec, 0.393626/0.393626 sec, 0.122128/0.122128 sec, 0.071863/0.071863 sec, 0.024009/0.024009 sec, 0.015346/0.015346 sec, 0.010791/0.010791 sec, 0.00914/0.00914 sec, 0.009163/0.009163 sec, 0.007881/0.007881 sec, 0.007074/0.007074 sec, 0.005985/0.005985 sec, 0.010107/0.010107 sec, 0.00013/0.00013 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.73211/7 sec (6.732/6.732 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000109/0.000109 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 17.0636 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.24 sec (Real time) / 17.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 35.657 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.9281/34 sec (6.57717/6 sec, 20.7078/21 sec, 2.26626/2 sec, 1.05334/1 sec, 0.486093/1 sec, 0.381109/0 sec, 0.366408/1 sec, 0.363676/0 sec, 0.33968/0 sec, 0.377996/0 sec, 0.384357/0 sec, 0.377749/1 sec, 0.378006/0 sec, 0.364249/1 sec, 0.389756/0 sec, 0.10628/0 sec, 0.00105/0 sec, 0.000654/0 sec, 0.000581/0 sec, 0.000564/0 sec, 0.000545/0 sec, 0.000543/0 sec, 0.000536/0 sec, 0.000537/0 sec, 0.000551/0 sec, 0.000535/0 sec, 0.000527/0 sec, 0.000544/0 sec, 0.00052/0 sec, 0.000521/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 23.8561/24 sec (0.53667/0.53667 sec, 20.4163/20.4163 sec, 1.91801/1.91801 sec, 0.706662/0.706662 sec, 0.134147/0.134147 sec, 0.038848/0.038848 sec, 0.025572/0.025572 sec, 0.015792/0.015792 sec, 0.011406/0.011406 sec, 0.009615/0.009615 sec, 0.008914/0.008914 sec, 0.008255/0.008255 sec, 0.007813/0.007813 sec, 0.006946/0.006946 sec, 0.011024/0.011024 sec, 6.4e-05/6.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.90675/5 sec (5.90662/5.90662 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000123/0.000123 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.668 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.91 sec (Real time) / 35.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 28.2232 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.5196/28 sec (4.17553/5 sec, 16.1733/16 sec, 1.86833/2 sec, 0.917164/1 sec, 0.538439/0 sec, 0.383599/1 sec, 0.386182/0 sec, 0.374413/1 sec, 0.375784/0 sec, 0.375109/0 sec, 0.361632/0 sec, 0.362145/0 sec, 0.362579/1 sec, 0.36702/0 sec, 0.383697/1 sec, 0.109984/0 sec, 0.00063/0 sec, 0.000345/0 sec, 0.000318/0 sec, 0.000306/0 sec, 0.000332/0 sec, 0.000315/0 sec, 0.000308/0 sec, 0.000313/0 sec, 0.000302/0 sec, 0.000316/0 sec, 0.000319/0 sec, 0.000306/0 sec, 0.00031/0 sec, 0.000316/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 18.8156/19 sec (0.542128/0.542128 sec, 15.8986/15.8986 sec, 1.50314/1.50314 sec, 0.557661/0.557661 sec, 0.177583/0.177583 sec, 0.033603/0.033603 sec, 0.025459/0.025459 sec, 0.015055/0.015055 sec, 0.01148/0.01148 sec, 0.009632/0.009632 sec, 0.008386/0.008386 sec, 0.007636/0.007636 sec, 0.007094/0.007094 sec, 0.006454/0.006454 sec, 0.011637/0.011637 sec, 6.1e-05/6.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.51279/5 sec (3.51271/3.51271 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.8e-05/7.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 28.2251 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.43 sec (Real time) / 28.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 505.529 sec CPU time.
[LOG] Relation determinization time: 507 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 495.979/498 sec (35.6948/36 sec, 350.931/352 sec, 70.7482/71 sec, 19.0702/19 sec, 2.96135/3 sec, 2.01412/2 sec, 1.52811/1 sec, 1.33577/1 sec, 1.30794/1 sec, 1.29582/2 sec, 1.34129/2 sec, 1.36498/2 sec, 1.33316/2 sec, 1.2111/1 sec, 1.2264/1 sec, 1.17871/1 sec, 1.30031/1 sec, 0.124858/0 sec, 0.001437/0 sec, 0.000666/0 sec, 0.000629/0 sec, 0.000625/0 sec, 0.00062/0 sec, 0.00064/0 sec, 0.000623/0 sec, 0.00062/0 sec, 0.000629/0 sec, 0.000622/0 sec, 0.000632/0 sec, 0.000649/0 sec, 0.000625/0 sec, 0.000619/0 sec, 0.000621/0 sec, 0.000619/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 443.565/444 sec (3.36259/3.36259 sec, 349.647/349.647 sec, 69.4605/69.4605 sec, 17.7985/17.7985 sec, 1.74206/1.74206 sec, 0.744996/0.744996 sec, 0.218259/0.218259 sec, 0.110259/0.110259 sec, 0.090411/0.090411 sec, 0.068318/0.068318 sec, 0.057526/0.057526 sec, 0.051204/0.051204 sec, 0.044353/0.044353 sec, 0.038837/0.038837 sec, 0.037235/0.037235 sec, 0.033342/0.033342 sec, 0.059392/0.059392 sec, 0.000133/0.000133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 31.6896/32 sec (31.6894/31.6894 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000198/0.000198 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 505.563 sec CPU time.
[LOG] Overall execution time: 507 sec real time.
Synthesis time: 507.01 sec (Real time) / 504.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 445.918 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 436.961/434 sec (21.6285/22 sec, 286.344/287 sec, 78.8149/79 sec, 30.0648/30 sec, 4.56013/4 sec, 1.71947/1 sec, 1.46839/1 sec, 1.30746/1 sec, 1.37751/1 sec, 1.27287/1 sec, 1.23883/1 sec, 1.1577/1 sec, 1.1792/1 sec, 1.14399/1 sec, 1.13518/1 sec, 1.12973/1 sec, 1.28932/1 sec, 0.123062/0 sec, 0.000725/0 sec, 0.000396/0 sec, 0.000363/0 sec, 0.000359/0 sec, 0.00038/0 sec, 0.000347/0 sec, 0.000355/0 sec, 0.000366/0 sec, 0.000342/0 sec, 0.000377/0 sec, 0.000365/0 sec, 0.000349/0 sec, 0.000348/0 sec, 0.000376/0 sec, 0.00036/0 sec, 0.000351/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 399.359/397 sec (3.21039/3.21039 sec, 285.048/285.048 sec, 77.4866/77.4866 sec, 28.8863/28.8863 sec, 3.35959/3.35959 sec, 0.518065/0.518065 sec, 0.258613/0.258613 sec, 0.124699/0.124699 sec, 0.101408/0.101408 sec, 0.072388/0.072388 sec, 0.051191/0.051191 sec, 0.044307/0.044307 sec, 0.039471/0.039471 sec, 0.035714/0.035714 sec, 0.033522/0.033522 sec, 0.030959/0.030959 sec, 0.058014/0.058014 sec, 8.5e-05/8.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 17.7621/19 sec (17.7619/17.7619 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000105/0.000105 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 445.95 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 447.25 sec (Real time) / 444.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.64 sec (Real time) / 9968.10 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 7860.46 sec (Real time) / 7835.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 8913.98 sec (Real time) / 8886.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20y.aag =====================
Synthesis time: 8375.69 sec (Real time) / 8357.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 2582.76 sec (Real time) / 2572.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 2371.28 sec (Real time) / 2360.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9977.54 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9977.87 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9980.36 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9976.31 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.003401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001901/0 sec (0.000263/0 sec, 0.000309/0 sec, 0.000276/0 sec, 0.000261/0 sec, 0.000183/0 sec, 0.00022/0 sec, 0.000188/0 sec, 0.000201/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.000289/0 sec (3.8e-05/3.8e-05 sec, 4.3e-05/4.3e-05 sec, 3.7e-05/3.7e-05 sec, 3.1e-05/3.1e-05 sec, 3.1e-05/3.1e-05 sec, 4.8e-05/4.8e-05 sec, 2.6e-05/2.6e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0.000431/0 sec (2.7e-05/2.7e-05 sec, 7.5e-05/7.5e-05 sec, 3.9e-05/3.9e-05 sec, 2.2e-05/2.2e-05 sec, 4.2e-05/4.2e-05 sec, 8e-05/8e-05 sec, 7.2e-05/7.2e-05 sec, 7.4e-05/7.4e-05 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.004188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.181006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 393 new AND gates.
[LOG] Size before ABC: 865 AND gates.
[LOG] Size after ABC: 392 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.174439/0 sec (0.001137/0 sec, 0.001159/0 sec, 0.002381/0 sec, 0.009333/0 sec, 0.018126/0 sec, 0.01985/0 sec, 0.012532/0 sec, 0.006129/0 sec, 0.006661/0 sec, 0.006422/0 sec, 0.008645/0 sec, 0.016782/0 sec, 0.021157/0 sec, 0.021557/0 sec, 0.014281/0 sec, 0.008287/0 sec )
[LOG] Nr of iterations: 366 (3, 6, 13, 35, 47, 45, 26, 12, 2, 5, 12, 34, 46, 44, 25, 11 )
[LOG] Total clause computation time: 0.032941/0 sec (9.8e-05/9.8e-05 sec, 0.000159/0.000159 sec, 0.000371/0.000371 sec, 0.001683/0.001683 sec, 0.002743/0.002743 sec, 0.003273/0.003273 sec, 0.002058/0.002058 sec, 0.00116/0.00116 sec, 0.001428/0.001428 sec, 0.002233/0.002233 sec, 0.002591/0.002591 sec, 0.003567/0.003567 sec, 0.003922/0.003922 sec, 0.00366/0.00366 sec, 0.002674/0.002674 sec, 0.001321/0.001321 sec )
[LOG] Total clause minimization time: 0.121325/0 sec (8.1e-05/8.1e-05 sec, 0.000321/0.000321 sec, 0.001259/0.001259 sec, 0.006574/0.006574 sec, 0.013813/0.013813 sec, 0.014579/0.014579 sec, 0.007939/0.007939 sec, 0.002342/0.002342 sec, 0.004117/0.004117 sec, 0.003271/0.003271 sec, 0.005141/0.005141 sec, 0.012217/0.012217 sec, 0.016219/0.016219 sec, 0.016829/0.016829 sec, 0.010635/0.010635 sec, 0.005988/0.005988 sec )
[LOG] Total clause size reduction: 2967 --> 1730 (32 --> 2, 75 --> 12, 168 --> 42, 442 --> 186, 552 --> 253, 484 --> 229, 250 --> 111, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 186 --> 186, 253 --> 253, 229 --> 229, 111 --> 111, 30 --> 30 )
[LOG] Average clause size reduction: 8.10656 --> 4.72678 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6286 --> 5.31429, 11.7447 --> 5.38298, 10.7556 --> 5.08889, 9.61538 --> 4.26923, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.47059 --> 5.47059, 5.5 --> 5.5, 5.20455 --> 5.20455, 4.44 --> 4.44, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.182709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 536 8 0 1 521
=====================  mult5.aag =====================
[LOG] Relation determinization time: 2.12259 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1824 new AND gates.
[LOG] Size before ABC: 4445 AND gates.
[LOG] Size after ABC: 1824 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.10165/2 sec (0.001825/0 sec, 0.002171/0 sec, 0.00417/0 sec, 0.013041/0 sec, 0.0764/0 sec, 0.151743/0 sec, 0.209429/0 sec, 0.158974/0 sec, 0.08802/0 sec, 0.038864/0 sec, 0.046643/0 sec, 0.048063/0 sec, 0.055424/0 sec, 0.095696/1 sec, 0.204803/0 sec, 0.249698/0 sec, 0.263446/0 sec, 0.191739/0 sec, 0.133241/1 sec, 0.068263/0 sec )
[LOG] Nr of iterations: 1342 (3, 6, 13, 34, 128, 160, 149, 98, 56, 29, 2, 5, 12, 33, 127, 159, 148, 97, 55, 28 )
[LOG] Total clause computation time: 0.370542/1 sec (0.000165/0.000165 sec, 0.000335/0.000335 sec, 0.000825/0.000825 sec, 0.00244/0.00244 sec, 0.010745/0.010745 sec, 0.021407/0.021407 sec, 0.028735/0.028735 sec, 0.019027/0.019027 sec, 0.011376/0.011376 sec, 0.005196/0.005196 sec, 0.010602/0.010602 sec, 0.018542/0.018542 sec, 0.027569/0.027569 sec, 0.032563/0.032563 sec, 0.03821/0.03821 sec, 0.03545/0.03545 sec, 0.038356/0.038356 sec, 0.032365/0.032365 sec, 0.025881/0.025881 sec, 0.010753/0.010753 sec )
[LOG] Total clause minimization time: 1.63598/1 sec (0.000172/0.000172 sec, 0.000665/0.000665 sec, 0.002119/0.002119 sec, 0.008947/0.008947 sec, 0.062735/0.062735 sec, 0.125414/0.125414 sec, 0.172935/0.172935 sec, 0.130262/0.130262 sec, 0.065296/0.065296 sec, 0.022252/0.022252 sec, 0.030156/0.030156 sec, 0.025928/0.025928 sec, 0.024591/0.024591 sec, 0.05962/0.05962 sec, 0.162383/0.162383 sec, 0.209996/0.209996 sec, 0.220812/0.220812 sec, 0.155022/0.155022 sec, 0.10335/0.10335 sec, 0.053324/0.053324 sec )
[LOG] Total clause size reduction: 14075 --> 8890 (40 --> 2, 95 --> 12, 216 --> 44, 561 --> 178, 2032 --> 925, 2385 --> 1167, 2072 --> 1055, 1261 --> 628, 660 --> 328, 308 --> 106, 2 --> 2, 12 --> 12, 44 --> 44, 178 --> 178, 925 --> 925, 1167 --> 1167, 1055 --> 1055, 628 --> 628, 328 --> 328, 106 --> 106 )
[LOG] Average clause size reduction: 10.4881 --> 6.62444 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.38462, 16.5 --> 5.23529, 15.875 --> 7.22656, 14.9062 --> 7.29375, 13.906 --> 7.08054, 12.8673 --> 6.40816, 11.7857 --> 5.85714, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.66667 --> 3.66667, 5.39394 --> 5.39394, 7.28346 --> 7.28346, 7.33962 --> 7.33962, 7.12838 --> 7.12838, 6.47423 --> 6.47423, 5.96364 --> 5.96364, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 2.12463 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.57 sec (Real time) / 2.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.47 sec (Real time) / 3.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2061 10 0 1 2041
=====================  mult6.aag =====================
[LOG] Relation determinization time: 40.8442 sec CPU time.
[LOG] Relation determinization time: 42 sec real time.
[LOG] Final circuit size: 8076 new AND gates.
[LOG] Size before ABC: 23407 AND gates.
[LOG] Size after ABC: 8075 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 40.732/41 sec (0.003648/0 sec, 0.005073/0 sec, 0.006685/0 sec, 0.022119/0 sec, 0.102078/0 sec, 0.639215/1 sec, 2.03255/2 sec, 3.64799/3 sec, 3.39545/4 sec, 2.3678/2 sec, 0.928315/1 sec, 0.260334/0 sec, 0.585232/1 sec, 0.617251/1 sec, 0.572597/0 sec, 0.741739/1 sec, 1.25113/1 sec, 3.39162/4 sec, 4.92503/5 sec, 5.4562/5 sec, 4.15545/4 sec, 3.1136/3 sec, 1.75279/2 sec, 0.758066/1 sec )
[LOG] Nr of iterations: 5471 (3, 6, 11, 38, 127, 456, 623, 620, 407, 279, 128, 44, 2, 5, 10, 37, 126, 455, 622, 619, 406, 278, 126, 43 )
[LOG] Total clause computation time: 7.00773/8 sec (0.000722/0.000722 sec, 0.001471/0.001471 sec, 0.001714/0.001714 sec, 0.003535/0.003535 sec, 0.015869/0.015869 sec, 0.077728/0.077728 sec, 0.310368/0.310368 sec, 0.582597/0.582597 sec, 0.547104/0.547104 sec, 0.327792/0.327792 sec, 0.140447/0.140447 sec, 0.042845/0.042845 sec, 0.124668/0.124668 sec, 0.248694/0.248694 sec, 0.272987/0.272987 sec, 0.312588/0.312588 sec, 0.357905/0.357905 sec, 0.533024/0.533024 sec, 0.684658/0.684658 sec, 0.841802/0.841802 sec, 0.623483/0.623483 sec, 0.538997/0.538997 sec, 0.327478/0.327478 sec, 0.089258/0.089258 sec )
[LOG] Total clause minimization time: 32.9514/31 sec (0.000807/0.000807 sec, 0.001696/0.001696 sec, 0.002885/0.002885 sec, 0.016333/0.016333 sec, 0.082521/0.082521 sec, 0.552176/0.552176 sec, 1.70028/1.70028 sec, 3.02212/3.02212 sec, 2.78622/2.78622 sec, 1.96669/1.96669 sec, 0.706815/0.706815 sec, 0.13504/0.13504 sec, 0.421622/0.421622 sec, 0.346158/0.346158 sec, 0.277604/0.277604 sec, 0.409149/0.409149 sec, 0.870709/0.870709 sec, 2.8245/2.8245 sec, 4.19362/4.19362 sec, 4.56251/4.56251 sec, 3.49456/3.49456 sec, 2.54165/2.54165 sec, 1.39618/1.39618 sec, 0.639553/0.639553 sec )
[LOG] Total clause size reduction: 70454 --> 46825 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 200, 2520 --> 916, 8645 --> 4111, 11196 --> 5789, 10523 --> 5668, 6496 --> 3448, 4170 --> 2155, 1778 --> 875, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 200 --> 200, 916 --> 916, 4111 --> 4111, 5789 --> 5789, 5668 --> 5668, 3448 --> 3448, 2155 --> 2155, 864 --> 864, 206 --> 206 )
[LOG] Average clause size reduction: 12.8777 --> 8.55876 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.26316, 19.8425 --> 7.2126, 18.9583 --> 9.01535, 17.9711 --> 9.29213, 16.9726 --> 9.14194, 15.9607 --> 8.47174, 14.9462 --> 7.72401, 13.8906 --> 6.83594, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.40541 --> 5.40541, 7.26984 --> 7.26984, 9.03516 --> 9.03516, 9.30707 --> 9.30707, 9.1567 --> 9.1567, 8.49261 --> 8.49261, 7.7518 --> 7.7518, 6.85714 --> 6.85714, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 40.8471 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
Synthesis time: 42.47 sec (Real time) / 42.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.94 sec (Real time) / 13.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.44 sec (Real time) / 5.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8421 12 0 1 8398
=====================  mult7.aag =====================
[LOG] Relation determinization time: 992.501 sec CPU time.
[LOG] Relation determinization time: 1001 sec real time.
[LOG] Final circuit size: 31027 new AND gates.
[LOG] Size before ABC: 107209 AND gates.
[LOG] Size after ABC: 31026 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 991.958/994 sec (0.009113/0 sec, 0.007519/0 sec, 0.009773/0 sec, 0.033134/0 sec, 0.135602/0 sec, 0.760996/1 sec, 6.92402/7 sec, 34.1568/34 sec, 86.3599/87 sec, 100.81/101 sec, 68.0098/68 sec, 35.8912/36 sec, 14.3531/14 sec, 2.05258/2 sec, 7.94981/8 sec, 10.339/11 sec, 11.4949/11 sec, 9.77284/10 sec, 15.2388/15 sec, 29.0759/29 sec, 86.0846/87 sec, 120.753/120 sec, 109.328/110 sec, 100.561/101 sec, 68.3951/68 sec, 40.9092/41 sec, 22.5213/23 sec, 10.0219/10 sec )
[LOG] Nr of iterations: 20639 (3, 6, 11, 38, 122, 444, 1648, 2271, 2186, 1718, 1013, 527, 244, 96, 2, 5, 10, 37, 121, 443, 1647, 2270, 2185, 1717, 1011, 526, 243, 95 )
[LOG] Total clause computation time: 119.63/114 sec (0.003353/0.003353 sec, 0.002033/0.002033 sec, 0.003533/0.003533 sec, 0.005986/0.005986 sec, 0.020845/0.020845 sec, 0.098179/0.098179 sec, 1.015/1.015 sec, 4.43723/4.43723 sec, 8.23861/8.23861 sec, 8.31299/8.31299 sec, 5.12257/5.12257 sec, 2.82435/2.82435 sec, 1.06199/1.06199 sec, 0.314154/0.314154 sec, 1.58336/1.58336 sec, 5.46133/5.46133 sec, 5.2386/5.2386 sec, 4.55771/4.55771 sec, 5.19984/5.19984 sec, 5.93329/5.93329 sec, 9.6322/9.6322 sec, 11.4759/11.4759 sec, 10.321/10.321 sec, 10.4183/10.4183 sec, 8.22583/8.22583 sec, 5.44355/5.44355 sec, 3.69754/3.69754 sec, 0.980661/0.980661 sec )
[LOG] Total clause minimization time: 867.231/877 sec (0.00274/0.00274 sec, 0.002699/0.002699 sec, 0.003429/0.003429 sec, 0.024228/0.024228 sec, 0.110609/0.110609 sec, 0.652557/0.652557 sec, 5.86671/5.86671 sec, 29.5978/29.5978 sec, 77.9168/77.9168 sec, 92.2049/92.2049 sec, 62.5445/62.5445 sec, 32.6821/32.6821 sec, 12.8968/12.8968 sec, 1.33514/1.33514 sec, 6.17529/6.17529 sec, 4.76453/4.76453 sec, 6.14159/6.14159 sec, 5.10208/5.10208 sec, 9.92082/9.92082 sec, 23.0095/23.0095 sec, 76.1548/76.1548 sec, 108.813/108.813 sec, 98.5834/98.5834 sec, 89.8622/89.8622 sec, 59.9714/59.9714 sec, 35.3099/35.3099 sec, 18.683/18.683 sec, 8.8988/8.8988 sec )
[LOG] Total clause size reduction: 314376 --> 214430 (56 --> 2, 135 --> 12, 260 --> 36, 925 --> 198, 2904 --> 882, 10189 --> 4022, 36234 --> 17898, 47670 --> 25258, 43700 --> 24002, 32623 --> 18065, 18216 --> 9720, 8942 --> 4608, 3888 --> 1976, 1425 --> 542, 2 --> 2, 12 --> 12, 36 --> 36, 198 --> 198, 882 --> 882, 4022 --> 4022, 17898 --> 17898, 25258 --> 25258, 24002 --> 24002, 18065 --> 18065, 9708 --> 9708, 4608 --> 4608, 1976 --> 1976, 542 --> 542 )
[LOG] Average clause size reduction: 15.2321 --> 10.3896 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3421 --> 5.21053, 23.8033 --> 7.22951, 22.9482 --> 9.05856, 21.9867 --> 10.8604, 20.9908 --> 11.122, 19.9909 --> 10.9799, 18.9889 --> 10.5151, 17.9822 --> 9.59526, 16.9677 --> 8.74383, 15.9344 --> 8.09836, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.35135 --> 5.35135, 7.28926 --> 7.28926, 9.07901 --> 9.07901, 10.867 --> 10.867, 11.1269 --> 11.1269, 10.9849 --> 10.9849, 10.5213 --> 10.5213, 9.60237 --> 9.60237, 8.76046 --> 8.76046, 8.13169 --> 8.13169, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 992.505 sec CPU time.
[LOG] Overall execution time: 1001 sec real time.
Synthesis time: 1001.51 sec (Real time) / 998.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 50.93 sec (Real time) / 50.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 99.10 sec (Real time) / 98.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31509 14 0 1 31482
=====================  mult8.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9975.62 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9977.98 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9982.18 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9978.55 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9979.52 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9980.69 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9979.86 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9979.65 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9983.84 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000904/0 sec (0.000661/0 sec, 0.000243/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (2.2e-05/2.2e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000895/0 sec (0.000654/0 sec, 0.000241/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (1.6e-05/1.6e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003348 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.004716 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002456/0 sec (0.001846/0 sec, 0.00061/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 7.6e-05/0 sec (7.5e-05/7.5e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.5e-05/0 sec (4.8e-05/4.8e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.004633 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002344/0 sec (0.001722/0 sec, 0.000622/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 9.4e-05/0 sec (9.4e-05/9.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.1e-05/0 sec (4.4e-05/4.4e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.009555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005789/0 sec (0.004275/0 sec, 0.001514/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000208/0 sec (0.000208/0.000208 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000154/0 sec (0.000116/0.000116 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015077 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.010026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005752/0 sec (0.004346/0 sec, 0.001406/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000238/0 sec (0.000237/0.000237 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (9.8e-05/9.8e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.021434 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013058/0 sec (0.009339/0 sec, 0.003719/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000525/0 sec (0.000524/0.000524 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000383/0 sec (0.000306/0.000306 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037255 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.022061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013809/0 sec (0.009929/0 sec, 0.00388/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000807/0 sec (0.000806/0.000806 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000412/0 sec (0.000338/0.000338 sec, 7.4e-05/7.4e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.056628 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037197/0 sec (0.02496/0 sec, 0.012237/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002129/0 sec (0.002129/0.002129 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001348/0 sec (0.001191/0.001191 sec, 0.000157/0.000157 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.111569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.055583 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036708/0 sec (0.024913/0 sec, 0.011795/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002232/0 sec (0.002231/0.002231 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.001224/0 sec (0.001069/0.001069 sec, 0.000155/0.000155 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.108022 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.0022 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001004/0 sec (0.000282/0 sec, 0.000231/0 sec, 0.000217/0 sec, 0.000106/0 sec, 8.4e-05/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (2e-05/2e-05 sec, 2.8e-05/2.8e-05 sec, 2.6e-05/2.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001775 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00065/0 sec (0.000179/0 sec, 0.00013/0 sec, 0.000147/0 sec, 7.7e-05/0 sec, 5.9e-05/0 sec, 5.8e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2e-06/2e-06 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.005403 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003632/0 sec (0.000696/0 sec, 0.000504/0 sec, 0.000502/0 sec, 0.000491/0 sec, 0.000493/0 sec, 0.000219/0 sec, 0.000183/0 sec, 0.000178/0 sec, 0.000176/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000168/0 sec (3.1e-05/3.1e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec, 3e-05/3e-05 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004092 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00253/0 sec (0.000453/0 sec, 0.000334/0 sec, 0.00033/0 sec, 0.000329/0 sec, 0.000361/0 sec, 0.000169/0 sec, 0.000139/0 sec, 0.00014/0 sec, 0.000135/0 sec, 0.00014/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.2e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00517 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.014014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010692/0 sec (0.001368/0 sec, 0.001037/0 sec, 0.001116/0 sec, 0.00108/0 sec, 0.001066/0 sec, 0.001069/0 sec, 0.001038/0 sec, 0.000488/0 sec, 0.000395/0 sec, 0.000392/0 sec, 0.000392/0 sec, 0.000392/0 sec, 0.000401/0 sec, 0.000458/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000332/0 sec (4.8e-05/4.8e-05 sec, 3.9e-05/3.9e-05 sec, 4.1e-05/4.1e-05 sec, 4.3e-05/4.3e-05 sec, 3.8e-05/3.8e-05 sec, 5.4e-05/5.4e-05 sec, 6.9e-05/6.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015785 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.009319 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006926/0 sec (0.000838/0 sec, 0.000656/0 sec, 0.000653/0 sec, 0.00066/0 sec, 0.000697/0 sec, 0.000701/0 sec, 0.000741/0 sec, 0.000341/0 sec, 0.000277/0 sec, 0.000275/0 sec, 0.000275/0 sec, 0.00027/0 sec, 0.000269/0 sec, 0.000273/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 9.3e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.8e-05/8.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.031852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026333/0 sec (0.002448/0 sec, 0.002122/0 sec, 0.002189/0 sec, 0.002159/0 sec, 0.002221/0 sec, 0.002083/0 sec, 0.002107/0 sec, 0.002206/0 sec, 0.002064/0 sec, 0.000879/0 sec, 0.000724/0 sec, 0.000754/0 sec, 0.00075/0 sec, 0.000742/0 sec, 0.000744/0 sec, 0.00071/0 sec, 0.000719/0 sec, 0.000712/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000582/0 sec (6.1e-05/6.1e-05 sec, 5.1e-05/5.1e-05 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 5.6e-05/5.6e-05 sec, 5.2e-05/5.2e-05 sec, 5.5e-05/5.5e-05 sec, 8.4e-05/8.4e-05 sec, 0.000114/0.000114 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.034686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.020704 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016843/0 sec (0.001466/0 sec, 0.001267/0 sec, 0.001387/0 sec, 0.001366/0 sec, 0.001384/0 sec, 0.001418/0 sec, 0.001364/0 sec, 0.001307/0 sec, 0.001439/0 sec, 0.000594/0 sec, 0.000479/0 sec, 0.000487/0 sec, 0.000487/0 sec, 0.000507/0 sec, 0.000481/0 sec, 0.000469/0 sec, 0.000468/0 sec, 0.000473/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000107/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 9.8e-05/9.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.022872 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.061971 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052563/0 sec (0.004118/0 sec, 0.003553/0 sec, 0.003438/0 sec, 0.003634/0 sec, 0.003678/0 sec, 0.003413/0 sec, 0.003566/0 sec, 0.003549/0 sec, 0.003654/0 sec, 0.003566/0 sec, 0.003487/0 sec, 0.001456/0 sec, 0.001205/0 sec, 0.001144/0 sec, 0.00114/0 sec, 0.00114/0 sec, 0.001172/0 sec, 0.001095/0 sec, 0.001095/0 sec, 0.001111/0 sec, 0.001185/0 sec, 0.001164/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00113/0 sec (0.00011/0.00011 sec, 8.8e-05/8.8e-05 sec, 8.4e-05/8.4e-05 sec, 8.5e-05/8.5e-05 sec, 8.3e-05/8.3e-05 sec, 8.5e-05/8.5e-05 sec, 8.5e-05/8.5e-05 sec, 8.7e-05/8.7e-05 sec, 9.3e-05/9.3e-05 sec, 0.00014/0.00014 sec, 0.00019/0.00019 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.066734 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.039021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032903/0 sec (0.002466/0 sec, 0.002092/0 sec, 0.002254/0 sec, 0.002209/0 sec, 0.002262/0 sec, 0.002252/0 sec, 0.002097/0 sec, 0.002232/0 sec, 0.00228/0 sec, 0.002284/0 sec, 0.002229/0 sec, 0.00087/0 sec, 0.000726/0 sec, 0.000721/0 sec, 0.000745/0 sec, 0.000721/0 sec, 0.000745/0 sec, 0.000753/0 sec, 0.000746/0 sec, 0.000742/0 sec, 0.000743/0 sec, 0.000734/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000137/0 sec (1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000128/0.000128 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.042535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.111802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096139/0 sec (0.006262/0 sec, 0.005581/0 sec, 0.005567/0 sec, 0.00545/0 sec, 0.005499/0 sec, 0.005686/0 sec, 0.005753/0 sec, 0.005662/0 sec, 0.005667/0 sec, 0.005462/0 sec, 0.005591/0 sec, 0.005657/0 sec, 0.005517/0 sec, 0.002361/0 sec, 0.001749/0 sec, 0.001723/0 sec, 0.001738/0 sec, 0.001664/0 sec, 0.001636/0 sec, 0.00168/0 sec, 0.001734/0 sec, 0.00169/0 sec, 0.001727/0 sec, 0.001743/0 sec, 0.001677/0 sec, 0.001663/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002041/0 sec (0.000149/0.000149 sec, 0.000125/0.000125 sec, 0.000118/0.000118 sec, 0.000143/0.000143 sec, 0.000167/0.000167 sec, 0.00014/0.00014 sec, 0.000139/0.000139 sec, 0.000134/0.000134 sec, 0.000123/0.000123 sec, 0.000152/0.000152 sec, 0.000134/0.000134 sec, 0.000218/0.000218 sec, 0.000298/0.000298 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.119128 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.066467 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05681/0 sec (0.00377/0 sec, 0.003217/0 sec, 0.003009/0 sec, 0.003301/0 sec, 0.003216/0 sec, 0.003234/0 sec, 0.003103/0 sec, 0.003142/0 sec, 0.003177/0 sec, 0.003255/0 sec, 0.003277/0 sec, 0.003365/0 sec, 0.003212/0 sec, 0.001404/0 sec, 0.001106/0 sec, 0.001113/0 sec, 0.001091/0 sec, 0.001085/0 sec, 0.001082/0 sec, 0.001092/0 sec, 0.001101/0 sec, 0.001105/0 sec, 0.001081/0 sec, 0.001087/0 sec, 0.001102/0 sec, 0.001083/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000229/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 0.000207/0.000207 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.071723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.189296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16182/0 sec (0.009255/0 sec, 0.007845/0 sec, 0.008404/0 sec, 0.008563/0 sec, 0.00848/0 sec, 0.008626/0 sec, 0.008014/0 sec, 0.008467/0 sec, 0.00873/0 sec, 0.008313/0 sec, 0.007923/0 sec, 0.008683/0 sec, 0.008228/0 sec, 0.008112/0 sec, 0.00766/0 sec, 0.003378/0 sec, 0.002356/0 sec, 0.002397/0 sec, 0.002338/0 sec, 0.002288/0 sec, 0.002367/0 sec, 0.002299/0 sec, 0.002259/0 sec, 0.002379/0 sec, 0.002396/0 sec, 0.002418/0 sec, 0.00239/0 sec, 0.002426/0 sec, 0.002384/0 sec, 0.002442/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003505/0 sec (0.000229/0.000229 sec, 0.000186/0.000186 sec, 0.00019/0.00019 sec, 0.000218/0.000218 sec, 0.000211/0.000211 sec, 0.000211/0.000211 sec, 0.000185/0.000185 sec, 0.000225/0.000225 sec, 0.000222/0.000222 sec, 0.000182/0.000182 sec, 0.000199/0.000199 sec, 0.000204/0.000204 sec, 0.000196/0.000196 sec, 0.000408/0.000408 sec, 0.000438/0.000438 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.200416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.105092 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.090181/0 sec (0.004799/0 sec, 0.004468/0 sec, 0.004634/0 sec, 0.00462/0 sec, 0.004644/0 sec, 0.004597/0 sec, 0.004337/0 sec, 0.004688/0 sec, 0.004689/0 sec, 0.004647/0 sec, 0.004542/0 sec, 0.004306/0 sec, 0.004616/0 sec, 0.00427/0 sec, 0.004521/0 sec, 0.001751/0 sec, 0.001417/0 sec, 0.001498/0 sec, 0.001469/0 sec, 0.001422/0 sec, 0.001387/0 sec, 0.001393/0 sec, 0.001438/0 sec, 0.001462/0 sec, 0.001437/0 sec, 0.00139/0 sec, 0.001384/0 sec, 0.001458/0 sec, 0.001448/0 sec, 0.001449/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000333/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.000292/0.000292 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.112398 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.288841 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.247746/0 sec (0.01131/0 sec, 0.010781/0 sec, 0.011259/0 sec, 0.010854/0 sec, 0.010814/0 sec, 0.011244/0 sec, 0.010712/0 sec, 0.011525/0 sec, 0.010932/0 sec, 0.012088/0 sec, 0.011288/0 sec, 0.01096/0 sec, 0.011307/0 sec, 0.010871/0 sec, 0.011076/0 sec, 0.011788/0 sec, 0.011394/0 sec, 0.004923/0 sec, 0.00339/0 sec, 0.003327/0 sec, 0.003276/0 sec, 0.003385/0 sec, 0.003123/0 sec, 0.003236/0 sec, 0.003315/0 sec, 0.003329/0 sec, 0.003303/0 sec, 0.003207/0 sec, 0.003148/0 sec, 0.003148/0 sec, 0.003357/0 sec, 0.003331/0 sec, 0.003321/0 sec, 0.003424/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.005843/0 sec (0.00025/0.00025 sec, 0.000286/0.000286 sec, 0.000363/0.000363 sec, 0.000262/0.000262 sec, 0.000249/0.000249 sec, 0.000313/0.000313 sec, 0.000328/0.000328 sec, 0.000359/0.000359 sec, 0.000251/0.000251 sec, 0.000362/0.000362 sec, 0.000309/0.000309 sec, 0.000326/0.000326 sec, 0.000327/0.000327 sec, 0.00027/0.00027 sec, 0.000314/0.000314 sec, 0.000578/0.000578 sec, 0.000696/0.000696 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.304247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.159939 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.137735/0 sec (0.006632/0 sec, 0.00616/0 sec, 0.005994/0 sec, 0.005682/0 sec, 0.005812/0 sec, 0.006144/0 sec, 0.005864/0 sec, 0.005856/0 sec, 0.005872/0 sec, 0.006188/0 sec, 0.005994/0 sec, 0.00606/0 sec, 0.006178/0 sec, 0.006097/0 sec, 0.006414/0 sec, 0.006349/0 sec, 0.00624/0 sec, 0.0027/0 sec, 0.001933/0 sec, 0.002053/0 sec, 0.002081/0 sec, 0.002049/0 sec, 0.002039/0 sec, 0.001935/0 sec, 0.001845/0 sec, 0.00195/0 sec, 0.001984/0 sec, 0.001964/0 sec, 0.001957/0 sec, 0.001897/0 sec, 0.001848/0 sec, 0.002009/0 sec, 0.001944/0 sec, 0.002011/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000473/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 0.000433/0.000433 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16941 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.444914 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.382647/0 sec (0.016113/0 sec, 0.016113/0 sec, 0.015953/0 sec, 0.015441/0 sec, 0.015764/0 sec, 0.014845/0 sec, 0.015866/0 sec, 0.015044/0 sec, 0.014804/0 sec, 0.014321/0 sec, 0.016637/0 sec, 0.016677/0 sec, 0.015158/0 sec, 0.016059/0 sec, 0.015453/0 sec, 0.016261/0 sec, 0.015846/0 sec, 0.016037/0 sec, 0.016308/0 sec, 0.007147/0 sec, 0.004733/0 sec, 0.004416/0 sec, 0.004332/0 sec, 0.004152/0 sec, 0.004374/0 sec, 0.004439/0 sec, 0.00428/0 sec, 0.004277/0 sec, 0.004415/0 sec, 0.004296/0 sec, 0.004079/0 sec, 0.004199/0 sec, 0.004166/0 sec, 0.004192/0 sec, 0.00412/0 sec, 0.004018/0 sec, 0.004155/0 sec, 0.004157/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.009301/0 sec (0.00052/0.00052 sec, 0.000313/0.000313 sec, 0.000383/0.000383 sec, 0.000344/0.000344 sec, 0.000471/0.000471 sec, 0.000382/0.000382 sec, 0.000349/0.000349 sec, 0.000336/0.000336 sec, 0.000386/0.000386 sec, 0.000445/0.000445 sec, 0.000504/0.000504 sec, 0.000587/0.000587 sec, 0.000376/0.000376 sec, 0.000468/0.000468 sec, 0.000492/0.000492 sec, 0.000499/0.000499 sec, 0.000485/0.000485 sec, 0.000819/0.000819 sec, 0.001142/0.001142 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.466482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.274235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.229551/0 sec (0.009186/0 sec, 0.008696/0 sec, 0.009626/0 sec, 0.010047/0 sec, 0.01139/0 sec, 0.010392/0 sec, 0.009452/0 sec, 0.009703/0 sec, 0.008823/0 sec, 0.008609/0 sec, 0.008764/0 sec, 0.009474/0 sec, 0.009069/0 sec, 0.008659/0 sec, 0.008475/0 sec, 0.010434/0 sec, 0.009385/0 sec, 0.008459/0 sec, 0.009401/0 sec, 0.003898/0 sec, 0.00288/0 sec, 0.002842/0 sec, 0.002759/0 sec, 0.002628/0 sec, 0.002512/0 sec, 0.002691/0 sec, 0.002653/0 sec, 0.002542/0 sec, 0.002737/0 sec, 0.002687/0 sec, 0.002466/0 sec, 0.002654/0 sec, 0.002657/0 sec, 0.002547/0 sec, 0.002556/0 sec, 0.002623/0 sec, 0.002496/0 sec, 0.002679/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000821/0 sec (3e-06/3e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000736/0.000736 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.289364 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.712196 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61983/1 sec (0.020803/0 sec, 0.024465/0 sec, 0.024357/0 sec, 0.024329/0 sec, 0.025024/0 sec, 0.022977/0 sec, 0.022665/0 sec, 0.02463/0 sec, 0.021624/0 sec, 0.024637/0 sec, 0.022745/1 sec, 0.022787/0 sec, 0.02355/0 sec, 0.024097/0 sec, 0.02277/0 sec, 0.02343/0 sec, 0.022967/0 sec, 0.023459/0 sec, 0.023562/0 sec, 0.023086/0 sec, 0.022077/0 sec, 0.009672/0 sec, 0.006193/0 sec, 0.005905/0 sec, 0.00611/0 sec, 0.006189/0 sec, 0.006079/0 sec, 0.006068/0 sec, 0.005803/0 sec, 0.006164/0 sec, 0.006279/0 sec, 0.005867/0 sec, 0.006259/0 sec, 0.006175/0 sec, 0.006011/0 sec, 0.006045/0 sec, 0.006078/0 sec, 0.005717/0 sec, 0.005897/0 sec, 0.005803/0 sec, 0.005663/0 sec, 0.005812/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.015754/0 sec (0.000711/0.000711 sec, 0.000691/0.000691 sec, 0.000702/0.000702 sec, 0.000623/0.000623 sec, 0.000701/0.000701 sec, 0.000661/0.000661 sec, 0.000728/0.000728 sec, 0.000761/0.000761 sec, 0.000584/0.000584 sec, 0.000742/0.000742 sec, 0.000695/0.000695 sec, 0.000581/0.000581 sec, 0.000813/0.000813 sec, 0.000624/0.000624 sec, 0.000535/0.000535 sec, 0.000595/0.000595 sec, 0.000726/0.000726 sec, 0.000769/0.000769 sec, 0.000678/0.000678 sec, 0.001443/0.001443 sec, 0.00139/0.00139 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.742539 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.380457 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.326814/1 sec (0.012119/0 sec, 0.010915/0 sec, 0.011686/0 sec, 0.012116/0 sec, 0.011297/0 sec, 0.011242/0 sec, 0.012172/0 sec, 0.011335/0 sec, 0.011507/0 sec, 0.011886/0 sec, 0.011199/0 sec, 0.011352/0 sec, 0.011796/0 sec, 0.011842/1 sec, 0.011838/0 sec, 0.012358/0 sec, 0.01268/0 sec, 0.01345/0 sec, 0.013518/0 sec, 0.012058/0 sec, 0.013306/0 sec, 0.00589/0 sec, 0.003744/0 sec, 0.003547/0 sec, 0.003499/0 sec, 0.003502/0 sec, 0.003382/0 sec, 0.003478/0 sec, 0.003401/0 sec, 0.003455/0 sec, 0.003256/0 sec, 0.003529/0 sec, 0.003447/0 sec, 0.003588/0 sec, 0.003563/0 sec, 0.003501/0 sec, 0.003242/0 sec, 0.00334/0 sec, 0.00342/0 sec, 0.003411/0 sec, 0.003233/0 sec, 0.003714/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.006833/0 sec (0.000223/0.000223 sec, 0.000242/0.000242 sec, 0.000236/0.000236 sec, 0.000301/0.000301 sec, 0.000295/0.000295 sec, 0.000305/0.000305 sec, 0.000277/0.000277 sec, 0.000286/0.000286 sec, 0.000336/0.000336 sec, 0.000324/0.000324 sec, 0.000342/0.000342 sec, 0.000288/0.000288 sec, 0.000299/0.000299 sec, 0.000283/0.000283 sec, 0.000255/0.000255 sec, 0.000334/0.000334 sec, 0.000355/0.000355 sec, 0.000278/0.000278 sec, 0.000364/0.000364 sec, 0.000306/0.000306 sec, 0.000903/0.000903 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.398438 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.998722 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.872076/0 sec (0.026467/0 sec, 0.031298/0 sec, 0.030665/0 sec, 0.030059/0 sec, 0.030352/0 sec, 0.030859/0 sec, 0.029862/0 sec, 0.03192/0 sec, 0.03217/0 sec, 0.029291/0 sec, 0.028498/0 sec, 0.030019/0 sec, 0.027967/0 sec, 0.028661/0 sec, 0.032564/0 sec, 0.031432/0 sec, 0.029436/0 sec, 0.03116/0 sec, 0.030751/0 sec, 0.031213/0 sec, 0.029738/0 sec, 0.031068/0 sec, 0.028829/0 sec, 0.012002/0 sec, 0.007312/0 sec, 0.007211/0 sec, 0.007183/0 sec, 0.007326/0 sec, 0.007231/0 sec, 0.007471/0 sec, 0.007494/0 sec, 0.007994/0 sec, 0.007536/0 sec, 0.008061/0 sec, 0.007235/0 sec, 0.008001/0 sec, 0.007542/0 sec, 0.007365/0 sec, 0.007598/0 sec, 0.007575/0 sec, 0.007444/0 sec, 0.00796/0 sec, 0.007531/0 sec, 0.007769/0 sec, 0.007388/0 sec, 0.007568/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.020657/0 sec (0.000581/0.000581 sec, 0.000744/0.000744 sec, 0.000761/0.000761 sec, 0.00078/0.00078 sec, 0.000786/0.000786 sec, 0.000861/0.000861 sec, 0.00079/0.00079 sec, 0.000832/0.000832 sec, 0.000797/0.000797 sec, 0.000731/0.000731 sec, 0.000648/0.000648 sec, 0.000615/0.000615 sec, 0.000838/0.000838 sec, 0.000865/0.000865 sec, 0.000893/0.000893 sec, 0.000825/0.000825 sec, 0.000906/0.000906 sec, 0.000737/0.000737 sec, 0.000854/0.000854 sec, 0.00105/0.00105 sec, 0.000722/0.000722 sec, 0.001992/0.001992 sec, 0.002049/0.002049 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.03723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.51773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.447323/1 sec (0.014379/0 sec, 0.01522/1 sec, 0.014527/0 sec, 0.01413/0 sec, 0.013948/0 sec, 0.014301/0 sec, 0.014094/0 sec, 0.01411/0 sec, 0.014768/0 sec, 0.014804/0 sec, 0.015194/0 sec, 0.014683/0 sec, 0.014733/0 sec, 0.014836/0 sec, 0.014219/0 sec, 0.014664/0 sec, 0.015566/0 sec, 0.015098/0 sec, 0.015974/0 sec, 0.015851/0 sec, 0.016192/0 sec, 0.016437/0 sec, 0.01624/0 sec, 0.008054/0 sec, 0.004579/0 sec, 0.004411/0 sec, 0.004341/0 sec, 0.004146/0 sec, 0.00414/0 sec, 0.004309/0 sec, 0.004139/0 sec, 0.004326/0 sec, 0.004175/0 sec, 0.004227/0 sec, 0.004176/0 sec, 0.00452/0 sec, 0.004034/0 sec, 0.004481/0 sec, 0.004168/0 sec, 0.00435/0 sec, 0.004456/0 sec, 0.004681/0 sec, 0.004457/0 sec, 0.004638/0 sec, 0.004243/0 sec, 0.004304/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00131/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.001212/0.001212 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.542263 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.35608 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18977/1 sec (0.032464/0 sec, 0.035963/0 sec, 0.037846/0 sec, 0.036314/0 sec, 0.036338/0 sec, 0.036063/0 sec, 0.038639/0 sec, 0.03549/0 sec, 0.038301/0 sec, 0.036485/0 sec, 0.03596/0 sec, 0.038075/0 sec, 0.039852/0 sec, 0.038863/0 sec, 0.039481/0 sec, 0.038031/0 sec, 0.038733/0 sec, 0.038456/0 sec, 0.03566/0 sec, 0.039214/0 sec, 0.03772/0 sec, 0.041014/0 sec, 0.039443/0 sec, 0.042855/0 sec, 0.038478/0 sec, 0.015323/0 sec, 0.0097/0 sec, 0.009374/0 sec, 0.009441/1 sec, 0.009877/0 sec, 0.009364/0 sec, 0.009542/0 sec, 0.009466/0 sec, 0.009688/0 sec, 0.009894/0 sec, 0.009308/0 sec, 0.009497/0 sec, 0.009153/0 sec, 0.009757/0 sec, 0.009255/0 sec, 0.009417/0 sec, 0.009952/0 sec, 0.009237/0 sec, 0.009948/0 sec, 0.009443/0 sec, 0.009827/0 sec, 0.009513/0 sec, 0.009141/0 sec, 0.009511/0 sec, 0.009405/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.026643/0 sec (0.000816/0.000816 sec, 0.000997/0.000997 sec, 0.000926/0.000926 sec, 0.000918/0.000918 sec, 0.00097/0.00097 sec, 0.00066/0.00066 sec, 0.000994/0.000994 sec, 0.000911/0.000911 sec, 0.00082/0.00082 sec, 0.001059/0.001059 sec, 0.00108/0.00108 sec, 0.000968/0.000968 sec, 0.000995/0.000995 sec, 0.001096/0.001096 sec, 0.000763/0.000763 sec, 0.000999/0.000999 sec, 0.001107/0.001107 sec, 0.000818/0.000818 sec, 0.000987/0.000987 sec, 0.001135/0.001135 sec, 0.000867/0.000867 sec, 0.000854/0.000854 sec, 0.001147/0.001147 sec, 0.002559/0.002559 sec, 0.002197/0.002197 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.40569 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.56 sec (Real time) / 1.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.711235 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.617135/1 sec (0.016937/0 sec, 0.01704/0 sec, 0.017156/0 sec, 0.017061/0 sec, 0.016935/0 sec, 0.018601/0 sec, 0.019144/0 sec, 0.017484/0 sec, 0.018189/0 sec, 0.017728/0 sec, 0.018657/0 sec, 0.017923/0 sec, 0.017649/0 sec, 0.018443/0 sec, 0.021621/1 sec, 0.018806/0 sec, 0.019996/0 sec, 0.019896/0 sec, 0.020434/0 sec, 0.020278/0 sec, 0.021582/0 sec, 0.021988/0 sec, 0.020778/0 sec, 0.021646/0 sec, 0.020035/0 sec, 0.00894/0 sec, 0.006216/0 sec, 0.005555/0 sec, 0.005537/0 sec, 0.005559/0 sec, 0.005294/0 sec, 0.005499/0 sec, 0.005376/0 sec, 0.005413/0 sec, 0.005301/0 sec, 0.005682/0 sec, 0.005456/0 sec, 0.005211/0 sec, 0.005296/0 sec, 0.005412/0 sec, 0.005377/0 sec, 0.005681/0 sec, 0.005774/0 sec, 0.005773/0 sec, 0.005415/0 sec, 0.005683/0 sec, 0.005646/0 sec, 0.005377/0 sec, 0.005457/0 sec, 0.005198/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001621/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.00152/0.00152 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.73976 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.162778 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.142702/0 sec (0.009218/0 sec, 0.010396/0 sec, 0.010001/0 sec, 0.015913/0 sec, 0.01463/0 sec, 0.009353/0 sec, 0.011713/0 sec, 0.012357/0 sec, 0.012813/0 sec, 0.009691/0 sec, 0.013991/0 sec, 0.012626/0 sec )
[LOG] Nr of iterations: 107 (7, 11, 6, 2, 20, 12, 6, 10, 5, 1, 19, 8 )
[LOG] Total clause computation time: 0.033351/0 sec (0.003396/0.003396 sec, 0.002519/0.002519 sec, 0.004589/0.004589 sec, 0.001644/0.001644 sec, 0.00344/0.00344 sec, 0.001939/0.001939 sec, 0.003392/0.003392 sec, 0.003955/0.003955 sec, 0.004122/0.004122 sec, 0/0 sec, 0.002486/0.002486 sec, 0.001869/0.001869 sec )
[LOG] Total clause minimization time: 0.091951/0 sec (0.003934/0.003934 sec, 0.006173/0.006173 sec, 0.003591/0.003591 sec, 0.012286/0.012286 sec, 0.00911/0.00911 sec, 0.005519/0.005519 sec, 0.007154/0.007154 sec, 0.007433/0.007433 sec, 0.007676/0.007676 sec, 0.008827/0.008827 sec, 0.010447/0.010447 sec, 0.009801/0.009801 sec )
[LOG] Total clause size reduction: 1608 --> 205 (192 --> 10, 310 --> 18, 150 --> 9, 29 --> 0, 532 --> 46, 297 --> 24, 10 --> 10, 18 --> 18, 9 --> 9, 0 --> 0, 46 --> 46, 15 --> 15 )
[LOG] Average clause size reduction: 15.028 --> 1.91589 (27.4286 --> 1.42857, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.6 --> 2.3, 24.75 --> 2, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.8 --> 1.8, 0 --> 0, 2.42105 --> 2.42105, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.164978 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 233 5 21 1 202
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.567998 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.514238/0 sec (0.02955/0 sec, 0.036914/0 sec, 0.022682/0 sec, 0.021545/0 sec, 0.018831/0 sec, 0.051642/0 sec, 0.01002/0 sec, 0.045443/0 sec, 0.04428/0 sec, 0.046805/0 sec, 0.043292/0 sec, 0.055171/0 sec, 0.053821/0 sec, 0.034242/0 sec )
[LOG] Nr of iterations: 140 (13, 14, 8, 8, 10, 20, 5, 9, 12, 7, 6, 5, 19, 4 )
[LOG] Total clause computation time: 0.122653/0 sec (0.01055/0.01055 sec, 0.010277/0.010277 sec, 0.00226/0.00226 sec, 0.003697/0.003697 sec, 0.008041/0.008041 sec, 0.013685/0.013685 sec, 0.002068/0.002068 sec, 0.012537/0.012537 sec, 0.016192/0.016192 sec, 0.012384/0.012384 sec, 0.009477/0.009477 sec, 0.003944/0.003944 sec, 0.012423/0.012423 sec, 0.005118/0.005118 sec )
[LOG] Total clause minimization time: 0.354295/0 sec (0.015491/0.015491 sec, 0.023612/0.023612 sec, 0.017094/0.017094 sec, 0.014412/0.014412 sec, 0.007493/0.007493 sec, 0.034191/0.034191 sec, 0.004179/0.004179 sec, 0.030997/0.030997 sec, 0.026202/0.026202 sec, 0.032648/0.032648 sec, 0.032007/0.032007 sec, 0.04945/0.04945 sec, 0.039324/0.039324 sec, 0.027195/0.027195 sec )
[LOG] Total clause size reduction: 2560 --> 323 (444 --> 32, 468 --> 32, 245 --> 11, 238 --> 17, 297 --> 37, 608 --> 51, 124 --> 7, 19 --> 19, 28 --> 28, 11 --> 11, 11 --> 11, 9 --> 9, 51 --> 51, 7 --> 7 )
[LOG] Average clause size reduction: 18.2857 --> 2.30714 (34.1538 --> 2.46154, 33.4286 --> 2.28571, 30.625 --> 1.375, 29.75 --> 2.125, 29.7 --> 3.7, 30.4 --> 2.55, 24.8 --> 1.4, 2.11111 --> 2.11111, 2.33333 --> 2.33333, 1.57143 --> 1.57143, 1.83333 --> 1.83333, 1.8 --> 1.8, 2.68421 --> 2.68421, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.570702 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 290 6 24 1 253
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.2148 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 210 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.08422/2 sec (0.08951/0 sec, 0.072692/0 sec, 0.057092/0 sec, 0.061613/1 sec, 0.051233/0 sec, 0.04685/0 sec, 0.249746/0 sec, 0.152483/0 sec, 0.020132/0 sec, 0.137155/0 sec, 0.120522/0 sec, 0.130885/0 sec, 0.135201/1 sec, 0.143586/0 sec, 0.171449/0 sec, 0.160907/0 sec, 0.15024/0 sec, 0.132925/0 sec )
[LOG] Nr of iterations: 200 (12, 12, 12, 12, 8, 15, 17, 21, 7, 11, 11, 8, 7, 6, 10, 5, 20, 6 )
[LOG] Total clause computation time: 0.509819/0 sec (0.048062/0.048062 sec, 0.01934/0.01934 sec, 0.003892/0.003892 sec, 0.011504/0.011504 sec, 0.005248/0.005248 sec, 0.018449/0.018449 sec, 0.058892/0.058892 sec, 0.045574/0.045574 sec, 0.006085/0.006085 sec, 0.042571/0.042571 sec, 0.047134/0.047134 sec, 0.029513/0.029513 sec, 0.024474/0.024474 sec, 0.03193/0.03193 sec, 0.041534/0.041534 sec, 0.021154/0.021154 sec, 0.042972/0.042972 sec, 0.011491/0.011491 sec )
[LOG] Total clause minimization time: 1.4854/2 sec (0.03581/0.03581 sec, 0.04732/0.04732 sec, 0.04764/0.04764 sec, 0.044152/0.044152 sec, 0.039553/0.039553 sec, 0.022551/0.022551 sec, 0.184602/0.184602 sec, 0.099767/0.099767 sec, 0.007328/0.007328 sec, 0.090928/0.090928 sec, 0.069316/0.069316 sec, 0.098015/0.098015 sec, 0.107192/0.107192 sec, 0.107922/0.107922 sec, 0.125956/0.125956 sec, 0.135997/0.135997 sec, 0.103227/0.103227 sec, 0.118129/0.118129 sec )
[LOG] Total clause size reduction: 4364 --> 558 (473 --> 29, 462 --> 30, 451 --> 25, 440 --> 30, 273 --> 15, 532 --> 60, 592 --> 87, 720 --> 62, 210 --> 10, 29 --> 29, 30 --> 30, 13 --> 13, 13 --> 13, 12 --> 12, 29 --> 28, 13 --> 13, 62 --> 62, 10 --> 10 )
[LOG] Average clause size reduction: 21.82 --> 2.79 (39.4167 --> 2.41667, 38.5 --> 2.5, 37.5833 --> 2.08333, 36.6667 --> 2.5, 34.125 --> 1.875, 35.4667 --> 4, 34.8235 --> 5.11765, 34.2857 --> 2.95238, 30 --> 1.42857, 2.63636 --> 2.63636, 2.72727 --> 2.72727, 1.625 --> 1.625, 1.85714 --> 1.85714, 2 --> 2, 2.9 --> 2.8, 2.6 --> 2.6, 3.1 --> 3.1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2.21857 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.40 sec (Real time) / 2.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 363 7 27 1 321
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 6.01766 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 200 new AND gates.
[LOG] Size before ABC: 381 AND gates.
[LOG] Size after ABC: 200 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.69356/5 sec (0.18375/0 sec, 0.287769/0 sec, 0.113964/0 sec, 0.080292/0 sec, 0.140347/1 sec, 0.109614/0 sec, 0.220869/0 sec, 0.260305/0 sec, 0.381151/1 sec, 0.075408/0 sec, 0.365257/0 sec, 0.286595/0 sec, 0.261959/1 sec, 0.265871/0 sec, 0.409841/0 sec, 0.399719/1 sec, 0.521601/0 sec, 0.540318/1 sec, 0.443939/0 sec, 0.34499/0 sec )
[LOG] Nr of iterations: 311 (12, 17, 9, 8, 7, 9, 30, 31, 46, 9, 11, 12, 8, 7, 6, 6, 14, 17, 45, 7 )
[LOG] Total clause computation time: 1.26999/1 sec (0.105822/0.105822 sec, 0.114318/0.114318 sec, 0.005217/0.005217 sec, 0.004866/0.004866 sec, 0.007868/0.007868 sec, 0.007361/0.007361 sec, 0.07458/0.07458 sec, 0.124983/0.124983 sec, 0.118403/0.118403 sec, 0.042915/0.042915 sec, 0.115428/0.115428 sec, 0.09074/0.09074 sec, 0.05023/0.05023 sec, 0.05827/0.05827 sec, 0.043996/0.043996 sec, 0.082668/0.082668 sec, 0.031392/0.031392 sec, 0.034083/0.034083 sec, 0.115394/0.115394 sec, 0.041453/0.041453 sec )
[LOG] Total clause minimization time: 4.22663/4 sec (0.067562/0.067562 sec, 0.162306/0.162306 sec, 0.098071/0.098071 sec, 0.064092/0.064092 sec, 0.11985/0.11985 sec, 0.090052/0.090052 sec, 0.133437/0.133437 sec, 0.122173/0.122173 sec, 0.249003/0.249003 sec, 0.019185/0.019185 sec, 0.242995/0.242995 sec, 0.187783/0.187783 sec, 0.204688/0.204688 sec, 0.199837/0.199837 sec, 0.358617/0.358617 sec, 0.309572/0.309572 sec, 0.48296/0.48296 sec, 0.498439/0.498439 sec, 0.32091/0.32091 sec, 0.295095/0.295095 sec )
[LOG] Total clause size reduction: 7538 --> 1028 (528 --> 37, 752 --> 60, 368 --> 12, 315 --> 11, 264 --> 11, 344 --> 21, 1218 --> 160, 1230 --> 172, 1800 --> 148, 312 --> 15, 37 --> 37, 40 --> 40, 12 --> 12, 11 --> 11, 11 --> 11, 11 --> 11, 50 --> 43, 75 --> 56, 148 --> 148, 12 --> 12 )
[LOG] Average clause size reduction: 24.2379 --> 3.30547 (44 --> 3.08333, 44.2353 --> 3.52941, 40.8889 --> 1.33333, 39.375 --> 1.375, 37.7143 --> 1.57143, 38.2222 --> 2.33333, 40.6 --> 5.33333, 39.6774 --> 5.54839, 39.1304 --> 3.21739, 34.6667 --> 1.66667, 3.36364 --> 3.36364, 3.33333 --> 3.33333, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 3.57143 --> 3.07143, 4.41176 --> 3.29412, 3.28889 --> 3.28889, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 6.02337 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.23 sec (Real time) / 6.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 490 8 30 1 442
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 20.3474 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 390 new AND gates.
[LOG] Size before ABC: 707 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.7454/20 sec (0.034936/0 sec, 0.095023/0 sec, 0.430378/1 sec, 0.229449/0 sec, 0.176538/0 sec, 0.281236/1 sec, 0.312057/0 sec, 0.42335/0 sec, 0.750216/1 sec, 2.00623/2 sec, 2.13282/2 sec, 1.53131/2 sec, 0.75232/0 sec, 0.725221/1 sec, 1.0462/1 sec, 1.12208/1 sec, 0.876278/1 sec, 0.988338/1 sec, 0.916415/1 sec, 0.928206/1 sec, 0.679636/1 sec, 1.05308/1 sec, 0.927059/1 sec, 1.327/1 sec )
[LOG] Nr of iterations: 463 (9, 19, 35, 7, 10, 6, 13, 12, 23, 72, 28, 25, 7, 8, 33, 6, 9, 5, 10, 11, 22, 44, 27, 22 )
[LOG] Total clause computation time: 3.15643/0 sec (0.004433/0.004433 sec, 0.013314/0.013314 sec, 0.039361/0.039361 sec, 0.007052/0.007052 sec, 0.012601/0.012601 sec, 0.007947/0.007947 sec, 0.015601/0.015601 sec, 0.287671/0.287671 sec, 0.180906/0.180906 sec, 0.570542/0.570542 sec, 0.153281/0.153281 sec, 0.121213/0.121213 sec, 0.090323/0.090323 sec, 0.187916/0.187916 sec, 0.055735/0.055735 sec, 0.158999/0.158999 sec, 0.097245/0.097245 sec, 0.108367/0.108367 sec, 0.124436/0.124436 sec, 0.396648/0.396648 sec, 0.194517/0.194517 sec, 0.163979/0.163979 sec, 0.0714/0.0714 sec, 0.092942/0.092942 sec )
[LOG] Total clause minimization time: 16.1947/20 sec (0.013181/0.013181 sec, 0.063691/0.063691 sec, 0.374117/0.374117 sec, 0.20313/0.20313 sec, 0.142671/0.142671 sec, 0.257772/0.257772 sec, 0.276431/0.276431 sec, 0.115135/0.115135 sec, 0.547188/0.547188 sec, 1.41553/1.41553 sec, 1.95604/1.95604 sec, 1.38651/1.38651 sec, 0.650062/0.650062 sec, 0.524796/0.524796 sec, 0.977704/0.977704 sec, 0.950691/0.950691 sec, 0.766234/0.766234 sec, 0.866878/0.866878 sec, 0.778749/0.778749 sec, 0.5182/0.5182 sec, 0.472067/0.472067 sec, 0.875322/0.875322 sec, 0.842667/0.842667 sec, 1.21997/1.21997 sec )
[LOG] Total clause size reduction: 12436 --> 1798 (432 --> 16, 954 --> 74, 1768 --> 90, 306 --> 12, 450 --> 17, 245 --> 9, 576 --> 26, 517 --> 44, 1012 --> 115, 3195 --> 488, 1188 --> 89, 1032 --> 111, 13 --> 13, 24 --> 24, 86 --> 85, 12 --> 11, 17 --> 17, 9 --> 9, 19 --> 18, 44 --> 44, 115 --> 107, 236 --> 193, 89 --> 89, 97 --> 97 )
[LOG] Average clause size reduction: 26.8596 --> 3.88337 (48 --> 1.77778, 50.2105 --> 3.89474, 50.5143 --> 2.57143, 43.7143 --> 1.71429, 45 --> 1.7, 40.8333 --> 1.5, 44.3077 --> 2, 43.0833 --> 3.66667, 44 --> 5, 44.375 --> 6.77778, 42.4286 --> 3.17857, 41.28 --> 4.44, 1.85714 --> 1.85714, 3 --> 3, 2.60606 --> 2.57576, 2 --> 1.83333, 1.88889 --> 1.88889, 1.8 --> 1.8, 1.9 --> 1.8, 4 --> 4, 5.22727 --> 4.86364, 5.36364 --> 4.38636, 3.2963 --> 3.2963, 4.40909 --> 4.40909 )
[LOG] Overall execution time: 20.3546 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.62 sec (Real time) / 20.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.32 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 728 9 33 1 674
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 38.4164 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 643 new AND gates.
[LOG] Size before ABC: 1244 AND gates.
[LOG] Size after ABC: 643 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.5544/37 sec (0.053017/0 sec, 0.077799/0 sec, 0.638339/0 sec, 0.569024/1 sec, 0.381076/0 sec, 0.309562/1 sec, 0.319321/0 sec, 0.501488/1 sec, 1.035/1 sec, 1.18093/1 sec, 3.98643/4 sec, 3.1736/3 sec, 3.17697/3 sec, 1.27712/1 sec, 1.46342/2 sec, 1.08984/1 sec, 1.78848/2 sec, 1.76644/2 sec, 1.62222/1 sec, 1.74096/2 sec, 1.36934/1 sec, 1.63729/2 sec, 1.46729/1 sec, 1.89205/2 sec, 2.9774/3 sec, 2.05999/2 sec )
[LOG] Nr of iterations: 673 (8, 12, 37, 9, 9, 8, 8, 12, 14, 30, 84, 117, 19, 6, 9, 36, 7, 8, 7, 7, 6, 13, 29, 72, 90, 16 )
[LOG] Total clause computation time: 6.34049/7 sec (0.005422/0.005422 sec, 0.01322/0.01322 sec, 0.052561/0.052561 sec, 0.013883/0.013883 sec, 0.016981/0.016981 sec, 0.013776/0.013776 sec, 0.01441/0.01441 sec, 0.021253/0.021253 sec, 0.57072/0.57072 sec, 0.273108/0.273108 sec, 0.63024/0.63024 sec, 0.514425/0.514425 sec, 0.566169/0.566169 sec, 0.221958/0.221958 sec, 0.363795/0.363795 sec, 0.101521/0.101521 sec, 0.190923/0.190923 sec, 0.12879/0.12879 sec, 0.155007/0.155007 sec, 0.133899/0.133899 sec, 0.169612/0.169612 sec, 0.592288/0.592288 sec, 0.546599/0.546599 sec, 0.263088/0.263088 sec, 0.320516/0.320516 sec, 0.446324/0.446324 sec )
[LOG] Total clause minimization time: 30.642/30 sec (0.026111/0.026111 sec, 0.040772/0.040772 sec, 0.56252/0.56252 sec, 0.52827/0.52827 sec, 0.337271/0.337271 sec, 0.269666/0.269666 sec, 0.278963/0.278963 sec, 0.454897/0.454897 sec, 0.439057/0.439057 sec, 0.88174/0.88174 sec, 3.3245/3.3245 sec, 2.62087/2.62087 sec, 2.56975/2.56975 sec, 1.03883/1.03883 sec, 1.08382/1.08382 sec, 0.972225/0.972225 sec, 1.5792/1.5792 sec, 1.62178/1.62178 sec, 1.45134/1.45134 sec, 1.59229/1.59229 sec, 1.18439/1.18439 sec, 1.02948/1.02948 sec, 0.904548/0.904548 sec, 1.61285/1.61285 sec, 2.64039/2.64039 sec, 1.59643/1.59643 sec )
[LOG] Total clause size reduction: 18926 --> 3048 (406 --> 20, 627 --> 38, 2016 --> 103, 440 --> 20, 432 --> 15, 371 --> 12, 364 --> 13, 561 --> 35, 650 --> 59, 1421 --> 173, 3984 --> 465, 5452 --> 770, 828 --> 81, 11 --> 11, 27 --> 27, 103 --> 103, 13 --> 13, 15 --> 15, 12 --> 12, 13 --> 13, 11 --> 11, 59 --> 59, 173 --> 166, 355 --> 292, 515 --> 455, 67 --> 67 )
[LOG] Average clause size reduction: 28.1218 --> 4.52897 (50.75 --> 2.5, 52.25 --> 3.16667, 54.4865 --> 2.78378, 48.8889 --> 2.22222, 48 --> 1.66667, 46.375 --> 1.5, 45.5 --> 1.625, 46.75 --> 2.91667, 46.4286 --> 4.21429, 47.3667 --> 5.76667, 47.4286 --> 5.53571, 46.5983 --> 6.5812, 43.5789 --> 4.26316, 1.83333 --> 1.83333, 3 --> 3, 2.86111 --> 2.86111, 1.85714 --> 1.85714, 1.875 --> 1.875, 1.71429 --> 1.71429, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 4.53846 --> 4.53846, 5.96552 --> 5.72414, 4.93056 --> 4.05556, 5.72222 --> 5.05556, 4.1875 --> 4.1875 )
[LOG] Overall execution time: 38.4258 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.75 sec (Real time) / 38.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.50 sec (Real time) / 3.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1024 10 35 1 966
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 70.6709 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 921 new AND gates.
[LOG] Size before ABC: 1826 AND gates.
[LOG] Size after ABC: 921 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.5084/70 sec (0.049584/1 sec, 0.166643/0 sec, 0.829976/1 sec, 0.518948/0 sec, 0.566123/1 sec, 0.492103/0 sec, 0.516653/1 sec, 0.484703/0 sec, 1.00759/1 sec, 0.531558/1 sec, 1.59172/1 sec, 4.49197/5 sec, 4.58216/4 sec, 6.50057/7 sec, 2.28801/2 sec, 2.66042/3 sec, 3.29615/3 sec, 3.15201/3 sec, 4.08418/4 sec, 3.70187/4 sec, 3.42411/4 sec, 3.37471/3 sec, 2.43942/2 sec, 2.99787/3 sec, 2.90293/3 sec, 3.52858/4 sec, 3.38535/3 sec, 5.94247/6 sec )
[LOG] Nr of iterations: 899 (9, 30, 39, 14, 11, 8, 7, 9, 15, 6, 35, 173, 108, 29, 8, 17, 38, 10, 7, 6, 6, 5, 14, 5, 24, 134, 106, 26 )
[LOG] Total clause computation time: 11.7799/12 sec (0.006349/0.006349 sec, 0.024867/0.024867 sec, 0.058585/0.058585 sec, 0.017311/0.017311 sec, 0.017082/0.017082 sec, 0.01374/0.01374 sec, 0.010301/0.010301 sec, 0.014311/0.014311 sec, 0.487722/0.487722 sec, 0.011162/0.011162 sec, 0.441603/0.441603 sec, 1.34533/1.34533 sec, 1.07192/1.07192 sec, 1.17069/1.17069 sec, 0.271092/0.271092 sec, 0.626117/0.626117 sec, 0.17551/0.17551 sec, 0.237723/0.237723 sec, 0.360432/0.360432 sec, 0.212191/0.212191 sec, 0.301324/0.301324 sec, 0.242416/0.242416 sec, 0.482234/0.482234 sec, 0.392342/0.392342 sec, 1.32462/1.32462 sec, 0.614474/0.614474 sec, 0.767022/0.767022 sec, 1.08146/1.08146 sec )
[LOG] Total clause minimization time: 56.9546/58 sec (0.017662/0.017662 sec, 0.111472/0.111472 sec, 0.742452/0.742452 sec, 0.468215/0.468215 sec, 0.514855/0.514855 sec, 0.444462/0.444462 sec, 0.473627/0.473627 sec, 0.439512/0.439512 sec, 0.488495/0.488495 sec, 0.487534/0.487534 sec, 1.11742/1.11742 sec, 3.10609/3.10609 sec, 3.46537/3.46537 sec, 5.2888/5.2888 sec, 1.99626/1.99626 sec, 2.01233/2.01233 sec, 3.09747/3.09747 sec, 2.89065/2.89065 sec, 3.70168/3.70168 sec, 3.46547/3.46547 sec, 3.10547/3.10547 sec, 3.11153/3.11153 sec, 1.93704/1.93704 sec, 2.58209/2.58209 sec, 1.5574/1.5574 sec, 2.89288/2.89288 sec, 2.59732/2.59732 sec, 4.84104/4.84104 sec )
[LOG] Total clause size reduction: 27341 --> 4459 (496 --> 15, 1769 --> 127, 2280 --> 104, 767 --> 39, 580 --> 34, 399 --> 16, 336 --> 11, 440 --> 21, 756 --> 74, 265 --> 9, 1768 --> 235, 8772 --> 1135, 5350 --> 690, 1372 --> 123, 15 --> 15, 57 --> 57, 104 --> 102, 19 --> 19, 13 --> 13, 11 --> 11, 11 --> 11, 8 --> 8, 74 --> 74, 9 --> 9, 144 --> 144, 741 --> 655, 676 --> 599, 109 --> 109 )
[LOG] Average clause size reduction: 30.4127 --> 4.95996 (55.1111 --> 1.66667, 58.9667 --> 4.23333, 58.4615 --> 2.66667, 54.7857 --> 2.78571, 52.7273 --> 3.09091, 49.875 --> 2, 48 --> 1.57143, 48.8889 --> 2.33333, 50.4 --> 4.93333, 44.1667 --> 1.5, 50.5143 --> 6.71429, 50.7052 --> 6.56069, 49.537 --> 6.38889, 47.3103 --> 4.24138, 1.875 --> 1.875, 3.35294 --> 3.35294, 2.73684 --> 2.68421, 1.9 --> 1.9, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.6 --> 1.6, 5.28571 --> 5.28571, 1.8 --> 1.8, 6 --> 6, 5.52985 --> 4.88806, 6.37736 --> 5.65094, 4.19231 --> 4.19231 )
[LOG] Overall execution time: 70.6812 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.17 sec (Real time) / 70.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.97 sec (Real time) / 6.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1344 11 37 1 1282
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 209.848 sec CPU time.
[LOG] Relation determinization time: 211 sec real time.
[LOG] Final circuit size: 748 new AND gates.
[LOG] Size before ABC: 1421 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 206.449/206 sec (0.131428/0 sec, 0.32582/1 sec, 4.91344/4 sec, 2.25526/3 sec, 2.10439/2 sec, 1.95713/2 sec, 1.5568/1 sec, 2.45127/3 sec, 5.31866/5 sec, 2.26883/2 sec, 6.59728/6 sec, 2.4246/3 sec, 8.5206/8 sec, 16.2906/16 sec, 12.5296/13 sec, 6.98965/7 sec, 8.01914/8 sec, 7.91501/8 sec, 9.01136/9 sec, 10.2687/10 sec, 11.6751/12 sec, 7.87135/8 sec, 10.9271/11 sec, 8.68703/9 sec, 8.24794/8 sec, 7.43198/7 sec, 13.0232/13 sec, 10.4438/11 sec, 8.14156/8 sec, 8.15047/8 sec )
[LOG] Nr of iterations: 805 (8, 23, 44, 9, 12, 6, 7, 6, 20, 6, 37, 6, 117, 95, 59, 5, 14, 37, 8, 8, 5, 5, 5, 19, 5, 26, 5, 84, 74, 50 )
[LOG] Total clause computation time: 24.3945/24 sec (0.022764/0.022764 sec, 0.057286/0.057286 sec, 0.146842/0.146842 sec, 0.023817/0.023817 sec, 0.048293/0.048293 sec, 0.042809/0.042809 sec, 0.027124/0.027124 sec, 0.01661/0.01661 sec, 2.36913/2.36913 sec, 0.021428/0.021428 sec, 1.40953/1.40953 sec, 0.057029/0.057029 sec, 1.85437/1.85437 sec, 1.9003/1.9003 sec, 0.993098/0.993098 sec, 1.417/1.417 sec, 1.83511/1.83511 sec, 0.411056/0.411056 sec, 0.634722/0.634722 sec, 0.756489/0.756489 sec, 0.79799/0.79799 sec, 0.817609/0.817609 sec, 0.694425/0.694425 sec, 1.49113/1.49113 sec, 0.52252/0.52252 sec, 2.83118/2.83118 sec, 0.924315/0.924315 sec, 0.85226/0.85226 sec, 0.896599/0.896599 sec, 0.521682/0.521682 sec )
[LOG] Total clause minimization time: 180.154/180 sec (0.050876/0.050876 sec, 0.196463/0.196463 sec, 4.69556/4.69556 sec, 2.15545/2.15545 sec, 1.98169/1.98169 sec, 1.84529/1.84529 sec, 1.4599/1.4599 sec, 2.36629/2.36629 sec, 2.87631/2.87631 sec, 2.1713/2.1713 sec, 5.11652/5.11652 sec, 2.29145/2.29145 sec, 6.58817/6.58817 sec, 14.3125/14.3125 sec, 11.4478/11.4478 sec, 5.51284/5.51284 sec, 6.12475/6.12475 sec, 7.45704/7.45704 sec, 8.32604/8.32604 sec, 9.46072/9.46072 sec, 10.8316/10.8316 sec, 7.00503/7.00503 sec, 10.1819/10.1819 sec, 7.13375/7.13375 sec, 7.6698/7.6698 sec, 4.55407/4.55407 sec, 12.0483/12.0483 sec, 9.52291/9.52291 sec, 7.18928/7.18928 sec, 7.58031/7.58031 sec )
[LOG] Total clause size reduction: 26708 --> 3793 (469 --> 21, 1452 --> 91, 2795 --> 128, 512 --> 13, 693 --> 38, 310 --> 8, 366 --> 15, 300 --> 8, 1121 --> 123, 290 --> 7, 2052 --> 278, 280 --> 9, 6380 --> 693, 5076 --> 660, 3074 --> 280, 9 --> 9, 45 --> 45, 98 --> 98, 13 --> 13, 13 --> 13, 8 --> 8, 7 --> 7, 8 --> 8, 123 --> 123, 7 --> 7, 178 --> 170, 9 --> 9, 403 --> 368, 398 --> 324, 219 --> 219 )
[LOG] Average clause size reduction: 33.1776 --> 4.7118 (58.625 --> 2.625, 63.1304 --> 3.95652, 63.5227 --> 2.90909, 56.8889 --> 1.44444, 57.75 --> 3.16667, 51.6667 --> 1.33333, 52.2857 --> 2.14286, 50 --> 1.33333, 56.05 --> 6.15, 48.3333 --> 1.16667, 55.4595 --> 7.51351, 46.6667 --> 1.5, 54.5299 --> 5.92308, 53.4316 --> 6.94737, 52.1017 --> 4.74576, 1.8 --> 1.8, 3.21429 --> 3.21429, 2.64865 --> 2.64865, 1.625 --> 1.625, 1.625 --> 1.625, 1.6 --> 1.6, 1.4 --> 1.4, 1.6 --> 1.6, 6.47368 --> 6.47368, 1.4 --> 1.4, 6.84615 --> 6.53846, 1.8 --> 1.8, 4.79762 --> 4.38095, 5.37838 --> 4.37838, 4.38 --> 4.38 )
[LOG] Overall execution time: 209.869 sec CPU time.
[LOG] Overall execution time: 211 sec real time.
Synthesis time: 210.59 sec (Real time) / 209.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.58 sec (Real time) / 4.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1221 12 40 1 1154
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 135.194 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Final circuit size: 1318 new AND gates.
[LOG] Size before ABC: 2656 AND gates.
[LOG] Size after ABC: 1318 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 133.472/134 sec (0.09989/0 sec, 0.285819/0 sec, 0.806071/1 sec, 0.809711/1 sec, 0.995364/1 sec, 0.587324/1 sec, 1.02808/1 sec, 0.618925/0 sec, 1.68974/2 sec, 0.772118/1 sec, 2.39706/2 sec, 0.878818/1 sec, 0.655732/1 sec, 10.7771/10 sec, 9.88498/10 sec, 11.2795/12 sec, 8.23714/8 sec, 4.50749/5 sec, 4.64757/4 sec, 6.54885/7 sec, 6.87184/7 sec, 4.24325/4 sec, 5.46762/5 sec, 5.51637/6 sec, 6.46874/6 sec, 4.65628/5 sec, 4.203/4 sec, 3.5713/4 sec, 4.22455/4 sec, 3.49291/4 sec, 3.98745/4 sec, 3.47171/3 sec, 4.63618/5 sec, 5.15309/5 sec )
[LOG] Nr of iterations: 1171 (7, 37, 36, 16, 9, 7, 8, 7, 20, 8, 47, 14, 8, 203, 94, 72, 32, 6, 32, 33, 9, 8, 6, 7, 6, 19, 7, 45, 10, 7, 194, 65, 61, 31 )
[LOG] Total clause computation time: 18.4894/19 sec (0.013784/0.013784 sec, 0.039524/0.039524 sec, 0.075573/0.075573 sec, 0.031774/0.031774 sec, 0.025212/0.025212 sec, 0.018577/0.018577 sec, 0.028528/0.028528 sec, 0.020317/0.020317 sec, 1.0321/1.0321 sec, 0.025033/0.025033 sec, 0.548136/0.548136 sec, 0.073651/0.073651 sec, 0.038622/0.038622 sec, 3.31801/3.31801 sec, 1.07387/1.07387 sec, 1.57818/1.57818 sec, 0.222858/0.222858 sec, 0.308263/0.308263 sec, 1.2689/1.2689 sec, 0.231955/0.231955 sec, 0.323952/0.323952 sec, 0.478887/0.478887 sec, 0.538075/0.538075 sec, 0.326856/0.326856 sec, 0.568258/0.568258 sec, 2.03425/2.03425 sec, 0.366815/0.366815 sec, 0.939841/0.939841 sec, 0.27679/0.27679 sec, 0.338845/0.338845 sec, 0.954046/0.954046 sec, 0.538493/0.538493 sec, 0.704199/0.704199 sec, 0.127197/0.127197 sec )
[LOG] Total clause minimization time: 113.766/114 sec (0.05664/0.05664 sec, 0.214703/0.214703 sec, 0.697793/0.697793 sec, 0.742766/0.742766 sec, 0.929272/0.929272 sec, 0.533295/0.533295 sec, 0.962577/0.962577 sec, 0.559432/0.559432 sec, 0.620455/0.620455 sec, 0.706583/0.706583 sec, 1.80909/1.80909 sec, 0.760205/0.760205 sec, 0.578859/0.578859 sec, 7.41563/7.41563 sec, 8.75607/8.75607 sec, 9.64639/9.64639 sec, 7.94881/7.94881 sec, 4.16989/4.16989 sec, 3.34871/3.34871 sec, 6.28602/6.28602 sec, 6.51759/6.51759 sec, 3.73176/3.73176 sec, 4.89413/4.89413 sec, 5.15643/5.15643 sec, 5.8666/5.8666 sec, 2.58963/2.58963 sec, 3.80128/3.80128 sec, 2.60536/2.60536 sec, 3.91893/3.91893 sec, 3.12712/3.12712 sec, 3.00414/3.00414 sec, 2.90632/2.90632 sec, 3.90272/3.90272 sec, 5.00071/5.00071 sec )
[LOG] Total clause size reduction: 40856 --> 6519 (438 --> 10, 2592 --> 197, 2485 --> 111, 1050 --> 65, 552 --> 15, 408 --> 11, 469 --> 13, 396 --> 11, 1235 --> 130, 448 --> 12, 2898 --> 431, 806 --> 31, 427 --> 13, 12120 --> 1702, 5487 --> 675, 4118 --> 324, 1767 --> 112, 10 --> 10, 163 --> 163, 101 --> 99, 18 --> 15, 15 --> 14, 11 --> 10, 13 --> 12, 11 --> 10, 130 --> 130, 12 --> 12, 416 --> 387, 19 --> 19, 13 --> 10, 1566 --> 1149, 304 --> 264, 246 --> 240, 112 --> 112 )
[LOG] Average clause size reduction: 34.8898 --> 5.56704 (62.5714 --> 1.42857, 70.0541 --> 5.32432, 69.0278 --> 3.08333, 65.625 --> 4.0625, 61.3333 --> 1.66667, 58.2857 --> 1.57143, 58.625 --> 1.625, 56.5714 --> 1.57143, 61.75 --> 6.5, 56 --> 1.5, 61.6596 --> 9.17021, 57.5714 --> 2.21429, 53.375 --> 1.625, 59.7044 --> 8.38424, 58.3723 --> 7.18085, 57.1944 --> 4.5, 55.2188 --> 3.5, 1.66667 --> 1.66667, 5.09375 --> 5.09375, 3.06061 --> 3, 2 --> 1.66667, 1.875 --> 1.75, 1.83333 --> 1.66667, 1.85714 --> 1.71429, 1.83333 --> 1.66667, 6.84211 --> 6.84211, 1.71429 --> 1.71429, 9.24444 --> 8.6, 1.9 --> 1.9, 1.85714 --> 1.42857, 8.07216 --> 5.92268, 4.67692 --> 4.06154, 4.03279 --> 3.93443, 3.6129 --> 3.6129 )
[LOG] Overall execution time: 135.206 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 135.85 sec (Real time) / 135.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.92 sec (Real time) / 11.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1854 13 43 1 1781
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 165.176 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 2642 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 162.982/163 sec (0.108775/0 sec, 0.286334/0 sec, 0.973095/1 sec, 0.792765/1 sec, 0.651369/1 sec, 0.556122/0 sec, 0.640361/1 sec, 0.742784/1 sec, 1.99756/2 sec, 1.08879/1 sec, 4.3987/4 sec, 1.13936/1 sec, 0.98289/1 sec, 0.724599/1 sec, 14.885/15 sec, 9.98869/10 sec, 11.0832/11 sec, 12.6865/13 sec, 3.9788/4 sec, 4.01995/4 sec, 5.79241/6 sec, 4.98932/5 sec, 5.31539/5 sec, 6.60504/7 sec, 5.79262/5 sec, 5.70634/6 sec, 4.1759/4 sec, 7.24059/8 sec, 5.02716/5 sec, 5.83446/5 sec, 6.14858/7 sec, 6.40043/6 sec, 5.81175/6 sec, 5.74568/6 sec, 4.09263/4 sec, 6.57792/6 sec )
[LOG] Nr of iterations: 1339 (7, 30, 40, 15, 18, 14, 13, 9, 18, 9, 42, 15, 9, 12, 240, 139, 68, 53, 6, 17, 39, 14, 12, 13, 12, 8, 17, 7, 39, 8, 7, 8, 159, 116, 59, 47 )
[LOG] Total clause computation time: 24.1953/28 sec (0.02503/0.02503 sec, 0.033047/0.033047 sec, 0.066146/0.066146 sec, 0.110903/0.110903 sec, 0.031065/0.031065 sec, 0.034716/0.034716 sec, 0.033423/0.033423 sec, 0.042025/0.042025 sec, 1.19976/1.19976 sec, 0.054409/0.054409 sec, 1.06426/1.06426 sec, 0.069092/0.069092 sec, 0.03993/0.03993 sec, 0.056639/0.056639 sec, 3.02967/3.02967 sec, 4.58058/4.58058 sec, 0.625755/0.625755 sec, 0.994121/0.994121 sec, 0.535264/0.535264 sec, 0.817715/0.817715 sec, 0.289829/0.289829 sec, 0.346567/0.346567 sec, 0.500487/0.500487 sec, 0.468924/0.468924 sec, 0.614112/0.614112 sec, 0.428896/0.428896 sec, 1.35054/1.35054 sec, 0.354782/0.354782 sec, 1.76109/1.76109 sec, 0.419558/0.419558 sec, 0.740649/0.740649 sec, 0.373191/0.373191 sec, 0.468845/0.468845 sec, 1.21177/1.21177 sec, 0.341709/0.341709 sec, 1.08081/1.08081 sec )
[LOG] Total clause minimization time: 137.316/135 sec (0.049044/0.049044 sec, 0.212021/0.212021 sec, 0.866895/0.866895 sec, 0.636324/0.636324 sec, 0.577763/0.577763 sec, 0.477174/0.477174 sec, 0.561238/0.561238 sec, 0.656933/0.656933 sec, 0.752011/0.752011 sec, 0.97978/0.97978 sec, 3.27685/3.27685 sec, 1.01612/1.01612 sec, 0.892083/0.892083 sec, 0.616873/0.616873 sec, 11.8007/11.8007 sec, 5.35017/5.35017 sec, 10.3991/10.3991 sec, 11.6311/11.6311 sec, 3.41387/3.41387 sec, 3.17307/3.17307 sec, 5.46843/5.46843 sec, 4.61085/4.61085 sec, 4.78139/4.78139 sec, 6.10486/6.10486 sec, 5.14332/5.14332 sec, 5.24408/5.24408 sec, 2.79374/2.79374 sec, 6.85161/6.85161 sec, 3.23187/3.23187 sec, 5.38033/5.38033 sec, 5.37507/5.37507 sec, 5.99544/5.99544 sec, 5.31036/5.31036 sec, 4.5008/4.5008 sec, 3.71954/3.71954 sec, 5.4653/5.4653 sec )
[LOG] Total clause size reduction: 50645 --> 7038 (462 --> 10, 2204 --> 161, 2925 --> 110, 1036 --> 27, 1241 --> 56, 936 --> 26, 852 --> 22, 560 --> 15, 1173 --> 139, 544 --> 16, 2747 --> 368, 924 --> 34, 520 --> 16, 704 --> 25, 15057 --> 1648, 8556 --> 1134, 4087 --> 341, 3120 --> 248, 10 --> 10, 64 --> 64, 110 --> 109, 27 --> 26, 23 --> 21, 26 --> 25, 22 --> 20, 15 --> 15, 139 --> 139, 13 --> 12, 338 --> 312, 15 --> 15, 13 --> 11, 15 --> 14, 875 --> 686, 828 --> 699, 263 --> 263, 201 --> 201 )
[LOG] Average clause size reduction: 37.823 --> 5.25616 (66 --> 1.42857, 73.4667 --> 5.36667, 73.125 --> 2.75, 69.0667 --> 1.8, 68.9444 --> 3.11111, 66.8571 --> 1.85714, 65.5385 --> 1.69231, 62.2222 --> 1.66667, 65.1667 --> 7.72222, 60.4444 --> 1.77778, 65.4048 --> 8.7619, 61.6 --> 2.26667, 57.7778 --> 1.77778, 58.6667 --> 2.08333, 62.7375 --> 6.86667, 61.554 --> 8.15827, 60.1029 --> 5.01471, 58.8679 --> 4.67925, 1.66667 --> 1.66667, 3.76471 --> 3.76471, 2.82051 --> 2.79487, 1.92857 --> 1.85714, 1.91667 --> 1.75, 2 --> 1.92308, 1.83333 --> 1.66667, 1.875 --> 1.875, 8.17647 --> 8.17647, 1.85714 --> 1.71429, 8.66667 --> 8, 1.875 --> 1.875, 1.85714 --> 1.57143, 1.875 --> 1.75, 5.50314 --> 4.31447, 7.13793 --> 6.02586, 4.45763 --> 4.45763, 4.2766 --> 4.2766 )
[LOG] Overall execution time: 165.19 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.90 sec (Real time) / 165.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.01 sec (Real time) / 10.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1950 14 45 1 1873
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 188.935 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1855 AND gates.
[LOG] Size after ABC: 935 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 186.131/187 sec (3.29834/3 sec, 5.68816/6 sec, 0.186796/0 sec, 1.63481/2 sec, 3.48215/3 sec, 1.42915/2 sec, 1.57778/1 sec, 1.79721/2 sec, 1.04446/1 sec, 1.89892/2 sec, 1.85507/2 sec, 1.37596/1 sec, 1.26785/2 sec, 2.27232/2 sec, 1.5618/1 sec, 1.80112/2 sec, 3.11266/3 sec, 14.1856/15 sec, 9.67213/9 sec, 8.89878/9 sec, 5.33674/6 sec, 4.86133/4 sec, 4.79975/5 sec, 5.44997/6 sec, 8.77429/8 sec, 7.29078/8 sec, 5.777/6 sec, 6.20409/6 sec, 6.09976/6 sec, 7.1121/7 sec, 6.54838/7 sec, 5.45869/5 sec, 6.81401/7 sec, 7.5375/7 sec, 6.0668/7 sec, 7.20063/7 sec, 8.75485/9 sec, 8.00368/8 sec )
[LOG] Nr of iterations: 857 (16, 10, 8, 22, 32, 9, 10, 12, 8, 14, 13, 23, 9, 27, 15, 20, 127, 51, 32, 10, 8, 6, 21, 31, 8, 9, 10, 7, 11, 9, 16, 8, 19, 12, 14, 119, 50, 31 )
[LOG] Total clause computation time: 37.1372/39 sec (3.16192/3.16192 sec, 1.70606/1.70606 sec, 0.047974/0.047974 sec, 0.654042/0.654042 sec, 0.570537/0.570537 sec, 0.023092/0.023092 sec, 0.046633/0.046633 sec, 0.092268/0.092268 sec, 0.044548/0.044548 sec, 0.094152/0.094152 sec, 0.122651/0.122651 sec, 0.111686/0.111686 sec, 0.090398/0.090398 sec, 0.112573/0.112573 sec, 0.176047/0.176047 sec, 0.19449/0.19449 sec, 0.272034/0.272034 sec, 2.70276/2.70276 sec, 2.08019/2.08019 sec, 5.15633/5.15633 sec, 4.65992/4.65992 sec, 0.237924/0.237924 sec, 1.51959/1.51959 sec, 1.62104/1.62104 sec, 0.61569/0.61569 sec, 0.351873/0.351873 sec, 0.398061/0.398061 sec, 0.316909/0.316909 sec, 0.195056/0.195056 sec, 0.405013/0.405013 sec, 0.399037/0.399037 sec, 0.368142/0.368142 sec, 0.199086/0.199086 sec, 0.576929/0.576929 sec, 0.633724/0.633724 sec, 0.817322/0.817322 sec, 3.50626/3.50626 sec, 2.8552/2.8552 sec )
[LOG] Total clause minimization time: 147.288/146 sec (0.096973/0.096973 sec, 3.9333/3.9333 sec, 0.084606/0.084606 sec, 0.931466/0.931466 sec, 2.85893/2.85893 sec, 1.34808/1.34808 sec, 1.47599/1.47599 sec, 1.65075/1.65075 sec, 0.945508/0.945508 sec, 1.74976/1.74976 sec, 1.67834/1.67834 sec, 1.20945/1.20945 sec, 1.12247/1.12247 sec, 2.10498/2.10498 sec, 1.3282/1.3282 sec, 1.55164/1.55164 sec, 2.78225/2.78225 sec, 11.4209/11.4209 sec, 7.52803/7.52803 sec, 3.70874/3.70874 sec, 0.641143/0.641143 sec, 4.58667/4.58667 sec, 3.24472/3.24472 sec, 3.79198/3.79198 sec, 8.12181/8.12181 sec, 6.90283/6.90283 sec, 5.34231/5.34231 sec, 5.85394/5.85394 sec, 5.87246/5.87246 sec, 6.67062/6.67062 sec, 6.11583/6.11583 sec, 5.05526/5.05526 sec, 6.58149/6.58149 sec, 6.92379/6.92379 sec, 5.40049/5.40049 sec, 6.34571/6.34571 sec, 5.21472/5.21472 sec, 5.11162/5.11162 sec )
[LOG] Total clause size reduction: 32193 --> 4047 (1215 --> 51, 720 --> 19, 553 --> 23, 1638 --> 199, 2387 --> 279, 608 --> 13, 675 --> 15, 814 --> 21, 511 --> 11, 936 --> 44, 852 --> 50, 1540 --> 100, 552 --> 16, 1768 --> 135, 938 --> 57, 1254 --> 85, 8190 --> 691, 3200 --> 256, 1953 --> 127, 28 --> 28, 16 --> 16, 11 --> 11, 199 --> 199, 279 --> 279, 13 --> 13, 15 --> 15, 18 --> 18, 11 --> 11, 26 --> 26, 22 --> 22, 50 --> 48, 16 --> 16, 78 --> 69, 41 --> 41, 46 --> 40, 637 --> 637, 256 --> 239, 127 --> 127 )
[LOG] Average clause size reduction: 37.5648 --> 4.72229 (75.9375 --> 3.1875, 72 --> 1.9, 69.125 --> 2.875, 74.4545 --> 9.04545, 74.5938 --> 8.71875, 67.5556 --> 1.44444, 67.5 --> 1.5, 67.8333 --> 1.75, 63.875 --> 1.375, 66.8571 --> 3.14286, 65.5385 --> 3.84615, 66.9565 --> 4.34783, 61.3333 --> 1.77778, 65.4815 --> 5, 62.5333 --> 3.8, 62.7 --> 4.25, 64.4882 --> 5.44094, 62.7451 --> 5.01961, 61.0312 --> 3.96875, 2.8 --> 2.8, 2 --> 2, 1.83333 --> 1.83333, 9.47619 --> 9.47619, 9 --> 9, 1.625 --> 1.625, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.57143 --> 1.57143, 2.36364 --> 2.36364, 2.44444 --> 2.44444, 3.125 --> 3, 2 --> 2, 4.10526 --> 3.63158, 3.41667 --> 3.41667, 3.28571 --> 2.85714, 5.35294 --> 5.35294, 5.12 --> 4.78, 4.09677 --> 4.09677 )
[LOG] Overall execution time: 188.952 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 189.60 sec (Real time) / 188.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.09 sec (Real time) / 6.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1547 15 47 1 1466
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 158.885 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 1169 new AND gates.
[LOG] Size before ABC: 2332 AND gates.
[LOG] Size after ABC: 1169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 156.608/158 sec (0.243476/1 sec, 4.90461/5 sec, 0.117974/0 sec, 1.2614/1 sec, 2.99006/3 sec, 0.598113/1 sec, 1.04832/1 sec, 0.639194/0 sec, 1.24287/2 sec, 0.762216/0 sec, 0.873321/1 sec, 1.07057/1 sec, 1.06608/1 sec, 1.51296/2 sec, 0.927279/1 sec, 1.31839/1 sec, 2.92485/3 sec, 1.33561/1 sec, 9.89065/10 sec, 10.5879/11 sec, 6.52203/7 sec, 5.69806/5 sec, 5.70997/6 sec, 4.31099/4 sec, 4.82566/5 sec, 4.50694/5 sec, 5.5587/5 sec, 4.99257/5 sec, 6.89/7 sec, 7.32217/7 sec, 5.95979/6 sec, 5.8773/6 sec, 5.5291/6 sec, 5.72803/6 sec, 6.04551/6 sec, 5.44986/5 sec, 3.62756/4 sec, 4.88056/5 sec, 6.0929/6 sec, 5.76459/6 sec )
[LOG] Nr of iterations: 1171 (15, 11, 7, 19, 25, 9, 13, 17, 14, 15, 19, 16, 12, 19, 17, 14, 290, 28, 59, 36, 10, 8, 6, 18, 23, 8, 11, 15, 12, 12, 13, 12, 11, 15, 14, 12, 214, 26, 45, 31 )
[LOG] Total clause computation time: 26.4053/27 sec (0.034906/0.034906 sec, 0.98175/0.98175 sec, 0.027484/0.027484 sec, 0.514937/0.514937 sec, 0.243438/0.243438 sec, 0.054988/0.054988 sec, 0.096984/0.096984 sec, 0.041631/0.041631 sec, 0.191218/0.191218 sec, 0.190483/0.190483 sec, 0.181284/0.181284 sec, 0.108959/0.108959 sec, 0.084128/0.084128 sec, 0.228872/0.228872 sec, 0.10606/0.10606 sec, 0.266443/0.266443 sec, 0.425196/0.425196 sec, 0.186078/0.186078 sec, 1.44899/1.44899 sec, 1.9662/1.9662 sec, 2.22094/2.22094 sec, 5.03282/5.03282 sec, 0.294768/0.294768 sec, 1.1888/1.1888 sec, 2.67615/2.67615 sec, 0.397747/0.397747 sec, 0.397056/0.397056 sec, 0.235134/0.235134 sec, 0.563814/0.563814 sec, 0.342976/0.342976 sec, 0.410746/0.410746 sec, 0.269596/0.269596 sec, 0.52976/0.52976 sec, 0.223583/0.223583 sec, 0.251099/0.251099 sec, 0.331099/0.331099 sec, 0.662802/0.662802 sec, 0.396705/0.396705 sec, 1.40813/1.40813 sec, 1.19155/1.19155 sec )
[LOG] Total clause minimization time: 128.67/129 sec (0.175053/0.175053 sec, 3.88108/3.88108 sec, 0.046609/0.046609 sec, 0.702049/0.702049 sec, 2.70426/2.70426 sec, 0.495685/0.495685 sec, 0.905637/0.905637 sec, 0.550574/0.550574 sec, 1.00812/1.00812 sec, 0.524884/0.524884 sec, 0.647329/0.647329 sec, 0.91782/0.91782 sec, 0.933844/0.933844 sec, 1.23501/1.23501 sec, 0.772584/0.772584 sec, 1.00606/1.00606 sec, 2.44706/2.44706 sec, 1.09506/1.09506 sec, 8.38329/8.38329 sec, 8.55901/8.55901 sec, 4.27162/4.27162 sec, 0.632592/0.632592 sec, 5.38702/5.38702 sec, 3.09224/3.09224 sec, 2.12173/2.12173 sec, 4.07925/4.07925 sec, 5.13456/5.13456 sec, 4.72731/4.72731 sec, 6.29646/6.29646 sec, 6.95089/6.95089 sec, 5.51874/5.51874 sec, 5.57812/5.57812 sec, 4.9709/4.9709 sec, 5.47581/5.47581 sec, 5.76288/5.76288 sec, 5.09118/5.09118 sec, 2.93305/2.93305 sec, 4.45561/4.45561 sec, 4.65444/4.65444 sec, 4.54486/4.54486 sec )
[LOG] Total clause size reduction: 47951 --> 5863 (1190 --> 47, 840 --> 22, 498 --> 10, 1476 --> 177, 1944 --> 238, 640 --> 14, 948 --> 22, 1248 --> 30, 1001 --> 24, 1064 --> 44, 1350 --> 78, 1110 --> 58, 803 --> 23, 1296 --> 61, 1136 --> 62, 910 --> 45, 19941 --> 1954, 1836 --> 78, 3886 --> 356, 2310 --> 188, 29 --> 28, 16 --> 16, 10 --> 10, 177 --> 177, 223 --> 223, 14 --> 14, 19 --> 19, 27 --> 27, 21 --> 21, 29 --> 29, 37 --> 35, 35 --> 32, 23 --> 23, 40 --> 39, 44 --> 42, 38 --> 37, 1271 --> 1119, 74 --> 74, 245 --> 215, 152 --> 152 )
[LOG] Average clause size reduction: 40.9488 --> 5.00683 (79.3333 --> 3.13333, 76.3636 --> 2, 71.1429 --> 1.42857, 77.6842 --> 9.31579, 77.76 --> 9.52, 71.1111 --> 1.55556, 72.9231 --> 1.69231, 73.4118 --> 1.76471, 71.5 --> 1.71429, 70.9333 --> 2.93333, 71.0526 --> 4.10526, 69.375 --> 3.625, 66.9167 --> 1.91667, 68.2105 --> 3.21053, 66.8235 --> 3.64706, 65 --> 3.21429, 68.7621 --> 6.73793, 65.5714 --> 2.78571, 65.8644 --> 6.0339, 64.1667 --> 5.22222, 2.9 --> 2.8, 2 --> 2, 1.66667 --> 1.66667, 9.83333 --> 9.83333, 9.69565 --> 9.69565, 1.75 --> 1.75, 1.72727 --> 1.72727, 1.8 --> 1.8, 1.75 --> 1.75, 2.41667 --> 2.41667, 2.84615 --> 2.69231, 2.91667 --> 2.66667, 2.09091 --> 2.09091, 2.66667 --> 2.6, 3.14286 --> 3, 3.16667 --> 3.08333, 5.93925 --> 5.22897, 2.84615 --> 2.84615, 5.44444 --> 4.77778, 4.90323 --> 4.90323 )
[LOG] Overall execution time: 158.9 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 159.51 sec (Real time) / 159.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.60 sec (Real time) / 12.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1815 16 49 1 1730
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 349.324 sec CPU time.
[LOG] Relation determinization time: 350 sec real time.
[LOG] Final circuit size: 906 new AND gates.
[LOG] Size before ABC: 1793 AND gates.
[LOG] Size after ABC: 906 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 345.803/347 sec (0.328454/1 sec, 0.379147/0 sec, 0.213498/0 sec, 3.73931/4 sec, 4.56949/5 sec, 1.9031/1 sec, 1.45015/2 sec, 1.20606/1 sec, 1.36108/1 sec, 1.72931/2 sec, 1.57218/2 sec, 1.75515/2 sec, 2.05115/2 sec, 2.19372/2 sec, 1.83511/2 sec, 2.67002/2 sec, 7.20674/8 sec, 3.57031/3 sec, 5.60804/6 sec, 24.2824/24 sec, 24.7569/25 sec, 15.093/15 sec, 13.8198/14 sec, 9.97895/10 sec, 6.21925/6 sec, 7.59214/8 sec, 11.4349/11 sec, 9.26394/10 sec, 13.3346/13 sec, 13.4028/13 sec, 14.715/15 sec, 12.2955/13 sec, 11.7545/11 sec, 13.0689/13 sec, 12.5256/13 sec, 13.2199/13 sec, 12.8973/13 sec, 9.20757/9 sec, 15.7878/16 sec, 9.79167/10 sec, 13.6139/14 sec, 12.4041/12 sec )
[LOG] Nr of iterations: 1313 (20, 17, 10, 28, 33, 11, 11, 15, 13, 26, 22, 19, 13, 22, 14, 24, 380, 37, 39, 60, 31, 18, 13, 9, 27, 24, 10, 10, 10, 11, 20, 18, 13, 10, 15, 12, 11, 86, 36, 35, 50, 30 )
[LOG] Total clause computation time: 48.393/49 sec (0.099016/0.099016 sec, 0.096738/0.096738 sec, 0.035192/0.035192 sec, 1.24778/1.24778 sec, 0.698976/0.698976 sec, 0.097062/0.097062 sec, 0.116718/0.116718 sec, 0.041681/0.041681 sec, 0.044899/0.044899 sec, 0.257608/0.257608 sec, 0.139403/0.139403 sec, 0.281543/0.281543 sec, 0.173413/0.173413 sec, 0.290427/0.290427 sec, 0.234657/0.234657 sec, 0.246008/0.246008 sec, 1.88381/1.88381 sec, 0.404344/0.404344 sec, 0.256562/0.256562 sec, 3.69679/3.69679 sec, 2.8573/2.8573 sec, 5.01459/5.01459 sec, 5.05489/5.05489 sec, 0.929218/0.929218 sec, 1.50421/1.50421 sec, 3.69192/3.69192 sec, 0.720811/0.720811 sec, 0.589674/0.589674 sec, 0.979867/0.979867 sec, 0.999829/0.999829 sec, 0.876489/0.876489 sec, 0.358902/0.358902 sec, 0.498074/0.498074 sec, 0.748481/0.748481 sec, 0.806619/0.806619 sec, 0.789812/0.789812 sec, 0.679436/0.679436 sec, 1.01131/1.01131 sec, 0.633984/0.633984 sec, 0.658862/0.658862 sec, 5.01258/5.01258 sec, 3.63346/3.63346 sec )
[LOG] Total clause minimization time: 294.936/296 sec (0.18114/0.18114 sec, 0.220333/0.220333 sec, 0.115182/0.115182 sec, 2.4293/2.4293 sec, 3.79827/3.79827 sec, 1.73484/1.73484 sec, 1.26068/1.26068 sec, 1.09255/1.09255 sec, 1.24743/1.24743 sec, 1.40073/1.40073 sec, 1.36635/1.36635 sec, 1.4002/1.4002 sec, 1.80819/1.80819 sec, 1.83088/1.83088 sec, 1.52919/1.52919 sec, 2.35442/2.35442 sec, 5.24998/5.24998 sec, 3.0896/3.0896 sec, 5.26433/5.26433 sec, 20.4972/20.4972 sec, 21.8071/21.8071 sec, 10.0356/10.0356 sec, 8.71622/8.71622 sec, 9.00264/9.00264 sec, 4.66744/4.66744 sec, 3.85333/3.85333 sec, 10.6689/10.6689 sec, 8.62691/8.62691 sec, 12.3108/12.3108 sec, 12.3568/12.3568 sec, 13.7931/13.7931 sec, 11.8901/11.8901 sec, 11.2105/11.2105 sec, 12.2728/12.2728 sec, 11.6735/11.6735 sec, 12.3831/12.3831 sec, 12.1737/12.1737 sec, 8.15015/8.15015 sec, 15.1083/15.1083 sec, 9.088/9.088 sec, 8.55526/8.55526 sec, 8.72076/8.72076 sec )
[LOG] Total clause size reduction: 64072 --> 7441 (1691 --> 61, 1408 --> 40, 783 --> 15, 2322 --> 253, 2720 --> 388, 840 --> 16, 830 --> 18, 1148 --> 32, 972 --> 22, 2000 --> 92, 1659 --> 75, 1404 --> 78, 924 --> 27, 1596 --> 96, 975 --> 42, 1702 --> 103, 27667 --> 3566, 2592 --> 111, 2698 --> 147, 4130 --> 333, 2070 --> 133, 56 --> 56, 28 --> 28, 15 --> 15, 253 --> 253, 258 --> 257, 16 --> 16, 18 --> 18, 17 --> 17, 19 --> 19, 54 --> 51, 52 --> 50, 37 --> 36, 20 --> 20, 49 --> 47, 33 --> 32, 23 --> 23, 379 --> 267, 111 --> 111, 121 --> 120, 249 --> 224, 133 --> 133 )
[LOG] Average clause size reduction: 48.7982 --> 5.66717 (84.55 --> 3.05, 82.8235 --> 2.35294, 78.3 --> 1.5, 82.9286 --> 9.03571, 82.4242 --> 11.7576, 76.3636 --> 1.45455, 75.4545 --> 1.63636, 76.5333 --> 2.13333, 74.7692 --> 1.69231, 76.9231 --> 3.53846, 75.4091 --> 3.40909, 73.8947 --> 4.10526, 71.0769 --> 2.07692, 72.5455 --> 4.36364, 69.6429 --> 3, 70.9167 --> 4.29167, 72.8079 --> 9.38421, 70.0541 --> 3, 69.1795 --> 3.76923, 68.8333 --> 5.55, 66.7742 --> 4.29032, 3.11111 --> 3.11111, 2.15385 --> 2.15385, 1.66667 --> 1.66667, 9.37037 --> 9.37037, 10.75 --> 10.7083, 1.6 --> 1.6, 1.8 --> 1.8, 1.7 --> 1.7, 1.72727 --> 1.72727, 2.7 --> 2.55, 2.88889 --> 2.77778, 2.84615 --> 2.76923, 2 --> 2, 3.26667 --> 3.13333, 2.75 --> 2.66667, 2.09091 --> 2.09091, 4.40698 --> 3.10465, 3.08333 --> 3.08333, 3.45714 --> 3.42857, 4.98 --> 4.48, 4.43333 --> 4.43333 )
[LOG] Overall execution time: 349.345 sec CPU time.
[LOG] Overall execution time: 350 sec real time.
Synthesis time: 350.38 sec (Real time) / 348.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.12 sec (Real time) / 9.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1597 17 51 1 1508
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 424.759 sec CPU time.
[LOG] Relation determinization time: 426 sec real time.
[LOG] Final circuit size: 1304 new AND gates.
[LOG] Size before ABC: 2541 AND gates.
[LOG] Size after ABC: 1304 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 420.476/421 sec (0.425551/0 sec, 0.511292/1 sec, 0.248797/0 sec, 5.38612/5 sec, 5.10425/6 sec, 1.76386/1 sec, 2.21183/3 sec, 1.46705/1 sec, 1.72101/2 sec, 2.39697/2 sec, 2.78675/3 sec, 2.78808/3 sec, 2.75114/3 sec, 2.33902/2 sec, 2.34792/2 sec, 2.54077/3 sec, 5.90128/6 sec, 4.10604/4 sec, 5.79194/6 sec, 3.78381/4 sec, 23.8133/23 sec, 35.1803/36 sec, 17.1953/17 sec, 16.9324/17 sec, 12.1543/12 sec, 9.93435/10 sec, 9.60829/10 sec, 16.5687/16 sec, 13.6711/14 sec, 19.1681/19 sec, 14.9687/15 sec, 12.0273/12 sec, 15.4646/16 sec, 14.6803/14 sec, 18.6305/19 sec, 12.7253/13 sec, 12.9202/13 sec, 14.194/14 sec, 8.09716/8 sec, 13.5796/14 sec, 12.3588/12 sec, 14.7278/15 sec, 8.06278/8 sec, 17.439/17 sec )
[LOG] Nr of iterations: 1320 (19, 19, 8, 25, 41, 11, 10, 16, 11, 21, 12, 16, 12, 22, 14, 22, 228, 30, 37, 18, 108, 42, 13, 11, 7, 24, 40, 10, 9, 10, 9, 16, 11, 11, 8, 15, 11, 16, 130, 27, 36, 16, 107, 41 )
[LOG] Total clause computation time: 57.5044/60 sec (0.158259/0.158259 sec, 0.136673/0.136673 sec, 0.068269/0.068269 sec, 1.53611/1.53611 sec, 0.750726/0.750726 sec, 0.04409/0.04409 sec, 0.646518/0.646518 sec, 0.089581/0.089581 sec, 0.068208/0.068208 sec, 0.354279/0.354279 sec, 0.307314/0.307314 sec, 0.422713/0.422713 sec, 0.210415/0.210415 sec, 0.234573/0.234573 sec, 0.211749/0.211749 sec, 0.201687/0.201687 sec, 0.773658/0.773658 sec, 0.357955/0.357955 sec, 0.241235/0.241235 sec, 0.317722/0.317722 sec, 1.36808/1.36808 sec, 5.90591/5.90591 sec, 6.63229/6.63229 sec, 8.06142/8.06142 sec, 0.643358/0.643358 sec, 2.58953/2.58953 sec, 4.58703/4.58703 sec, 1.19367/1.19367 sec, 0.587885/0.587885 sec, 0.87613/0.87613 sec, 0.837473/0.837473 sec, 1.40097/1.40097 sec, 0.68423/0.68423 sec, 0.75463/0.75463 sec, 0.674789/0.674789 sec, 0.833898/0.833898 sec, 0.558445/0.558445 sec, 0.848082/0.848082 sec, 1.54095/1.54095 sec, 0.910796/0.910796 sec, 0.799389/0.799389 sec, 0.641465/0.641465 sec, 0.57297/0.57297 sec, 6.8693/6.8693 sec )
[LOG] Total clause minimization time: 359.974/359 sec (0.210814/0.210814 sec, 0.299048/0.299048 sec, 0.102882/0.102882 sec, 3.7771/3.7771 sec, 4.28783/4.28783 sec, 1.63854/1.63854 sec, 1.48124/1.48124 sec, 1.29397/1.29397 sec, 1.57021/1.57021 sec, 1.95931/1.95931 sec, 2.39261/2.39261 sec, 2.27769/2.27769 sec, 2.45599/2.45599 sec, 2.01738/2.01738 sec, 2.04728/2.04728 sec, 2.2539/2.2539 sec, 5.0348/5.0348 sec, 3.65493/3.65493 sec, 5.45716/5.45716 sec, 3.37049/3.37049 sec, 22.3454/22.3454 sec, 29.1718/29.1718 sec, 10.5135/10.5135 sec, 8.81398/8.81398 sec, 11.4513/11.4513 sec, 7.29258/7.29258 sec, 4.96735/4.96735 sec, 15.3298/15.3298 sec, 13.0224/13.0224 sec, 18.2449/18.2449 sec, 14.0794/14.0794 sec, 10.5776/10.5776 sec, 14.7276/14.7276 sec, 13.8763/13.8763 sec, 17.9035/17.9035 sec, 11.8437/11.8437 sec, 12.3041/12.3041 sec, 13.299/13.299 sec, 6.50284/6.50284 sec, 12.62/12.62 sec, 11.5101/11.5101 sec, 14.0389/14.0389 sec, 7.43024/7.43024 sec, 10.5246/10.5246 sec )
[LOG] Total clause size reduction: 59706 --> 6486 (1674 --> 63, 1656 --> 52, 637 --> 12, 2160 --> 265, 3560 --> 467, 880 --> 16, 783 --> 15, 1290 --> 37, 850 --> 19, 1680 --> 80, 913 --> 25, 1230 --> 65, 891 --> 33, 1680 --> 104, 1027 --> 47, 1638 --> 88, 17479 --> 1581, 2204 --> 97, 2700 --> 126, 1258 --> 52, 7811 --> 521, 2952 --> 180, 38 --> 38, 22 --> 22, 12 --> 12, 265 --> 265, 467 --> 432, 16 --> 15, 15 --> 15, 18 --> 17, 15 --> 15, 46 --> 39, 25 --> 25, 35 --> 32, 13 --> 13, 53 --> 48, 33 --> 33, 47 --> 42, 672 --> 543, 89 --> 89, 126 --> 123, 45 --> 42, 521 --> 501, 180 --> 180 )
[LOG] Average clause size reduction: 45.2318 --> 4.91364 (88.1053 --> 3.31579, 87.1579 --> 2.73684, 79.625 --> 1.5, 86.4 --> 10.6, 86.8293 --> 11.3902, 80 --> 1.45455, 78.3 --> 1.5, 80.625 --> 2.3125, 77.2727 --> 1.72727, 80 --> 3.80952, 76.0833 --> 2.08333, 76.875 --> 4.0625, 74.25 --> 2.75, 76.3636 --> 4.72727, 73.3571 --> 3.35714, 74.4545 --> 4, 76.6623 --> 6.93421, 73.4667 --> 3.23333, 72.973 --> 3.40541, 69.8889 --> 2.88889, 72.3241 --> 4.82407, 70.2857 --> 4.28571, 2.92308 --> 2.92308, 2 --> 2, 1.71429 --> 1.71429, 11.0417 --> 11.0417, 11.675 --> 10.8, 1.6 --> 1.5, 1.66667 --> 1.66667, 1.8 --> 1.7, 1.66667 --> 1.66667, 2.875 --> 2.4375, 2.27273 --> 2.27273, 3.18182 --> 2.90909, 1.625 --> 1.625, 3.53333 --> 3.2, 3 --> 3, 2.9375 --> 2.625, 5.16923 --> 4.17692, 3.2963 --> 3.2963, 3.5 --> 3.41667, 2.8125 --> 2.625, 4.86916 --> 4.68224, 4.39024 --> 4.39024 )
[LOG] Overall execution time: 424.783 sec CPU time.
[LOG] Overall execution time: 426 sec real time.
Synthesis time: 425.84 sec (Real time) / 423.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.82 sec (Real time) / 20.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2036 18 53 1 1943
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 620.918 sec CPU time.
[LOG] Relation determinization time: 623 sec real time.
[LOG] Final circuit size: 1790 new AND gates.
[LOG] Size before ABC: 3524 AND gates.
[LOG] Size after ABC: 1790 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 616.057/616 sec (0.377601/0 sec, 0.484511/0 sec, 0.238219/1 sec, 5.84114/6 sec, 8.17409/8 sec, 2.25522/2 sec, 1.34653/1 sec, 1.96779/2 sec, 2.23805/3 sec, 1.73967/1 sec, 2.77362/3 sec, 2.39674/3 sec, 2.6204/2 sec, 3.28821/3 sec, 2.79786/2 sec, 2.71842/3 sec, 6.66697/7 sec, 4.35771/4 sec, 6.86928/7 sec, 6.02331/6 sec, 6.52263/7 sec, 14.9771/15 sec, 33.0185/33 sec, 19.4194/19 sec, 21.9641/22 sec, 27.7449/28 sec, 12.6568/13 sec, 12.6272/12 sec, 18.6419/19 sec, 21.5559/22 sec, 20.664/20 sec, 21.1984/22 sec, 21.6946/21 sec, 21.6612/22 sec, 24.1369/24 sec, 20.9107/21 sec, 24.4124/25 sec, 28.7914/28 sec, 27.9279/28 sec, 18.2715/19 sec, 19.5857/19 sec, 23.9085/24 sec, 21.1022/21 sec, 26.8778/27 sec, 18.6733/19 sec, 21.9362/22 sec )
[LOG] Nr of iterations: 1672 (19, 16, 6, 45, 36, 15, 13, 12, 15, 23, 15, 23, 10, 18, 20, 16, 304, 36, 42, 13, 31, 235, 34, 14, 9, 5, 44, 34, 11, 10, 11, 13, 17, 12, 12, 9, 14, 16, 13, 73, 35, 40, 12, 25, 213, 33 )
[LOG] Total clause computation time: 85.79/84 sec (0.100202/0.100202 sec, 0.079123/0.079123 sec, 0.044305/0.044305 sec, 0.900163/0.900163 sec, 1.06821/1.06821 sec, 0.113771/0.113771 sec, 0.051461/0.051461 sec, 0.068387/0.068387 sec, 0.053773/0.053773 sec, 0.322993/0.322993 sec, 0.12073/0.12073 sec, 0.173902/0.173902 sec, 0.214703/0.214703 sec, 0.261666/0.261666 sec, 0.384179/0.384179 sec, 0.248511/0.248511 sec, 1.04068/1.04068 sec, 0.261898/0.261898 sec, 0.294999/0.294999 sec, 0.522118/0.522118 sec, 0.486102/0.486102 sec, 3.46881/3.46881 sec, 9.64174/9.64174 sec, 9.80303/9.80303 sec, 9.62955/9.62955 sec, 0.897763/0.897763 sec, 1.90776/1.90776 sec, 7.69757/7.69757 sec, 0.682411/0.682411 sec, 1.23187/1.23187 sec, 1.36095/1.36095 sec, 1.1125/1.1125 sec, 0.864169/0.864169 sec, 1.16642/1.16642 sec, 1.43383/1.43383 sec, 0.896451/0.896451 sec, 0.800544/0.800544 sec, 1.10169/1.10169 sec, 1.57924/1.57924 sec, 2.35289/2.35289 sec, 0.813409/0.813409 sec, 1.1595/1.1595 sec, 1.19435/1.19435 sec, 0.802982/0.802982 sec, 6.78444/6.78444 sec, 10.5943/10.5943 sec )
[LOG] Total clause minimization time: 526.887/531 sec (0.220912/0.220912 sec, 0.327958/0.327958 sec, 0.123161/0.123161 sec, 4.88093/4.88093 sec, 7.04513/7.04513 sec, 2.05265/2.05265 sec, 1.20422/1.20422 sec, 1.81012/1.81012 sec, 2.09374/2.09374 sec, 1.33009/1.33009 sec, 2.59087/2.59087 sec, 2.14155/2.14155 sec, 2.31824/2.31824 sec, 2.93542/2.93542 sec, 2.34287/2.34287 sec, 2.39814/2.39814 sec, 5.53468/5.53468 sec, 3.99671/3.99671 sec, 6.47465/6.47465 sec, 5.39267/5.39267 sec, 5.92709/5.92709 sec, 11.394/11.394 sec, 23.2598/23.2598 sec, 9.55584/9.55584 sec, 12.265/12.265 sec, 26.7759/26.7759 sec, 10.6877/10.6877 sec, 4.86931/4.86931 sec, 17.8972/17.8972 sec, 20.2665/20.2665 sec, 19.2382/19.2382 sec, 20.0225/20.0225 sec, 20.7757/20.7757 sec, 20.4333/20.4333 sec, 22.6483/22.6483 sec, 19.9513/19.9513 sec, 23.5541/23.5541 sec, 27.6211/27.6211 sec, 26.292/26.292 sec, 15.8557/15.8557 sec, 18.7173/18.7173 sec, 22.6893/22.6893 sec, 19.8516/19.8516 sec, 26.0131/26.0131 sec, 11.831/11.831 sec, 11.2794/11.2794 sec )
[LOG] Total clause size reduction: 83722 --> 10418 (1746 --> 66, 1440 --> 45, 475 --> 8, 4136 --> 462, 3255 --> 469, 1288 --> 30, 1092 --> 22, 990 --> 18, 1246 --> 26, 1936 --> 89, 1218 --> 46, 1892 --> 123, 765 --> 19, 1428 --> 73, 1577 --> 76, 1230 --> 58, 24543 --> 2715, 2800 --> 112, 3239 --> 150, 936 --> 41, 2310 --> 139, 17784 --> 1938, 2475 --> 169, 40 --> 40, 18 --> 18, 8 --> 8, 462 --> 462, 445 --> 400, 18 --> 18, 16 --> 16, 18 --> 18, 23 --> 23, 42 --> 42, 30 --> 30, 31 --> 30, 19 --> 19, 46 --> 43, 55 --> 52, 41 --> 39, 384 --> 321, 112 --> 112, 142 --> 139, 41 --> 39, 95 --> 92, 1666 --> 1394, 169 --> 169 )
[LOG] Average clause size reduction: 50.073 --> 6.23086 (91.8947 --> 3.47368, 90 --> 2.8125, 79.1667 --> 1.33333, 91.9111 --> 10.2667, 90.4167 --> 13.0278, 85.8667 --> 2, 84 --> 1.69231, 82.5 --> 1.5, 83.0667 --> 1.73333, 84.1739 --> 3.86957, 81.2 --> 3.06667, 82.2609 --> 5.34783, 76.5 --> 1.9, 79.3333 --> 4.05556, 78.85 --> 3.8, 76.875 --> 3.625, 80.7336 --> 8.93092, 77.7778 --> 3.11111, 77.119 --> 3.57143, 72 --> 3.15385, 74.5161 --> 4.48387, 75.6766 --> 8.24681, 72.7941 --> 4.97059, 2.85714 --> 2.85714, 2 --> 2, 1.6 --> 1.6, 10.5 --> 10.5, 13.0882 --> 11.7647, 1.63636 --> 1.63636, 1.6 --> 1.6, 1.63636 --> 1.63636, 1.76923 --> 1.76923, 2.47059 --> 2.47059, 2.5 --> 2.5, 2.58333 --> 2.5, 2.11111 --> 2.11111, 3.28571 --> 3.07143, 3.4375 --> 3.25, 3.15385 --> 3, 5.26027 --> 4.39726, 3.2 --> 3.2, 3.55 --> 3.475, 3.41667 --> 3.25, 3.8 --> 3.68, 7.8216 --> 6.5446, 5.12121 --> 5.12121 )
[LOG] Overall execution time: 620.943 sec CPU time.
[LOG] Overall execution time: 623 sec real time.
Synthesis time: 622.29 sec (Real time) / 619.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.50 sec (Real time) / 37.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2572 19 55 1 2475
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 417.457 sec CPU time.
[LOG] Relation determinization time: 418 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 2543 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 411.579/412 sec (0.327497/1 sec, 0.383009/0 sec, 0.358166/0 sec, 4.28538/5 sec, 8.51702/8 sec, 2.11101/2 sec, 1.81863/2 sec, 2.06481/2 sec, 1.38141/2 sec, 2.3635/2 sec, 1.99922/2 sec, 2.1518/2 sec, 1.99093/2 sec, 2.14023/2 sec, 2.06397/2 sec, 2.33897/3 sec, 2.86631/3 sec, 2.36815/2 sec, 3.03799/3 sec, 3.42452/4 sec, 3.45606/3 sec, 4.30456/4 sec, 13.6203/14 sec, 12.4912/12 sec, 13.4199/13 sec, 10.1254/10 sec, 15.4514/16 sec, 8.68442/8 sec, 10.2892/11 sec, 13.9424/14 sec, 10.4918/10 sec, 10.9364/11 sec, 14.7067/15 sec, 15.5163/15 sec, 13.2241/14 sec, 10.7224/10 sec, 14.5025/15 sec, 12.2473/12 sec, 12.7266/13 sec, 12.3854/12 sec, 12.4413/13 sec, 18.1154/18 sec, 13.5737/14 sec, 15.057/15 sec, 22.5246/22 sec, 16.3631/17 sec, 17.8312/17 sec, 14.4362/15 sec )
[LOG] Nr of iterations: 1348 (22, 14, 8, 25, 36, 13, 10, 10, 9, 31, 13, 14, 10, 13, 15, 13, 126, 9, 34, 40, 16, 40, 147, 96, 16, 9, 7, 24, 34, 10, 9, 9, 8, 23, 10, 12, 8, 11, 13, 11, 48, 8, 31, 29, 14, 34, 111, 95 )
[LOG] Total clause computation time: 33.9718/29 sec (0.049119/0.049119 sec, 0.106304/0.106304 sec, 0.101975/0.101975 sec, 1.93126/1.93126 sec, 0.742506/0.742506 sec, 0.138904/0.138904 sec, 0.067476/0.067476 sec, 0.117111/0.117111 sec, 0.099664/0.099664 sec, 0.167564/0.167564 sec, 0.507855/0.507855 sec, 0.216571/0.216571 sec, 0.230955/0.230955 sec, 0.214684/0.214684 sec, 0.350443/0.350443 sec, 0.262087/0.262087 sec, 0.393539/0.393539 sec, 0.286678/0.286678 sec, 0.179074/0.179074 sec, 0.148825/0.148825 sec, 0.348113/0.348113 sec, 0.141257/0.141257 sec, 1.84503/1.84503 sec, 1.59079/1.59079 sec, 0.919112/0.919112 sec, 0.833572/0.833572 sec, 0.878138/0.878138 sec, 2.69901/2.69901 sec, 3.90688/3.90688 sec, 0.520036/0.520036 sec, 0.640411/0.640411 sec, 0.665691/0.665691 sec, 0.799033/0.799033 sec, 0.596084/0.596084 sec, 0.581859/0.581859 sec, 0.774705/0.774705 sec, 0.725117/0.725117 sec, 0.596235/0.596235 sec, 0.447457/0.447457 sec, 0.786473/0.786473 sec, 2.23999/2.23999 sec, 0.601673/0.601673 sec, 0.451787/0.451787 sec, 0.770269/0.770269 sec, 0.684008/0.684008 sec, 0.484561/0.484561 sec, 1.32243/1.32243 sec, 0.809475/0.809475 sec )
[LOG] Total clause minimization time: 373.678/381 sec (0.209885/0.209885 sec, 0.193212/0.193212 sec, 0.160078/0.160078 sec, 2.2772/2.2772 sec, 7.69095/7.69095 sec, 1.86717/1.86717 sec, 1.64533/1.64533 sec, 1.84831/1.84831 sec, 1.17709/1.17709 sec, 2.11549/2.11549 sec, 1.38908/1.38908 sec, 1.83152/1.83152 sec, 1.65517/1.65517 sec, 1.82397/1.82397 sec, 1.60906/1.60906 sec, 1.96652/1.96652 sec, 2.36552/2.36552 sec, 1.96965/1.96965 sec, 2.74639/2.74639 sec, 3.16146/3.16146 sec, 2.99039/2.99039 sec, 4.04723/4.04723 sec, 11.6633/11.6633 sec, 10.7775/10.7775 sec, 12.4371/12.4371 sec, 9.22901/9.22901 sec, 14.5121/14.5121 sec, 5.91872/5.91872 sec, 6.32084/6.32084 sec, 13.354/13.354 sec, 9.79357/9.79357 sec, 10.2045/10.2045 sec, 13.852/13.852 sec, 14.8615/14.8615 sec, 12.5792/12.5792 sec, 9.89073/9.89073 sec, 13.7183/13.7183 sec, 11.594/11.594 sec, 12.218/12.218 sec, 11.5393/11.5393 sec, 10.1385/10.1385 sec, 17.4594/17.4594 sec, 13.0762/13.0762 sec, 14.2444/14.2444 sec, 21.7712/21.7712 sec, 15.8064/15.8064 sec, 16.428/16.428 sec, 13.5493/13.5493 sec )
[LOG] Total clause size reduction: 66567 --> 6546 (2142 --> 62, 1313 --> 25, 700 --> 12, 2376 --> 315, 3430 --> 483, 1164 --> 22, 864 --> 13, 855 --> 14, 752 --> 12, 2790 --> 143, 1104 --> 39, 1183 --> 39, 810 --> 18, 1068 --> 34, 1232 --> 45, 1044 --> 41, 10750 --> 932, 680 --> 17, 2772 --> 101, 3237 --> 125, 1230 --> 52, 3159 --> 115, 11680 --> 840, 7505 --> 504, 37 --> 37, 9 --> 9, 12 --> 12, 315 --> 315, 466 --> 407, 14 --> 14, 13 --> 13, 14 --> 14, 12 --> 12, 75 --> 69, 22 --> 21, 31 --> 31, 14 --> 14, 26 --> 26, 38 --> 36, 32 --> 32, 236 --> 181, 17 --> 17, 93 --> 93, 81 --> 81, 45 --> 42, 83 --> 83, 538 --> 480, 504 --> 504 )
[LOG] Average clause size reduction: 49.382 --> 4.85608 (97.3636 --> 2.81818, 93.7857 --> 1.78571, 87.5 --> 1.5, 95.04 --> 12.6, 95.2778 --> 13.4167, 89.5385 --> 1.69231, 86.4 --> 1.3, 85.5 --> 1.4, 83.5556 --> 1.33333, 90 --> 4.6129, 84.9231 --> 3, 84.5 --> 2.78571, 81 --> 1.8, 82.1538 --> 2.61538, 82.1333 --> 3, 80.3077 --> 3.15385, 85.3175 --> 7.39683, 75.5556 --> 1.88889, 81.5294 --> 2.97059, 80.925 --> 3.125, 76.875 --> 3.25, 78.975 --> 2.875, 79.4558 --> 5.71429, 78.1771 --> 5.25, 2.3125 --> 2.3125, 1 --> 1, 1.71429 --> 1.71429, 13.125 --> 13.125, 13.7059 --> 11.9706, 1.4 --> 1.4, 1.44444 --> 1.44444, 1.55556 --> 1.55556, 1.5 --> 1.5, 3.26087 --> 3, 2.2 --> 2.1, 2.58333 --> 2.58333, 1.75 --> 1.75, 2.36364 --> 2.36364, 2.92308 --> 2.76923, 2.90909 --> 2.90909, 4.91667 --> 3.77083, 2.125 --> 2.125, 3 --> 3, 2.7931 --> 2.7931, 3.21429 --> 3, 2.44118 --> 2.44118, 4.84685 --> 4.32432, 5.30526 --> 5.30526 )
[LOG] Overall execution time: 417.493 sec CPU time.
[LOG] Overall execution time: 418 sec real time.
Synthesis time: 418.49 sec (Real time) / 416.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.23 sec (Real time) / 16.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2171 20 58 1 2069
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.133613 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.116615/0 sec (0.007832/0 sec, 0.007869/0 sec, 0.010489/0 sec, 0.013459/0 sec, 0.015767/0 sec, 0.007912/0 sec, 0.007582/0 sec, 0.006868/0 sec, 0.010733/0 sec, 0.010281/0 sec, 0.010123/0 sec, 0.0077/0 sec )
[LOG] Nr of iterations: 105 (9, 9, 7, 2, 19, 10, 8, 8, 6, 1, 17, 9 )
[LOG] Total clause computation time: 0.029255/0 sec (0.00312/0.00312 sec, 0.002944/0.002944 sec, 0.003934/0.003934 sec, 0.001569/0.001569 sec, 0.003512/0.003512 sec, 0.001897/0.001897 sec, 0.00221/0.00221 sec, 0.002473/0.002473 sec, 0.004463/0.004463 sec, 1e-06/1e-06 sec, 0.001856/0.001856 sec, 0.001276/0.001276 sec )
[LOG] Total clause minimization time: 0.070265/0 sec (0.002789/0.002789 sec, 0.003294/0.003294 sec, 0.004745/0.004745 sec, 0.010125/0.010125 sec, 0.010322/0.010322 sec, 0.003668/0.003668 sec, 0.004359/0.004359 sec, 0.003446/0.003446 sec, 0.005383/0.005383 sec, 0.00934/0.00934 sec, 0.007287/0.007287 sec, 0.005507/0.005507 sec )
[LOG] Total clause size reduction: 1660 --> 204 (272 --> 15, 264 --> 14, 192 --> 11, 31 --> 0, 540 --> 48, 261 --> 16, 15 --> 15, 14 --> 14, 11 --> 11, 0 --> 0, 44 --> 44, 16 --> 16 )
[LOG] Average clause size reduction: 15.8095 --> 1.94286 (30.2222 --> 1.66667, 29.3333 --> 1.55556, 27.4286 --> 1.57143, 15.5 --> 0, 28.4211 --> 2.52632, 26.1 --> 1.6, 1.875 --> 1.875, 1.75 --> 1.75, 1.83333 --> 1.83333, 0 --> 0, 2.58824 --> 2.58824, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 0.135924 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 234 5 23 1 201
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.319775 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.289373/0 sec (0.024604/0 sec, 0.022144/0 sec, 0.016452/0 sec, 0.017697/0 sec, 0.014454/0 sec, 0.039588/0 sec, 0.013041/0 sec, 0.018681/0 sec, 0.017997/0 sec, 0.022857/0 sec, 0.018354/0 sec, 0.020536/0 sec, 0.027462/0 sec, 0.015506/0 sec )
[LOG] Nr of iterations: 143 (12, 13, 10, 8, 6, 27, 7, 7, 8, 6, 6, 5, 24, 4 )
[LOG] Total clause computation time: 0.083131/0 sec (0.010926/0.010926 sec, 0.009394/0.009394 sec, 0.002276/0.002276 sec, 0.00239/0.00239 sec, 0.005801/0.005801 sec, 0.009711/0.009711 sec, 0.004581/0.004581 sec, 0.006435/0.006435 sec, 0.007448/0.007448 sec, 0.007312/0.007312 sec, 0.00506/0.00506 sec, 0.002476/0.002476 sec, 0.00572/0.00572 sec, 0.003601/0.003601 sec )
[LOG] Total clause minimization time: 0.178079/0 sec (0.01118/0.01118 sec, 0.010409/0.010409 sec, 0.011458/0.011458 sec, 0.012176/0.012176 sec, 0.005883/0.005883 sec, 0.027218/0.027218 sec, 0.005715/0.005715 sec, 0.010853/0.010853 sec, 0.009303/0.009303 sec, 0.014269/0.014269 sec, 0.0119/0.0119 sec, 0.016653/0.016653 sec, 0.020502/0.020502 sec, 0.01056/0.01056 sec )
[LOG] Total clause size reduction: 2855 --> 332 (429 --> 34, 456 --> 37, 333 --> 20, 252 --> 14, 175 --> 7, 884 --> 76, 198 --> 16, 13 --> 13, 14 --> 14, 9 --> 9, 10 --> 10, 7 --> 7, 68 --> 68, 7 --> 7 )
[LOG] Average clause size reduction: 19.965 --> 2.32168 (35.75 --> 2.83333, 35.0769 --> 2.84615, 33.3 --> 2, 31.5 --> 1.75, 29.1667 --> 1.16667, 32.7407 --> 2.81481, 28.2857 --> 2.28571, 1.85714 --> 1.85714, 1.75 --> 1.75, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.4 --> 1.4, 2.83333 --> 2.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.322555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 298 6 26 1 259
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.09043 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 113 new AND gates.
[LOG] Size before ABC: 189 AND gates.
[LOG] Size after ABC: 113 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.02771/1 sec (0.056388/0 sec, 0.044631/0 sec, 0.032974/0 sec, 0.039364/0 sec, 0.031943/0 sec, 0.047762/0 sec, 0.102909/0 sec, 0.087713/0 sec, 0.023995/0 sec, 0.055562/0 sec, 0.056035/0 sec, 0.054785/0 sec, 0.072157/1 sec, 0.071707/0 sec, 0.072732/0 sec, 0.083317/0 sec, 0.053893/0 sec, 0.039845/0 sec )
[LOG] Nr of iterations: 195 (15, 14, 8, 12, 9, 18, 9, 25, 6, 5, 12, 6, 10, 5, 9, 7, 20, 5 )
[LOG] Total clause computation time: 0.283386/1 sec (0.023762/0.023762 sec, 0.021491/0.021491 sec, 0.002579/0.002579 sec, 0.003546/0.003546 sec, 0.003658/0.003658 sec, 0.014967/0.014967 sec, 0.036864/0.036864 sec, 0.030028/0.030028 sec, 0.013665/0.013665 sec, 0.02023/0.02023 sec, 0.021748/0.021748 sec, 0.010482/0.010482 sec, 0.008584/0.008584 sec, 0.012272/0.012272 sec, 0.014793/0.014793 sec, 0.019377/0.019377 sec, 0.017748/0.017748 sec, 0.007592/0.007592 sec )
[LOG] Total clause minimization time: 0.687001/0 sec (0.028775/0.028775 sec, 0.019192/0.019192 sec, 0.026402/0.026402 sec, 0.031312/0.031312 sec, 0.02438/0.02438 sec, 0.02871/0.02871 sec, 0.061904/0.061904 sec, 0.052916/0.052916 sec, 0.005988/0.005988 sec, 0.033221/0.033221 sec, 0.032097/0.032097 sec, 0.042053/0.042053 sec, 0.061404/0.061404 sec, 0.057263/0.057263 sec, 0.055601/0.055601 sec, 0.061462/0.061462 sec, 0.034023/0.034023 sec, 0.030298/0.030298 sec )
[LOG] Total clause size reduction: 4682 --> 552 (644 --> 64, 585 --> 35, 308 --> 13, 473 --> 23, 336 --> 22, 697 --> 93, 320 --> 20, 936 --> 84, 190 --> 9, 12 --> 10, 30 --> 30, 9 --> 9, 19 --> 19, 8 --> 8, 24 --> 22, 17 --> 17, 65 --> 65, 9 --> 9 )
[LOG] Average clause size reduction: 24.0103 --> 2.83077 (42.9333 --> 4.26667, 41.7857 --> 2.5, 38.5 --> 1.625, 39.4167 --> 1.91667, 37.3333 --> 2.44444, 38.7222 --> 5.16667, 35.5556 --> 2.22222, 37.44 --> 3.36, 31.6667 --> 1.5, 2.4 --> 2, 2.5 --> 2.5, 1.5 --> 1.5, 1.9 --> 1.9, 1.6 --> 1.6, 2.66667 --> 2.44444, 2.42857 --> 2.42857, 3.25 --> 3.25, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.09389 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 367 7 30 1 321
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.79382 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 230 new AND gates.
[LOG] Size before ABC: 391 AND gates.
[LOG] Size after ABC: 230 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.71179/2 sec (0.012846/0 sec, 0.019704/0 sec, 0.069731/0 sec, 0.036852/0 sec, 0.028773/0 sec, 0.036136/0 sec, 0.066529/0 sec, 0.088728/0 sec, 0.236699/0 sec, 0.115275/1 sec, 0.07641/0 sec, 0.101929/0 sec, 0.097678/0 sec, 0.083572/0 sec, 0.074817/0 sec, 0.099366/0 sec, 0.082665/0 sec, 0.079674/0 sec, 0.170732/0 sec, 0.133676/1 sec )
[LOG] Nr of iterations: 364 (8, 10, 31, 8, 6, 9, 7, 17, 82, 38, 7, 8, 29, 4, 5, 8, 6, 11, 33, 37 )
[LOG] Total clause computation time: 0.314805/0 sec (0.002535/0.002535 sec, 0.003711/0.003711 sec, 0.010789/0.010789 sec, 0.003526/0.003526 sec, 0.003923/0.003923 sec, 0.004099/0.004099 sec, 0.032794/0.032794 sec, 0.02855/0.02855 sec, 0.036855/0.036855 sec, 0.026285/0.026285 sec, 0.013503/0.013503 sec, 0.018219/0.018219 sec, 0.011696/0.011696 sec, 0.009281/0.009281 sec, 0.014758/0.014758 sec, 0.016442/0.016442 sec, 0.028259/0.028259 sec, 0.022177/0.022177 sec, 0.012223/0.012223 sec, 0.01518/0.01518 sec )
[LOG] Total clause minimization time: 1.32374/2 sec (0.006262/0.006262 sec, 0.012061/0.012061 sec, 0.055122/0.055122 sec, 0.029165/0.029165 sec, 0.020911/0.020911 sec, 0.027762/0.027762 sec, 0.029316/0.029316 sec, 0.055537/0.055537 sec, 0.194417/0.194417 sec, 0.083138/0.083138 sec, 0.059685/0.059685 sec, 0.080858/0.080858 sec, 0.083022/0.083022 sec, 0.071519/0.071519 sec, 0.057371/0.057371 sec, 0.080089/0.080089 sec, 0.051566/0.051566 sec, 0.054524/0.054524 sec, 0.155414/0.155414 sec, 0.116001/0.116001 sec )
[LOG] Total clause size reduction: 9629 --> 1195 (357 --> 12, 450 --> 28, 1470 --> 97, 336 --> 18, 235 --> 8, 368 --> 15, 270 --> 15, 704 --> 62, 3483 --> 446, 1554 --> 103, 12 --> 12, 24 --> 24, 91 --> 87, 6 --> 6, 8 --> 8, 15 --> 15, 15 --> 15, 29 --> 29, 99 --> 92, 103 --> 103 )
[LOG] Average clause size reduction: 26.4533 --> 3.28297 (44.625 --> 1.5, 45 --> 2.8, 47.4194 --> 3.12903, 42 --> 2.25, 39.1667 --> 1.33333, 40.8889 --> 1.66667, 38.5714 --> 2.14286, 41.4118 --> 3.64706, 42.4756 --> 5.43902, 40.8947 --> 2.71053, 1.71429 --> 1.71429, 3 --> 3, 3.13793 --> 3, 1.5 --> 1.5, 1.6 --> 1.6, 1.875 --> 1.875, 2.5 --> 2.5, 2.63636 --> 2.63636, 3 --> 2.78788, 2.78378 --> 2.78378 )
[LOG] Overall execution time: 1.79776 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.00 sec (Real time) / 1.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 526 8 33 1 475
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 8.60019 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1141 new AND gates.
[LOG] Size before ABC: 2496 AND gates.
[LOG] Size after ABC: 1140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.44656/9 sec (0.01606/0 sec, 0.037095/0 sec, 0.089437/0 sec, 0.041527/0 sec, 0.056215/0 sec, 0.045095/0 sec, 0.064415/0 sec, 0.151845/1 sec, 0.125988/0 sec, 1.9144/2 sec, 1.25541/1 sec, 0.477382/0 sec, 0.269411/1 sec, 0.254878/0 sec, 0.369821/0 sec, 0.315677/1 sec, 0.295011/0 sec, 0.379813/0 sec, 0.301643/1 sec, 0.267447/0 sec, 0.25784/0 sec, 0.797179/1 sec, 0.287446/0 sec, 0.375521/1 sec )
[LOG] Nr of iterations: 1049 (7, 17, 25, 8, 12, 10, 17, 9, 15, 404, 32, 16, 6, 12, 24, 7, 8, 7, 11, 8, 12, 336, 31, 15 )
[LOG] Total clause computation time: 1.47727/3 sec (0.003307/0.003307 sec, 0.007021/0.007021 sec, 0.016183/0.016183 sec, 0.003826/0.003826 sec, 0.005655/0.005655 sec, 0.006519/0.006519 sec, 0.008208/0.008208 sec, 0.084882/0.084882 sec, 0.053896/0.053896 sec, 0.305696/0.305696 sec, 0.072072/0.072072 sec, 0.133549/0.133549 sec, 0.038703/0.038703 sec, 0.075894/0.075894 sec, 0.023783/0.023783 sec, 0.030092/0.030092 sec, 0.02757/0.02757 sec, 0.028828/0.028828 sec, 0.097649/0.097649 sec, 0.08668/0.08668 sec, 0.088061/0.088061 sec, 0.126766/0.126766 sec, 0.032253/0.032253 sec, 0.120175/0.120175 sec )
[LOG] Total clause minimization time: 6.77246/6 sec (0.007462/0.007462 sec, 0.024584/0.024584 sec, 0.067445/0.067445 sec, 0.030982/0.030982 sec, 0.043909/0.043909 sec, 0.032931/0.032931 sec, 0.050193/0.050193 sec, 0.060745/0.060745 sec, 0.065407/0.065407 sec, 1.59611/1.59611 sec, 1.16433/1.16433 sec, 0.320469/0.320469 sec, 0.222463/0.222463 sec, 0.171607/0.171607 sec, 0.338263/0.338263 sec, 0.278564/0.278564 sec, 0.260478/0.260478 sec, 0.343693/0.343693 sec, 0.197592/0.197592 sec, 0.174272/0.174272 sec, 0.16313/0.16313 sec, 0.660724/0.660724 sec, 0.248652/0.248652 sec, 0.248445/0.248445 sec )
[LOG] Total clause size reduction: 31338 --> 6853 (348 --> 10, 912 --> 59, 1344 --> 63, 385 --> 13, 594 --> 25, 477 --> 19, 832 --> 40, 408 --> 20, 700 --> 50, 19747 --> 3924, 1488 --> 84, 705 --> 50, 10 --> 10, 39 --> 39, 63 --> 60, 13 --> 12, 15 --> 15, 13 --> 13, 22 --> 21, 20 --> 20, 35 --> 35, 3034 --> 2137, 84 --> 84, 50 --> 50 )
[LOG] Average clause size reduction: 29.8742 --> 6.53289 (49.7143 --> 1.42857, 53.6471 --> 3.47059, 53.76 --> 2.52, 48.125 --> 1.625, 49.5 --> 2.08333, 47.7 --> 1.9, 48.9412 --> 2.35294, 45.3333 --> 2.22222, 46.6667 --> 3.33333, 48.8787 --> 9.71287, 46.5 --> 2.625, 44.0625 --> 3.125, 1.66667 --> 1.66667, 3.25 --> 3.25, 2.625 --> 2.5, 1.85714 --> 1.71429, 1.875 --> 1.875, 1.85714 --> 1.85714, 2 --> 1.90909, 2.5 --> 2.5, 2.91667 --> 2.91667, 9.02976 --> 6.36012, 2.70968 --> 2.70968, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 8.60488 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.00 sec (Real time) / 8.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.51 sec (Real time) / 6.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1480 9 37 1 1423
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 19.4129 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 1597 new AND gates.
[LOG] Size before ABC: 3547 AND gates.
[LOG] Size after ABC: 1597 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.1388/19 sec (0.025376/0 sec, 0.061793/0 sec, 0.188833/0 sec, 0.099424/1 sec, 0.072858/0 sec, 0.111708/0 sec, 0.114374/0 sec, 0.084204/0 sec, 0.330989/0 sec, 0.272903/1 sec, 1.8594/1 sec, 4.62406/5 sec, 1.37863/1 sec, 0.552146/1 sec, 0.702971/1 sec, 0.701925/0 sec, 0.721653/1 sec, 0.721821/1 sec, 0.664649/1 sec, 0.730067/0 sec, 0.821704/1 sec, 0.593051/1 sec, 0.682841/0 sec, 0.780219/1 sec, 1.56027/2 sec, 0.680945/0 sec )
[LOG] Nr of iterations: 1651 (9, 29, 35, 7, 8, 11, 7, 10, 17, 13, 265, 525, 34, 7, 16, 33, 6, 7, 10, 6, 6, 8, 11, 48, 510, 13 )
[LOG] Total clause computation time: 3.36642/4 sec (0.004909/0.004909 sec, 0.01274/0.01274 sec, 0.02449/0.02449 sec, 0.004505/0.004505 sec, 0.009004/0.009004 sec, 0.006873/0.006873 sec, 0.007063/0.007063 sec, 0.0066/0.0066 sec, 0.163848/0.163848 sec, 0.12529/0.12529 sec, 0.284425/0.284425 sec, 0.734626/0.734626 sec, 0.275032/0.275032 sec, 0.102281/0.102281 sec, 0.283884/0.283884 sec, 0.065169/0.065169 sec, 0.044486/0.044486 sec, 0.047812/0.047812 sec, 0.06199/0.06199 sec, 0.135049/0.135049 sec, 0.068265/0.068265 sec, 0.176506/0.176506 sec, 0.214608/0.214608 sec, 0.098064/0.098064 sec, 0.239592/0.239592 sec, 0.169305/0.169305 sec )
[LOG] Total clause minimization time: 15.4068/14 sec (0.012868/0.012868 sec, 0.041529/0.041529 sec, 0.156022/0.156022 sec, 0.08575/0.08575 sec, 0.054686/0.054686 sec, 0.095091/0.095091 sec, 0.097996/0.097996 sec, 0.06863/0.06863 sec, 0.157195/0.157195 sec, 0.137833/0.137833 sec, 1.56114/1.56114 sec, 3.86122/3.86122 sec, 1.06169/1.06169 sec, 0.437318/0.437318 sec, 0.404538/0.404538 sec, 0.622048/0.622048 sec, 0.662941/0.662941 sec, 0.658763/0.658763 sec, 0.587794/0.587794 sec, 0.580211/0.580211 sec, 0.737333/0.737333 sec, 0.402422/0.402422 sec, 0.453759/0.453759 sec, 0.667726/0.667726 sec, 1.29863/1.29863 sec, 0.501657/0.501657 sec )
[LOG] Total clause size reduction: 56525 --> 12097 (504 --> 19, 1736 --> 122, 2074 --> 96, 360 --> 11, 413 --> 13, 580 --> 18, 342 --> 11, 504 --> 26, 880 --> 107, 648 --> 49, 13992 --> 2662, 27248 --> 5247, 1683 --> 169, 12 --> 12, 57 --> 57, 92 --> 90, 11 --> 11, 13 --> 12, 18 --> 18, 11 --> 11, 11 --> 11, 28 --> 27, 40 --> 40, 188 --> 168, 5045 --> 3055, 35 --> 35 )
[LOG] Average clause size reduction: 34.2368 --> 7.32707 (56 --> 2.11111, 59.8621 --> 4.2069, 59.2571 --> 2.74286, 51.4286 --> 1.57143, 51.625 --> 1.625, 52.7273 --> 1.63636, 48.8571 --> 1.57143, 50.4 --> 2.6, 51.7647 --> 6.29412, 49.8462 --> 3.76923, 52.8 --> 10.0453, 51.901 --> 9.99429, 49.5 --> 4.97059, 1.71429 --> 1.71429, 3.5625 --> 3.5625, 2.78788 --> 2.72727, 1.83333 --> 1.83333, 1.85714 --> 1.71429, 1.8 --> 1.8, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 3.5 --> 3.375, 3.63636 --> 3.63636, 3.91667 --> 3.5, 9.89216 --> 5.9902, 2.69231 --> 2.69231 )
[LOG] Overall execution time: 19.4191 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.00 sec (Real time) / 19.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.42 sec (Real time) / 5.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1982 10 40 1 1919
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 80.6788 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 7029 new AND gates.
[LOG] Size before ABC: 17981 AND gates.
[LOG] Size after ABC: 7029 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 80.2867/80 sec (0.024383/0 sec, 0.060798/0 sec, 0.20865/0 sec, 0.087284/0 sec, 0.099834/0 sec, 0.065792/0 sec, 0.081009/0 sec, 0.099236/0 sec, 0.260037/1 sec, 0.132772/0 sec, 0.325537/0 sec, 10.268/10 sec, 17.1943/18 sec, 3.61223/3 sec, 2.42523/3 sec, 2.42412/2 sec, 3.46468/4 sec, 3.52016/3 sec, 2.52215/3 sec, 2.71606/2 sec, 2.67005/3 sec, 2.79357/3 sec, 2.14513/2 sec, 2.69359/3 sec, 1.62856/1 sec, 9.19106/10 sec, 7.01709/7 sec, 2.55543/2 sec )
[LOG] Nr of iterations: 4595 (7, 21, 56, 11, 11, 6, 6, 8, 15, 10, 17, 1573, 654, 29, 6, 10, 47, 8, 10, 5, 5, 7, 8, 9, 10, 1384, 638, 24 )
[LOG] Total clause computation time: 14.9966/16 sec (0.005593/0.005593 sec, 0.011765/0.011765 sec, 0.029665/0.029665 sec, 0.008609/0.008609 sec, 0.006856/0.006856 sec, 0.006158/0.006158 sec, 0.007867/0.007867 sec, 0.008844/0.008844 sec, 0.113134/0.113134 sec, 0.008715/0.008715 sec, 0.110634/0.110634 sec, 1.40327/1.40327 sec, 3.0111/3.0111 sec, 1.57647/1.57647 sec, 0.447364/0.447364 sec, 1.19736/1.19736 sec, 0.143053/0.143053 sec, 0.086689/0.086689 sec, 0.087628/0.087628 sec, 0.09138/0.09138 sec, 0.244382/0.244382 sec, 0.330031/0.330031 sec, 0.678427/0.678427 sec, 0.574548/0.574548 sec, 0.450963/0.450963 sec, 1.43424/1.43424 sec, 1.66151/1.66151 sec, 1.26038/1.26038 sec )
[LOG] Total clause minimization time: 64.1855/64 sec (0.011873/0.011873 sec, 0.04179/0.04179 sec, 0.171151/0.171151 sec, 0.070484/0.070484 sec, 0.084269/0.084269 sec, 0.051767/0.051767 sec, 0.064749/0.064749 sec, 0.081509/0.081509 sec, 0.137576/0.137576 sec, 0.114688/0.114688 sec, 0.206568/0.206568 sec, 8.81722/8.81722 sec, 14.0846/14.0846 sec, 1.89567/1.89567 sec, 1.9418/1.9418 sec, 1.19044/1.19044 sec, 3.2868/3.2868 sec, 3.39645/3.39645 sec, 2.39801/2.39801 sec, 2.58566/2.58566 sec, 2.38566/2.38566 sec, 2.4217/2.4217 sec, 1.42292/1.42292 sec, 2.07528/2.07528 sec, 1.13834/1.13834 sec, 7.56287/7.56287 sec, 5.28342/5.28342 sec, 1.26229/1.26229 sec )
[LOG] Total clause size reduction: 162807 --> 46674 (408 --> 10, 1340 --> 91, 3630 --> 178, 650 --> 22, 640 --> 19, 315 --> 9, 310 --> 8, 427 --> 13, 840 --> 90, 531 --> 17, 928 --> 91, 89604 --> 20507, 36568 --> 7478, 1540 --> 160, 10 --> 10, 37 --> 37, 138 --> 133, 15 --> 15, 19 --> 19, 9 --> 9, 8 --> 8, 13 --> 13, 25 --> 25, 17 --> 17, 32 --> 32, 17393 --> 11572, 7240 --> 5971, 120 --> 120 )
[LOG] Average clause size reduction: 35.4313 --> 10.1576 (58.2857 --> 1.42857, 63.8095 --> 4.33333, 64.8214 --> 3.17857, 59.0909 --> 2, 58.1818 --> 1.72727, 52.5 --> 1.5, 51.6667 --> 1.33333, 53.375 --> 1.625, 56 --> 6, 53.1 --> 1.7, 54.5882 --> 5.35294, 56.9638 --> 13.0369, 55.9144 --> 11.4343, 53.1034 --> 5.51724, 1.66667 --> 1.66667, 3.7 --> 3.7, 2.93617 --> 2.82979, 1.875 --> 1.875, 1.9 --> 1.9, 1.8 --> 1.8, 1.6 --> 1.6, 1.85714 --> 1.85714, 3.125 --> 3.125, 1.88889 --> 1.88889, 3.2 --> 3.2, 12.5672 --> 8.36127, 11.348 --> 9.35893, 5 --> 5 )
[LOG] Overall execution time: 80.6855 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.45 sec (Real time) / 81.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.73 sec (Real time) / 6.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.78 sec (Real time) / 62.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 7455 11 43 1 7387
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 16.0552 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 806 AND gates.
[LOG] Size after ABC: 427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 15.7067/16 sec (0.030346/0 sec, 0.057849/0 sec, 0.279205/0 sec, 0.085348/0 sec, 0.07511/0 sec, 0.087102/0 sec, 0.120795/1 sec, 0.112388/0 sec, 0.234168/0 sec, 0.152952/0 sec, 0.34586/0 sec, 0.160472/1 sec, 3.95375/4 sec, 2.12895/2 sec, 0.902303/1 sec, 0.492539/0 sec, 0.445451/1 sec, 0.577676/0 sec, 0.531721/1 sec, 0.51001/0 sec, 0.448814/1 sec, 0.458182/0 sec, 0.487665/1 sec, 0.480582/0 sec, 0.559443/1 sec, 0.507073/0 sec, 0.543804/1 sec, 0.316268/0 sec, 0.334183/0 sec, 0.286664/1 sec )
[LOG] Nr of iterations: 1336 (8, 14, 62, 10, 10, 6, 8, 7, 9, 9, 19, 12, 706, 115, 61, 7, 6, 45, 6, 6, 5, 7, 6, 8, 8, 12, 9, 57, 44, 54 )
[LOG] Total clause computation time: 2.31836/4 sec (0.006853/0.006853 sec, 0.009782/0.009782 sec, 0.036933/0.036933 sec, 0.009026/0.009026 sec, 0.008538/0.008538 sec, 0.006557/0.006557 sec, 0.007692/0.007692 sec, 0.008393/0.008393 sec, 0.120631/0.120631 sec, 0.013469/0.013469 sec, 0.0917/0.0917 sec, 0.014649/0.014649 sec, 0.41965/0.41965 sec, 0.508833/0.508833 sec, 0.143961/0.143961 sec, 0.078837/0.078837 sec, 0.128575/0.128575 sec, 0.037263/0.037263 sec, 0.024726/0.024726 sec, 0.028743/0.028743 sec, 0.034842/0.034842 sec, 0.036807/0.036807 sec, 0.02437/0.02437 sec, 0.151691/0.151691 sec, 0.028678/0.028678 sec, 0.166758/0.166758 sec, 0.049606/0.049606 sec, 0.039627/0.039627 sec, 0.040759/0.040759 sec, 0.040407/0.040407 sec )
[LOG] Total clause minimization time: 13.027/12 sec (0.013879/0.013879 sec, 0.038457/0.038457 sec, 0.231753/0.231753 sec, 0.065621/0.065621 sec, 0.05628/0.05628 sec, 0.069961/0.069961 sec, 0.10347/0.10347 sec, 0.093085/0.093085 sec, 0.102119/0.102119 sec, 0.128498/0.128498 sec, 0.24402/0.24402 sec, 0.132972/0.132972 sec, 3.51284/3.51284 sec, 1.58937/1.58937 sec, 0.725971/0.725971 sec, 0.401986/0.401986 sec, 0.305817/0.305817 sec, 0.528844/0.528844 sec, 0.495798/0.495798 sec, 0.470982/0.470982 sec, 0.403897/0.403897 sec, 0.41041/0.41041 sec, 0.452722/0.452722 sec, 0.317986/0.317986 sec, 0.519888/0.519888 sec, 0.329575/0.329575 sec, 0.483317/0.483317 sec, 0.268795/0.268795 sec, 0.288198/0.288198 sec, 0.240519/0.240519 sec )
[LOG] Total clause size reduction: 65337 --> 11039 (511 --> 12, 936 --> 65, 4331 --> 232, 630 --> 20, 621 --> 21, 340 --> 8, 469 --> 11, 396 --> 10, 520 --> 34, 512 --> 14, 1134 --> 114, 682 --> 25, 43005 --> 8884, 6840 --> 577, 3540 --> 206, 12 --> 12, 24 --> 24, 152 --> 137, 9 --> 9, 9 --> 9, 8 --> 8, 11 --> 11, 10 --> 10, 34 --> 32, 14 --> 14, 48 --> 48, 17 --> 17, 215 --> 187, 142 --> 123, 165 --> 165 )
[LOG] Average clause size reduction: 48.9049 --> 8.26272 (63.875 --> 1.5, 66.8571 --> 4.64286, 69.8548 --> 3.74194, 63 --> 2, 62.1 --> 2.1, 56.6667 --> 1.33333, 58.625 --> 1.375, 56.5714 --> 1.42857, 57.7778 --> 3.77778, 56.8889 --> 1.55556, 59.6842 --> 6, 56.8333 --> 2.08333, 60.9136 --> 12.5836, 59.4783 --> 5.01739, 58.0328 --> 3.37705, 1.71429 --> 1.71429, 4 --> 4, 3.37778 --> 3.04444, 1.5 --> 1.5, 1.5 --> 1.5, 1.6 --> 1.6, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 4.25 --> 4, 1.75 --> 1.75, 4 --> 4, 1.88889 --> 1.88889, 3.77193 --> 3.2807, 3.22727 --> 2.79545, 3.05556 --> 3.05556 )
[LOG] Overall execution time: 16.0616 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.28 sec (Real time) / 16.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.76 sec (Real time) / 2.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 895 12 46 1 823
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 78.1038 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 5481 new AND gates.
[LOG] Size before ABC: 13045 AND gates.
[LOG] Size after ABC: 5481 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 77.5333/77 sec (0.06614/0 sec, 0.096486/0 sec, 0.404369/1 sec, 0.169623/0 sec, 0.13429/0 sec, 0.097489/0 sec, 0.122046/0 sec, 0.145806/0 sec, 0.390287/1 sec, 0.124512/0 sec, 0.221441/0 sec, 0.144364/0 sec, 0.177506/1 sec, 16.062/16 sec, 13.7683/13 sec, 13.3394/14 sec, 2.68362/2 sec, 1.8683/1 sec, 1.63789/2 sec, 1.54998/2 sec, 1.58395/1 sec, 1.32007/2 sec, 1.41834/1 sec, 1.3296/1 sec, 1.36922/2 sec, 1.22002/1 sec, 1.3045/1 sec, 1.20626/1 sec, 1.64591/2 sec, 1.14732/1 sec, 6.91849/7 sec, 1.20585/1 sec, 1.28031/2 sec, 1.37963/1 sec )
[LOG] Nr of iterations: 3818 (18, 30, 73, 7, 8, 7, 12, 9, 18, 11, 8, 13, 24, 1541, 189, 90, 20, 8, 27, 53, 6, 6, 6, 9, 7, 7, 9, 7, 8, 16, 1396, 83, 73, 19 )
[LOG] Total clause computation time: 6.42074/11 sec (0.008613/0.008613 sec, 0.016322/0.016322 sec, 0.033255/0.033255 sec, 0.008262/0.008262 sec, 0.006909/0.006909 sec, 0.006111/0.006111 sec, 0.018653/0.018653 sec, 0.008214/0.008214 sec, 0.117948/0.117948 sec, 0.009208/0.009208 sec, 0.073456/0.073456 sec, 0.015934/0.015934 sec, 0.022914/0.022914 sec, 1.14427/1.14427 sec, 0.692565/0.692565 sec, 0.533467/0.533467 sec, 0.329155/0.329155 sec, 0.153549/0.153549 sec, 0.35511/0.35511 sec, 0.065155/0.065155 sec, 0.075559/0.075559 sec, 0.074674/0.074674 sec, 0.056079/0.056079 sec, 0.071398/0.071398 sec, 0.064502/0.064502 sec, 0.505423/0.505423 sec, 0.071283/0.071283 sec, 0.414695/0.414695 sec, 0.064375/0.064375 sec, 0.159216/0.159216 sec, 0.614551/0.614551 sec, 0.177147/0.177147 sec, 0.165362/0.165362 sec, 0.287412/0.287412 sec )
[LOG] Total clause minimization time: 70.252/65 sec (0.047047/0.047047 sec, 0.070605/0.070605 sec, 0.36095/0.36095 sec, 0.148473/0.148473 sec, 0.115477/0.115477 sec, 0.080846/0.080846 sec, 0.092028/0.092028 sec, 0.126034/0.126034 sec, 0.261244/0.261244 sec, 0.103114/0.103114 sec, 0.136401/0.136401 sec, 0.116561/0.116561 sec, 0.142319/0.142319 sec, 14.8868/14.8868 sec, 13.001/13.001 sec, 12.7164/12.7164 sec, 2.26337/2.26337 sec, 1.68947/1.68947 sec, 1.25742/1.25742 sec, 1.45988/1.45988 sec, 1.48388/1.48388 sec, 1.22155/1.22155 sec, 1.33614/1.33614 sec, 1.23302/1.23302 sec, 1.27938/1.27938 sec, 0.688827/0.688827 sec, 1.21012/1.21012 sec, 0.765936/0.765936 sec, 1.55559/1.55559 sec, 0.962069/0.962069 sec, 6.2618/6.2618 sec, 1.00965/1.00965 sec, 1.09551/1.09551 sec, 1.07305/1.07305 sec )
[LOG] Total clause size reduction: 160524 --> 38816 (1360 --> 111, 2291 --> 140, 5616 --> 283, 462 --> 10, 532 --> 19, 450 --> 11, 814 --> 24, 584 --> 16, 1224 --> 188, 710 --> 19, 490 --> 27, 828 --> 47, 1564 --> 84, 103180 --> 22859, 12408 --> 1454, 5785 --> 412, 1216 --> 67, 13 --> 13, 122 --> 122, 186 --> 175, 10 --> 8, 11 --> 10, 11 --> 10, 17 --> 16, 13 --> 12, 28 --> 28, 17 --> 17, 27 --> 27, 15 --> 15, 31 --> 28, 19878 --> 11989, 316 --> 260, 248 --> 248, 67 --> 67 )
[LOG] Average clause size reduction: 42.044 --> 10.1666 (75.5556 --> 6.16667, 76.3667 --> 4.66667, 76.9315 --> 3.87671, 66 --> 1.42857, 66.5 --> 2.375, 64.2857 --> 1.57143, 67.8333 --> 2, 64.8889 --> 1.77778, 68 --> 10.4444, 64.5455 --> 1.72727, 61.25 --> 3.375, 63.6923 --> 3.61538, 65.1667 --> 3.5, 66.9565 --> 14.8339, 65.6508 --> 7.69312, 64.2778 --> 4.57778, 60.8 --> 3.35, 1.625 --> 1.625, 4.51852 --> 4.51852, 3.50943 --> 3.30189, 1.66667 --> 1.33333, 1.83333 --> 1.66667, 1.83333 --> 1.66667, 1.88889 --> 1.77778, 1.85714 --> 1.71429, 4 --> 4, 1.88889 --> 1.88889, 3.85714 --> 3.85714, 1.875 --> 1.875, 1.9375 --> 1.75, 14.2393 --> 8.58811, 3.80723 --> 3.13253, 3.39726 --> 3.39726, 3.52632 --> 3.52632 )
[LOG] Overall execution time: 78.1111 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 79.31 sec (Real time) / 78.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.94 sec (Real time) / 4.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.64 sec (Real time) / 22.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 6004 13 50 1 5924
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 36.9236 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 557 new AND gates.
[LOG] Size before ABC: 1015 AND gates.
[LOG] Size after ABC: 557 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.2472/37 sec (0.586459/1 sec, 0.647379/1 sec, 0.046037/0 sec, 0.395213/0 sec, 0.399357/0 sec, 0.173343/1 sec, 0.15705/0 sec, 0.176669/0 sec, 0.153979/0 sec, 4.92762/5 sec, 0.270696/0 sec, 0.327381/1 sec, 0.309638/0 sec, 6.00672/6 sec, 0.414404/0 sec, 1.44479/2 sec, 5.89117/6 sec, 2.35992/2 sec, 1.00166/1 sec, 0.626792/1 sec, 0.665429/0 sec, 0.638709/1 sec, 0.586032/1 sec, 0.810701/0 sec, 0.738866/1 sec, 0.60373/1 sec, 0.765672/1 sec, 0.591229/0 sec, 0.535442/1 sec, 0.606563/0 sec, 0.627367/1 sec, 0.463499/0 sec, 0.463695/1 sec, 0.622212/1 sec, 0.705264/0 sec, 0.506513/1 sec )
[LOG] Nr of iterations: 1848 (14, 11, 11, 8, 22, 10, 18, 11, 11, 649, 16, 14, 12, 440, 17, 112, 153, 22, 9, 8, 9, 7, 17, 8, 10, 9, 7, 16, 10, 9, 8, 15, 14, 97, 26, 18 )
[LOG] Total clause computation time: 5.08734/5 sec (0.215822/0.215822 sec, 0.115995/0.115995 sec, 0.007785/0.007785 sec, 0.240857/0.240857 sec, 0.105681/0.105681 sec, 0.01068/0.01068 sec, 0.019036/0.019036 sec, 0.011679/0.011679 sec, 0.013016/0.013016 sec, 0.305734/0.305734 sec, 0.032917/0.032917 sec, 0.035198/0.035198 sec, 0.06756/0.06756 sec, 0.413914/0.413914 sec, 0.055338/0.055338 sec, 0.213926/0.213926 sec, 0.577321/0.577321 sec, 0.401438/0.401438 sec, 0.407197/0.407197 sec, 0.458385/0.458385 sec, 0.084641/0.084641 sec, 0.173556/0.173556 sec, 0.149042/0.149042 sec, 0.049474/0.049474 sec, 0.043474/0.043474 sec, 0.046644/0.046644 sec, 0.048113/0.048113 sec, 0.047778/0.047778 sec, 0.039116/0.039116 sec, 0.040766/0.040766 sec, 0.044517/0.044517 sec, 0.042605/0.042605 sec, 0.029731/0.029731 sec, 0.238625/0.238625 sec, 0.147586/0.147586 sec, 0.15219/0.15219 sec )
[LOG] Total clause minimization time: 30.2373/32 sec (0.359218/0.359218 sec, 0.519916/0.519916 sec, 0.02556/0.02556 sec, 0.141882/0.141882 sec, 0.281057/0.281057 sec, 0.151521/0.151521 sec, 0.125674/0.125674 sec, 0.152772/0.152772 sec, 0.128572/0.128572 sec, 4.60342/4.60342 sec, 0.204442/0.204442 sec, 0.243282/0.243282 sec, 0.193381/0.193381 sec, 5.54218/5.54218 sec, 0.288336/0.288336 sec, 1.16056/1.16056 sec, 5.23681/5.23681 sec, 1.85638/1.85638 sec, 0.573218/0.573218 sec, 0.146613/0.146613 sec, 0.559205/0.559205 sec, 0.444818/0.444818 sec, 0.416098/0.416098 sec, 0.740929/0.740929 sec, 0.674281/0.674281 sec, 0.536808/0.536808 sec, 0.69799/0.69799 sec, 0.528311/0.528311 sec, 0.481759/0.481759 sec, 0.553209/0.553209 sec, 0.569249/0.569249 sec, 0.41122/0.41122 sec, 0.424521/0.424521 sec, 0.374426/0.374426 sec, 0.546686/0.546686 sec, 0.34299/0.34299 sec )
[LOG] Total clause size reduction: 114266 --> 20881 (1105 --> 48, 840 --> 29, 830 --> 27, 574 --> 29, 1701 --> 124, 720 --> 28, 1343 --> 72, 780 --> 18, 770 --> 31, 49248 --> 10263, 1125 --> 46, 962 --> 53, 803 --> 36, 31608 --> 6661, 1136 --> 50, 7770 --> 657, 10488 --> 1629, 1428 --> 65, 26 --> 26, 16 --> 16, 15 --> 15, 29 --> 29, 70 --> 68, 13 --> 13, 17 --> 17, 16 --> 16, 12 --> 12, 46 --> 46, 19 --> 19, 19 --> 19, 17 --> 17, 43 --> 43, 38 --> 38, 489 --> 489, 100 --> 82, 50 --> 50 )
[LOG] Average clause size reduction: 61.8323 --> 11.2992 (78.9286 --> 3.42857, 76.3636 --> 2.63636, 75.4545 --> 2.45455, 71.75 --> 3.625, 77.3182 --> 5.63636, 72 --> 2.8, 74.6111 --> 4, 70.9091 --> 1.63636, 70 --> 2.81818, 75.8829 --> 15.8136, 70.3125 --> 2.875, 68.7143 --> 3.78571, 66.9167 --> 3, 71.8364 --> 15.1386, 66.8235 --> 2.94118, 69.375 --> 5.86607, 68.549 --> 10.6471, 64.9091 --> 2.95455, 2.88889 --> 2.88889, 2 --> 2, 1.66667 --> 1.66667, 4.14286 --> 4.14286, 4.11765 --> 4, 1.625 --> 1.625, 1.7 --> 1.7, 1.77778 --> 1.77778, 1.71429 --> 1.71429, 2.875 --> 2.875, 1.9 --> 1.9, 2.11111 --> 2.11111, 2.125 --> 2.125, 2.86667 --> 2.86667, 2.71429 --> 2.71429, 5.04124 --> 5.04124, 3.84615 --> 3.15385, 2.77778 --> 2.77778 )
[LOG] Overall execution time: 36.9315 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.23 sec (Real time) / 37.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.57 sec (Real time) / 2.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1117 14 53 1 1032
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 37.3876 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 748 new AND gates.
[LOG] Size before ABC: 1542 AND gates.
[LOG] Size after ABC: 748 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 36.4769/35 sec (0.458309/0 sec, 1.13773/1 sec, 0.053872/0 sec, 0.421118/1 sec, 0.453866/0 sec, 0.120668/0 sec, 0.16597/0 sec, 0.153358/1 sec, 0.171434/0 sec, 0.266833/0 sec, 0.245553/0 sec, 0.469448/1 sec, 0.317816/0 sec, 0.558563/1 sec, 0.368269/0 sec, 2.87947/3 sec, 1.23466/1 sec, 9.23002/9 sec, 2.0194/2 sec, 1.30331/2 sec, 0.852432/1 sec, 0.816139/0 sec, 0.578098/1 sec, 0.84129/1 sec, 0.697413/1 sec, 0.882261/0 sec, 0.823199/1 sec, 0.796267/1 sec, 0.723019/1 sec, 0.67773/0 sec, 0.935386/0 sec, 0.69244/1 sec, 0.837567/1 sec, 0.8876/1 sec, 0.86353/1 sec, 0.868735/1 sec, 0.927772/1 sec, 0.746386/0 sec )
[LOG] Nr of iterations: 1480 (14, 11, 7, 10, 12, 10, 9, 9, 10, 15, 12, 48, 18, 32, 22, 374, 116, 380, 19, 12, 8, 5, 8, 10, 8, 8, 8, 7, 14, 10, 9, 12, 15, 13, 46, 112, 29, 18 )
[LOG] Total clause computation time: 6.18758/6 sec (0.418861/0.418861 sec, 0.282757/0.282757 sec, 0.010865/0.010865 sec, 0.169032/0.169032 sec, 0.133629/0.133629 sec, 0.012268/0.012268 sec, 0.011041/0.011041 sec, 0.015064/0.015064 sec, 0.013562/0.013562 sec, 0.047987/0.047987 sec, 0.043846/0.043846 sec, 0.041159/0.041159 sec, 0.042654/0.042654 sec, 0.058255/0.058255 sec, 0.039522/0.039522 sec, 0.30614/0.30614 sec, 0.20124/0.20124 sec, 0.817385/0.817385 sec, 0.416592/0.416592 sec, 0.445823/0.445823 sec, 0.702373/0.702373 sec, 0.091558/0.091558 sec, 0.178054/0.178054 sec, 0.243523/0.243523 sec, 0.058189/0.058189 sec, 0.037434/0.037434 sec, 0.053867/0.053867 sec, 0.047072/0.047072 sec, 0.051163/0.051163 sec, 0.044117/0.044117 sec, 0.056772/0.056772 sec, 0.042722/0.042722 sec, 0.051284/0.051284 sec, 0.047835/0.047835 sec, 0.074316/0.074316 sec, 0.2655/0.2655 sec, 0.269354/0.269354 sec, 0.344768/0.344768 sec )
[LOG] Total clause minimization time: 29.601/29 sec (0.026478/0.026478 sec, 0.841116/0.841116 sec, 0.029016/0.029016 sec, 0.237578/0.237578 sec, 0.305711/0.305711 sec, 0.094211/0.094211 sec, 0.14222/0.14222 sec, 0.124168/0.124168 sec, 0.143799/0.143799 sec, 0.204364/0.204364 sec, 0.187319/0.187319 sec, 0.413298/0.413298 sec, 0.259731/0.259731 sec, 0.484162/0.484162 sec, 0.310889/0.310889 sec, 2.55126/2.55126 sec, 1.00207/1.00207 sec, 8.37133/8.37133 sec, 1.55099/1.55099 sec, 0.840618/0.840618 sec, 0.130887/0.130887 sec, 0.706452/0.706452 sec, 0.382264/0.382264 sec, 0.581254/0.581254 sec, 0.621118/0.621118 sec, 0.827624/0.827624 sec, 0.74983/0.74983 sec, 0.732435/0.732435 sec, 0.652275/0.652275 sec, 0.615906/0.615906 sec, 0.860462/0.860462 sec, 0.631391/0.631391 sec, 0.768608/0.768608 sec, 0.822908/0.822908 sec, 0.773561/0.773561 sec, 0.587163/0.587163 sec, 0.645401/0.645401 sec, 0.39114/0.39114 sec )
[LOG] Total clause size reduction: 85349 --> 12722 (1170 --> 41, 890 --> 25, 528 --> 21, 783 --> 51, 946 --> 63, 765 --> 28, 672 --> 12, 664 --> 12, 738 --> 19, 1134 --> 34, 880 --> 28, 3713 --> 471, 1326 --> 48, 2387 --> 299, 1596 --> 78, 27975 --> 4085, 8510 --> 887, 27667 --> 4917, 1296 --> 61, 36 --> 36, 16 --> 16, 9 --> 9, 36 --> 36, 49 --> 49, 12 --> 12, 12 --> 12, 12 --> 12, 11 --> 11, 34 --> 34, 23 --> 23, 17 --> 17, 26 --> 26, 42 --> 42, 30 --> 30, 325 --> 168, 848 --> 848, 110 --> 100, 61 --> 61 )
[LOG] Average clause size reduction: 57.6682 --> 8.59595 (83.5714 --> 2.92857, 80.9091 --> 2.27273, 75.4286 --> 3, 78.3 --> 5.1, 78.8333 --> 5.25, 76.5 --> 2.8, 74.6667 --> 1.33333, 73.7778 --> 1.33333, 73.8 --> 1.9, 75.6 --> 2.26667, 73.3333 --> 2.33333, 77.3542 --> 9.8125, 73.6667 --> 2.66667, 74.5938 --> 9.34375, 72.5455 --> 3.54545, 74.7995 --> 10.9225, 73.3621 --> 7.64655, 72.8079 --> 12.9395, 68.2105 --> 3.21053, 3 --> 3, 2 --> 2, 1.8 --> 1.8, 4.5 --> 4.5, 4.9 --> 4.9, 1.5 --> 1.5, 1.5 --> 1.5, 1.5 --> 1.5, 1.57143 --> 1.57143, 2.42857 --> 2.42857, 2.3 --> 2.3, 1.88889 --> 1.88889, 2.16667 --> 2.16667, 2.8 --> 2.8, 2.30769 --> 2.30769, 7.06522 --> 3.65217, 7.57143 --> 7.57143, 3.7931 --> 3.44828, 3.38889 --> 3.38889 )
[LOG] Overall execution time: 37.397 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 37.73 sec (Real time) / 37.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.74 sec (Real time) / 3.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1348 15 56 1 1258
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 55.7672 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1253 new AND gates.
[LOG] Size before ABC: 2804 AND gates.
[LOG] Size after ABC: 1253 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 54.9032/56 sec (0.100167/0 sec, 0.982877/1 sec, 0.055379/1 sec, 0.609218/0 sec, 0.503709/1 sec, 0.257662/0 sec, 0.231174/0 sec, 0.237429/0 sec, 0.24492/1 sec, 0.406906/0 sec, 0.324478/0 sec, 0.303493/1 sec, 0.469527/0 sec, 0.353679/1 sec, 1.22147/1 sec, 4.44852/4 sec, 4.59782/5 sec, 1.09867/1 sec, 7.41602/7 sec, 5.94693/6 sec, 1.5755/2 sec, 0.989742/1 sec, 0.954733/1 sec, 1.2588/1 sec, 1.22157/1 sec, 1.44353/2 sec, 1.24834/1 sec, 1.13035/1 sec, 1.21162/1 sec, 1.50001/2 sec, 1.26288/1 sec, 1.24509/1 sec, 1.28446/2 sec, 1.65946/1 sec, 1.32472/2 sec, 0.899873/1 sec, 1.33574/1 sec, 1.20867/1 sec, 1.1604/1 sec, 1.17768/2 sec )
[LOG] Nr of iterations: 2066 (25, 16, 6, 8, 10, 8, 10, 8, 8, 11, 25, 20, 41, 10, 127, 475, 381, 79, 141, 52, 16, 10, 5, 6, 7, 7, 9, 7, 7, 8, 9, 13, 14, 9, 13, 12, 310, 76, 24, 43 )
[LOG] Total clause computation time: 7.54183/7 sec (0.024965/0.024965 sec, 0.21929/0.21929 sec, 0.011928/0.011928 sec, 0.315583/0.315583 sec, 0.183197/0.183197 sec, 0.013325/0.013325 sec, 0.016717/0.016717 sec, 0.01234/0.01234 sec, 0.029298/0.029298 sec, 0.032885/0.032885 sec, 0.032797/0.032797 sec, 0.023223/0.023223 sec, 0.055274/0.055274 sec, 0.038009/0.038009 sec, 0.124669/0.124669 sec, 0.417666/0.417666 sec, 0.575406/0.575406 sec, 0.139137/0.139137 sec, 0.521559/0.521559 sec, 0.711113/0.711113 sec, 0.543509/0.543509 sec, 0.787368/0.787368 sec, 0.175334/0.175334 sec, 0.291334/0.291334 sec, 0.418965/0.418965 sec, 0.048543/0.048543 sec, 0.06322/0.06322 sec, 0.057365/0.057365 sec, 0.044546/0.044546 sec, 0.076095/0.076095 sec, 0.068269/0.068269 sec, 0.057878/0.057878 sec, 0.060984/0.060984 sec, 0.074661/0.074661 sec, 0.056216/0.056216 sec, 0.045194/0.045194 sec, 0.364607/0.364607 sec, 0.065505/0.065505 sec, 0.386938/0.386938 sec, 0.356917/0.356917 sec )
[LOG] Total clause minimization time: 46.407/48 sec (0.060582/0.060582 sec, 0.74936/0.74936 sec, 0.027681/0.027681 sec, 0.27796/0.27796 sec, 0.303396/0.303396 sec, 0.228563/0.228563 sec, 0.19772/0.19772 sec, 0.209201/0.209201 sec, 0.198688/0.198688 sec, 0.35833/0.35833 sec, 0.275746/0.275746 sec, 0.263763/0.263763 sec, 0.396534/0.396534 sec, 0.298388/0.298388 sec, 1.07792/1.07792 sec, 4.0023/4.0023 sec, 3.97489/3.97489 sec, 0.897116/0.897116 sec, 6.82591/6.82591 sec, 5.16258/5.16258 sec, 1.00809/1.00809 sec, 0.178818/0.178818 sec, 0.758177/0.758177 sec, 0.943374/0.943374 sec, 0.779477/0.779477 sec, 1.37205/1.37205 sec, 1.16174/1.16174 sec, 1.04771/1.04771 sec, 1.14224/1.14224 sec, 1.40123/1.40123 sec, 1.1723/1.1723 sec, 1.16367/1.16367 sec, 1.20071/1.20071 sec, 1.56096/1.56096 sec, 1.24542/1.24542 sec, 0.835558/0.835558 sec, 0.954272/0.954272 sec, 1.12856/1.12856 sec, 0.758632/0.758632 sec, 0.807382/0.807382 sec )
[LOG] Total clause size reduction: 118835 --> 18056 (2280 --> 86, 1410 --> 54, 465 --> 8, 644 --> 52, 819 --> 76, 630 --> 11, 801 --> 15, 616 --> 11, 609 --> 11, 860 --> 35, 2040 --> 83, 1596 --> 48, 3320 --> 152, 738 --> 20, 10206 --> 1860, 37920 --> 7335, 30020 --> 3457, 6084 --> 318, 10780 --> 1307, 3876 --> 313, 47 --> 46, 20 --> 20, 8 --> 8, 32 --> 32, 33 --> 33, 11 --> 11, 15 --> 15, 11 --> 11, 11 --> 11, 15 --> 15, 18 --> 18, 24 --> 24, 29 --> 29, 20 --> 20, 39 --> 39, 25 --> 25, 2122 --> 1853, 302 --> 261, 90 --> 84, 249 --> 249 )
[LOG] Average clause size reduction: 57.5194 --> 8.73959 (91.2 --> 3.44, 88.125 --> 3.375, 77.5 --> 1.33333, 80.5 --> 6.5, 81.9 --> 7.6, 78.75 --> 1.375, 80.1 --> 1.5, 77 --> 1.375, 76.125 --> 1.375, 78.1818 --> 3.18182, 81.6 --> 3.32, 79.8 --> 2.4, 80.9756 --> 3.70732, 73.8 --> 2, 80.3622 --> 14.6457, 79.8316 --> 15.4421, 78.7927 --> 9.07349, 77.0127 --> 4.02532, 76.4539 --> 9.2695, 74.5385 --> 6.01923, 2.9375 --> 2.875, 2 --> 2, 1.6 --> 1.6, 5.33333 --> 5.33333, 4.71429 --> 4.71429, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.875 --> 1.875, 2 --> 2, 1.84615 --> 1.84615, 2.07143 --> 2.07143, 2.22222 --> 2.22222, 3 --> 3, 2.08333 --> 2.08333, 6.84516 --> 5.97742, 3.97368 --> 3.43421, 3.75 --> 3.5, 5.7907 --> 5.7907 )
[LOG] Overall execution time: 55.777 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.20 sec (Real time) / 55.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.21 sec (Real time) / 5.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1895 16 59 1 1800
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 83.3822 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 1664 new AND gates.
[LOG] Size before ABC: 3742 AND gates.
[LOG] Size after ABC: 1664 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 82.254/82 sec (0.100247/0 sec, 0.102661/0 sec, 0.054332/0 sec, 0.542923/0 sec, 0.870905/1 sec, 0.220236/0 sec, 0.221409/1 sec, 0.262746/0 sec, 0.272944/0 sec, 0.28629/1 sec, 0.334962/0 sec, 0.269096/0 sec, 0.294665/0 sec, 0.442059/1 sec, 2.09352/2 sec, 2.14745/2 sec, 9.13897/9 sec, 1.77325/2 sec, 1.51639/2 sec, 13.4662/13 sec, 8.53958/9 sec, 2.3203/2 sec, 1.99362/2 sec, 1.68767/2 sec, 1.56199/1 sec, 1.5207/2 sec, 1.63353/1 sec, 2.11111/3 sec, 2.00636/2 sec, 1.75319/1 sec, 2.02365/2 sec, 2.06672/2 sec, 1.67907/2 sec, 1.88366/2 sec, 2.12646/2 sec, 1.87284/2 sec, 1.75408/2 sec, 2.13245/2 sec, 1.70429/2 sec, 1.91928/2 sec, 1.8723/1 sec, 1.67985/2 sec )
[LOG] Nr of iterations: 2912 (19, 18, 6, 8, 14, 9, 8, 8, 8, 11, 15, 12, 15, 16, 177, 185, 861, 112, 81, 324, 117, 13, 13, 5, 7, 9, 8, 7, 7, 7, 8, 11, 9, 12, 10, 10, 9, 443, 102, 80, 25, 93 )
[LOG] Total clause computation time: 9.52478/8 sec (0.02726/0.02726 sec, 0.020248/0.020248 sec, 0.011977/0.011977 sec, 0.27579/0.27579 sec, 0.209754/0.209754 sec, 0.012873/0.012873 sec, 0.01732/0.01732 sec, 0.015395/0.015395 sec, 0.016777/0.016777 sec, 0.034901/0.034901 sec, 0.033768/0.033768 sec, 0.030268/0.030268 sec, 0.043205/0.043205 sec, 0.045799/0.045799 sec, 0.160903/0.160903 sec, 0.2453/0.2453 sec, 1.05593/1.05593 sec, 0.173039/0.173039 sec, 0.174061/0.174061 sec, 1.15439/1.15439 sec, 0.85628/0.85628 sec, 0.663465/0.663465 sec, 0.727109/0.727109 sec, 0.261527/0.261527 sec, 0.496508/0.496508 sec, 0.336705/0.336705 sec, 0.061117/0.061117 sec, 0.052214/0.052214 sec, 0.055324/0.055324 sec, 0.058333/0.058333 sec, 0.084283/0.084283 sec, 0.071961/0.071961 sec, 0.101982/0.101982 sec, 0.055633/0.055633 sec, 0.08887/0.08887 sec, 0.07041/0.07041 sec, 0.086276/0.086276 sec, 0.570115/0.570115 sec, 0.111164/0.111164 sec, 0.099474/0.099474 sec, 0.442829/0.442829 sec, 0.414245/0.414245 sec )
[LOG] Total clause minimization time: 71.4378/74 sec (0.056092/0.056092 sec, 0.064856/0.064856 sec, 0.024812/0.024812 sec, 0.248853/0.248853 sec, 0.643007/0.643007 sec, 0.188657/0.188657 sec, 0.184619/0.184619 sec, 0.230339/0.230339 sec, 0.235669/0.235669 sec, 0.231431/0.231431 sec, 0.279793/0.279793 sec, 0.217932/0.217932 sec, 0.232444/0.232444 sec, 0.375675/0.375675 sec, 1.91007/1.91007 sec, 1.87019/1.87019 sec, 8.03556/8.03556 sec, 1.53064/1.53064 sec, 1.26558/1.26558 sec, 12.227/12.227 sec, 7.59779/7.59779 sec, 1.63003/1.63003 sec, 1.23884/1.23884 sec, 1.39878/1.39878 sec, 1.03943/1.03943 sec, 1.15742/1.15742 sec, 1.54575/1.54575 sec, 2.03284/2.03284 sec, 1.92401/1.92401 sec, 1.66552/1.66552 sec, 1.91164/1.91164 sec, 1.96492/1.96492 sec, 1.54758/1.54758 sec, 1.78754/1.78754 sec, 1.98407/1.98407 sec, 1.76988/1.76988 sec, 1.63663/1.63663 sec, 1.52745/1.52745 sec, 1.5717/1.5717 sec, 1.79721/1.79721 sec, 1.40958/1.40958 sec, 1.24595/1.24595 sec )
[LOG] Total clause size reduction: 172858 --> 25427 (1800 --> 90, 1683 --> 50, 490 --> 8, 679 --> 40, 1248 --> 107, 760 --> 12, 658 --> 11, 651 --> 11, 644 --> 11, 910 --> 22, 1260 --> 36, 979 --> 38, 1232 --> 33, 1305 --> 42, 15136 --> 2763, 15640 --> 2917, 72240 --> 9864, 9213 --> 545, 6560 --> 307, 26163 --> 4001, 9280 --> 777, 39 --> 39, 30 --> 30, 8 --> 8, 40 --> 38, 43 --> 43, 12 --> 12, 11 --> 11, 11 --> 11, 11 --> 11, 14 --> 14, 23 --> 23, 16 --> 16, 22 --> 22, 22 --> 22, 22 --> 22, 21 --> 21, 2619 --> 2101, 408 --> 365, 307 --> 291, 95 --> 89, 553 --> 553 )
[LOG] Average clause size reduction: 59.3606 --> 8.7318 (94.7368 --> 4.73684, 93.5 --> 2.77778, 81.6667 --> 1.33333, 84.875 --> 5, 89.1429 --> 7.64286, 84.4444 --> 1.33333, 82.25 --> 1.375, 81.375 --> 1.375, 80.5 --> 1.375, 82.7273 --> 2, 84 --> 2.4, 81.5833 --> 3.16667, 82.1333 --> 2.2, 81.5625 --> 2.625, 85.5141 --> 15.6102, 84.5405 --> 15.7676, 83.9024 --> 11.4564, 82.2589 --> 4.86607, 80.9877 --> 3.79012, 80.75 --> 12.3488, 79.3162 --> 6.64103, 3 --> 3, 2.30769 --> 2.30769, 1.6 --> 1.6, 5.71429 --> 5.42857, 4.77778 --> 4.77778, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.75 --> 1.75, 2.09091 --> 2.09091, 1.77778 --> 1.77778, 1.83333 --> 1.83333, 2.2 --> 2.2, 2.2 --> 2.2, 2.33333 --> 2.33333, 5.91196 --> 4.74266, 4 --> 3.57843, 3.8375 --> 3.6375, 3.8 --> 3.56, 5.94624 --> 5.94624 )
[LOG] Overall execution time: 83.3932 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 83.94 sec (Real time) / 83.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.06 sec (Real time) / 8.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2346 17 62 1 2246
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 151.109 sec CPU time.
[LOG] Relation determinization time: 152 sec real time.
[LOG] Final circuit size: 1946 new AND gates.
[LOG] Size before ABC: 4352 AND gates.
[LOG] Size after ABC: 1946 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 149.491/149 sec (0.104833/0 sec, 0.133249/0 sec, 0.082938/0 sec, 0.646426/1 sec, 1.15841/1 sec, 0.456302/0 sec, 0.343735/1 sec, 0.399678/0 sec, 0.351651/0 sec, 0.491032/1 sec, 0.558237/0 sec, 0.621293/1 sec, 0.467464/0 sec, 0.755338/0 sec, 0.554235/1 sec, 0.727946/1 sec, 4.68583/4 sec, 15.4154/16 sec, 1.74538/1 sec, 10.3446/11 sec, 24.5683/24 sec, 12.8374/13 sec, 3.90454/4 sec, 4.28637/5 sec, 3.09581/3 sec, 2.48636/2 sec, 3.31053/3 sec, 3.24871/4 sec, 3.31555/3 sec, 3.77063/4 sec, 3.50197/3 sec, 3.76898/4 sec, 3.30564/3 sec, 3.81116/4 sec, 3.75647/4 sec, 2.77108/3 sec, 3.16436/3 sec, 3.88717/4 sec, 2.89431/3 sec, 2.88415/3 sec, 3.24765/3 sec, 2.62171/3 sec, 3.12458/3 sec, 1.88375/2 sec )
[LOG] Nr of iterations: 3889 (16, 14, 7, 7, 13, 9, 8, 8, 8, 10, 15, 28, 9, 15, 24, 25, 604, 868, 100, 400, 537, 76, 12, 9, 5, 6, 8, 8, 7, 7, 7, 8, 8, 8, 7, 9, 10, 23, 297, 94, 99, 12, 374, 70 )
[LOG] Total clause computation time: 15.4008/16 sec (0.030684/0.030684 sec, 0.024395/0.024395 sec, 0.015275/0.015275 sec, 0.270248/0.270248 sec, 0.324044/0.324044 sec, 0.030104/0.030104 sec, 0.020232/0.020232 sec, 0.016728/0.016728 sec, 0.019181/0.019181 sec, 0.06848/0.06848 sec, 0.035126/0.035126 sec, 0.050414/0.050414 sec, 0.036481/0.036481 sec, 0.068871/0.068871 sec, 0.066082/0.066082 sec, 0.106387/0.106387 sec, 0.666111/0.666111 sec, 1.15795/1.15795 sec, 0.241721/0.241721 sec, 0.949485/0.949485 sec, 2.23808/2.23808 sec, 1.78903/1.78903 sec, 0.973888/0.973888 sec, 1.10629/1.10629 sec, 0.337511/0.337511 sec, 0.781288/0.781288 sec, 0.572285/0.572285 sec, 0.176086/0.176086 sec, 0.10246/0.10246 sec, 0.091899/0.091899 sec, 0.095863/0.095863 sec, 0.135689/0.135689 sec, 0.117645/0.117645 sec, 0.081814/0.081814 sec, 0.109016/0.109016 sec, 0.155992/0.155992 sec, 0.12248/0.12248 sec, 0.087943/0.087943 sec, 0.810084/0.810084 sec, 0.138332/0.138332 sec, 0.170323/0.170323 sec, 0.083999/0.083999 sec, 0.465042/0.465042 sec, 0.459818/0.459818 sec )
[LOG] Total clause minimization time: 132.079/130 sec (0.05154/0.05154 sec, 0.086281/0.086281 sec, 0.04335/0.04335 sec, 0.354921/0.354921 sec, 0.807945/0.807945 sec, 0.401185/0.401185 sec, 0.299682/0.299682 sec, 0.360019/0.360019 sec, 0.306824/0.306824 sec, 0.395783/0.395783 sec, 0.495628/0.495628 sec, 0.543776/0.543776 sec, 0.402261/0.402261 sec, 0.657228/0.657228 sec, 0.457427/0.457427 sec, 0.590041/0.590041 sec, 3.98535/3.98535 sec, 14.1997/14.1997 sec, 1.40976/1.40976 sec, 9.28423/9.28423 sec, 22.2044/22.2044 sec, 10.8929/10.8929 sec, 2.88494/2.88494 sec, 3.12906/3.12906 sec, 2.71245/2.71245 sec, 1.65409/1.65409 sec, 2.6887/2.6887 sec, 3.0263/3.0263 sec, 3.16096/3.16096 sec, 3.62931/3.62931 sec, 3.35812/3.35812 sec, 3.58443/3.58443 sec, 3.13966/3.13966 sec, 3.6774/3.6774 sec, 3.59375/3.59375 sec, 2.56235/2.56235 sec, 2.98937/2.98937 sec, 3.75176/3.75176 sec, 2.02987/2.02987 sec, 2.6988/2.6988 sec, 3.04643/3.04643 sec, 2.5072/2.5072 sec, 2.62533/2.62533 sec, 1.39872/1.39872 sec )
[LOG] Total clause size reduction: 249110 --> 37579 (1575 --> 51, 1352 --> 39, 618 --> 23, 612 --> 35, 1212 --> 135, 800 --> 12, 693 --> 9, 686 --> 11, 679 --> 11, 864 --> 33, 1330 --> 55, 2538 --> 106, 744 --> 17, 1288 --> 45, 2093 --> 95, 2160 --> 78, 53667 --> 4943, 76296 --> 14576, 8613 --> 399, 34314 --> 7298, 45560 --> 4870, 6300 --> 386, 36 --> 36, 18 --> 18, 8 --> 8, 35 --> 35, 40 --> 40, 12 --> 11, 9 --> 9, 11 --> 10, 11 --> 11, 14 --> 13, 14 --> 14, 15 --> 14, 13 --> 13, 18 --> 17, 22 --> 22, 73 --> 70, 1487 --> 1006, 383 --> 342, 399 --> 398, 33 --> 33, 2120 --> 1887, 345 --> 345 )
[LOG] Average clause size reduction: 64.055 --> 9.6629 (98.4375 --> 3.1875, 96.5714 --> 2.78571, 88.2857 --> 3.28571, 87.4286 --> 5, 93.2308 --> 10.3846, 88.8889 --> 1.33333, 86.625 --> 1.125, 85.75 --> 1.375, 84.875 --> 1.375, 86.4 --> 3.3, 88.6667 --> 3.66667, 90.6429 --> 3.78571, 82.6667 --> 1.88889, 85.8667 --> 3, 87.2083 --> 3.95833, 86.4 --> 3.12, 88.8526 --> 8.18377, 87.8986 --> 16.7926, 86.13 --> 3.99, 85.785 --> 18.245, 84.8417 --> 9.0689, 82.8947 --> 5.07895, 3 --> 3, 2 --> 2, 1.6 --> 1.6, 5.83333 --> 5.83333, 5 --> 5, 1.5 --> 1.375, 1.28571 --> 1.28571, 1.57143 --> 1.42857, 1.57143 --> 1.57143, 1.75 --> 1.625, 1.75 --> 1.75, 1.875 --> 1.75, 1.85714 --> 1.85714, 2 --> 1.88889, 2.2 --> 2.2, 3.17391 --> 3.04348, 5.00673 --> 3.38721, 4.07447 --> 3.6383, 4.0303 --> 4.0202, 2.75 --> 2.75, 5.66845 --> 5.04545, 4.92857 --> 4.92857 )
[LOG] Overall execution time: 151.122 sec CPU time.
[LOG] Overall execution time: 152 sec real time.
Synthesis time: 151.76 sec (Real time) / 151.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.18 sec (Real time) / 15.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2668 18 65 1 2563
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1595.75 sec CPU time.
[LOG] Relation determinization time: 1601 sec real time.
[LOG] Final circuit size: 6971 new AND gates.
[LOG] Size before ABC: 15839 AND gates.
[LOG] Size after ABC: 6971 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1592.09/1596 sec (0.154329/1 sec, 0.138541/0 sec, 0.078435/0 sec, 0.817302/1 sec, 0.835236/0 sec, 0.331257/0 sec, 0.44493/0 sec, 0.388625/1 sec, 0.36836/0 sec, 0.431407/0 sec, 0.518975/0 sec, 0.553098/1 sec, 0.414839/0 sec, 0.564533/1 sec, 3.35514/3 sec, 0.72011/1 sec, 10.1464/10 sec, 1.84654/2 sec, 1.76744/1 sec, 366.727/368 sec, 11.9062/12 sec, 500.295/502 sec, 167.429/168 sec, 24.361/25 sec, 22.1504/22 sec, 21.6004/22 sec, 17.1084/17 sec, 15.7331/16 sec, 22.8402/23 sec, 22.1552/22 sec, 23.8488/24 sec, 25.5648/25 sec, 25.418/26 sec, 19.6884/20 sec, 22.4686/22 sec, 30.5663/31 sec, 30.2698/30 sec, 28.6389/29 sec, 36.609/37 sec, 25.3938/25 sec, 25.4572/26 sec, 23.1218/23 sec, 5.1348/5 sec, 5.35433/5 sec, 43.5532/44 sec, 4.81857/5 sec )
[LOG] Nr of iterations: 20742 (20, 18, 7, 9, 8, 10, 9, 10, 10, 15, 25, 14, 13, 21, 226, 16, 762, 95, 106, 15767, 22, 1474, 71, 12, 10, 6, 8, 7, 9, 8, 8, 8, 12, 12, 11, 12, 15, 9, 11, 200, 94, 101, 17, 10, 1364, 70 )
[LOG] Total clause computation time: 159.147/175 sec (0.029325/0.029325 sec, 0.034592/0.034592 sec, 0.01561/0.01561 sec, 0.381613/0.381613 sec, 0.429013/0.429013 sec, 0.024709/0.024709 sec, 0.023149/0.023149 sec, 0.02035/0.02035 sec, 0.016326/0.016326 sec, 0.03462/0.03462 sec, 0.036964/0.036964 sec, 0.104738/0.104738 sec, 0.056026/0.056026 sec, 0.05411/0.05411 sec, 0.198807/0.198807 sec, 0.072793/0.072793 sec, 0.795106/0.795106 sec, 0.242743/0.242743 sec, 0.20983/0.20983 sec, 20.1994/20.1994 sec, 1.44109/1.44109 sec, 47.2191/47.2191 sec, 26.0095/26.0095 sec, 11.7951/11.7951 sec, 6.16834/6.16834 sec, 4.12698/4.12698 sec, 3.55918/3.55918 sec, 3.0097/3.0097 sec, 0.55713/0.55713 sec, 0.665373/0.665373 sec, 2.74889/2.74889 sec, 0.652955/0.652955 sec, 0.616688/0.616688 sec, 0.674672/0.674672 sec, 3.53111/3.53111 sec, 0.696632/0.696632 sec, 1.0995/1.0995 sec, 0.981897/0.981897 sec, 2.4891/2.4891 sec, 7.13692/7.13692 sec, 1.13433/1.13433 sec, 1.38392/1.38392 sec, 0.178231/0.178231 sec, 0.56765/0.56765 sec, 6.26387/6.26387 sec, 1.45976/1.45976 sec )
[LOG] Total clause minimization time: 1422.01/1412 sec (0.101047/0.101047 sec, 0.075778/0.075778 sec, 0.038792/0.038792 sec, 0.41409/0.41409 sec, 0.383278/0.383278 sec, 0.269232/0.269232 sec, 0.397159/0.397159 sec, 0.343486/0.343486 sec, 0.327247/0.327247 sec, 0.371644/0.371644 sec, 0.456094/0.456094 sec, 0.422082/0.422082 sec, 0.332665/0.332665 sec, 0.483715/0.483715 sec, 3.12595/3.12595 sec, 0.612568/0.612568 sec, 9.30083/9.30083 sec, 1.53013/1.53013 sec, 1.47457/1.47457 sec, 346.029/346.029 sec, 9.45098/9.45098 sec, 452.035/452.035 sec, 140.389/140.389 sec, 12.2731/12.2731 sec, 15.7269/15.7269 sec, 17.1637/17.1637 sec, 13.227/13.227 sec, 12.4194/12.4194 sec, 21.9825/21.9825 sec, 21.1568/21.1568 sec, 20.78/20.78 sec, 24.5751/24.5751 sec, 24.4664/24.4664 sec, 18.6942/18.6942 sec, 18.636/18.636 sec, 29.5429/29.5429 sec, 28.83/28.83 sec, 27.2994/27.2994 sec, 33.7777/33.7777 sec, 17.9127/17.9127 sec, 23.985/23.985 sec, 21.4088/21.4088 sec, 4.70412/4.70412 sec, 4.72013/4.72013 sec, 37.0606/37.0606 sec, 3.30835/3.30835 sec )
[LOG] Total clause size reduction: 1728820 --> 371214 (2090 --> 69, 1853 --> 56, 648 --> 10, 856 --> 45, 742 --> 39, 945 --> 13, 832 --> 12, 927 --> 18, 918 --> 17, 1414 --> 35, 2400 --> 80, 1287 --> 29, 1176 --> 23, 1940 --> 60, 21600 --> 3709, 1425 --> 40, 71534 --> 11160, 8742 --> 371, 9660 --> 427, 1434706 --> 314873, 1890 --> 105, 131097 --> 23669, 6160 --> 515, 32 --> 32, 20 --> 20, 10 --> 10, 45 --> 43, 39 --> 39, 13 --> 13, 12 --> 12, 12 --> 12, 13 --> 13, 23 --> 23, 24 --> 24, 21 --> 21, 23 --> 23, 31 --> 31, 18 --> 18, 24 --> 24, 1193 --> 1005, 371 --> 339, 405 --> 385, 48 --> 48, 24 --> 24, 21062 --> 13165, 515 --> 515 )
[LOG] Average clause size reduction: 83.3488 --> 17.8967 (104.5 --> 3.45, 102.944 --> 3.11111, 92.5714 --> 1.42857, 95.1111 --> 5, 92.75 --> 4.875, 94.5 --> 1.3, 92.4444 --> 1.33333, 92.7 --> 1.8, 91.8 --> 1.7, 94.2667 --> 2.33333, 96 --> 3.2, 91.9286 --> 2.07143, 90.4615 --> 1.76923, 92.381 --> 2.85714, 95.5752 --> 16.4115, 89.0625 --> 2.5, 93.8766 --> 14.6457, 92.0211 --> 3.90526, 91.1321 --> 4.0283, 90.9942 --> 19.9704, 85.9091 --> 4.77273, 88.9396 --> 16.0577, 86.7606 --> 7.25352, 2.66667 --> 2.66667, 2 --> 2, 1.66667 --> 1.66667, 5.625 --> 5.375, 5.57143 --> 5.57143, 1.44444 --> 1.44444, 1.5 --> 1.5, 1.5 --> 1.5, 1.625 --> 1.625, 1.91667 --> 1.91667, 2 --> 2, 1.90909 --> 1.90909, 1.91667 --> 1.91667, 2.06667 --> 2.06667, 2 --> 2, 2.18182 --> 2.18182, 5.965 --> 5.025, 3.94681 --> 3.60638, 4.0099 --> 3.81188, 2.82353 --> 2.82353, 2.4 --> 2.4, 15.4413 --> 9.65176, 7.35714 --> 7.35714 )
[LOG] Overall execution time: 1595.76 sec CPU time.
[LOG] Overall execution time: 1601 sec real time.
Synthesis time: 1600.51 sec (Real time) / 1595.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.69 sec (Real time) / 5.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.50 sec (Real time) / 55.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 7733 19 68 1 7623
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9978.53 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.122056 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10815/0 sec (0.007085/0 sec, 0.009562/0 sec, 0.008565/0 sec, 0.012457/0 sec, 0.012779/0 sec, 0.007091/0 sec, 0.007639/0 sec, 0.006716/0 sec, 0.008096/0 sec, 0.012092/0 sec, 0.008647/0 sec, 0.007421/0 sec )
[LOG] Nr of iterations: 91 (8, 13, 8, 2, 11, 10, 7, 10, 4, 1, 8, 9 )
[LOG] Total clause computation time: 0.024073/0 sec (0.002572/0.002572 sec, 0.002503/0.002503 sec, 0.002707/0.002707 sec, 0.002408/0.002408 sec, 0.002889/0.002889 sec, 0.001368/0.001368 sec, 0.002392/0.002392 sec, 0.00178/0.00178 sec, 0.002458/0.002458 sec, 1e-06/1e-06 sec, 0.001701/0.001701 sec, 0.001294/0.001294 sec )
[LOG] Total clause minimization time: 0.069538/0 sec (0.002707/0.002707 sec, 0.005594/0.005594 sec, 0.00428/0.00428 sec, 0.008519/0.008519 sec, 0.008214/0.008214 sec, 0.003945/0.003945 sec, 0.004362/0.004362 sec, 0.004142/0.004142 sec, 0.004843/0.004843 sec, 0.011356/0.011356 sec, 0.00616/0.00616 sec, 0.005416/0.005416 sec )
[LOG] Total clause size reduction: 1522 --> 171 (238 --> 13, 396 --> 24, 224 --> 19, 31 --> 0, 300 --> 26, 261 --> 17, 13 --> 13, 16 --> 16, 7 --> 7, 0 --> 0, 19 --> 19, 17 --> 17 )
[LOG] Average clause size reduction: 16.7253 --> 1.87912 (29.75 --> 1.625, 30.4615 --> 1.84615, 28 --> 2.375, 15.5 --> 0, 27.2727 --> 2.36364, 26.1 --> 1.7, 1.85714 --> 1.85714, 1.6 --> 1.6, 1.75 --> 1.75, 0 --> 0, 2.375 --> 2.375, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 0.124061 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 224 5 23 1 191
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.386457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.355733/0 sec (0.024939/0 sec, 0.023787/0 sec, 0.021379/0 sec, 0.013728/0 sec, 0.01486/0 sec, 0.04598/0 sec, 0.018787/0 sec, 0.029031/0 sec, 0.026626/0 sec, 0.022716/0 sec, 0.023222/0 sec, 0.023206/0 sec, 0.032651/0 sec, 0.034821/0 sec )
[LOG] Nr of iterations: 156 (12, 19, 7, 7, 9, 23, 10, 8, 15, 5, 6, 5, 22, 8 )
[LOG] Total clause computation time: 0.104052/0 sec (0.012895/0.012895 sec, 0.006893/0.006893 sec, 0.009885/0.009885 sec, 0.001672/0.001672 sec, 0.004285/0.004285 sec, 0.014253/0.014253 sec, 0.004039/0.004039 sec, 0.008447/0.008447 sec, 0.011952/0.011952 sec, 0.006661/0.006661 sec, 0.00599/0.00599 sec, 0.004011/0.004011 sec, 0.008827/0.008827 sec, 0.004242/0.004242 sec )
[LOG] Total clause minimization time: 0.22403/0 sec (0.009475/0.009475 sec, 0.014462/0.014462 sec, 0.009059/0.009059 sec, 0.009713/0.009713 sec, 0.00801/0.00801 sec, 0.028669/0.028669 sec, 0.011676/0.011676 sec, 0.019256/0.019256 sec, 0.013304/0.013304 sec, 0.01481/0.01481 sec, 0.016012/0.016012 sec, 0.017888/0.017888 sec, 0.022522/0.022522 sec, 0.029174/0.029174 sec )
[LOG] Total clause size reduction: 3023 --> 347 (429 --> 31, 684 --> 47, 222 --> 11, 216 --> 10, 280 --> 22, 748 --> 63, 297 --> 16, 16 --> 16, 30 --> 30, 8 --> 8, 10 --> 10, 7 --> 7, 63 --> 63, 13 --> 13 )
[LOG] Average clause size reduction: 19.3782 --> 2.22436 (35.75 --> 2.58333, 36 --> 2.47368, 31.7143 --> 1.57143, 30.8571 --> 1.42857, 31.1111 --> 2.44444, 32.5217 --> 2.73913, 29.7 --> 1.6, 2 --> 2, 2 --> 2, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.4 --> 1.4, 2.86364 --> 2.86364, 1.625 --> 1.625 )
[LOG] Overall execution time: 0.389116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 303 6 26 1 264
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.35738 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 192 new AND gates.
[LOG] Size before ABC: 313 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28681/1 sec (0.044003/0 sec, 0.076839/0 sec, 0.028278/0 sec, 0.032337/0 sec, 0.036198/0 sec, 0.058637/0 sec, 0.101546/0 sec, 0.131684/1 sec, 0.033208/0 sec, 0.085814/0 sec, 0.080557/0 sec, 0.080177/0 sec, 0.071431/0 sec, 0.06884/0 sec, 0.107542/0 sec, 0.075465/0 sec, 0.100782/0 sec, 0.073476/0 sec )
[LOG] Nr of iterations: 280 (13, 30, 9, 9, 7, 15, 8, 60, 9, 8, 20, 8, 8, 6, 9, 4, 49, 8 )
[LOG] Total clause computation time: 0.345736/0 sec (0.014002/0.014002 sec, 0.017205/0.017205 sec, 0.007064/0.007064 sec, 0.003853/0.003853 sec, 0.002492/0.002492 sec, 0.031711/0.031711 sec, 0.028285/0.028285 sec, 0.043032/0.043032 sec, 0.01881/0.01881 sec, 0.026289/0.026289 sec, 0.02078/0.02078 sec, 0.013493/0.013493 sec, 0.01103/0.01103 sec, 0.012148/0.012148 sec, 0.027252/0.027252 sec, 0.019832/0.019832 sec, 0.034551/0.034551 sec, 0.013907/0.013907 sec )
[LOG] Total clause minimization time: 0.884968/1 sec (0.026367/0.026367 sec, 0.056237/0.056237 sec, 0.017685/0.017685 sec, 0.024787/0.024787 sec, 0.029769/0.029769 sec, 0.023017/0.023017 sec, 0.069166/0.069166 sec, 0.084373/0.084373 sec, 0.009727/0.009727 sec, 0.057407/0.057407 sec, 0.057414/0.057414 sec, 0.064402/0.064402 sec, 0.057973/0.057973 sec, 0.054556/0.054556 sec, 0.07786/0.07786 sec, 0.053349/0.053349 sec, 0.06355/0.06355 sec, 0.057329/0.057329 sec )
[LOG] Total clause size reduction: 6578 --> 807 (552 --> 42, 1305 --> 106, 352 --> 13, 344 --> 14, 252 --> 10, 574 --> 52, 280 --> 26, 2301 --> 218, 304 --> 13, 18 --> 18, 50 --> 50, 13 --> 13, 14 --> 14, 10 --> 10, 21 --> 20, 8 --> 8, 167 --> 167, 13 --> 13 )
[LOG] Average clause size reduction: 23.4929 --> 2.88214 (42.4615 --> 3.23077, 43.5 --> 3.53333, 39.1111 --> 1.44444, 38.2222 --> 1.55556, 36 --> 1.42857, 38.2667 --> 3.46667, 35 --> 3.25, 38.35 --> 3.63333, 33.7778 --> 1.44444, 2.25 --> 2.25, 2.5 --> 2.5, 1.625 --> 1.625, 1.75 --> 1.75, 1.66667 --> 1.66667, 2.33333 --> 2.22222, 2 --> 2, 3.40816 --> 3.40816, 1.625 --> 1.625 )
[LOG] Overall execution time: 1.36051 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.54 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 438 7 30 1 392
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 8.66521 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 716 new AND gates.
[LOG] Size before ABC: 1474 AND gates.
[LOG] Size after ABC: 716 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.45598/8 sec (0.03048/0 sec, 0.041679/0 sec, 0.365805/0 sec, 0.1594/1 sec, 0.110343/0 sec, 0.149813/0 sec, 0.305272/0 sec, 0.421176/1 sec, 0.471906/0 sec, 0.566963/1 sec, 0.75549/0 sec, 0.611649/1 sec, 0.401276/0 sec, 0.543546/1 sec, 0.532872/0 sec, 0.566775/1 sec, 0.480219/1 sec, 0.658403/0 sec, 0.655745/1 sec, 0.627165/0 sec )
[LOG] Nr of iterations: 775 (8, 14, 108, 15, 18, 21, 23, 86, 54, 56, 6, 10, 105, 14, 17, 20, 22, 85, 41, 52 )
[LOG] Total clause computation time: 1.4765/1 sec (0.005815/0.005815 sec, 0.011109/0.011109 sec, 0.089431/0.089431 sec, 0.057885/0.057885 sec, 0.023198/0.023198 sec, 0.018536/0.018536 sec, 0.141052/0.141052 sec, 0.104444/0.104444 sec, 0.106026/0.106026 sec, 0.078552/0.078552 sec, 0.08377/0.08377 sec, 0.09876/0.09876 sec, 0.078306/0.078306 sec, 0.043846/0.043846 sec, 0.051873/0.051873 sec, 0.068612/0.068612 sec, 0.160304/0.160304 sec, 0.157667/0.157667 sec, 0.049551/0.049551 sec, 0.047765/0.047765 sec )
[LOG] Total clause minimization time: 6.83163/7 sec (0.017342/0.017342 sec, 0.023978/0.023978 sec, 0.269038/0.269038 sec, 0.09351/0.09351 sec, 0.079228/0.079228 sec, 0.121018/0.121018 sec, 0.154467/0.154467 sec, 0.307037/0.307037 sec, 0.355562/0.355562 sec, 0.476912/0.476912 sec, 0.66642/0.66642 sec, 0.506786/0.506786 sec, 0.316792/0.316792 sec, 0.493972/0.493972 sec, 0.475209/0.475209 sec, 0.492252/0.492252 sec, 0.314607/0.314607 sec, 0.494141/0.494141 sec, 0.600096/0.600096 sec, 0.573266/0.573266 sec )
[LOG] Total clause size reduction: 19506 --> 3154 (357 --> 15, 650 --> 42, 5243 --> 594, 672 --> 44, 799 --> 54, 920 --> 70, 990 --> 89, 3740 --> 363, 2279 --> 225, 2310 --> 184, 10 --> 10, 30 --> 30, 576 --> 531, 44 --> 42, 54 --> 52, 70 --> 64, 89 --> 89, 363 --> 361, 141 --> 126, 169 --> 169 )
[LOG] Average clause size reduction: 25.169 --> 4.06968 (44.625 --> 1.875, 46.4286 --> 3, 48.5463 --> 5.5, 44.8 --> 2.93333, 44.3889 --> 3, 43.8095 --> 3.33333, 43.0435 --> 3.86957, 43.4884 --> 4.22093, 42.2037 --> 4.16667, 41.25 --> 3.28571, 1.66667 --> 1.66667, 3 --> 3, 5.48571 --> 5.05714, 3.14286 --> 3, 3.17647 --> 3.05882, 3.5 --> 3.2, 4.04545 --> 4.04545, 4.27059 --> 4.24706, 3.43902 --> 3.07317, 3.25 --> 3.25 )
[LOG] Overall execution time: 8.66985 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.95 sec (Real time) / 8.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.27 sec (Real time) / 8.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1002 8 33 1 951
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 61.3958 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 2006 new AND gates.
[LOG] Size before ABC: 4145 AND gates.
[LOG] Size after ABC: 2006 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 60.8183/61 sec (0.054705/0 sec, 0.108637/0 sec, 1.11563/1 sec, 0.326969/0 sec, 0.395226/1 sec, 0.455102/0 sec, 0.349284/1 sec, 0.960819/1 sec, 2.43405/2 sec, 6.77435/7 sec, 5.95371/6 sec, 4.82052/5 sec, 3.51628/3 sec, 2.40003/3 sec, 2.41982/2 sec, 3.01192/3 sec, 3.40184/3 sec, 3.64982/4 sec, 2.91143/3 sec, 3.07126/3 sec, 3.16736/3 sec, 3.829/4 sec, 2.57588/3 sec, 3.11464/3 sec )
[LOG] Nr of iterations: 1695 (8, 25, 139, 24, 21, 27, 27, 34, 195, 253, 82, 24, 6, 20, 136, 23, 20, 26, 26, 33, 194, 251, 81, 20 )
[LOG] Total clause computation time: 9.798/10 sec (0.008449/0.008449 sec, 0.028226/0.028226 sec, 0.263544/0.263544 sec, 0.04791/0.04791 sec, 0.05211/0.05211 sec, 0.050364/0.050364 sec, 0.060722/0.060722 sec, 0.454585/0.454585 sec, 0.531618/0.531618 sec, 1.75737/1.75737 sec, 0.226631/0.226631 sec, 1.47196/1.47196 sec, 0.414039/0.414039 sec, 0.38075/0.38075 sec, 0.342571/0.342571 sec, 0.247542/0.247542 sec, 0.180536/0.180536 sec, 0.233763/0.233763 sec, 0.233375/0.233375 sec, 0.874743/0.874743 sec, 0.733464/0.733464 sec, 0.525189/0.525189 sec, 0.164643/0.164643 sec, 0.513902/0.513902 sec )
[LOG] Total clause minimization time: 50.5729/51 sec (0.032981/0.032981 sec, 0.066917/0.066917 sec, 0.836849/0.836849 sec, 0.26264/0.26264 sec, 0.323869/0.323869 sec, 0.386931/0.386931 sec, 0.271897/0.271897 sec, 0.486969/0.486969 sec, 1.8807/1.8807 sec, 4.99205/4.99205 sec, 5.69414/5.69414 sec, 3.31088/3.31088 sec, 3.08763/3.08763 sec, 2.00441/2.00441 sec, 2.0604/2.0604 sec, 2.74498/2.74498 sec, 3.20606/3.20606 sec, 3.40062/3.40062 sec, 2.66214/2.66214 sec, 2.17998/2.17998 sec, 2.41503/2.41503 sec, 3.28346/3.28346 sec, 2.39593/2.39593 sec, 2.58546/2.58546 sec )
[LOG] Total clause size reduction: 48076 --> 9024 (406 --> 16, 1368 --> 84, 7728 --> 895, 1265 --> 75, 1080 --> 67, 1378 --> 86, 1352 --> 80, 1683 --> 146, 9700 --> 1024, 12348 --> 2032, 3888 --> 285, 1081 --> 89, 10 --> 10, 64 --> 64, 873 --> 863, 75 --> 71, 67 --> 65, 86 --> 86, 80 --> 79, 146 --> 146, 1024 --> 1024, 2017 --> 1390, 285 --> 275, 72 --> 72 )
[LOG] Average clause size reduction: 28.3634 --> 5.32389 (50.75 --> 2, 54.72 --> 3.36, 55.5971 --> 6.43885, 52.7083 --> 3.125, 51.4286 --> 3.19048, 51.037 --> 3.18519, 50.0741 --> 2.96296, 49.5 --> 4.29412, 49.7436 --> 5.25128, 48.8063 --> 8.03162, 47.4146 --> 3.47561, 45.0417 --> 3.70833, 1.66667 --> 1.66667, 3.2 --> 3.2, 6.41912 --> 6.34559, 3.26087 --> 3.08696, 3.35 --> 3.25, 3.30769 --> 3.30769, 3.07692 --> 3.03846, 4.42424 --> 4.42424, 5.27835 --> 5.27835, 8.03586 --> 5.53785, 3.51852 --> 3.39506, 3.6 --> 3.6 )
[LOG] Overall execution time: 61.4027 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.99 sec (Real time) / 61.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.79 sec (Real time) / 51.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2336 9 37 1 2278
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 326.98 sec CPU time.
[LOG] Relation determinization time: 328 sec real time.
[LOG] Final circuit size: 4284 new AND gates.
[LOG] Size before ABC: 9199 AND gates.
[LOG] Size after ABC: 4284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 325.398/327 sec (0.134483/1 sec, 0.183407/0 sec, 4.52584/4 sec, 1.53116/2 sec, 1.28132/1 sec, 1.4594/2 sec, 1.46408/1 sec, 1.8918/2 sec, 5.6901/6 sec, 14.8325/15 sec, 28.6409/28 sec, 26.3359/27 sec, 24.6094/24 sec, 20.0875/20 sec, 11.2458/12 sec, 9.86596/10 sec, 15.0338/15 sec, 16.2974/16 sec, 18.7789/19 sec, 16.6467/17 sec, 16.0257/16 sec, 17.5761/17 sec, 17.199/17 sec, 15.3516/16 sec, 23.356/23 sec, 15.3538/16 sec )
[LOG] Nr of iterations: 2987 (7, 18, 295, 22, 28, 30, 35, 44, 17, 471, 93, 460, 17, 6, 12, 294, 14, 15, 22, 29, 29, 16, 470, 92, 436, 15 )
[LOG] Total clause computation time: 45.8421/48 sec (0.040841/0.040841 sec, 0.027648/0.027648 sec, 0.669806/0.669806 sec, 0.107899/0.107899 sec, 0.145908/0.145908 sec, 0.120944/0.120944 sec, 0.116668/0.116668 sec, 0.169608/0.169608 sec, 3.02869/3.02869 sec, 3.23726/3.23726 sec, 2.69192/2.69192 sec, 4.47296/4.47296 sec, 2.94632/2.94632 sec, 3.1432/3.1432 sec, 3.84054/3.84054 sec, 1.13431/1.13431 sec, 1.21521/1.21521 sec, 1.1538/1.1538 sec, 0.737679/0.737679 sec, 1.11592/1.11592 sec, 0.869738/0.869738 sec, 4.61816/4.61816 sec, 3.77555/3.77555 sec, 1.21586/1.21586 sec, 2.6287/2.6287 sec, 2.61697/2.61697 sec )
[LOG] Total clause minimization time: 278.362/279 sec (0.063705/0.063705 sec, 0.123903/0.123903 sec, 3.82128/3.82128 sec, 1.38392/1.38392 sec, 1.09451/1.09451 sec, 1.29469/1.29469 sec, 1.30347/1.30347 sec, 1.67672/1.67672 sec, 2.61604/2.61604 sec, 11.5391/11.5391 sec, 25.8909/25.8909 sec, 21.787/21.787 sec, 21.5788/21.5788 sec, 16.9046/16.9046 sec, 7.36941/7.36941 sec, 8.68179/8.68179 sec, 13.7784/13.7784 sec, 15.1065/15.1065 sec, 18.0026/18.0026 sec, 15.4868/15.4868 sec, 15.1115/15.1115 sec, 12.9206/12.9206 sec, 13.3622/13.3622 sec, 14.0912/14.0912 sec, 20.6733/20.6733 sec, 12.6987/12.6987 sec )
[LOG] Total clause size reduction: 94273 --> 19985 (378 --> 10, 1054 --> 66, 17934 --> 2225, 1260 --> 81, 1593 --> 93, 1682 --> 106, 1938 --> 125, 2408 --> 147, 880 --> 74, 25380 --> 3279, 4876 --> 490, 23868 --> 4042, 816 --> 48, 10 --> 10, 40 --> 40, 2225 --> 2126, 40 --> 40, 35 --> 34, 69 --> 69, 97 --> 96, 79 --> 79, 74 --> 74, 3279 --> 3279, 490 --> 431, 3724 --> 2877, 44 --> 44 )
[LOG] Average clause size reduction: 31.5611 --> 6.69066 (54 --> 1.42857, 58.5556 --> 3.66667, 60.7932 --> 7.54237, 57.2727 --> 3.68182, 56.8929 --> 3.32143, 56.0667 --> 3.53333, 55.3714 --> 3.57143, 54.7273 --> 3.34091, 51.7647 --> 4.35294, 53.8854 --> 6.96178, 52.4301 --> 5.26882, 51.887 --> 8.78696, 48 --> 2.82353, 1.66667 --> 1.66667, 3.33333 --> 3.33333, 7.56803 --> 7.23129, 2.85714 --> 2.85714, 2.33333 --> 2.26667, 3.13636 --> 3.13636, 3.34483 --> 3.31034, 2.72414 --> 2.72414, 4.625 --> 4.625, 6.9766 --> 6.9766, 5.32609 --> 4.68478, 8.54128 --> 6.59862, 2.93333 --> 2.93333 )
[LOG] Overall execution time: 326.992 sec CPU time.
[LOG] Overall execution time: 328 sec real time.
Synthesis time: 328.47 sec (Real time) / 327.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.63 sec (Real time) / 3.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 264.80 sec (Real time) / 263.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4656 10 40 1 4593
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1286.53 sec CPU time.
[LOG] Relation determinization time: 1291 sec real time.
[LOG] Final circuit size: 10216 new AND gates.
[LOG] Size before ABC: 23488 AND gates.
[LOG] Size after ABC: 10216 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1282.77/1286 sec (0.269424/1 sec, 0.511592/0 sec, 18.628/19 sec, 2.81921/3 sec, 4.6153/4 sec, 3.69734/4 sec, 5.15671/5 sec, 4.72723/5 sec, 12.37/12 sec, 4.56659/5 sec, 60.6052/61 sec, 76.8518/77 sec, 90.2839/90 sec, 79.9291/80 sec, 62.3202/63 sec, 48.558/49 sec, 47.76/47 sec, 60.1789/61 sec, 67.4378/67 sec, 60.2239/61 sec, 65.5509/65 sec, 61.3732/62 sec, 64.7017/65 sec, 65.2561/65 sec, 79.2683/80 sec, 69.5744/69 sec, 81.342/82 sec, 84.1896/84 sec )
[LOG] Nr of iterations: 6222 (9, 22, 661, 30, 38, 38, 38, 29, 30, 39, 1125, 435, 591, 42, 7, 15, 660, 28, 37, 37, 36, 26, 29, 37, 1124, 433, 590, 36 )
[LOG] Total clause computation time: 192.881/200 sec (0.069634/0.069634 sec, 0.118972/0.118972 sec, 2.01004/2.01004 sec, 0.49382/0.49382 sec, 0.193307/0.193307 sec, 0.427997/0.427997 sec, 0.369873/0.369873 sec, 0.593223/0.593223 sec, 6.75408/6.75408 sec, 0.319256/0.319256 sec, 6.31178/6.31178 sec, 15.3541/15.3541 sec, 10.7321/10.7321 sec, 21.5576/21.5576 sec, 7.85567/7.85567 sec, 14.4106/14.4106 sec, 3.32723/3.32723 sec, 2.88745/2.88745 sec, 2.72291/2.72291 sec, 2.66354/2.66354 sec, 3.49659/3.49659 sec, 4.93672/4.93672 sec, 12.1103/12.1103 sec, 3.53196/3.53196 sec, 14.606/14.606 sec, 14.726/14.726 sec, 13.4352/13.4352 sec, 26.8646/26.8646 sec )
[LOG] Total clause minimization time: 1087.05/1085 sec (0.147313/0.147313 sec, 0.328777/0.328777 sec, 16.545/16.545 sec, 2.24407/2.24407 sec, 4.3385/4.3385 sec, 3.18004/3.18004 sec, 4.69961/4.69961 sec, 4.04214/4.04214 sec, 5.52675/5.52675 sec, 4.15485/4.15485 sec, 54.1786/54.1786 sec, 61.3574/61.3574 sec, 79.3947/79.3947 sec, 58.1854/58.1854 sec, 54.3848/54.3848 sec, 34.0805/34.0805 sec, 44.3198/44.3198 sec, 57.2182/57.2182 sec, 64.6353/64.6353 sec, 57.4781/57.4781 sec, 61.9679/61.9679 sec, 56.3449/56.3449 sec, 52.4898/52.4898 sec, 61.6262/61.6262 sec, 64.4787/64.4787 sec, 54.7302/54.7302 sec, 67.7582/67.7582 sec, 57.2097/57.2097 sec )
[LOG] Total clause size reduction: 211145 --> 49452 (544 --> 16, 1407 --> 84, 43560 --> 5920, 1885 --> 103, 2368 --> 140, 2331 --> 147, 2294 --> 140, 1708 --> 85, 1740 --> 195, 2242 --> 112, 65192 --> 9074, 24738 --> 4058, 33040 --> 5728, 2255 --> 162, 12 --> 12, 48 --> 48, 5920 --> 5600, 95 --> 94, 140 --> 137, 147 --> 140, 132 --> 128, 71 --> 69, 195 --> 190, 105 --> 101, 9074 --> 9074, 4039 --> 3256, 5728 --> 4504, 135 --> 135 )
[LOG] Average clause size reduction: 33.9352 --> 7.94793 (60.4444 --> 1.77778, 63.9545 --> 3.81818, 65.9002 --> 8.95613, 62.8333 --> 3.43333, 62.3158 --> 3.68421, 61.3421 --> 3.86842, 60.3684 --> 3.68421, 58.8966 --> 2.93103, 58 --> 6.5, 57.4872 --> 2.87179, 57.9484 --> 8.06578, 56.869 --> 9.32874, 55.9052 --> 9.69205, 53.6905 --> 3.85714, 1.71429 --> 1.71429, 3.2 --> 3.2, 8.9697 --> 8.48485, 3.39286 --> 3.35714, 3.78378 --> 3.7027, 3.97297 --> 3.78378, 3.66667 --> 3.55556, 2.73077 --> 2.65385, 6.72414 --> 6.55172, 2.83784 --> 2.72973, 8.07295 --> 8.07295, 9.32794 --> 7.51963, 9.70847 --> 7.6339, 3.75 --> 3.75 )
[LOG] Overall execution time: 1286.55 sec CPU time.
[LOG] Overall execution time: 1291 sec real time.
Synthesis time: 1291.45 sec (Real time) / 1281.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.45 sec (Real time) / 8.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1388.41 sec (Real time) / 1384.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 10628 11 43 1 10560
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 5050.9 sec CPU time.
[LOG] Relation determinization time: 5063 sec real time.
[LOG] Final circuit size: 2709 new AND gates.
[LOG] Size before ABC: 5829 AND gates.
[LOG] Size after ABC: 2709 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5041.62/5051 sec (0.462691/0 sec, 1.09933/1 sec, 86.4416/86 sec, 16.255/17 sec, 23.7626/23 sec, 15.7981/16 sec, 25.5393/26 sec, 29.4512/29 sec, 82.911/84 sec, 23.5793/23 sec, 137.33/138 sec, 16.698/17 sec, 152.344/152 sec, 187.37/188 sec, 135.047/135 sec, 303.487/304 sec, 169.224/169 sec, 156.824/157 sec, 288.584/290 sec, 299.401/300 sec, 219.67/220 sec, 291.612/292 sec, 370.586/371 sec, 231.635/233 sec, 404.379/405 sec, 210.338/211 sec, 345.951/346 sec, 268.788/270 sec, 263.647/264 sec, 283.406/284 sec )
[LOG] Nr of iterations: 3327 (7, 19, 1138, 25, 24, 41, 33, 61, 50, 39, 72, 35, 269, 223, 98, 6, 7, 324, 24, 22, 38, 27, 58, 46, 38, 71, 34, 217, 186, 95 )
[LOG] Total clause computation time: 415.455/410 sec (0.061377/0.061377 sec, 0.214204/0.214204 sec, 11.8718/11.8718 sec, 2.5368/2.5368 sec, 1.82253/1.82253 sec, 0.545944/0.545944 sec, 2.12943/2.12943 sec, 1.50337/1.50337 sec, 43.0318/43.0318 sec, 1.13519/1.13519 sec, 18.2561/18.2561 sec, 1.26729/1.26729 sec, 22.2222/22.2222 sec, 13.1801/13.1801 sec, 7.49548/7.49548 sec, 28.6874/28.6874 sec, 30.9247/30.9247 sec, 15.4405/15.4405 sec, 20.4726/20.4726 sec, 12.7252/12.7252 sec, 13.6744/13.6744 sec, 15.3873/15.3873 sec, 9.42316/9.42316 sec, 68.1047/68.1047 sec, 6.25341/6.25341 sec, 43.8546/43.8546 sec, 6.72681/6.72681 sec, 7.93328/7.93328 sec, 3.65037/3.65037 sec, 4.92297/4.92297 sec )
[LOG] Total clause minimization time: 4621/4636 sec (0.289938/0.289938 sec, 0.728014/0.728014 sec, 74.3888/74.3888 sec, 13.5339/13.5339 sec, 21.7562/21.7562 sec, 15.0612/15.0612 sec, 23.2197/23.2197 sec, 27.7297/27.7297 sec, 39.6513/39.6513 sec, 22.1955/22.1955 sec, 118.836/118.836 sec, 15.2053/15.2053 sec, 129.908/129.908 sec, 173.969/173.969 sec, 127.348/127.348 sec, 274.673/274.673 sec, 138.17/138.17 sec, 141.197/141.197 sec, 267.975/267.975 sec, 286.539/286.539 sec, 205.87/205.87 sec, 276.086/276.086 sec, 361.028/361.028 sec, 163.363/163.363 sec, 397.988/397.988 sec, 166.326/166.326 sec, 339.082/339.082 sec, 260.712/260.712 sec, 259.836/259.836 sec, 278.331/278.331 sec )
[LOG] Total clause size reduction: 150685 --> 23066 (444 --> 9, 1314 --> 96, 81864 --> 11761, 1704 --> 81, 1610 --> 87, 2760 --> 177, 2176 --> 138, 4020 --> 266, 3234 --> 308, 2470 --> 118, 4544 --> 449, 2142 --> 91, 16616 --> 1862, 13542 --> 1367, 5820 --> 427, 9 --> 9, 23 --> 23, 2090 --> 1931, 81 --> 80, 76 --> 74, 153 --> 150, 90 --> 89, 252 --> 242, 265 --> 264, 118 --> 117, 449 --> 449, 91 --> 91, 1292 --> 1111, 1023 --> 786, 413 --> 413 )
[LOG] Average clause size reduction: 45.2916 --> 6.93297 (63.4286 --> 1.28571, 69.1579 --> 5.05263, 71.9367 --> 10.3348, 68.16 --> 3.24, 67.0833 --> 3.625, 67.3171 --> 4.31707, 65.9394 --> 4.18182, 65.9016 --> 4.36066, 64.68 --> 6.16, 63.3333 --> 3.02564, 63.1111 --> 6.23611, 61.2 --> 2.6, 61.7695 --> 6.92193, 60.7265 --> 6.13004, 59.3878 --> 4.35714, 1.5 --> 1.5, 3.28571 --> 3.28571, 6.45062 --> 5.95988, 3.375 --> 3.33333, 3.45455 --> 3.36364, 4.02632 --> 3.94737, 3.33333 --> 3.2963, 4.34483 --> 4.17241, 5.76087 --> 5.73913, 3.10526 --> 3.07895, 6.32394 --> 6.32394, 2.67647 --> 2.67647, 5.95392 --> 5.11982, 5.5 --> 4.22581, 4.34737 --> 4.34737 )
[LOG] Overall execution time: 5050.95 sec CPU time.
[LOG] Overall execution time: 5063 sec real time.
Synthesis time: 5062.66 sec (Real time) / 5031.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.22 sec (Real time) / 1.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 413.17 sec (Real time) / 411.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3167 12 47 1 3093
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9957.68 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.27 sec (Real time) / 9977.24 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.26868 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1351 new AND gates.
[LOG] Size before ABC: 2566 AND gates.
[LOG] Size after ABC: 1350 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.22864/4 sec (0.006065/0 sec, 0.016598/0 sec, 0.056452/0 sec, 0.005994/0 sec, 0.040718/0 sec, 0.014306/0 sec, 0.877438/1 sec, 0.498557/1 sec, 0.234597/0 sec, 0.212823/0 sec, 0.331922/0 sec, 0.251901/1 sec, 0.349845/0 sec, 0.314395/0 sec, 0.592834/1 sec, 0.424195/0 sec )
[LOG] Nr of iterations: 893 (11, 5, 14, 7, 11, 16, 303, 108, 7, 4, 7, 5, 9, 11, 268, 107 )
[LOG] Total clause computation time: 1.32382/1 sec (0.001087/0.001087 sec, 0.01169/0.01169 sec, 0.016701/0.016701 sec, 0.001223/0.001223 sec, 0.017068/0.017068 sec, 0.002731/0.002731 sec, 0.086822/0.086822 sec, 0.070278/0.070278 sec, 0.157958/0.157958 sec, 0.167312/0.167312 sec, 0.162699/0.162699 sec, 0.135013/0.135013 sec, 0.125649/0.125649 sec, 0.213327/0.213327 sec, 0.079314/0.079314 sec, 0.074948/0.074948 sec )
[LOG] Total clause minimization time: 2.85247/3 sec (0.002504/0.002504 sec, 0.002589/0.002589 sec, 0.037392/0.037392 sec, 0.002305/0.002305 sec, 0.020794/0.020794 sec, 0.008656/0.008656 sec, 0.786266/0.786266 sec, 0.420965/0.420965 sec, 0.073134/0.073134 sec, 0.042529/0.042529 sec, 0.166236/0.166236 sec, 0.113894/0.113894 sec, 0.221154/0.221154 sec, 0.098025/0.098025 sec, 0.509719/0.509719 sec, 0.346303/0.346303 sec )
[LOG] Total clause size reduction: 19978 --> 5657 (430 --> 24, 168 --> 16, 533 --> 77, 240 --> 13, 390 --> 23, 570 --> 61, 11174 --> 2229, 3852 --> 648, 13 --> 13, 16 --> 16, 18 --> 18, 9 --> 9, 20 --> 19, 37 --> 37, 1860 --> 1806, 648 --> 648 )
[LOG] Average clause size reduction: 22.3718 --> 6.33483 (39.0909 --> 2.18182, 33.6 --> 3.2, 38.0714 --> 5.5, 34.2857 --> 1.85714, 35.4545 --> 2.09091, 35.625 --> 3.8125, 36.8779 --> 7.35644, 35.6667 --> 6, 1.85714 --> 1.85714, 4 --> 4, 2.57143 --> 2.57143, 1.8 --> 1.8, 2.22222 --> 2.11111, 3.36364 --> 3.36364, 6.9403 --> 6.73881, 6.05607 --> 6.05607 )
[LOG] Overall execution time: 4.27102 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.58 sec (Real time) / 4.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.77 sec (Real time) / 4.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1570 7 28 1 1528
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 24.412 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 3168 new AND gates.
[LOG] Size before ABC: 6803 AND gates.
[LOG] Size after ABC: 3167 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.2667/24 sec (0.008031/0 sec, 0.071557/0 sec, 0.014585/0 sec, 1.68741/2 sec, 0.019245/0 sec, 1.16638/1 sec, 1.8691/2 sec, 1.71178/2 sec, 3.60989/3 sec, 0.857184/1 sec, 1.02198/1 sec, 0.997549/1 sec, 0.88007/1 sec, 2.20301/2 sec, 0.845181/1 sec, 1.38131/1 sec, 1.75012/2 sec, 1.28943/1 sec, 1.97595/2 sec, 0.906956/1 sec )
[LOG] Nr of iterations: 2378 (5, 11, 13, 455, 5, 171, 138, 130, 257, 60, 3, 10, 10, 438, 4, 161, 76, 126, 251, 54 )
[LOG] Total clause computation time: 6.59157/3 sec (0.000792/0.000792 sec, 0.055793/0.055793 sec, 0.002929/0.002929 sec, 0.223543/0.223543 sec, 0.002817/0.002817 sec, 0.07094/0.07094 sec, 0.290404/0.290404 sec, 0.10231/0.10231 sec, 0.616718/0.616718 sec, 0.225017/0.225017 sec, 0.582806/0.582806 sec, 0.716889/0.716889 sec, 0.50331/0.50331 sec, 0.600553/0.600553 sec, 0.511201/0.511201 sec, 0.135459/0.135459 sec, 0.843066/0.843066 sec, 0.130339/0.130339 sec, 0.459945/0.459945 sec, 0.516736/0.516736 sec )
[LOG] Total clause minimization time: 17.4642/21 sec (0.002478/0.002478 sec, 0.011374/0.011374 sec, 0.007233/0.007233 sec, 1.4562/1.4562 sec, 0.003426/0.003426 sec, 1.08256/1.08256 sec, 1.56297/1.56297 sec, 1.59151/1.59151 sec, 2.97293/2.97293 sec, 0.609135/0.609135 sec, 0.430252/0.430252 sec, 0.271839/0.271839 sec, 0.367533/0.367533 sec, 1.59241/1.59241 sec, 0.325992/0.325992 sec, 1.23719/1.23719 sec, 0.898859/0.898859 sec, 1.15078/1.15078 sec, 1.5073/1.5073 sec, 0.382254/0.382254 sec )
[LOG] Total clause size reduction: 66805 --> 15799 (212 --> 9, 520 --> 44, 612 --> 28, 22700 --> 4109, 196 --> 7, 8160 --> 1009, 6439 --> 1091, 5934 --> 685, 11520 --> 1611, 2596 --> 403, 5 --> 5, 44 --> 44, 19 --> 19, 3891 --> 2927, 7 --> 7, 916 --> 847, 470 --> 455, 654 --> 589, 1558 --> 1558, 352 --> 352 )
[LOG] Average clause size reduction: 28.0929 --> 6.64382 (42.4 --> 1.8, 47.2727 --> 4, 47.0769 --> 2.15385, 49.8901 --> 9.03077, 39.2 --> 1.4, 47.7193 --> 5.90058, 46.6594 --> 7.9058, 45.6462 --> 5.26923, 44.8249 --> 6.26848, 43.2667 --> 6.71667, 1.66667 --> 1.66667, 4.4 --> 4.4, 1.9 --> 1.9, 8.88356 --> 6.68265, 1.75 --> 1.75, 5.68944 --> 5.26087, 6.18421 --> 5.98684, 5.19048 --> 4.6746, 6.20717 --> 6.20717, 6.51852 --> 6.51852 )
[LOG] Overall execution time: 24.4154 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.06 sec (Real time) / 24.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.70 sec (Real time) / 1.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.25 sec (Real time) / 36.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3457 9 34 1 3405
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1293.35 sec CPU time.
[LOG] Relation determinization time: 1300 sec real time.
[LOG] Final circuit size: 23060 new AND gates.
[LOG] Size before ABC: 50021 AND gates.
[LOG] Size after ABC: 23059 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1292.87/1296 sec (0.015609/0 sec, 0.220461/0 sec, 0.018528/0 sec, 0.290145/1 sec, 0.016148/0 sec, 2.35424/2 sec, 0.079824/0 sec, 12.0335/12 sec, 57.9437/58 sec, 219.355/220 sec, 68.2322/69 sec, 53.6571/53 sec, 94.182/95 sec, 79.1253/79 sec, 64.2988/65 sec, 102.141/102 sec, 64.5386/65 sec, 89.0797/89 sec, 90.564/91 sec, 92.8325/93 sec, 134.588/135 sec, 67.3062/67 sec )
[LOG] Nr of iterations: 12401 (4, 11, 6, 13, 6, 254, 26, 1175, 2142, 2389, 384, 3, 9, 5, 11, 5, 20, 24, 1156, 2058, 2318, 382 )
[LOG] Total clause computation time: 446.663/446 sec (0.001829/0.001829 sec, 0.166886/0.166886 sec, 0.003332/0.003332 sec, 0.148588/0.148588 sec, 0.003276/0.003276 sec, 0.176204/0.176204 sec, 0.011761/0.011761 sec, 1.04415/1.04415 sec, 3.47515/3.47515 sec, 14.6016/14.6016 sec, 27.178/27.178 sec, 41.3674/41.3674 sec, 80.4422/80.4422 sec, 42.1304/42.1304 sec, 27.5009/27.5009 sec, 62.2683/62.2683 sec, 26.4481/26.4481 sec, 60.576/60.576 sec, 5.57628/5.57628 sec, 5.25419/5.25419 sec, 8.49263/8.49263 sec, 39.7963/39.7963 sec )
[LOG] Total clause minimization time: 844.376/849 sec (0.006059/0.006059 sec, 0.046263/0.046263 sec, 0.007286/0.007286 sec, 0.133407/0.133407 sec, 0.005165/0.005165 sec, 2.16744/2.16744 sec, 0.05626/0.05626 sec, 10.9676/10.9676 sec, 54.4087/54.4087 sec, 204.634/204.634 sec, 40.8901/40.8901 sec, 12.2283/12.2283 sec, 13.6705/13.6705 sec, 36.9208/36.9208 sec, 36.7207/36.7207 sec, 39.8/39.8 sec, 37.9923/37.9923 sec, 28.4262/28.4262 sec, 84.8284/84.8284 sec, 87.3211/87.3211 sec, 125.726/125.726 sec, 27.4199/27.4199 sec )
[LOG] Total clause size reduction: 385773 --> 108198 (180 --> 5, 590 --> 51, 290 --> 11, 684 --> 43, 280 --> 9, 13915 --> 1913, 1350 --> 115, 62222 --> 9988, 111332 --> 18272, 121788 --> 24416, 19150 --> 3354, 5 --> 5, 39 --> 39, 11 --> 11, 37 --> 36, 9 --> 9, 42 --> 36, 106 --> 106, 9764 --> 8771, 17233 --> 15137, 23406 --> 22531, 3340 --> 3340 )
[LOG] Average clause size reduction: 31.1082 --> 8.72494 (45 --> 1.25, 53.6364 --> 4.63636, 48.3333 --> 1.83333, 52.6154 --> 3.30769, 46.6667 --> 1.5, 54.7835 --> 7.5315, 51.9231 --> 4.42308, 52.9549 --> 8.50043, 51.9757 --> 8.53035, 50.9787 --> 10.2202, 49.8698 --> 8.73438, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 2.2 --> 2.2, 3.36364 --> 3.27273, 1.8 --> 1.8, 2.1 --> 1.8, 4.41667 --> 4.41667, 8.44637 --> 7.58737, 8.37366 --> 7.3552, 10.0975 --> 9.72002, 8.74346 --> 8.74346 )
[LOG] Overall execution time: 1293.36 sec CPU time.
[LOG] Overall execution time: 1300 sec real time.
Synthesis time: 1300.20 sec (Real time) / 1291.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.27 sec (Real time) / 10.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1355.54 sec (Real time) / 1351.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 23398 11 38 1 23339
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 136.994 sec CPU time.
[LOG] Relation determinization time: 139 sec real time.
[LOG] Final circuit size: 5611 new AND gates.
[LOG] Size before ABC: 13036 AND gates.
[LOG] Size after ABC: 5611 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 136.487/136 sec (2.97456/3 sec, 6.33547/6 sec, 7.0967/7 sec, 2.33036/2 sec, 9.03314/9 sec, 10.6597/11 sec, 7.02112/7 sec, 5.23423/5 sec, 15.8804/16 sec, 0.125179/0 sec, 1.2482/2 sec, 4.03675/4 sec, 0.112571/0 sec, 6.66207/7 sec, 6.53934/6 sec, 6.00318/6 sec, 3.75471/4 sec, 5.559/5 sec, 4.57614/5 sec, 6.89019/7 sec, 6.1506/6 sec, 5.37973/5 sec, 2.42328/3 sec, 2.78696/3 sec, 4.11754/4 sec, 3.556/3 sec )
[LOG] Nr of iterations: 4547 (451, 426, 544, 19, 221, 205, 224, 106, 163, 13, 23, 17, 5, 341, 338, 521, 18, 214, 199, 220, 77, 162, 11, 16, 10, 3 )
[LOG] Total clause computation time: 30.5126/38 sec (0.533238/0.533238 sec, 0.45346/0.45346 sec, 1.20557/1.20557 sec, 0.350201/0.350201 sec, 0.264584/0.264584 sec, 0.266884/0.266884 sec, 0.42346/0.42346 sec, 0.98607/0.98607 sec, 3.50502/3.50502 sec, 0.017571/0.017571 sec, 1.0739/1.0739 sec, 0.501958/0.501958 sec, 0.00987/0.00987 sec, 3.31043/3.31043 sec, 0.395528/0.395528 sec, 2.48592/2.48592 sec, 2.66297/2.66297 sec, 0.357493/0.357493 sec, 0.314936/0.314936 sec, 0.475503/0.475503 sec, 2.66765/2.66765 sec, 2.0263/2.0263 sec, 1.28355/1.28355 sec, 1.52906/1.52906 sec, 1.26405/1.26405 sec, 2.14737/2.14737 sec )
[LOG] Total clause minimization time: 105.04/97 sec (2.42779/2.42779 sec, 5.85921/5.85921 sec, 5.85981/5.85981 sec, 1.93579/1.93579 sec, 8.72066/8.72066 sec, 10.343/10.343 sec, 6.54332/6.54332 sec, 4.18597/4.18597 sec, 12.3099/12.3099 sec, 0.040145/0.040145 sec, 0.107723/0.107723 sec, 3.46763/3.46763 sec, 0.026632/0.026632 sec, 3.32372/3.32372 sec, 6.12276/6.12276 sec, 3.49646/3.49646 sec, 1.07375/1.07375 sec, 5.18157/5.18157 sec, 4.24208/4.24208 sec, 6.39516/6.39516 sec, 3.46141/3.46141 sec, 3.33295/3.33295 sec, 1.11993/1.11993 sec, 1.23891/1.23891 sec, 2.83392/2.83392 sec, 1.38934/1.38934 sec )
[LOG] Total clause size reduction: 175534 --> 33669 (31050 --> 5521, 28900 --> 3212, 36381 --> 6044, 1188 --> 86, 14300 --> 1256, 13056 --> 1162, 14049 --> 1216, 6510 --> 803, 9882 --> 1173, 720 --> 29, 1298 --> 74, 928 --> 46, 228 --> 11, 3844 --> 3009, 2186 --> 1629, 5700 --> 3672, 86 --> 86, 1189 --> 976, 1104 --> 914, 1187 --> 1002, 487 --> 487, 1173 --> 1173, 21 --> 21, 43 --> 43, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 38.6044 --> 7.40466 (68.847 --> 12.2417, 67.8404 --> 7.53991, 66.8768 --> 11.1103, 62.5263 --> 4.52632, 64.7059 --> 5.68326, 63.6878 --> 5.66829, 62.7188 --> 5.42857, 61.4151 --> 7.57547, 60.6258 --> 7.19632, 55.3846 --> 2.23077, 56.4348 --> 3.21739, 54.5882 --> 2.70588, 45.6 --> 2.2, 11.2727 --> 8.82405, 6.46746 --> 4.81953, 10.9405 --> 7.04798, 4.77778 --> 4.77778, 5.55607 --> 4.56075, 5.54774 --> 4.59296, 5.39545 --> 4.55455, 6.32468 --> 6.32468, 7.24074 --> 7.24074, 1.90909 --> 1.90909, 2.6875 --> 2.6875, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 137 sec CPU time.
[LOG] Overall execution time: 139 sec real time.
Synthesis time: 138.37 sec (Real time) / 137.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.36 sec (Real time) / 4.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 244.61 sec (Real time) / 243.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 6025 13 43 1 5956
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 158.964 sec CPU time.
[LOG] Relation determinization time: 160 sec real time.
[LOG] Final circuit size: 6693 new AND gates.
[LOG] Size before ABC: 15452 AND gates.
[LOG] Size after ABC: 6693 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 158.338/159 sec (3.1762/3 sec, 6.55675/7 sec, 8.88149/9 sec, 3.09427/3 sec, 7.44803/7 sec, 7.7416/8 sec, 6.9131/7 sec, 10.3186/10 sec, 4.88648/5 sec, 16.2201/16 sec, 0.148859/1 sec, 0.130352/0 sec, 4.07021/4 sec, 0.451269/0 sec, 5.99219/6 sec, 8.20456/9 sec, 7.72498/7 sec, 3.5061/4 sec, 8.28043/8 sec, 6.01135/6 sec, 5.51249/6 sec, 4.06237/4 sec, 8.5505/8 sec, 5.85605/6 sec, 3.17754/3 sec, 2.91507/3 sec, 4.77566/5 sec, 3.73128/4 sec )
[LOG] Nr of iterations: 5391 (483, 497, 689, 23, 228, 195, 210, 173, 110, 219, 9, 12, 10, 24, 311, 403, 677, 21, 224, 185, 202, 169, 80, 207, 8, 11, 5, 6 )
[LOG] Total clause computation time: 35.1068/32 sec (0.509741/0.509741 sec, 0.545035/0.545035 sec, 1.33153/1.33153 sec, 0.729882/0.729882 sec, 0.297857/0.297857 sec, 0.322883/0.322883 sec, 0.377236/0.377236 sec, 0.489788/0.489788 sec, 1.0074/1.0074 sec, 3.86724/3.86724 sec, 0.036489/0.036489 sec, 0.017258/0.017258 sec, 1.28641/1.28641 sec, 0.263613/0.263613 sec, 2.92691/2.92691 sec, 0.388634/0.388634 sec, 2.79657/2.79657 sec, 2.22739/2.22739 sec, 0.404415/0.404415 sec, 0.419236/0.419236 sec, 0.492147/0.492147 sec, 0.318086/0.318086 sec, 3.34513/3.34513 sec, 2.12069/2.12069 sec, 1.86133/1.86133 sec, 1.59749/1.59749 sec, 2.7239/2.7239 sec, 2.40255/2.40255 sec )
[LOG] Total clause minimization time: 122.007/126 sec (2.65157/2.65157 sec, 5.98672/5.98672 sec, 7.51356/7.51356 sec, 2.31266/2.31266 sec, 7.09192/7.09192 sec, 7.35929/7.35929 sec, 6.46919/6.46919 sec, 9.76017/9.76017 sec, 3.80787/3.80787 sec, 12.2769/12.2769 sec, 0.029936/0.029936 sec, 0.033044/0.033044 sec, 2.70015/2.70015 sec, 0.10198/0.10198 sec, 3.03933/3.03933 sec, 7.78715/7.78715 sec, 4.89718/4.89718 sec, 1.25573/1.25573 sec, 7.85092/7.85092 sec, 5.56505/5.56505 sec, 4.99645/4.99645 sec, 3.71229/3.71229 sec, 5.18074/5.18074 sec, 3.70584/3.70584 sec, 1.29274/1.29274 sec, 1.29406/1.29406 sec, 2.02947/2.02947 sec, 1.30497/1.30497 sec )
[LOG] Total clause size reduction: 228648 --> 40620 (36632 --> 6176, 37200 --> 3843, 50912 --> 7783, 1606 --> 108, 16344 --> 1275, 13774 --> 1126, 14630 --> 1232, 11868 --> 992, 7412 --> 832, 14606 --> 1662, 528 --> 15, 715 --> 21, 576 --> 21, 1449 --> 82, 3603 --> 2751, 2660 --> 1910, 7594 --> 4859, 101 --> 101, 1243 --> 1061, 1029 --> 873, 1155 --> 1019, 957 --> 824, 490 --> 490, 1508 --> 1508, 15 --> 15, 21 --> 21, 9 --> 9, 11 --> 11 )
[LOG] Average clause size reduction: 42.4129 --> 7.53478 (75.8427 --> 12.7867, 74.8491 --> 7.73239, 73.8926 --> 11.2961, 69.8261 --> 4.69565, 71.6842 --> 5.59211, 70.6359 --> 5.77436, 69.6667 --> 5.86667, 68.6012 --> 5.7341, 67.3818 --> 7.56364, 66.6941 --> 7.58904, 58.6667 --> 1.66667, 59.5833 --> 1.75, 57.6 --> 2.1, 60.375 --> 3.41667, 11.5852 --> 8.84566, 6.6005 --> 4.73945, 11.2171 --> 7.17725, 4.80952 --> 4.80952, 5.54911 --> 4.73661, 5.56216 --> 4.71892, 5.71782 --> 5.04455, 5.66272 --> 4.87574, 6.125 --> 6.125, 7.28502 --> 7.28502, 1.875 --> 1.875, 1.90909 --> 1.90909, 1.8 --> 1.8, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 158.971 sec CPU time.
[LOG] Overall execution time: 160 sec real time.
Synthesis time: 160.54 sec (Real time) / 159.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.51 sec (Real time) / 5.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 269.68 sec (Real time) / 268.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 7164 15 47 1 7088
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 304.479 sec CPU time.
[LOG] Relation determinization time: 307 sec real time.
[LOG] Final circuit size: 8485 new AND gates.
[LOG] Size before ABC: 19731 AND gates.
[LOG] Size after ABC: 8485 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 303.529/304 sec (4.97145/5 sec, 11.2513/11 sec, 13.164/14 sec, 6.79319/6 sec, 10.7943/11 sec, 10.0819/10 sec, 11.5586/12 sec, 17.2703/17 sec, 12.3798/13 sec, 7.16374/7 sec, 30.4405/30 sec, 0.182972/1 sec, 0.203364/0 sec, 0.164421/0 sec, 0.634981/1 sec, 12.1022/12 sec, 14.1836/14 sec, 13.8621/14 sec, 9.61076/9 sec, 13.6972/14 sec, 13.1148/13 sec, 9.61945/10 sec, 9.34336/9 sec, 14.4262/15 sec, 16.1519/16 sec, 12.1142/12 sec, 6.92441/7 sec, 6.20317/6 sec, 8.23311/9 sec, 6.88789/6 sec )
[LOG] Nr of iterations: 6492 (532, 516, 686, 27, 220, 236, 208, 198, 209, 182, 311, 10, 12, 8, 6, 404, 492, 665, 22, 217, 234, 201, 193, 206, 166, 301, 9, 10, 6, 5 )
[LOG] Total clause computation time: 69.1217/67 sec (0.7281/0.7281 sec, 0.849266/0.849266 sec, 2.25591/2.25591 sec, 0.764413/0.764413 sec, 0.390246/0.390246 sec, 0.491586/0.491586 sec, 0.487673/0.487673 sec, 0.425486/0.425486 sec, 0.705313/0.705313 sec, 1.6083/1.6083 sec, 6.48532/6.48532 sec, 0.024719/0.024719 sec, 0.038874/0.038874 sec, 0.01704/0.01704 sec, 0.48765/0.48765 sec, 6.61208/6.61208 sec, 0.707619/0.707619 sec, 6.68368/6.68368 sec, 6.4637/6.4637 sec, 0.546434/0.546434 sec, 0.568128/0.568128 sec, 0.757251/0.757251 sec, 0.690553/0.690553 sec, 0.590159/0.590159 sec, 6.28068/6.28068 sec, 4.65207/4.65207 sec, 4.18145/4.18145 sec, 4.19444/4.19444 sec, 5.87837/5.87837 sec, 4.55521/4.55521 sec )
[LOG] Total clause minimization time: 232.719/236 sec (4.2237/4.2237 sec, 10.3692/10.3692 sec, 10.8599/10.8599 sec, 5.96978/5.96978 sec, 10.337/10.337 sec, 9.51626/9.51626 sec, 10.9979/10.9979 sec, 16.7597/16.7597 sec, 11.5904/11.5904 sec, 5.46533/5.46533 sec, 23.8578/23.8578 sec, 0.048232/0.048232 sec, 0.063315/0.063315 sec, 0.043781/0.043781 sec, 0.044818/0.044818 sec, 5.45426/5.45426 sec, 13.4406/13.4406 sec, 7.13722/7.13722 sec, 3.11547/3.11547 sec, 13.1161/13.1161 sec, 12.5146/12.5146 sec, 8.82892/8.82892 sec, 8.61203/8.61203 sec, 13.7971/13.7971 sec, 9.83685/9.83685 sec, 7.42348/7.42348 sec, 2.70469/2.70469 sec, 1.97605/1.97605 sec, 2.32202/2.32202 sec, 2.29283/2.29283 sec )
[LOG] Total clause size reduction: 293282 --> 48540 (44604 --> 6790, 42745 --> 3637, 56170 --> 8163, 2106 --> 150, 17520 --> 1245, 18565 --> 1329, 16146 --> 1187, 15169 --> 1140, 15808 --> 1071, 13575 --> 1406, 22940 --> 2624, 657 --> 17, 792 --> 24, 497 --> 17, 350 --> 9, 4812 --> 3511, 3328 --> 2449, 7822 --> 4938, 106 --> 106, 1222 --> 1030, 1318 --> 1111, 1121 --> 966, 1093 --> 947, 1051 --> 909, 1219 --> 1218, 2490 --> 2490, 17 --> 17, 19 --> 19, 11 --> 11, 9 --> 9 )
[LOG] Average clause size reduction: 45.1759 --> 7.47689 (83.8421 --> 12.7632, 82.8391 --> 7.04845, 81.8805 --> 11.8994, 78 --> 5.55556, 79.6364 --> 5.65909, 78.6653 --> 5.63136, 77.625 --> 5.70673, 76.6111 --> 5.75758, 75.6364 --> 5.1244, 74.5879 --> 7.72527, 73.7621 --> 8.4373, 65.7 --> 1.7, 66 --> 2, 62.125 --> 2.125, 58.3333 --> 1.5, 11.9109 --> 8.69059, 6.76423 --> 4.97764, 11.7624 --> 7.42556, 4.81818 --> 4.81818, 5.63134 --> 4.74654, 5.63248 --> 4.74786, 5.57711 --> 4.80597, 5.66321 --> 4.90674, 5.10194 --> 4.41262, 7.34337 --> 7.33735, 8.27243 --> 8.27243, 1.88889 --> 1.88889, 1.9 --> 1.9, 1.83333 --> 1.83333, 1.8 --> 1.8 )
[LOG] Overall execution time: 304.487 sec CPU time.
[LOG] Overall execution time: 307 sec real time.
Synthesis time: 306.67 sec (Real time) / 305.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.83 sec (Real time) / 5.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 297.30 sec (Real time) / 296.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 9018 17 52 1 8934
=====================  amba8c7y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9936.86 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1098.6 sec CPU time.
[LOG] Relation determinization time: 1104 sec real time.
[LOG] Final circuit size: 13180 new AND gates.
[LOG] Size before ABC: 31647 AND gates.
[LOG] Size after ABC: 13180 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1096.66/1098 sec (11.0295/11 sec, 24.7587/25 sec, 25.4763/25 sec, 17.5814/18 sec, 23.7811/24 sec, 32.4551/32 sec, 35.6612/36 sec, 37.349/37 sec, 34.6866/35 sec, 28.8378/29 sec, 27.1943/27 sec, 36.3644/37 sec, 124.714/125 sec, 0.368438/0 sec, 10.119/10 sec, 29.8091/30 sec, 30.9612/31 sec, 1.07689/1 sec, 35.0156/35 sec, 43.1009/43 sec, 32.0649/32 sec, 18.3973/18 sec, 37.3555/37 sec, 31.2143/32 sec, 46.1258/46 sec, 28.755/29 sec, 38.1627/38 sec, 40.8451/41 sec, 35.9715/36 sec, 37.3368/38 sec, 36.1907/36 sec, 14.6972/15 sec, 21.5342/21 sec, 19.2606/19 sec, 24.0388/25 sec, 24.3655/24 sec )
[LOG] Nr of iterations: 9931 (714, 699, 902, 42, 245, 271, 270, 323, 242, 256, 277, 236, 622, 18, 22, 7, 19, 13, 606, 586, 857, 41, 243, 261, 267, 313, 237, 252, 271, 165, 598, 16, 16, 5, 14, 5 )
[LOG] Total clause computation time: 187.112/194 sec (1.90335/1.90335 sec, 2.02039/2.02039 sec, 4.96727/4.96727 sec, 1.3352/1.3352 sec, 1.31532/1.31532 sec, 0.773005/0.773005 sec, 0.815388/0.815388 sec, 1.058/1.058 sec, 0.799833/0.799833 sec, 0.888906/0.888906 sec, 1.31659/1.31659 sec, 4.69081/4.69081 sec, 18.7281/18.7281 sec, 0.073368/0.073368 sec, 9.70447/9.70447 sec, 4.86321/4.86321 sec, 3.27118/3.27118 sec, 0.775076/0.775076 sec, 19.0955/19.0955 sec, 1.31376/1.31376 sec, 16.1273/16.1273 sec, 11.9168/11.9168 sec, 0.70872/0.70872 sec, 1.09112/1.09112 sec, 1.28558/1.28558 sec, 1.08621/1.08621 sec, 1.24936/1.24936 sec, 1.05986/1.05986 sec, 1.19707/1.19707 sec, 15.041/15.041 sec, 10.4382/10.4382 sec, 7.00889/7.00889 sec, 10.1815/10.1815 sec, 5.4355/5.4355 sec, 8.39744/8.39744 sec, 15.1786/15.1786 sec )
[LOG] Total clause minimization time: 905.877/901 sec (9.09601/9.09601 sec, 22.6829/22.6829 sec, 20.431/20.431 sec, 16.156/16.156 sec, 22.3513/22.3513 sec, 31.5597/31.5597 sec, 34.7239/34.7239 sec, 36.1671/36.1671 sec, 33.7562/33.7562 sec, 27.8005/27.8005 sec, 25.7395/25.7395 sec, 31.502/31.502 sec, 105.816/105.816 sec, 0.117406/0.117406 sec, 0.245387/0.245387 sec, 24.7685/24.7685 sec, 27.4964/27.4964 sec, 0.112218/0.112218 sec, 15.8455/15.8455 sec, 41.7121/41.7121 sec, 15.8456/15.8456 sec, 6.41979/6.41979 sec, 36.5808/36.5808 sec, 30.0615/30.0615 sec, 44.776/44.776 sec, 27.6034/27.6034 sec, 36.8375/36.8375 sec, 39.7226/39.7226 sec, 34.7118/34.7118 sec, 22.2326/22.2326 sec, 25.6546/25.6546 sec, 7.62177/7.62177 sec, 11.2901/11.2901 sec, 13.7545/13.7545 sec, 15.5682/15.5682 sec, 9.11635/9.11635 sec )
[LOG] Total clause size reduction: 528707 --> 77891 (71300 --> 10379, 69102 --> 5439, 88298 --> 11680, 3977 --> 219, 23424 --> 1442, 25650 --> 1578, 25286 --> 1563, 29946 --> 1928, 22172 --> 1375, 23205 --> 1397, 24840 --> 1367, 20915 --> 2373, 54648 --> 5293, 1479 --> 36, 1806 --> 77, 510 --> 17, 1512 --> 49, 996 --> 32, 8134 --> 6498, 3927 --> 2868, 10834 --> 6936, 219 --> 219, 1430 --> 1189, 1464 --> 1232, 1538 --> 1344, 1820 --> 1522, 1328 --> 1229, 1364 --> 1139, 1316 --> 1208, 1282 --> 1281, 4861 --> 4861, 31 --> 31, 45 --> 42, 12 --> 12, 27 --> 27, 9 --> 9 )
[LOG] Average clause size reduction: 53.238 --> 7.84322 (99.8599 --> 14.5364, 98.8584 --> 7.78112, 97.8914 --> 12.949, 94.6905 --> 5.21429, 95.6082 --> 5.88571, 94.6494 --> 5.82288, 93.6519 --> 5.78889, 92.7121 --> 5.96904, 91.6198 --> 5.68182, 90.6445 --> 5.45703, 89.6751 --> 4.93502, 88.6229 --> 10.0551, 87.8585 --> 8.50965, 82.1667 --> 2, 82.0909 --> 3.5, 72.8571 --> 2.42857, 79.5789 --> 2.57895, 76.6154 --> 2.46154, 13.4224 --> 10.7228, 6.70137 --> 4.8942, 12.6418 --> 8.09335, 5.34146 --> 5.34146, 5.88477 --> 4.893, 5.6092 --> 4.72031, 5.7603 --> 5.03371, 5.8147 --> 4.86262, 5.60338 --> 5.18565, 5.4127 --> 4.51984, 4.85609 --> 4.45756, 7.7697 --> 7.76364, 8.12876 --> 8.12876, 1.9375 --> 1.9375, 2.8125 --> 2.625, 2.4 --> 2.4, 1.92857 --> 1.92857, 1.8 --> 1.8 )
[LOG] Overall execution time: 1098.61 sec CPU time.
[LOG] Overall execution time: 1104 sec real time.
Synthesis time: 1103.50 sec (Real time) / 1096.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.41 sec (Real time) / 7.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 744.30 sec (Real time) / 742.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 13863 21 61 1 13763
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 982.319 sec CPU time.
[LOG] Relation determinization time: 986 sec real time.
[LOG] Final circuit size: 10502 new AND gates.
[LOG] Size before ABC: 24484 AND gates.
[LOG] Size after ABC: 10502 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 979.929/981 sec (9.88138/10 sec, 14.3522/14 sec, 19.4285/19 sec, 7.63809/8 sec, 20.6896/21 sec, 16.3651/16 sec, 27.176/27 sec, 31.5335/32 sec, 35.5695/36 sec, 37.3985/37 sec, 35.1596/35 sec, 22.2535/23 sec, 52.2221/52 sec, 52.9064/53 sec, 0.28139/0 sec, 5.02761/5 sec, 14.5958/14 sec, 15.4001/16 sec, 0.331232/0 sec, 29.389/29 sec, 27.2755/28 sec, 24.0272/24 sec, 23.8192/24 sec, 17.5005/17 sec, 40.048/40 sec, 23.16/24 sec, 46.8526/47 sec, 54.8759/55 sec, 37.85/37 sec, 44.2713/45 sec, 28.0324/28 sec, 47.479/47 sec, 20.4471/21 sec, 14.7214/15 sec, 18.4231/18 sec, 20.3226/21 sec, 23.823/23 sec, 19.4011/20 sec )
[LOG] Nr of iterations: 7811 (599, 404, 677, 38, 168, 167, 198, 195, 239, 279, 297, 234, 319, 170, 13, 22, 17, 10, 12, 551, 384, 663, 37, 147, 152, 178, 181, 225, 259, 281, 233, 265, 135, 12, 20, 16, 9, 5 )
[LOG] Total clause computation time: 200.314/202 sec (1.16006/1.16006 sec, 1.05607/1.05607 sec, 5.32869/5.32869 sec, 7.16543/7.16543 sec, 0.600091/0.600091 sec, 0.462608/0.462608 sec, 0.570532/0.570532 sec, 0.586038/0.586038 sec, 0.756629/0.756629 sec, 0.88432/0.88432 sec, 1.07315/1.07315 sec, 1.11057/1.11057 sec, 5.56404/5.56404 sec, 26.2466/26.2466 sec, 0.037637/0.037637 sec, 4.6169/4.6169 sec, 4.63555/4.63555 sec, 6.13063/6.13063 sec, 0.049803/0.049803 sec, 15.9023/15.9023 sec, 1.04626/1.04626 sec, 12.583/12.583 sec, 18.0088/18.0088 sec, 0.645775/0.645775 sec, 1.0317/1.0317 sec, 1.20246/1.20246 sec, 0.939052/0.939052 sec, 1.0044/1.0044 sec, 1.1466/1.1466 sec, 1.36457/1.36457 sec, 1.15167/1.15167 sec, 15.1487/15.1487 sec, 12.7785/12.7785 sec, 6.69118/6.69118 sec, 7.69282/7.69282 sec, 7.08925/7.08925 sec, 14.4549/14.4549 sec, 12.3969/12.3969 sec )
[LOG] Total clause minimization time: 776.322/773 sec (8.68885/8.68885 sec, 13.2431/13.2431 sec, 14.0374/14.0374 sec, 0.394927/0.394927 sec, 20.0024/20.0024 sec, 15.8087/15.8087 sec, 26.5171/26.5171 sec, 30.8468/30.8468 sec, 34.7077/34.7077 sec, 36.4052/36.4052 sec, 33.9682/33.9682 sec, 21.025/21.025 sec, 46.5264/46.5264 sec, 26.5125/26.5125 sec, 0.090921/0.090921 sec, 0.262694/0.262694 sec, 9.81571/9.81571 sec, 9.11543/9.11543 sec, 0.120255/0.120255 sec, 13.422/13.422 sec, 26.1565/26.1565 sec, 11.3774/11.3774 sec, 5.75942/5.75942 sec, 16.7824/16.7824 sec, 38.9539/38.9539 sec, 21.8986/21.8986 sec, 45.8507/45.8507 sec, 53.812/53.812 sec, 36.647/36.647 sec, 42.848/42.848 sec, 26.8204/26.8204 sec, 32.2624/32.2624 sec, 7.60145/7.60145 sec, 7.96396/7.96396 sec, 10.6639/10.6639 sec, 13.1716/13.1716 sec, 9.30085/9.30085 sec, 6.94037/6.94037 sec )
[LOG] Total clause size reduction: 439800 --> 59055 (63986 --> 8255, 42718 --> 2883, 70980 --> 9064, 3848 --> 182, 17201 --> 915, 16932 --> 888, 19897 --> 1056, 19400 --> 1052, 23562 --> 1288, 27244 --> 1538, 28712 --> 1538, 22368 --> 1282, 30210 --> 2781, 15886 --> 1682, 1116 --> 23, 1932 --> 55, 1456 --> 31, 810 --> 17, 979 --> 41, 7243 --> 5758, 2639 --> 2039, 8795 --> 5778, 182 --> 182, 711 --> 635, 747 --> 699, 863 --> 768, 916 --> 832, 1155 --> 1012, 1345 --> 1203, 1384 --> 1185, 1282 --> 1105, 2109 --> 2109, 1060 --> 1060, 23 --> 23, 52 --> 39, 31 --> 31, 17 --> 17, 9 --> 9 )
[LOG] Average clause size reduction: 56.3052 --> 7.56049 (106.821 --> 13.7813, 105.738 --> 7.13614, 104.845 --> 13.3885, 101.263 --> 4.78947, 102.387 --> 5.44643, 101.389 --> 5.31737, 100.49 --> 5.33333, 99.4872 --> 5.39487, 98.5858 --> 5.38912, 97.6487 --> 5.51254, 96.6734 --> 5.17845, 95.5897 --> 5.47863, 94.7022 --> 8.71787, 93.4471 --> 9.89412, 85.8462 --> 1.76923, 87.8182 --> 2.5, 85.6471 --> 1.82353, 81 --> 1.7, 81.5833 --> 3.41667, 13.1452 --> 10.4501, 6.8724 --> 5.3099, 13.2655 --> 8.71493, 4.91892 --> 4.91892, 4.83673 --> 4.31973, 4.91447 --> 4.59868, 4.84831 --> 4.31461, 5.06077 --> 4.59669, 5.13333 --> 4.49778, 5.19305 --> 4.64479, 4.92527 --> 4.21708, 5.50215 --> 4.74249, 7.95849 --> 7.95849, 7.85185 --> 7.85185, 1.91667 --> 1.91667, 2.6 --> 1.95, 1.9375 --> 1.9375, 1.88889 --> 1.88889, 1.8 --> 1.8 )
[LOG] Overall execution time: 982.332 sec CPU time.
[LOG] Overall execution time: 986 sec real time.
Synthesis time: 986.42 sec (Real time) / 981.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.85 sec (Real time) / 6.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1141.10 sec (Real time) / 1139.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 11239 23 65 1 11132
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.60258 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1826 new AND gates.
[LOG] Size before ABC: 3392 AND gates.
[LOG] Size after ABC: 1825 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.54518/7 sec (0.007903/0 sec, 0.043547/0 sec, 0.089342/0 sec, 0.007017/0 sec, 0.117217/0 sec, 0.012908/0 sec, 1.25896/2 sec, 0.624988/0 sec, 0.356754/1 sec, 0.354672/0 sec, 0.476824/1 sec, 0.373938/0 sec, 0.527564/0 sec, 0.516453/1 sec, 1.19183/1 sec, 0.585257/1 sec )
[LOG] Nr of iterations: 1045 (11, 9, 10, 6, 21, 11, 387, 81, 9, 4, 9, 5, 11, 10, 381, 80 )
[LOG] Total clause computation time: 2.00077/2 sec (0.001646/0.001646 sec, 0.006576/0.006576 sec, 0.026507/0.026507 sec, 0.001167/0.001167 sec, 0.046373/0.046373 sec, 0.002414/0.002414 sec, 0.106232/0.106232 sec, 0.132237/0.132237 sec, 0.239907/0.239907 sec, 0.292626/0.292626 sec, 0.220317/0.220317 sec, 0.148096/0.148096 sec, 0.161144/0.161144 sec, 0.353012/0.353012 sec, 0.117398/0.117398 sec, 0.145115/0.145115 sec )
[LOG] Total clause minimization time: 4.47631/5 sec (0.003075/0.003075 sec, 0.034156/0.034156 sec, 0.059931/0.059931 sec, 0.002292/0.002292 sec, 0.067498/0.067498 sec, 0.007233/0.007233 sec, 1.14708/1.14708 sec, 0.483372/0.483372 sec, 0.112214/0.112214 sec, 0.058204/0.058204 sec, 0.252705/0.252705 sec, 0.221988/0.221988 sec, 0.362011/0.362011 sec, 0.159458/0.159458 sec, 1.0689/1.0689 sec, 0.436189/0.436189 sec )
[LOG] Total clause size reduction: 24704 --> 6995 (460 --> 21, 360 --> 39, 396 --> 23, 215 --> 9, 840 --> 73, 410 --> 33, 15440 --> 2921, 3120 --> 484, 17 --> 17, 16 --> 16, 23 --> 23, 9 --> 9, 23 --> 23, 33 --> 33, 2858 --> 2787, 484 --> 484 )
[LOG] Average clause size reduction: 23.6402 --> 6.69378 (41.8182 --> 1.90909, 40 --> 4.33333, 39.6 --> 2.3, 35.8333 --> 1.5, 40 --> 3.47619, 37.2727 --> 3, 39.8966 --> 7.5478, 38.5185 --> 5.97531, 1.88889 --> 1.88889, 4 --> 4, 2.55556 --> 2.55556, 1.8 --> 1.8, 2.09091 --> 2.09091, 3.3 --> 3.3, 7.50131 --> 7.31496, 6.05 --> 6.05 )
[LOG] Overall execution time: 6.6052 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.21 sec (Real time) / 6.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.09 sec (Real time) / 6.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2060 7 31 1 2015
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 15.827 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 2332 new AND gates.
[LOG] Size before ABC: 4574 AND gates.
[LOG] Size after ABC: 2331 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.7067/15 sec (0.008932/0 sec, 0.113656/0 sec, 0.009878/0 sec, 0.511619/0 sec, 0.016808/0 sec, 0.856386/1 sec, 0.996732/1 sec, 1.1762/1 sec, 2.72499/3 sec, 0.889582/1 sec, 0.734546/1 sec, 0.632643/0 sec, 0.633705/1 sec, 0.802592/1 sec, 0.568734/0 sec, 0.845911/1 sec, 1.17014/1 sec, 1.10827/1 sec, 1.27442/2 sec, 0.630915/0 sec )
[LOG] Nr of iterations: 1765 (6, 21, 6, 126, 9, 168, 141, 173, 228, 79, 3, 10, 5, 62, 8, 164, 88, 171, 221, 76 )
[LOG] Total clause computation time: 4.12284/4 sec (0.00122/0.00122 sec, 0.021906/0.021906 sec, 0.001694/0.001694 sec, 0.060454/0.060454 sec, 0.002663/0.002663 sec, 0.062935/0.062935 sec, 0.187989/0.187989 sec, 0.099359/0.099359 sec, 0.446573/0.446573 sec, 0.18788/0.18788 sec, 0.397155/0.397155 sec, 0.493063/0.493063 sec, 0.361277/0.361277 sec, 0.316574/0.316574 sec, 0.280865/0.280865 sec, 0.098669/0.098669 sec, 0.413666/0.413666 sec, 0.095861/0.095861 sec, 0.282802/0.282802 sec, 0.310232/0.310232 sec )
[LOG] Total clause minimization time: 11.4206/11 sec (0.003281/0.003281 sec, 0.087645/0.087645 sec, 0.003783/0.003783 sec, 0.446004/0.446004 sec, 0.005683/0.005683 sec, 0.785452/0.785452 sec, 0.798339/0.798339 sec, 1.06495/1.06495 sec, 2.26309/2.26309 sec, 0.682932/0.682932 sec, 0.330057/0.330057 sec, 0.131417/0.131417 sec, 0.265514/0.265514 sec, 0.47846/0.47846 sec, 0.281379/0.281379 sec, 0.740087/0.740087 sec, 0.749554/0.749554 sec, 1.00558/1.00558 sec, 0.984161/0.984161 sec, 0.313274/0.313274 sec )
[LOG] Total clause size reduction: 51117 --> 10902 (275 --> 13, 1080 --> 117, 265 --> 9, 6500 --> 1060, 408 --> 15, 8350 --> 947, 6860 --> 1105, 8256 --> 947, 10669 --> 1558, 3588 --> 557, 5 --> 5, 43 --> 43, 9 --> 9, 347 --> 310, 15 --> 15, 915 --> 822, 573 --> 529, 937 --> 821, 1489 --> 1487, 533 --> 533 )
[LOG] Average clause size reduction: 28.9615 --> 6.17677 (45.8333 --> 2.16667, 51.4286 --> 5.57143, 44.1667 --> 1.5, 51.5873 --> 8.4127, 45.3333 --> 1.66667, 49.7024 --> 5.6369, 48.6525 --> 7.83688, 47.7225 --> 5.47399, 46.7939 --> 6.83333, 45.4177 --> 7.05063, 1.66667 --> 1.66667, 4.3 --> 4.3, 1.8 --> 1.8, 5.59677 --> 5, 1.875 --> 1.875, 5.57927 --> 5.0122, 6.51136 --> 6.01136, 5.47953 --> 4.80117, 6.73756 --> 6.72851, 7.01316 --> 7.01316 )
[LOG] Overall execution time: 15.8302 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.31 sec (Real time) / 16.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.93 sec (Real time) / 15.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2617 9 36 1 2563
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4504.99 sec CPU time.
[LOG] Relation determinization time: 4520 sec real time.
[LOG] Final circuit size: 35946 new AND gates.
[LOG] Size before ABC: 79090 AND gates.
[LOG] Size after ABC: 35945 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4504.05/4510 sec (0.021428/0 sec, 0.537094/1 sec, 0.035591/0 sec, 3.04468/3 sec, 0.036245/0 sec, 7.42979/7 sec, 0.154265/1 sec, 27.1004/27 sec, 133.507/133 sec, 597.959/598 sec, 338.871/339 sec, 194.801/195 sec, 379.385/379 sec, 314.166/315 sec, 316.209/317 sec, 338.978/340 sec, 183.734/184 sec, 308.657/309 sec, 256.272/257 sec, 283.344/284 sec, 509.094/510 sec, 310.715/311 sec )
[LOG] Nr of iterations: 17670 (5, 11, 10, 16, 9, 329, 31, 1609, 2300, 3878, 903, 3, 10, 6, 13, 5, 24, 24, 1603, 2227, 3757, 897 )
[LOG] Total clause computation time: 1475.88/1473 sec (0.003117/0.003117 sec, 0.498194/0.498194 sec, 0.00494/0.00494 sec, 1.03417/1.03417 sec, 0.006581/0.006581 sec, 0.707283/0.707283 sec, 0.018883/0.018883 sec, 2.07644/2.07644 sec, 5.22675/5.22675 sec, 33.2557/33.2557 sec, 85.3525/85.3525 sec, 153.467/153.467 sec, 345.919/345.919 sec, 147.337/147.337 sec, 80.7186/80.7186 sec, 155.498/155.498 sec, 71.2285/71.2285 sec, 210.192/210.192 sec, 13.604/13.604 sec, 13.9069/13.9069 sec, 20.2601/20.2601 sec, 135.563/135.563 sec )
[LOG] Total clause minimization time: 3024.63/3031 sec (0.004234/0.004234 sec, 0.025348/0.025348 sec, 0.017321/0.017321 sec, 1.99703/1.99703 sec, 0.014813/0.014813 sec, 6.70529/6.70529 sec, 0.113757/0.113757 sec, 24.9871/24.9871 sec, 128.193/128.193 sec, 564.522/564.522 sec, 253.224/253.224 sec, 41.2323/41.2323 sec, 33.3444/33.3444 sec, 166.703/166.703 sec, 235.339/235.339 sec, 183.351/183.351 sec, 112.368/112.368 sec, 98.3178/98.3178 sec, 242.389/242.389 sec, 269.061/269.061 sec, 487.773/487.773 sec, 174.954/174.954 sec )
[LOG] Total clause size reduction: 590985 --> 170090 (256 --> 9, 630 --> 43, 558 --> 29, 915 --> 62, 480 --> 21, 19352 --> 3124, 1740 --> 153, 91656 --> 14935, 128744 --> 21067, 213235 --> 42208, 48708 --> 9349, 5 --> 5, 43 --> 43, 14 --> 14, 49 --> 49, 9 --> 9, 54 --> 42, 107 --> 107, 14854 --> 13095, 20005 --> 17558, 40309 --> 38906, 9262 --> 9262 )
[LOG] Average clause size reduction: 33.4457 --> 9.62592 (51.2 --> 1.8, 57.2727 --> 3.90909, 55.8 --> 2.9, 57.1875 --> 3.875, 53.3333 --> 2.33333, 58.8207 --> 9.49544, 56.129 --> 4.93548, 56.9646 --> 9.28216, 55.9757 --> 9.15957, 54.9858 --> 10.884, 53.9402 --> 10.3533, 1.66667 --> 1.66667, 4.3 --> 4.3, 2.33333 --> 2.33333, 3.76923 --> 3.76923, 1.8 --> 1.8, 2.25 --> 1.75, 4.45833 --> 4.45833, 9.26638 --> 8.16906, 8.98294 --> 7.88415, 10.729 --> 10.3556, 10.3255 --> 10.3255 )
[LOG] Overall execution time: 4505 sec CPU time.
[LOG] Overall execution time: 4520 sec real time.
Synthesis time: 4520.12 sec (Real time) / 4493.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.55 sec (Real time) / 11.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3456.45 sec (Real time) / 3448.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 36295 11 42 1 36232
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 486.481 sec CPU time.
[LOG] Relation determinization time: 491 sec real time.
[LOG] Final circuit size: 15190 new AND gates.
[LOG] Size before ABC: 37252 AND gates.
[LOG] Size after ABC: 15190 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 485.729/486 sec (10.1877/11 sec, 16.7202/16 sec, 31.1743/32 sec, 2.46278/2 sec, 29.5585/30 sec, 31.6976/31 sec, 53.9834/54 sec, 22.4762/22 sec, 44.4331/45 sec, 0.351582/0 sec, 5.6635/6 sec, 19.5673/19 sec, 0.27236/1 sec, 32.8768/33 sec, 20.5541/20 sec, 18.631/19 sec, 13.3097/13 sec, 18.4875/19 sec, 17.2487/17 sec, 17.7898/18 sec, 14.8677/15 sec, 14.5184/14 sec, 11.58/12 sec, 11.7283/12 sec, 11.623/11 sec, 13.9652/14 sec )
[LOG] Nr of iterations: 9233 (1730, 464, 1274, 21, 298, 284, 344, 131, 191, 8, 11, 16, 5, 1722, 430, 1072, 17, 293, 276, 337, 90, 190, 7, 10, 8, 4 )
[LOG] Total clause computation time: 97.7146/98 sec (0.845136/0.845136 sec, 0.892275/0.892275 sec, 4.07933/4.07933 sec, 2.10149/2.10149 sec, 0.893902/0.893902 sec, 0.839512/0.839512 sec, 0.959405/0.959405 sec, 3.75166/3.75166 sec, 13.9446/13.9446 sec, 0.032337/0.032337 sec, 5.26274/5.26274 sec, 4.79886/4.79886 sec, 0.020753/0.020753 sec, 4.69454/4.69454 sec, 0.861248/0.861248 sec, 4.10334/4.10334 sec, 9.29151/9.29151 sec, 0.652684/0.652684 sec, 0.700011/0.700011 sec, 0.749348/0.749348 sec, 5.0835/5.0835 sec, 6.16495/6.16495 sec, 6.8426/6.8426 sec, 8.35707/8.35707 sec, 5.90777/5.90777 sec, 5.88402/5.88402 sec )
[LOG] Total clause minimization time: 384.896/387 sec (9.31272/9.31272 sec, 15.7516/15.7516 sec, 26.9846/26.9846 sec, 0.21236/0.21236 sec, 28.5039/28.5039 sec, 30.6877/30.6877 sec, 52.8472/52.8472 sec, 18.5319/18.5319 sec, 30.275/30.275 sec, 0.067364/0.067364 sec, 0.166375/0.166375 sec, 14.5234/14.5234 sec, 0.037504/0.037504 sec, 28.0385/28.0385 sec, 19.6285/19.6285 sec, 14.4372/14.4372 sec, 3.97407/3.97407 sec, 17.763/17.763 sec, 16.4872/16.4872 sec, 16.9798/16.9798 sec, 9.72963/9.72963 sec, 8.28863/8.28863 sec, 4.67415/4.67415 sec, 3.3129/3.3129 sec, 5.65776/5.65776 sec, 8.02287/8.02287 sec )
[LOG] Total clause size reduction: 390560 --> 96030 (126217 --> 28109, 33336 --> 3365, 90383 --> 19124, 1400 --> 102, 20493 --> 1709, 19244 --> 1692, 22981 --> 1876, 8580 --> 1044, 12350 --> 1673, 448 --> 13, 630 --> 25, 930 --> 39, 244 --> 7, 27941 --> 19073, 2889 --> 2191, 14959 --> 9344, 80 --> 80, 1667 --> 1424, 1607 --> 1292, 1814 --> 1503, 634 --> 612, 1673 --> 1673, 13 --> 13, 25 --> 25, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 42.3004 --> 10.4007 (72.9578 --> 16.248, 71.8448 --> 7.25216, 70.9443 --> 15.011, 66.6667 --> 4.85714, 68.7685 --> 5.7349, 67.7606 --> 5.95775, 66.8052 --> 5.45349, 65.4962 --> 7.96947, 64.6597 --> 8.75916, 56 --> 1.625, 57.2727 --> 2.27273, 58.125 --> 2.4375, 48.8 --> 1.4, 16.2259 --> 11.0761, 6.7186 --> 5.09535, 13.9543 --> 8.71642, 4.70588 --> 4.70588, 5.68942 --> 4.86007, 5.82246 --> 4.68116, 5.38279 --> 4.45994, 7.04444 --> 6.8, 8.80526 --> 8.80526, 1.85714 --> 1.85714, 2.5 --> 2.5, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 486.487 sec CPU time.
[LOG] Overall execution time: 491 sec real time.
Synthesis time: 491.02 sec (Real time) / 487.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.62 sec (Real time) / 8.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1206.01 sec (Real time) / 1203.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 15607 13 47 1 15534
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1478.51 sec CPU time.
[LOG] Relation determinization time: 1489 sec real time.
[LOG] Final circuit size: 25033 new AND gates.
[LOG] Size before ABC: 71967 AND gates.
[LOG] Size after ABC: 25033 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1477.27/1481 sec (24.1009/24 sec, 46.352/47 sec, 120.131/120 sec, 13.4858/14 sec, 50.9936/51 sec, 78.2382/78 sec, 126.231/127 sec, 171.755/172 sec, 46.7102/46 sec, 75.8084/76 sec, 0.623162/1 sec, 0.595117/1 sec, 13.7514/13 sec, 0.619786/1 sec, 106.331/107 sec, 51.5212/51 sec, 64.166/65 sec, 35.8103/36 sec, 57.5491/57 sec, 67.4671/68 sec, 60.9067/61 sec, 63.1192/63 sec, 41.4172/42 sec, 34.2596/34 sec, 24.4475/25 sec, 22.7338/22 sec, 33.2675/34 sec, 44.8725/45 sec )
[LOG] Nr of iterations: 16593 (3710, 634, 2349, 20, 235, 301, 328, 537, 110, 138, 12, 12, 6, 11, 3694, 612, 2231, 18, 228, 298, 322, 524, 94, 136, 11, 8, 5, 9 )
[LOG] Total clause computation time: 244.442/242 sec (1.59138/1.59138 sec, 2.18328/2.18328 sec, 12.2602/12.2602 sec, 12.816/12.816 sec, 1.10939/1.10939 sec, 1.53907/1.53907 sec, 1.75661/1.75661 sec, 2.92348/2.92348 sec, 7.99979/7.99979 sec, 34.1031/34.1031 sec, 0.088006/0.088006 sec, 0.067874/0.067874 sec, 7.79602/7.79602 sec, 0.122525/0.122525 sec, 12.3402/12.3402 sec, 2.01896/2.01896 sec, 11.8924/11.8924 sec, 22.928/22.928 sec, 1.02466/1.02466 sec, 1.07499/1.07499 sec, 1.11292/1.11292 sec, 1.72816/1.72816 sec, 8.69963/8.69963 sec, 22.6095/22.6095 sec, 13.7646/13.7646 sec, 11.9338/11.9338 sec, 18.6104/18.6104 sec, 28.3467/28.3467 sec )
[LOG] Total clause minimization time: 1225.61/1231 sec (22.4458/22.4458 sec, 44.0021/44.0021 sec, 107.609/107.609 sec, 0.346587/0.346587 sec, 49.5464/49.5464 sec, 76.3434/76.3434 sec, 124.105/124.105 sec, 168.458/168.458 sec, 38.2966/38.2966 sec, 41.2438/41.2438 sec, 0.121013/0.121013 sec, 0.147871/0.147871 sec, 5.57108/5.57108 sec, 0.123138/0.123138 sec, 93.2469/93.2469 sec, 49.3814/49.3814 sec, 51.8434/51.8434 sec, 12.7866/12.7866 sec, 56.4023/56.4023 sec, 66.2628/66.2628 sec, 59.6877/59.6877 sec, 61.2656/61.2656 sec, 32.6222/32.6222 sec, 11.5399/11.5399 sec, 10.5671/10.5671 sec, 10.6922/10.6922 sec, 14.5472/14.5472 sec, 16.4089/16.4089 sec )
[LOG] Total clause size reduction: 779408 --> 191935 (300429 --> 65147, 50640 --> 4896, 185492 --> 39717, 1482 --> 93, 18018 --> 1362, 22800 --> 1706, 24525 --> 1813, 39664 --> 3186, 7957 --> 757, 9864 --> 1211, 781 --> 21, 770 --> 30, 345 --> 9, 680 --> 20, 64753 --> 39643, 4557 --> 3211, 36916 --> 20906, 86 --> 86, 1295 --> 1088, 1682 --> 1391, 1760 --> 1382, 3053 --> 2402, 602 --> 601, 1195 --> 1195, 21 --> 21, 15 --> 15, 9 --> 9, 17 --> 17 )
[LOG] Average clause size reduction: 46.9721 --> 11.5672 (80.9782 --> 17.5598, 79.8738 --> 7.7224, 78.9664 --> 16.908, 74.1 --> 4.65, 76.6723 --> 5.79574, 75.7475 --> 5.66777, 74.7713 --> 5.52744, 73.8622 --> 5.93296, 72.3364 --> 6.88182, 71.4783 --> 8.77536, 65.0833 --> 1.75, 64.1667 --> 2.5, 57.5 --> 1.5, 61.8182 --> 1.81818, 17.5292 --> 10.7317, 7.44608 --> 5.24673, 16.5468 --> 9.37069, 4.77778 --> 4.77778, 5.67982 --> 4.77193, 5.6443 --> 4.66779, 5.46584 --> 4.29193, 5.82634 --> 4.58397, 6.40426 --> 6.39362, 8.78676 --> 8.78676, 1.90909 --> 1.90909, 1.875 --> 1.875, 1.8 --> 1.8, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 1478.52 sec CPU time.
[LOG] Overall execution time: 1489 sec real time.
Synthesis time: 1488.88 sec (Real time) / 1479.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.83 sec (Real time) / 9.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 960.58 sec (Real time) / 958.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 25505 15 52 1 25424
=====================  amba7b5y.aag =====================
Synthesis time: 10001.36 sec (Real time) / 9948.58 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9976.36 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 5189.63 sec (Real time) / 5174.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.24947 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1424 new AND gates.
[LOG] Size before ABC: 2708 AND gates.
[LOG] Size after ABC: 1422 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1941/6 sec (0.007464/1 sec, 0.02346/0 sec, 0.059305/0 sec, 0.007652/0 sec, 0.123477/0 sec, 0.013085/0 sec, 1.12996/1 sec, 0.524218/0 sec, 0.282837/1 sec, 0.376831/0 sec, 0.362367/0 sec, 0.259673/1 sec, 0.385742/0 sec, 0.359217/0 sec, 0.871991/1 sec, 0.40682/1 sec )
[LOG] Nr of iterations: 938 (8, 5, 8, 5, 35, 8, 346, 86, 4, 4, 7, 4, 14, 6, 333, 65 )
[LOG] Total clause computation time: 1.66308/0 sec (0.001308/0.001308 sec, 0.016848/0.016848 sec, 0.023103/0.023103 sec, 0.001584/0.001584 sec, 0.037499/0.037499 sec, 0.003226/0.003226 sec, 0.132797/0.132797 sec, 0.122566/0.122566 sec, 0.171576/0.171576 sec, 0.318197/0.318197 sec, 0.124109/0.124109 sec, 0.113452/0.113452 sec, 0.127863/0.127863 sec, 0.240892/0.240892 sec, 0.097693/0.097693 sec, 0.130363/0.130363 sec )
[LOG] Total clause minimization time: 3.46223/6 sec (0.002869/0.002869 sec, 0.003791/0.003791 sec, 0.03333/0.03333 sec, 0.002399/0.002399 sec, 0.082452/0.082452 sec, 0.006306/0.006306 sec, 0.991272/0.991272 sec, 0.392212/0.392212 sec, 0.107443/0.107443 sec, 0.054759/0.054759 sec, 0.234273/0.234273 sec, 0.142017/0.142017 sec, 0.254026/0.254026 sec, 0.114208/0.114208 sec, 0.768468/0.768468 sec, 0.272404/0.272404 sec )
[LOG] Total clause size reduction: 22593 --> 5927 (322 --> 19, 180 --> 16, 308 --> 18, 172 --> 7, 1428 --> 155, 287 --> 24, 13800 --> 2486, 3315 --> 494, 7 --> 7, 16 --> 16, 18 --> 18, 7 --> 7, 33 --> 29, 18 --> 18, 2357 --> 2288, 325 --> 325 )
[LOG] Average clause size reduction: 24.0864 --> 6.31876 (40.25 --> 2.375, 36 --> 3.2, 38.5 --> 2.25, 34.4 --> 1.4, 40.8 --> 4.42857, 35.875 --> 3, 39.8844 --> 7.18497, 38.5465 --> 5.74419, 1.75 --> 1.75, 4 --> 4, 2.57143 --> 2.57143, 1.75 --> 1.75, 2.35714 --> 2.07143, 3 --> 3, 7.07808 --> 6.87087, 5 --> 5 )
[LOG] Overall execution time: 5.25227 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.61 sec (Real time) / 5.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.87 sec (Real time) / 5.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1649 7 31 1 1605
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 142.876 sec CPU time.
[LOG] Relation determinization time: 144 sec real time.
[LOG] Final circuit size: 7617 new AND gates.
[LOG] Size before ABC: 16056 AND gates.
[LOG] Size after ABC: 7616 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 142.533/143 sec (0.029039/0 sec, 0.839227/1 sec, 0.026922/0 sec, 1.65669/1 sec, 0.034282/0 sec, 5.00272/5 sec, 2.82972/3 sec, 9.44403/10 sec, 32.0894/32 sec, 11.3002/11 sec, 7.20837/8 sec, 4.90575/5 sec, 4.81347/4 sec, 7.50638/8 sec, 4.70762/5 sec, 7.34901/7 sec, 7.71166/8 sec, 8.85944/9 sec, 19.4443/19 sec, 6.77487/7 sec )
[LOG] Nr of iterations: 4822 (6, 25, 9, 97, 10, 445, 112, 495, 1045, 235, 3, 11, 8, 55, 7, 436, 62, 489, 1042, 230 )
[LOG] Total clause computation time: 34.5987/41 sec (0.004685/0.004685 sec, 0.124337/0.124337 sec, 0.004793/0.004793 sec, 0.239694/0.239694 sec, 0.006242/0.006242 sec, 0.660925/0.660925 sec, 0.870269/0.870269 sec, 0.970401/0.970401 sec, 2.88378/2.88378 sec, 2.31545/2.31545 sec, 4.42964/4.42964 sec, 3.4603/3.4603 sec, 2.29054/2.29054 sec, 3.11308/3.11308 sec, 2.7187/2.7187 sec, 0.805263/0.805263 sec, 3.87855/3.87855 sec, 0.809855/0.809855 sec, 1.91511/1.91511 sec, 3.0971/3.0971 sec )
[LOG] Total clause minimization time: 107.383/100 sec (0.015323/0.015323 sec, 0.705779/0.705779 sec, 0.012625/0.012625 sec, 1.40646/1.40646 sec, 0.017365/0.017365 sec, 4.32611/4.32611 sec, 1.93573/1.93573 sec, 8.44318/8.44318 sec, 29.1551/29.1551 sec, 8.90792/8.90792 sec, 2.74962/2.74962 sec, 1.41759/1.41759 sec, 2.49638/2.49638 sec, 4.36618/4.36618 sec, 1.95612/1.95612 sec, 6.50899/6.50899 sec, 3.8086/3.8086 sec, 8.02184/8.02184 sec, 17.4829/17.4829 sec, 3.6495/3.6495 sec )
[LOG] Total clause size reduction: 138746 --> 35034 (280 --> 13, 1320 --> 159, 432 --> 15, 5088 --> 712, 468 --> 19, 22644 --> 3517, 5550 --> 894, 24206 --> 3431, 50112 --> 8389, 10998 --> 1829, 5 --> 5, 48 --> 48, 15 --> 15, 294 --> 274, 13 --> 13, 3413 --> 2730, 337 --> 327, 3376 --> 2632, 8363 --> 8228, 1784 --> 1784 )
[LOG] Average clause size reduction: 28.7735 --> 7.26545 (46.6667 --> 2.16667, 52.8 --> 6.36, 48 --> 1.66667, 52.4536 --> 7.34021, 46.8 --> 1.9, 50.8854 --> 7.90337, 49.5536 --> 7.98214, 48.901 --> 6.93131, 47.9541 --> 8.02775, 46.8 --> 7.78298, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.875 --> 1.875, 5.34545 --> 4.98182, 1.85714 --> 1.85714, 7.82798 --> 6.26147, 5.43548 --> 5.27419, 6.90389 --> 5.38241, 8.02591 --> 7.89635, 7.75652 --> 7.75652 )
[LOG] Overall execution time: 142.881 sec CPU time.
[LOG] Overall execution time: 144 sec real time.
Synthesis time: 144.54 sec (Real time) / 143.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.94 sec (Real time) / 5.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 204.42 sec (Real time) / 203.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7901 9 37 1 7846
=====================  amba4f25y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9951.01 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9941.41 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9949.40 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9950.12 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003509/0 sec (0.002648/0 sec, 0.000861/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000223/0 sec (0.000165/0.000165 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 0.000228/0 sec (0.000136/0.000136 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.013468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.049822 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016418/0 sec (0.010004/0 sec, 0.006414/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.004352/0 sec (0.002149/0.002149 sec, 0.002203/0.002203 sec )
[LOG] Total clause minimization time: 0.006003/0 sec (0.003598/0.003598 sec, 0.002405/0.002405 sec )
[LOG] Total clause size reduction: 537 --> 23 (528 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 44.75 --> 1.91667 (75.4286 --> 2, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.055479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.098053 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029423/0 sec (0.016813/0 sec, 0.01261/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.014403/0 sec (0.007598/0.007598 sec, 0.006805/0.006805 sec )
[LOG] Total clause minimization time: 0.005405/0 sec (0.002242/0.002242 sec, 0.003163/0.003163 sec )
[LOG] Total clause size reduction: 969 --> 20 (959 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 64.6 --> 1.33333 (119.875 --> 1.25, 1.42857 --> 1.42857 )
[LOG] Overall execution time: 0.108281 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 878 3 133 1 741
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016101 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00548/0 sec (0.003985/0 sec, 0.001495/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000627/0 sec (0.000405/0.000405 sec, 0.000222/0.000222 sec )
[LOG] Total clause minimization time: 0.00071/0 sec (0.000445/0.000445 sec, 0.000265/0.000265 sec )
[LOG] Total clause size reduction: 277 --> 10 (272 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30.7778 --> 1.11111 (54.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.020309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.107978 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03662/0 sec (0.023761/0 sec, 0.012859/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.016446/0 sec (0.011776/0.011776 sec, 0.00467/0.00467 sec )
[LOG] Total clause minimization time: 0.011274/0 sec (0.005727/0.005727 sec, 0.005547/0.005547 sec )
[LOG] Total clause size reduction: 1408 --> 32 (1392 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 56.32 --> 1.28 (107.077 --> 1.23077, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.115819 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.139097 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0409/0 sec (0.024012/0 sec, 0.016888/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.017398/0 sec (0.010401/0.010401 sec, 0.006997/0.006997 sec )
[LOG] Total clause minimization time: 0.012165/0 sec (0.005449/0.005449 sec, 0.006716/0.006716 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.152135 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01684 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005968/0 sec (0.004158/0 sec, 0.00181/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.001322/0 sec (0.000866/0.000866 sec, 0.000456/0.000456 sec )
[LOG] Total clause minimization time: 0.000832/0 sec (0.000465/0.000465 sec, 0.000367/0.000367 sec )
[LOG] Total clause size reduction: 244 --> 8 (240 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 27.1111 --> 0.888889 (48 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.020596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 385 3 56 1 325
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.07149 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018279/1 sec (0.012131/1 sec, 0.006148/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.005861/0 sec (0.003741/0.003741 sec, 0.00212/0.00212 sec )
[LOG] Total clause minimization time: 0.004624/0 sec (0.002893/0.002893 sec, 0.001731/0.001731 sec )
[LOG] Total clause size reduction: 1237 --> 26 (1224 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 49.48 --> 1.04 (94.1538 --> 1, 1.08333 --> 1.08333 )
[LOG] Overall execution time: 0.07853 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002604 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000613/0 sec (0.000455/0 sec, 0.000158/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002904 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00094/0 sec (0.000696/0 sec, 0.000244/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004332 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006236 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002333/0 sec (0.001701/0 sec, 0.000632/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000222/0 sec (0.000168/0.000168 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0.000284/0 sec (0.000169/0.000169 sec, 0.000115/0.000115 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.008345 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.014522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005177/0 sec (0.003671/0 sec, 0.001506/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000457/0 sec (0.000358/0.000358 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause minimization time: 0.001372/0 sec (0.000862/0.000862 sec, 0.00051/0.00051 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.017708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008493/0 sec (0.003435/0 sec, 0.003066/0 sec, 0.001139/0 sec, 0.000853/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00036/0 sec (0.000141/0.000141 sec, 0.000219/0.000219 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.026341 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012843/0 sec (0.005105/0 sec, 0.004344/0 sec, 0.00196/0 sec, 0.001434/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033327 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003487/0 sec (0.001493/0 sec, 0.001079/0 sec, 0.000502/0 sec, 0.000413/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 3e-06/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010814 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005835/0 sec (0.002432/0 sec, 0.001846/0 sec, 0.000857/0 sec, 0.0007/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 5e-06/0 sec (3e-06/3e-06 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002616 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000729/0 sec (0.000532/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (3.5e-05/3.5e-05 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.003837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001053/0 sec (0.000755/0 sec, 0.000298/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.8e-05/0 sec (4e-05/4e-05 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.004683 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019285 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013343/0 sec (0.006122/0 sec, 0.004427/0 sec, 0.00155/0 sec, 0.001244/0 sec )
[LOG] Nr of iterations: 34 (14, 8, 5, 7 )
[LOG] Total clause computation time: 0.002278/0 sec (0.000859/0.000859 sec, 0.000817/0.000817 sec, 0.000277/0.000277 sec, 0.000325/0.000325 sec )
[LOG] Total clause minimization time: 0.006626/0 sec (0.00356/0.00356 sec, 0.002011/0.002011 sec, 0.000635/0.000635 sec, 0.00042/0.00042 sec )
[LOG] Total clause size reduction: 816 --> 88 (520 --> 52, 273 --> 13, 10 --> 10, 13 --> 13 )
[LOG] Average clause size reduction: 24 --> 2.58824 (37.1429 --> 3.71429, 34.125 --> 1.625, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.021551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 208 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.041136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027167/0 sec (0.010864/0 sec, 0.00896/0 sec, 0.00376/0 sec, 0.003583/0 sec )
[LOG] Nr of iterations: 48 (14, 14, 8, 12 )
[LOG] Total clause computation time: 0.004788/0 sec (0.001292/0.001292 sec, 0.002022/0.002022 sec, 0.000712/0.000712 sec, 0.000762/0.000762 sec )
[LOG] Total clause minimization time: 0.01483/0 sec (0.006763/0.006763 sec, 0.004266/0.004266 sec, 0.001893/0.001893 sec, 0.001908/0.001908 sec )
[LOG] Total clause size reduction: 1771 --> 109 (871 --> 41, 858 --> 28, 18 --> 16, 24 --> 24 )
[LOG] Average clause size reduction: 36.8958 --> 2.27083 (62.2143 --> 2.92857, 61.2857 --> 2, 2.25 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.044741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 346 2 63 1 280
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010855 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006228/0 sec (0.002443/0 sec, 0.001854/0 sec, 0.001103/0 sec, 0.000828/0 sec )
[LOG] Nr of iterations: 14 (4, 4, 3, 3 )
[LOG] Total clause computation time: 0.000933/0 sec (0.000339/0.000339 sec, 0.000246/0.000246 sec, 0.000254/0.000254 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 0.001773/0 sec (0.000659/0.000659 sec, 0.000424/0.000424 sec, 0.000362/0.000362 sec, 0.000328/0.000328 sec )
[LOG] Total clause size reduction: 200 --> 22 (96 --> 8, 93 --> 3, 8 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 14.2857 --> 1.57143 (24 --> 2, 23.25 --> 0.75, 2.66667 --> 2.66667, 1 --> 1 )
[LOG] Overall execution time: 0.012885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 187 2 28 1 156
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.030179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0186/0 sec (0.00712/0 sec, 0.004997/0 sec, 0.003978/0 sec, 0.002505/0 sec )
[LOG] Nr of iterations: 23 (9, 4, 8, 2 )
[LOG] Total clause computation time: 0.00288/0 sec (0.001408/0.001408 sec, 0.000403/0.000403 sec, 0.000781/0.000781 sec, 0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0.009073/0 sec (0.003101/0.003101 sec, 0.002283/0.002283 sec, 0.002226/0.002226 sec, 0.001463/0.001463 sec )
[LOG] Total clause size reduction: 603 --> 48 (424 --> 21, 156 --> 4, 21 --> 21, 2 --> 2 )
[LOG] Average clause size reduction: 26.2174 --> 2.08696 (47.1111 --> 2.33333, 39 --> 1, 2.625 --> 2.625, 1 --> 1 )
[LOG] Overall execution time: 0.033302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 310 2 49 1 257
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02693 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019552/0 sec (0.005155/0 sec, 0.004355/0 sec, 0.003446/0 sec, 0.002706/0 sec, 0.002308/0 sec, 0.001582/0 sec )
[LOG] Nr of iterations: 31 (8, 7, 3, 6, 6, 1 )
[LOG] Total clause computation time: 0.003404/0 sec (0.001005/0.001005 sec, 0.000438/0.000438 sec, 0.000465/0.000465 sec, 0.000731/0.000731 sec, 0.000495/0.000495 sec, 0.00027/0.00027 sec )
[LOG] Total clause minimization time: 0.008596/0 sec (0.002084/0.002084 sec, 0.00205/0.00205 sec, 0.001254/0.001254 sec, 0.001229/0.001229 sec, 0.001222/0.001222 sec, 0.000757/0.000757 sec )
[LOG] Total clause size reduction: 645 --> 56 (294 --> 17, 246 --> 11, 80 --> 3, 13 --> 13, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 20.8065 --> 1.80645 (36.75 --> 2.125, 35.1429 --> 1.57143, 26.6667 --> 1, 2.16667 --> 2.16667, 1.83333 --> 1.83333, 1 --> 1 )
[LOG] Overall execution time: 0.029495 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 268 3 36 1 227
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.100287 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075548/0 sec (0.020805/0 sec, 0.015033/0 sec, 0.011945/0 sec, 0.010679/0 sec, 0.010102/0 sec, 0.006984/0 sec )
[LOG] Nr of iterations: 46 (16, 10, 2, 8, 9, 1 )
[LOG] Total clause computation time: 0.013836/0 sec (0.004252/0.004252 sec, 0.001849/0.001849 sec, 0.000454/0.000454 sec, 0.003472/0.003472 sec, 0.002427/0.002427 sec, 0.001382/0.001382 sec )
[LOG] Total clause minimization time: 0.046797/0 sec (0.012756/0.012756 sec, 0.00974/0.00974 sec, 0.008187/0.008187 sec, 0.005608/0.005608 sec, 0.006265/0.006265 sec, 0.004241/0.004241 sec )
[LOG] Total clause size reduction: 1745 --> 97 (1035 --> 53, 612 --> 12, 67 --> 1, 18 --> 18, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 37.9348 --> 2.1087 (64.6875 --> 3.3125, 61.2 --> 1.2, 33.5 --> 0.5, 2.25 --> 2.25, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.104451 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 433 3 63 1 365
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 8.6093 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.2261/8 sec (0.576276/1 sec, 1.49515/1 sec, 2.16226/2 sec, 1.05965/1 sec, 2.02694/2 sec, 0.905829/1 sec )
[LOG] Nr of iterations: 144 (34, 22, 33, 6, 17, 32 )
[LOG] Total clause computation time: 0.690552/1 sec (0.137023/0.137023 sec, 0.072095/0.072095 sec, 0.062334/0.062334 sec, 0.131563/0.131563 sec, 0.098319/0.098319 sec, 0.189218/0.189218 sec )
[LOG] Total clause minimization time: 7.43834/7 sec (0.421622/0.421622 sec, 1.40266/1.40266 sec, 2.07566/2.07566 sec, 0.917757/0.917757 sec, 1.91583/1.91583 sec, 0.7048/0.7048 sec )
[LOG] Total clause size reduction: 5015 --> 597 (1881 --> 193, 1176 --> 95, 1760 --> 122, 12 --> 12, 64 --> 53, 122 --> 122 )
[LOG] Average clause size reduction: 34.8264 --> 4.14583 (55.3235 --> 5.67647, 53.4545 --> 4.31818, 53.3333 --> 3.69697, 2 --> 2, 3.76471 --> 3.11765, 3.8125 --> 3.8125 )
[LOG] Overall execution time: 8.617 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.84 sec (Real time) / 8.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 377 2 52 1 320
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 9069.95 sec CPU time.
[LOG] Relation determinization time: 9091 sec real time.
[LOG] Final circuit size: 754 new AND gates.
[LOG] Size before ABC: 1819 AND gates.
[LOG] Size after ABC: 754 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9044.59/9067 sec (99.5027/100 sec, 1205.98/1209 sec, 3096.38/3104 sec, 733.283/736 sec, 2683.91/2689 sec, 1225.53/1229 sec )
[LOG] Nr of iterations: 736 (43, 91, 253, 16, 81, 252 )
[LOG] Total clause computation time: 377.35/378 sec (50.6915/50.6915 sec, 25.1122/25.1122 sec, 13.2092/13.2092 sec, 150.483/150.483 sec, 40.7305/40.7305 sec, 97.1238/97.1238 sec )
[LOG] Total clause minimization time: 8664.86/8684 sec (48.4703/48.4703 sec, 1180.47/1180.47 sec, 3082.59/3082.59 sec, 582.5/582.5 sec, 2642.85/2642.85 sec, 1127.97/1127.97 sec )
[LOG] Total clause size reduction: 38106 --> 3994 (4032 --> 268, 8550 --> 523, 23688 --> 1384, 32 --> 32, 420 --> 403, 1384 --> 1384 )
[LOG] Average clause size reduction: 51.7745 --> 5.42663 (93.7674 --> 6.23256, 93.956 --> 5.74725, 93.6285 --> 5.47036, 2 --> 2, 5.18519 --> 4.97531, 5.49206 --> 5.49206 )
[LOG] Overall execution time: 9070.07 sec CPU time.
[LOG] Overall execution time: 9091 sec real time.
Synthesis time: 9091.77 sec (Real time) / 9043.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1240 2 91 1 1144
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 9.77294 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1026 new AND gates.
[LOG] Size before ABC: 2249 AND gates.
[LOG] Size after ABC: 1026 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.96584/9 sec (0.172574/0 sec, 1.01327/1 sec, 1.98101/2 sec, 2.1283/2 sec, 0.465844/1 sec, 0.951633/0 sec, 1.21185/2 sec, 1.04137/1 sec )
[LOG] Nr of iterations: 740 (36, 119, 145, 98, 4, 111, 138, 89 )
[LOG] Total clause computation time: 0.709818/1 sec (0.026187/0.026187 sec, 0.097511/0.097511 sec, 0.111503/0.111503 sec, 0.105841/0.105841 sec, 0.192085/0.192085 sec, 0.079054/0.079054 sec, 0.044038/0.044038 sec, 0.053599/0.053599 sec )
[LOG] Total clause minimization time: 8.09015/8 sec (0.12649/0.12649 sec, 0.891925/0.891925 sec, 1.8406/1.8406 sec, 1.99127/1.99127 sec, 0.260747/0.260747 sec, 0.856962/0.856962 sec, 1.15085/1.15085 sec, 0.971309/0.971309 sec )
[LOG] Total clause size reduction: 56963 --> 5243 (4900 --> 238, 16402 --> 931, 19872 --> 1225, 13289 --> 600, 8 --> 8, 827 --> 749, 1144 --> 971, 521 --> 521 )
[LOG] Average clause size reduction: 76.977 --> 7.08514 (136.111 --> 6.61111, 137.832 --> 7.82353, 137.048 --> 8.44828, 135.602 --> 6.12245, 2 --> 2, 7.45045 --> 6.74775, 8.28986 --> 7.03623, 5.85393 --> 5.85393 )
[LOG] Overall execution time: 9.78486 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.13 sec (Real time) / 10.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.50 sec (Real time) / 1.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1753 3 133 1 1613
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012529/0 sec (0.005037/0 sec, 0.004277/0 sec, 0.001534/0 sec, 0.001681/0 sec )
[LOG] Nr of iterations: 22 (8, 6, 3, 5 )
[LOG] Total clause computation time: 0.001883/0 sec (0.000687/0.000687 sec, 0.000522/0.000522 sec, 0.000281/0.000281 sec, 0.000393/0.000393 sec )
[LOG] Total clause minimization time: 0.005387/0 sec (0.002274/0.002274 sec, 0.001922/0.001922 sec, 0.000503/0.000503 sec, 0.000688/0.000688 sec )
[LOG] Total clause size reduction: 496 --> 62 (280 --> 26, 195 --> 15, 6 --> 6, 15 --> 15 )
[LOG] Average clause size reduction: 22.5455 --> 2.81818 (35 --> 3.25, 32.5 --> 2.5, 2 --> 2, 3 --> 3 )
[LOG] Overall execution time: 0.022915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 245 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.095855 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.060646/0 sec (0.029198/0 sec, 0.017639/0 sec, 0.006396/0 sec, 0.007413/0 sec )
[LOG] Nr of iterations: 42 (23, 7, 6, 6 )
[LOG] Total clause computation time: 0.009015/0 sec (0.004046/0.004046 sec, 0.001238/0.001238 sec, 0.00186/0.00186 sec, 0.001871/0.001871 sec )
[LOG] Total clause minimization time: 0.042117/0 sec (0.021748/0.021748 sec, 0.013055/0.013055 sec, 0.003167/0.003167 sec, 0.004147/0.004147 sec )
[LOG] Total clause size reduction: 1909 --> 162 (1474 --> 96, 396 --> 27, 12 --> 12, 27 --> 27 )
[LOG] Average clause size reduction: 45.4524 --> 3.85714 (64.087 --> 4.17391, 56.5714 --> 3.85714, 2 --> 2, 4.5 --> 4.5 )
[LOG] Overall execution time: 0.099234 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 410 2 63 1 344
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.081954 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034138/0 sec (0.008337/0 sec, 0.008632/0 sec, 0.008272/0 sec, 0.003072/0 sec, 0.003063/0 sec, 0.002762/0 sec )
[LOG] Nr of iterations: 9 (1, 3, 2, 0, 2, 1 )
[LOG] Total clause computation time: 0.003422/0 sec (0.001299/0.001299 sec, 0.000746/0.000746 sec, 0.000739/0.000739 sec, 0/0 sec, 0.000338/0.000338 sec, 0.0003/0.0003 sec )
[LOG] Total clause minimization time: 0.00275/0 sec (0/0 sec, 0.001141/0.001141 sec, 0.000743/0.000743 sec, 0/0 sec, 0.000499/0.000499 sec, 0.000367/0.000367 sec )
[LOG] Total clause size reduction: 307 --> 16 (0 --> 0, 200 --> 5, 99 --> 3, 0 --> 0, 5 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 34.1111 --> 1.77778 (0 --> 0, 66.6667 --> 1.66667, 49.5 --> 1.5, 0 --> 0, 2.5 --> 2.5, 3 --> 3 )
[LOG] Overall execution time: 0.089442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1111 2 96 1 1013
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.259962 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076924/0 sec (0.015559/0 sec, 0.018241/0 sec, 0.021738/0 sec, 0.006195/0 sec, 0.007346/0 sec, 0.007845/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.009094/0 sec (0.003363/0.003363 sec, 0.001628/0.001628 sec, 0.002041/0.002041 sec, 0/0 sec, 0.000922/0.000922 sec, 0.00114/0.00114 sec )
[LOG] Total clause minimization time: 0.009932/0 sec (0/0 sec, 0.00329/0.00329 sec, 0.003477/0.003477 sec, 0/0 sec, 0.001436/0.001436 sec, 0.001729/0.001729 sec )
[LOG] Total clause size reduction: 1044 --> 30 (0 --> 0, 516 --> 7, 513 --> 8, 0 --> 0, 7 --> 7, 8 --> 8 )
[LOG] Average clause size reduction: 69.6 --> 2 (0 --> 0, 129 --> 1.75, 128.25 --> 2, 0 --> 0, 2.33333 --> 2.33333, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.275727 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1872 2 168 1 1702
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05119 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038387/0 sec (0.005245/0 sec, 0.007024/0 sec, 0.004687/0 sec, 0.007585/0 sec, 0.003561/0 sec, 0.003505/0 sec, 0.003039/0 sec, 0.003741/0 sec )
[LOG] Nr of iterations: 41 (4, 7, 2, 10, 3, 5, 1, 9 )
[LOG] Total clause computation time: 0.007222/0 sec (0.000777/0.000777 sec, 0.001136/0.001136 sec, 0.000546/0.000546 sec, 0.001476/0.001476 sec, 0.000786/0.000786 sec, 0.000738/0.000738 sec, 0.000797/0.000797 sec, 0.000966/0.000966 sec )
[LOG] Total clause minimization time: 0.017508/0 sec (0.00191/0.00191 sec, 0.003463/0.003463 sec, 0.001785/0.001785 sec, 0.00364/0.00364 sec, 0.001569/0.001569 sec, 0.001814/0.001814 sec, 0.001368/0.001368 sec, 0.001959/0.001959 sec )
[LOG] Total clause size reduction: 1212 --> 67 (192 --> 5, 378 --> 15, 62 --> 2, 549 --> 14, 5 --> 5, 10 --> 10, 2 --> 2, 14 --> 14 )
[LOG] Average clause size reduction: 29.561 --> 1.63415 (48 --> 1.25, 54 --> 2.14286, 31 --> 1, 54.9 --> 1.4, 1.66667 --> 1.66667, 2 --> 2, 2 --> 2, 1.55556 --> 1.55556 )
[LOG] Overall execution time: 0.054378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 414 4 56 1 351
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.962066 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 282 new AND gates.
[LOG] Size before ABC: 457 AND gates.
[LOG] Size after ABC: 282 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.869695/1 sec (0.147645/0 sec, 0.114554/1 sec, 0.104352/0 sec, 0.097098/0 sec, 0.111171/0 sec, 0.105141/0 sec, 0.109335/0 sec, 0.080399/0 sec )
[LOG] Nr of iterations: 216 (46, 28, 24, 16, 38, 26, 23, 15 )
[LOG] Total clause computation time: 0.149485/0 sec (0.017944/0.017944 sec, 0.014733/0.014733 sec, 0.011375/0.011375 sec, 0.009464/0.009464 sec, 0.03014/0.03014 sec, 0.023664/0.023664 sec, 0.025506/0.025506 sec, 0.016659/0.016659 sec )
[LOG] Total clause minimization time: 0.684251/1 sec (0.123798/0.123798 sec, 0.093802/0.093802 sec, 0.086629/0.086629 sec, 0.081009/0.081009 sec, 0.078089/0.078089 sec, 0.078779/0.078779 sec, 0.081025/0.081025 sec, 0.06112/0.06112 sec )
[LOG] Total clause size reduction: 12006 --> 1002 (4770 --> 262, 2835 --> 125, 2392 --> 88, 1545 --> 70, 190 --> 188, 116 --> 113, 88 --> 86, 70 --> 70 )
[LOG] Average clause size reduction: 55.5833 --> 4.63889 (103.696 --> 5.69565, 101.25 --> 4.46429, 99.6667 --> 3.66667, 96.5625 --> 4.375, 5 --> 4.94737, 4.46154 --> 4.34615, 3.82609 --> 3.73913, 4.66667 --> 4.66667 )
[LOG] Overall execution time: 0.968696 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 880 4 98 1 774
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.14478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048577/0 sec (0.029627/0 sec, 0.01895/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.007198/0 sec (0.004679/0.004679 sec, 0.002519/0.002519 sec )
[LOG] Total clause minimization time: 0.030366/0 sec (0.016983/0.016983 sec, 0.013383/0.013383 sec )
[LOG] Total clause size reduction: 1809 --> 66 (1776 --> 33, 33 --> 33 )
[LOG] Average clause size reduction: 72.36 --> 2.64 (136.615 --> 2.53846, 2.75 --> 2.75 )
[LOG] Overall execution time: 0.155736 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1251 3 144 1 1103
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.603785 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.193109/0 sec (0.114953/0 sec, 0.078156/0 sec )
[LOG] Nr of iterations: 32 (17, 15 )
[LOG] Total clause computation time: 0.027648/0 sec (0.015265/0.015265 sec, 0.012383/0.012383 sec )
[LOG] Total clause minimization time: 0.144128/0 sec (0.084293/0.084293 sec, 0.059835/0.059835 sec )
[LOG] Total clause size reduction: 4124 --> 61 (4096 --> 33, 28 --> 28 )
[LOG] Average clause size reduction: 128.875 --> 1.90625 (240.941 --> 1.94118, 1.86667 --> 1.86667 )
[LOG] Overall execution time: 0.627611 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2122 3 252 1 1866
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00808 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003183/0 sec (0.002192/0 sec, 0.000991/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000335/0 sec (0.000241/0.000241 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 0.000598/0 sec (0.000333/0.000333 sec, 0.000265/0.000265 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.010184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025554 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008864/0 sec (0.005413/0 sec, 0.003451/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.00112/0 sec (0.00088/0.00088 sec, 0.00024/0.00024 sec )
[LOG] Total clause minimization time: 0.003489/0 sec (0.001505/0.001505 sec, 0.001984/0.001984 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.029146 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.513916 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.326735/0 sec (0.182844/0 sec, 0.08612/0 sec, 0.027334/0 sec, 0.030437/0 sec )
[LOG] Nr of iterations: 101 (77, 8, 9, 7 )
[LOG] Total clause computation time: 0.102325/0 sec (0.053552/0.053552 sec, 0.027821/0.027821 sec, 0.017835/0.017835 sec, 0.003117/0.003117 sec )
[LOG] Total clause minimization time: 0.194199/0 sec (0.118887/0.118887 sec, 0.046883/0.046883 sec, 0.005118/0.005118 sec, 0.023311/0.023311 sec )
[LOG] Total clause size reduction: 13721 --> 440 (12540 --> 391, 1148 --> 17, 16 --> 15, 17 --> 17 )
[LOG] Average clause size reduction: 135.851 --> 4.35644 (162.857 --> 5.07792, 143.5 --> 2.125, 1.77778 --> 1.66667, 2.42857 --> 2.42857 )
[LOG] Overall execution time: 0.526422 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1391 4 160 1 1223
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.10454 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 169 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.62272/4 sec (1.52328/2 sec, 1.30615/1 sec, 0.436948/1 sec, 0.356345/0 sec )
[LOG] Nr of iterations: 271 (165, 12, 84, 10 )
[LOG] Total clause computation time: 1.28305/2 sec (0.645771/0.645771 sec, 0.286209/0.286209 sec, 0.318135/0.318135 sec, 0.032931/0.032931 sec )
[LOG] Total clause minimization time: 2.25204/2 sec (0.852284/0.852284 sec, 0.983592/0.983592 sec, 0.10566/0.10566 sec, 0.310504/0.310504 sec )
[LOG] Total clause size reduction: 50104 --> 1285 (46740 --> 1073, 3124 --> 43, 209 --> 138, 31 --> 31 )
[LOG] Average clause size reduction: 184.886 --> 4.7417 (283.273 --> 6.50303, 260.333 --> 3.58333, 2.4881 --> 1.64286, 3.1 --> 3.1 )
[LOG] Overall execution time: 5.13412 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.32 sec (Real time) / 5.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2416 4 280 1 2128
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.291686 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.258644/0 sec (0.017858/0 sec, 0.017012/0 sec, 0.051503/0 sec, 0.005968/0 sec, 0.035117/0 sec, 0.018416/0 sec, 0.014514/0 sec, 0.018865/0 sec, 0.011511/0 sec, 0.009914/0 sec, 0.010945/0 sec, 0.001231/0 sec, 0.015769/0 sec, 0.010707/0 sec, 0.009248/0 sec, 0.010066/0 sec )
[LOG] Nr of iterations: 118 (8, 13, 31, 1, 10, 2, 7, 4, 3, 9, 14, 0, 8, 1, 4, 3 )
[LOG] Total clause computation time: 0.065238/0 sec (0.005233/0.005233 sec, 0.002849/0.002849 sec, 0.008508/0.008508 sec, 0.003465/0.003465 sec, 0.007838/0.007838 sec, 0.001472/0.001472 sec, 0.003203/0.003203 sec, 0.00567/0.00567 sec, 0.007141/0.007141 sec, 0.002082/0.002082 sec, 0.00591/0.00591 sec, 0/0 sec, 0.006154/0.006154 sec, 2e-06/2e-06 sec, 0.002561/0.002561 sec, 0.00315/0.00315 sec )
[LOG] Total clause minimization time: 0.163499/0 sec (0.010315/0.010315 sec, 0.011978/0.011978 sec, 0.040651/0.040651 sec, 0/0 sec, 0.024619/0.024619 sec, 0.014445/0.014445 sec, 0.008722/0.008722 sec, 0.010486/0.010486 sec, 0.00296/0.00296 sec, 0.006463/0.006463 sec, 0.003754/0.003754 sec, 0/0 sec, 0.008528/0.008528 sec, 0.009483/0.009483 sec, 0.005407/0.005407 sec, 0.005688/0.005688 sec )
[LOG] Total clause size reduction: 2933 --> 345 (308 --> 23, 516 --> 32, 1260 --> 169, 0 --> 0, 360 --> 20, 39 --> 0, 228 --> 11, 111 --> 3, 3 --> 3, 22 --> 16, 61 --> 44, 0 --> 0, 17 --> 16, 0 --> 0, 5 --> 5, 3 --> 3 )
[LOG] Average clause size reduction: 24.8559 --> 2.92373 (38.5 --> 2.875, 39.6923 --> 2.46154, 40.6452 --> 5.45161, 0 --> 0, 36 --> 2, 19.5 --> 0, 32.5714 --> 1.57143, 27.75 --> 0.75, 1 --> 1, 2.44444 --> 1.77778, 4.35714 --> 3.14286, 0 --> 0, 2.125 --> 2, 0 --> 0, 1.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.294104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 228 13 23 1 187
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1.01919 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.921501/1 sec (0.071382/0 sec, 0.062847/0 sec, 0.013751/0 sec, 0.041275/0 sec, 0.021399/0 sec, 0.09906/0 sec, 0.125699/0 sec, 0.066333/0 sec, 0.053181/0 sec, 0.082785/0 sec, 0.025853/0 sec, 0.023789/0 sec, 0.029028/0 sec, 0.029301/0 sec, 0.024428/1 sec, 0.028552/0 sec, 0.03807/0 sec, 0.026957/0 sec, 0.023497/0 sec, 0.034314/0 sec )
[LOG] Nr of iterations: 140 (20, 15, 2, 18, 3, 13, 7, 2, 6, 6, 3, 13, 1, 13, 2, 4, 2, 1, 4, 5 )
[LOG] Total clause computation time: 0.178395/0 sec (0.011307/0.011307 sec, 0.007188/0.007188 sec, 0.000236/0.000236 sec, 0.007775/0.007775 sec, 0.004316/0.004316 sec, 0.012058/0.012058 sec, 0.010471/0.010471 sec, 0.001361/0.001361 sec, 0.017922/0.017922 sec, 0.020117/0.020117 sec, 0.020958/0.020958 sec, 0.004337/0.004337 sec, 1e-06/1e-06 sec, 0.005078/0.005078 sec, 0.007313/0.007313 sec, 0.01754/0.01754 sec, 0.014407/0.014407 sec, 1e-06/1e-06 sec, 0.007871/0.007871 sec, 0.008138/0.008138 sec )
[LOG] Total clause minimization time: 0.680528/1 sec (0.056222/0.056222 sec, 0.05178/0.05178 sec, 0.009641/0.009641 sec, 0.029551/0.029551 sec, 0.013328/0.013328 sec, 0.082944/0.082944 sec, 0.11088/0.11088 sec, 0.060668/0.060668 sec, 0.030904/0.030904 sec, 0.058299/0.058299 sec, 0.002874/0.002874 sec, 0.017168/0.017168 sec, 0.026923/0.026923 sec, 0.022191/0.022191 sec, 0.014956/0.014956 sec, 0.008574/0.008574 sec, 0.021579/0.021579 sec, 0.024752/0.024752 sec, 0.013496/0.013496 sec, 0.023798/0.023798 sec )
[LOG] Total clause size reduction: 4107 --> 340 (988 --> 74, 714 --> 43, 50 --> 0, 833 --> 52, 96 --> 2, 564 --> 52, 276 --> 8, 45 --> 0, 220 --> 9, 215 --> 9, 5 --> 5, 38 --> 38, 0 --> 0, 32 --> 20, 2 --> 2, 13 --> 10, 2 --> 2, 0 --> 0, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 29.3357 --> 2.42857 (49.4 --> 3.7, 47.6 --> 2.86667, 25 --> 0, 46.2778 --> 2.88889, 32 --> 0.666667, 43.3846 --> 4, 39.4286 --> 1.14286, 22.5 --> 0, 36.6667 --> 1.5, 35.8333 --> 1.5, 1.66667 --> 1.66667, 2.92308 --> 2.92308, 0 --> 0, 2.46154 --> 1.53846, 1 --> 1, 3.25 --> 2.5, 1 --> 1, 0 --> 0, 1.25 --> 1.25, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.02267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.20 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 333 15 27 1 283
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 32.7967 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 686 new AND gates.
[LOG] Size before ABC: 1363 AND gates.
[LOG] Size after ABC: 685 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.1395/32 sec (0.391976/0 sec, 1.41681/2 sec, 0.047085/0 sec, 0.776722/0 sec, 0.235346/1 sec, 1.78675/1 sec, 2.11859/3 sec, 2.41902/2 sec, 1.58784/2 sec, 2.94468/3 sec, 1.99988/2 sec, 2.38597/2 sec, 2.03919/2 sec, 1.73094/2 sec, 1.80127/2 sec, 1.92491/1 sec, 1.75942/2 sec, 2.02386/2 sec, 1.33911/2 sec, 1.41016/1 sec )
[LOG] Nr of iterations: 782 (40, 125, 2, 92, 19, 37, 70, 28, 43, 8, 17, 113, 1, 67, 2, 8, 69, 27, 7, 7 )
[LOG] Total clause computation time: 8.60203/9 sec (0.136458/0.136458 sec, 0.29766/0.29766 sec, 0.000951/0.000951 sec, 0.107746/0.107746 sec, 0.033805/0.033805 sec, 0.227928/0.227928 sec, 0.475217/0.475217 sec, 0.288094/0.288094 sec, 0.355832/0.355832 sec, 0.73433/0.73433 sec, 1.5126/1.5126 sec, 0.646507/0.646507 sec, 1e-06/1e-06 sec, 0.521761/0.521761 sec, 0.703595/0.703595 sec, 1.15922/1.15922 sec, 0.484198/0.484198 sec, 0.196866/0.196866 sec, 0.350478/0.350478 sec, 0.368785/0.368785 sec )
[LOG] Total clause minimization time: 23.1078/23 sec (0.239374/0.239374 sec, 1.10003/1.10003 sec, 0.022519/0.022519 sec, 0.645647/0.645647 sec, 0.176988/0.176988 sec, 1.53242/1.53242 sec, 1.61293/1.61293 sec, 2.09671/2.09671 sec, 1.19572/1.19572 sec, 2.17714/2.17714 sec, 0.471159/0.471159 sec, 1.72099/1.72099 sec, 2.02417/2.02417 sec, 1.1875/1.1875 sec, 1.08327/1.08327 sec, 0.750511/0.750511 sec, 1.25942/1.25942 sec, 1.81099/1.81099 sec, 0.974358/0.974358 sec, 1.02593/1.02593 sec )
[LOG] Total clause size reduction: 26297 --> 4024 (2262 --> 195, 7068 --> 810, 56 --> 0, 5005 --> 599, 972 --> 143, 1908 --> 254, 3588 --> 317, 1377 --> 70, 2100 --> 258, 343 --> 16, 56 --> 53, 720 --> 576, 0 --> 0, 388 --> 317, 2 --> 2, 34 --> 27, 317 --> 290, 70 --> 66, 15 --> 15, 16 --> 16 )
[LOG] Average clause size reduction: 33.6279 --> 5.14578 (56.55 --> 4.875, 56.544 --> 6.48, 28 --> 0, 54.4022 --> 6.51087, 51.1579 --> 7.52632, 51.5676 --> 6.86486, 51.2571 --> 4.52857, 49.1786 --> 2.5, 48.8372 --> 6, 42.875 --> 2, 3.29412 --> 3.11765, 6.37168 --> 5.09735, 0 --> 0, 5.79104 --> 4.73134, 1 --> 1, 4.25 --> 3.375, 4.5942 --> 4.2029, 2.59259 --> 2.44444, 2.14286 --> 2.14286, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 32.8039 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.14 sec (Real time) / 32.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.15 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 997 18 30 1 940
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.073725 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033753/0 sec (0.014685/0 sec, 0.009643/0 sec, 0.004856/0 sec, 0.004569/0 sec )
[LOG] Nr of iterations: 20 (11, 4, 2, 3 )
[LOG] Total clause computation time: 0.004075/0 sec (0.002385/0.002385 sec, 0.001014/0.001014 sec, 0.000284/0.000284 sec, 0.000392/0.000392 sec )
[LOG] Total clause minimization time: 0.010609/0 sec (0.005119/0.005119 sec, 0.001907/0.001907 sec, 0.001518/0.001518 sec, 0.002065/0.002065 sec )
[LOG] Total clause size reduction: 1316 --> 27 (1010 --> 19, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 65.8 --> 1.35 (91.8182 --> 1.72727, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08215 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.697282 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.414022/0 sec (0.053528/0 sec, 0.076724/0 sec, 0.092468/0 sec, 0.070325/0 sec, 0.055945/0 sec, 0.065032/0 sec )
[LOG] Nr of iterations: 66 (9, 13, 16, 7, 7, 14 )
[LOG] Total clause computation time: 0.069474/0 sec (0.013891/0.013891 sec, 0.015234/0.015234 sec, 0.017501/0.017501 sec, 0.007815/0.007815 sec, 0.007758/0.007758 sec, 0.007275/0.007275 sec )
[LOG] Total clause minimization time: 0.283198/0 sec (0.02573/0.02573 sec, 0.046094/0.046094 sec, 0.059267/0.059267 sec, 0.056676/0.056676 sec, 0.042734/0.042734 sec, 0.052697/0.052697 sec )
[LOG] Total clause size reduction: 5165 --> 180 (1176 --> 16, 1752 --> 59, 2175 --> 43, 13 --> 13, 11 --> 11, 38 --> 38 )
[LOG] Average clause size reduction: 78.2576 --> 2.72727 (130.667 --> 1.77778, 134.769 --> 4.53846, 135.938 --> 2.6875, 1.85714 --> 1.85714, 1.57143 --> 1.57143, 2.71429 --> 2.71429 )
[LOG] Overall execution time: 0.713929 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2096 4 140 1 1949
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.307618 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.163428/0 sec (0.060868/0 sec, 0.038045/0 sec, 0.03642/0 sec, 0.028095/0 sec )
[LOG] Nr of iterations: 36 (13, 8, 8, 7 )
[LOG] Total clause computation time: 0.039277/0 sec (0.011879/0.011879 sec, 0.013523/0.013523 sec, 0.005332/0.005332 sec, 0.008543/0.008543 sec )
[LOG] Total clause minimization time: 0.09407/0 sec (0.038138/0.038138 sec, 0.01339/0.01339 sec, 0.026884/0.026884 sec, 0.015658/0.015658 sec )
[LOG] Total clause size reduction: 3006 --> 73 (1884 --> 37, 1092 --> 9, 21 --> 18, 9 --> 9 )
[LOG] Average clause size reduction: 83.5 --> 2.02778 (144.923 --> 2.84615, 136.5 --> 1.125, 2.625 --> 2.25, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.32321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1675 3 152 1 1519
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.94914 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.26046/1 sec (0.260159/0 sec, 0.252667/0 sec, 0.216117/0 sec, 0.133357/1 sec, 0.200583/0 sec, 0.197579/0 sec )
[LOG] Nr of iterations: 88 (15, 23, 14, 6, 18, 12 )
[LOG] Total clause computation time: 0.262665/0 sec (0.047656/0.047656 sec, 0.059186/0.059186 sec, 0.049438/0.049438 sec, 0.0205/0.0205 sec, 0.050949/0.050949 sec, 0.034936/0.034936 sec )
[LOG] Total clause minimization time: 0.890898/1 sec (0.18844/0.18844 sec, 0.161779/0.161779 sec, 0.142729/0.142729 sec, 0.103525/0.103525 sec, 0.140663/0.140663 sec, 0.153762/0.153762 sec )
[LOG] Total clause size reduction: 14890 --> 233 (4242 --> 48, 6644 --> 70, 3913 --> 29, 16 --> 12, 50 --> 49, 25 --> 25 )
[LOG] Average clause size reduction: 169.205 --> 2.64773 (282.8 --> 3.2, 288.87 --> 3.04348, 279.5 --> 2.07143, 2.66667 --> 2, 2.77778 --> 2.72222, 2.08333 --> 2.08333 )
[LOG] Overall execution time: 1.99301 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.15 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.78 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.58 sec (Real time) / 1.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3521 4 296 1 3218
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.021229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00849/0 sec (0.005499/0 sec, 0.002991/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001881/0 sec (0.0012/0.0012 sec, 0.000681/0.000681 sec )
[LOG] Total clause minimization time: 0.003014/0 sec (0.001718/0.001718 sec, 0.001296/0.001296 sec )
[LOG] Total clause size reduction: 283 --> 16 (275 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 25.7273 --> 1.45455 (45.8333 --> 1.33333, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.024066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 406 3 51 1 351
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020548/0 sec (0.012477/0 sec, 0.008071/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.004969/0 sec (0.002247/0.002247 sec, 0.002722/0.002722 sec )
[LOG] Total clause minimization time: 0.010343/0 sec (0.006532/0.006532 sec, 0.003811/0.003811 sec )
[LOG] Total clause size reduction: 221 --> 10 (216 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 31.5714 --> 1.42857 (54 --> 1.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.055995 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.25921 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.60545/3 sec (0.455039/0 sec, 2.15041/3 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.554287/1 sec (0.333035/0.333035 sec, 0.221252/0.221252 sec )
[LOG] Total clause minimization time: 1.98095/2 sec (0.072976/0.072976 sec, 1.90798/1.90798 sec )
[LOG] Total clause size reduction: 5164 --> 52 (5138 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 178.069 --> 1.7931 (342.533 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 8.32256 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.50 sec (Real time) / 8.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.26 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.94 sec (Real time) / 4.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4540 3 363 1 4173
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 78.0263 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 54.2078/53 sec (22.5156/22 sec, 31.6922/31 sec )
[LOG] Nr of iterations: 43 (23, 20 )
[LOG] Total clause computation time: 6.4485/9 sec (4.23659/4.23659 sec, 2.21191/2.21191 sec )
[LOG] Total clause minimization time: 47.5976/44 sec (18.1748/18.1748 sec, 29.4228/29.4228 sec )
[LOG] Total clause size reduction: 10774 --> 84 (10736 --> 46, 38 --> 38 )
[LOG] Average clause size reduction: 250.558 --> 1.95349 (466.783 --> 2, 1.9 --> 1.9 )
[LOG] Overall execution time: 78.1392 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 78.69 sec (Real time) / 78.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.80 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.43 sec (Real time) / 22.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5992 3 484 1 5504
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.037552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014114/0 sec (0.008766/0 sec, 0.005348/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.005094/0 sec (0.003166/0.003166 sec, 0.001928/0.001928 sec )
[LOG] Total clause minimization time: 0.004347/0 sec (0.002228/0.002228 sec, 0.002119/0.002119 sec )
[LOG] Total clause size reduction: 462 --> 14 (455 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 42 --> 1.27273 (75.8333 --> 1.16667, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.041684 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 572 3 87 1 481
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.106452 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.035392/0 sec (0.021157/0 sec, 0.014235/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.016436/0 sec (0.009564/0.009564 sec, 0.006872/0.006872 sec )
[LOG] Total clause minimization time: 0.012095/0 sec (0.006649/0.006649 sec, 0.005446/0.005446 sec )
[LOG] Total clause size reduction: 728 --> 16 (720 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 56 --> 1.23077 (102.857 --> 1.14286, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.112132 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034939 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016147/0 sec (0.009538/0 sec, 0.006609/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005221/0 sec (0.002673/0.002673 sec, 0.002548/0.002548 sec )
[LOG] Total clause minimization time: 0.006966/0 sec (0.00405/0.00405 sec, 0.002916/0.002916 sec )
[LOG] Total clause size reduction: 263 --> 14 (256 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 29.2222 --> 1.55556 (51.2 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.037801 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.174525 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.085333/0 sec (0.044315/0 sec, 0.041018/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.064111/0 sec (0.036058/0.036058 sec, 0.028053/0.028053 sec )
[LOG] Total clause minimization time: 0.013737/0 sec (0.002881/0.002881 sec, 0.010856/0.010856 sec )
[LOG] Total clause size reduction: 756 --> 24 (744 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 44.4706 --> 1.41176 (82.6667 --> 1.33333, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.179524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.298212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133371/0 sec (0.070988/0 sec, 0.062383/0 sec )
[LOG] Nr of iterations: 20 (11, 9 )
[LOG] Total clause computation time: 0.03555/0 sec (0.020364/0.020364 sec, 0.015186/0.015186 sec )
[LOG] Total clause minimization time: 0.087854/0 sec (0.043872/0.043872 sec, 0.043982/0.043982 sec )
[LOG] Total clause size reduction: 1341 --> 25 (1330 --> 14, 11 --> 11 )
[LOG] Average clause size reduction: 67.05 --> 1.25 (120.909 --> 1.27273, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 0.305274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 121.728 sec CPU time.
[LOG] Relation determinization time: 122 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 114.631/115 sec (72.7009/73 sec, 41.9302/42 sec )
[LOG] Nr of iterations: 63 (32, 31 )
[LOG] Total clause computation time: 13.5867/14 sec (4.77094/4.77094 sec, 8.81579/8.81579 sec )
[LOG] Total clause minimization time: 100.962/101 sec (67.881/67.881 sec, 33.0807/33.0807 sec )
[LOG] Total clause size reduction: 9749 --> 154 (9672 --> 77, 77 --> 77 )
[LOG] Average clause size reduction: 154.746 --> 2.44444 (302.25 --> 2.40625, 2.48387 --> 2.48387 )
[LOG] Overall execution time: 121.771 sec CPU time.
[LOG] Overall execution time: 122 sec real time.
Synthesis time: 122.24 sec (Real time) / 121.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.73 sec (Real time) / 3.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2864 7 304 1 2552
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.141325 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.057431/0 sec (0.032806/0 sec, 0.024625/0 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 0.017683/0 sec (0.010602/0.010602 sec, 0.007081/0.007081 sec )
[LOG] Total clause minimization time: 0.030976/0 sec (0.016024/0.016024 sec, 0.014952/0.014952 sec )
[LOG] Total clause size reduction: 1740 --> 60 (1710 --> 30, 30 --> 30 )
[LOG] Average clause size reduction: 56.129 --> 1.93548 (106.875 --> 1.875, 2 --> 2 )
[LOG] Overall execution time: 0.148594 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 821 5 108 1 707
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002921/0 sec (0.002116/0 sec, 0.000805/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000235/0 sec (0.000169/0.000169 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0.000574/0 sec (0.0004/0.0004 sec, 0.000174/0.000174 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.009175 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006326/0 sec (0.004303/0 sec, 0.002023/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.001621/0 sec (0.001034/0.001034 sec, 0.000587/0.000587 sec )
[LOG] Total clause minimization time: 0.001587/0 sec (0.001012/0.001012 sec, 0.000575/0.000575 sec )
[LOG] Total clause size reduction: 115 --> 10 (110 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 23 --> 2 (36.6667 --> 1.66667, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.019233 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.406492 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.170339/0 sec (0.091019/0 sec, 0.07932/0 sec )
[LOG] Nr of iterations: 36 (22, 14 )
[LOG] Total clause computation time: 0.029579/0 sec (0.017451/0.017451 sec, 0.012128/0.012128 sec )
[LOG] Total clause minimization time: 0.127226/0 sec (0.064337/0.064337 sec, 0.062889/0.062889 sec )
[LOG] Total clause size reduction: 2523 --> 79 (2499 --> 55, 24 --> 24 )
[LOG] Average clause size reduction: 70.0833 --> 2.19444 (113.591 --> 2.5, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.41609 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1060 2 116 1 941
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143826 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086489/1 sec (0.050342/1 sec, 0.036147/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.006076/0 sec (0.003528/0.003528 sec, 0.002548/0.002548 sec )
[LOG] Total clause minimization time: 0.074084/1 sec (0.042447/0.042447 sec, 0.031637/0.031637 sec )
[LOG] Total clause size reduction: 850 --> 138 (781 --> 69, 69 --> 69 )
[LOG] Average clause size reduction: 36.9565 --> 6 (65.0833 --> 5.75, 6.27273 --> 6.27273 )
[LOG] Overall execution time: 0.148306 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 570 2 68 1 499
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.101358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035361/0 sec (0.020885/0 sec, 0.014476/0 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 0.008666/0 sec (0.005237/0.005237 sec, 0.003429/0.003429 sec )
[LOG] Total clause minimization time: 0.017283/0 sec (0.009148/0.009148 sec, 0.008135/0.008135 sec )
[LOG] Total clause size reduction: 1703 --> 46 (1680 --> 23, 23 --> 23 )
[LOG] Average clause size reduction: 54.9355 --> 1.48387 (105 --> 1.4375, 1.53333 --> 1.53333 )
[LOG] Overall execution time: 0.10906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 935 3 108 1 823
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039857 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017969/0 sec (0.011325/0 sec, 0.006644/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.003515/0 sec (0.002096/0.002096 sec, 0.001419/0.001419 sec )
[LOG] Total clause minimization time: 0.009741/0 sec (0.005833/0.005833 sec, 0.003908/0.003908 sec )
[LOG] Total clause size reduction: 528 --> 32 (512 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 31.0588 --> 1.88235 (56.8889 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 0.043362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 439 3 60 1 375
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023563/0 sec (0.014293/0 sec, 0.00927/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.00692/0 sec (0.004053/0.004053 sec, 0.002867/0.002867 sec )
[LOG] Total clause minimization time: 0.006917/0 sec (0.00314/0.00314 sec, 0.003777/0.003777 sec )
[LOG] Total clause size reduction: 404 --> 16 (396 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 44.8889 --> 1.77778 (79.2 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.10118 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.0742 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.442677/1 sec (0.125247/0 sec, 0.31743/1 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.203748/1 sec (0.098642/0.098642 sec, 0.105106/0.105106 sec )
[LOG] Total clause minimization time: 0.215334/0 sec (0.010149/0.010149 sec, 0.205185/0.205185 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 1.09168 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.152575 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045578/0 sec (0.02408/0 sec, 0.021498/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.0152/0 sec (0.009866/0.009866 sec, 0.005334/0.005334 sec )
[LOG] Total clause minimization time: 0.019192/0 sec (0.006279/0.006279 sec, 0.012913/0.012913 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.160806 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.350099 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.170075/0 sec (0.083839/0 sec, 0.086236/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.091335/0 sec (0.039634/0.039634 sec, 0.051701/0.051701 sec )
[LOG] Total clause minimization time: 0.066495/0 sec (0.035513/0.035513 sec, 0.030982/0.030982 sec )
[LOG] Total clause size reduction: 272 --> 4 (270 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 54.4 --> 0.8 (90 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.359019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.226188 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071685/0 sec (0.035783/0 sec, 0.035902/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.035331/0 sec (0.018316/0.018316 sec, 0.017015/0.017015 sec )
[LOG] Total clause minimization time: 0.023509/0 sec (0.008382/0.008382 sec, 0.015127/0.015127 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.235659 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.293807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.170135/0 sec (0.026612/0 sec, 0.041695/0 sec, 0.03637/0 sec, 0.021925/0 sec, 0.0246/0 sec, 0.018933/0 sec )
[LOG] Nr of iterations: 59 (12, 13, 7, 11, 11, 5 )
[LOG] Total clause computation time: 0.035241/0 sec (0.004571/0.004571 sec, 0.014938/0.014938 sec, 0.005911/0.005911 sec, 0.002256/0.002256 sec, 0.004654/0.004654 sec, 0.002911/0.002911 sec )
[LOG] Total clause minimization time: 0.095453/0 sec (0.012538/0.012538 sec, 0.017198/0.017198 sec, 0.021029/0.021029 sec, 0.015305/0.015305 sec, 0.016631/0.016631 sec, 0.012752/0.012752 sec )
[LOG] Total clause size reduction: 5148 --> 138 (1936 --> 21, 2100 --> 31, 1044 --> 27, 21 --> 17, 27 --> 22, 20 --> 20 )
[LOG] Average clause size reduction: 87.2542 --> 2.33898 (161.333 --> 1.75, 161.538 --> 2.38462, 149.143 --> 3.85714, 1.90909 --> 1.54545, 2.45455 --> 2, 4 --> 4 )
[LOG] Overall execution time: 0.307912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1316 1 172 1 1141
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031322 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.017159/0 sec (0.005793/0 sec, 0.006298/0 sec, 0.002593/0 sec, 0.002475/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.003903/0 sec (0.001055/0.001055 sec, 0.001504/0.001504 sec, 0.000445/0.000445 sec, 0.000899/0.000899 sec )
[LOG] Total clause minimization time: 0.005892/0 sec (0.001856/0.001856 sec, 0.002234/0.002234 sec, 0.001072/0.001072 sec, 0.00073/0.00073 sec )
[LOG] Total clause size reduction: 642 --> 21 (384 --> 12, 252 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 37.7647 --> 1.23529 (54.8571 --> 1.71429, 50.4 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.034524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 388 2 60 1 325
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 375.437 sec CPU time.
[LOG] Relation determinization time: 376 sec real time.
[LOG] Final circuit size: 1146 new AND gates.
[LOG] Size before ABC: 1972 AND gates.
[LOG] Size after ABC: 1146 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 363.517/364 sec (2.2427/2 sec, 67.7393/68 sec, 99.8002/100 sec, 37.4926/37 sec, 97.2167/98 sec, 59.0252/59 sec )
[LOG] Nr of iterations: 710 (14, 191, 160, 12, 186, 147 )
[LOG] Total clause computation time: 29.1856/29 sec (1.6924/1.6924 sec, 4.72666/4.72666 sec, 5.13124/5.13124 sec, 4.32377/4.32377 sec, 6.08566/6.08566 sec, 7.22586/7.22586 sec )
[LOG] Total clause minimization time: 333.786/335 sec (0.473576/0.473576 sec, 62.9118/62.9118 sec, 94.5545/94.5545 sec, 33.0905/33.0905 sec, 91.0501/91.0501 sec, 51.7053/51.7053 sec )
[LOG] Total clause size reduction: 105244 --> 4369 (3718 --> 35, 54150 --> 1318, 45156 --> 1044, 29 --> 25, 1272 --> 1028, 919 --> 919 )
[LOG] Average clause size reduction: 148.231 --> 6.15352 (265.571 --> 2.5, 283.508 --> 6.90052, 282.225 --> 6.525, 2.41667 --> 2.08333, 6.83871 --> 5.52688, 6.2517 --> 6.2517 )
[LOG] Overall execution time: 375.49 sec CPU time.
[LOG] Overall execution time: 376 sec real time.
Synthesis time: 376.74 sec (Real time) / 374.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3358 3 280 1 3072
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013031/0 sec (0.005112/0 sec, 0.005367/0 sec, 0.00116/0 sec, 0.001392/0 sec )
[LOG] Nr of iterations: 23 (9, 7, 1, 6 )
[LOG] Total clause computation time: 0.002744/0 sec (0.000786/0.000786 sec, 0.001513/0.001513 sec, 0.00025/0.00025 sec, 0.000195/0.000195 sec )
[LOG] Total clause minimization time: 0.005065/0 sec (0.002399/0.002399 sec, 0.001969/0.001969 sec, 0.000153/0.000153 sec, 0.000544/0.000544 sec )
[LOG] Total clause size reduction: 733 --> 46 (416 --> 27, 306 --> 9, 2 --> 1, 9 --> 9 )
[LOG] Average clause size reduction: 31.8696 --> 2 (46.2222 --> 3, 43.7143 --> 1.28571, 2 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.023467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007221/0 sec (0.003099/0 sec, 0.002565/0 sec, 0.000824/0 sec, 0.000733/0 sec )
[LOG] Nr of iterations: 13 (7, 3, 1, 2 )
[LOG] Total clause computation time: 0.001131/0 sec (0.000457/0.000457 sec, 0.0005/0.0005 sec, 6.9e-05/6.9e-05 sec, 0.000105/0.000105 sec )
[LOG] Total clause minimization time: 0.001494/0 sec (0.000897/0.000897 sec, 0.00038/0.00038 sec, 0.000107/0.000107 sec, 0.00011/0.00011 sec )
[LOG] Total clause size reduction: 450 --> 19 (336 --> 14, 110 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 34.6154 --> 1.46154 (48 --> 2, 36.6667 --> 0.666667, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.014946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010169/0 sec (0.003952/0 sec, 0.003574/0 sec, 0.00141/0 sec, 0.001233/0 sec )
[LOG] Nr of iterations: 16 (6, 4, 3, 3 )
[LOG] Total clause computation time: 0.002492/0 sec (0.000731/0.000731 sec, 0.001157/0.001157 sec, 0.000233/0.000233 sec, 0.000371/0.000371 sec )
[LOG] Total clause minimization time: 0.00315/0 sec (0.001503/0.001503 sec, 0.000812/0.000812 sec, 0.000505/0.000505 sec, 0.00033/0.00033 sec )
[LOG] Total clause size reduction: 397 --> 22 (245 --> 13, 144 --> 3, 5 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 24.8125 --> 1.375 (40.8333 --> 2.16667, 36 --> 0.75, 1.66667 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.019024 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 195
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034965 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021485/0 sec (0.00939/0 sec, 0.007413/0 sec, 0.002169/0 sec, 0.002513/0 sec )
[LOG] Nr of iterations: 23 (9, 7, 1, 6 )
[LOG] Total clause computation time: 0.00463/0 sec (0.0014/0.0014 sec, 0.001969/0.001969 sec, 0.000442/0.000442 sec, 0.000819/0.000819 sec )
[LOG] Total clause minimization time: 0.009739/0 sec (0.005322/0.005322 sec, 0.002946/0.002946 sec, 0.000656/0.000656 sec, 0.000815/0.000815 sec )
[LOG] Total clause size reduction: 912 --> 47 (520 --> 34, 384 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 39.6522 --> 2.04348 (57.7778 --> 3.77778, 54.8571 --> 0.857143, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.038021 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.04858 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028183/0 sec (0.008763/0 sec, 0.012526/0 sec, 0.003366/0 sec, 0.003528/0 sec )
[LOG] Nr of iterations: 24 (8, 8, 1, 7 )
[LOG] Total clause computation time: 0.006577/0 sec (0.001702/0.001702 sec, 0.002977/0.002977 sec, 0.00104/0.00104 sec, 0.000858/0.000858 sec )
[LOG] Total clause minimization time: 0.013166/0 sec (0.004094/0.004094 sec, 0.006474/0.006474 sec, 0.001018/0.001018 sec, 0.00158/0.00158 sec )
[LOG] Total clause size reduction: 1012 --> 46 (504 --> 27, 497 --> 9, 2 --> 1, 9 --> 9 )
[LOG] Average clause size reduction: 42.1667 --> 1.91667 (63 --> 3.375, 62.125 --> 1.125, 2 --> 1, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.051995 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 413 2 68 1 342
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.041821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026313/0 sec (0.01331/0 sec, 0.007304/0 sec, 0.002912/0 sec, 0.002787/0 sec )
[LOG] Nr of iterations: 21 (13, 4, 1, 3 )
[LOG] Total clause computation time: 0.005586/0 sec (0.001903/0.001903 sec, 0.001833/0.001833 sec, 0.000581/0.000581 sec, 0.001269/0.001269 sec )
[LOG] Total clause minimization time: 0.013329/0 sec (0.008726/0.008726 sec, 0.002808/0.002808 sec, 0.001164/0.001164 sec, 0.000631/0.000631 sec )
[LOG] Total clause size reduction: 978 --> 70 (780 --> 61, 192 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 46.5714 --> 3.33333 (60 --> 4.69231, 48 --> 1, 2 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.045079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.668015 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.394697/0 sec (0.04884/0 sec, 0.125235/0 sec, 0.083008/0 sec, 0.048165/0 sec, 0.050943/0 sec, 0.038506/0 sec )
[LOG] Nr of iterations: 76 (12, 24, 8, 11, 14, 7 )
[LOG] Total clause computation time: 0.098242/0 sec (0.013491/0.013491 sec, 0.03675/0.03675 sec, 0.01691/0.01691 sec, 0.00854/0.00854 sec, 0.014451/0.014451 sec, 0.0081/0.0081 sec )
[LOG] Total clause minimization time: 0.240855/0 sec (0.022621/0.022621 sec, 0.075456/0.075456 sec, 0.052067/0.052067 sec, 0.034176/0.034176 sec, 0.031125/0.031125 sec, 0.02541/0.02541 sec )
[LOG] Total clause size reduction: 9913 --> 158 (2651 --> 24, 5520 --> 65, 1673 --> 11, 24 --> 20, 34 --> 27, 11 --> 11 )
[LOG] Average clause size reduction: 130.434 --> 2.07895 (220.917 --> 2, 230 --> 2.70833, 209.125 --> 1.375, 2.18182 --> 1.81818, 2.42857 --> 1.92857, 1.57143 --> 1.57143 )
[LOG] Overall execution time: 0.688035 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1767 2 236 1 1527
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.046793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0284/0 sec (0.009254/0 sec, 0.011381/0 sec, 0.003455/0 sec, 0.00431/0 sec )
[LOG] Nr of iterations: 31 (13, 9, 1, 8 )
[LOG] Total clause computation time: 0.007868/0 sec (0.002008/0.002008 sec, 0.003537/0.003537 sec, 0.000606/0.000606 sec, 0.001717/0.001717 sec )
[LOG] Total clause minimization time: 0.011895/0 sec (0.004165/0.004165 sec, 0.004725/0.004725 sec, 0.001481/0.001481 sec, 0.001524/0.001524 sec )
[LOG] Total clause size reduction: 1471 --> 71 (876 --> 36, 576 --> 17, 2 --> 1, 17 --> 17 )
[LOG] Average clause size reduction: 47.4516 --> 2.29032 (67.3846 --> 2.76923, 64 --> 1.88889, 2 --> 1, 2.125 --> 2.125 )
[LOG] Overall execution time: 0.05087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 422 3 68 1 350
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.06447 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.809003/1 sec (0.109619/1 sec, 0.176626/0 sec, 0.106903/0 sec, 0.140677/0 sec, 0.069357/0 sec, 0.07847/0 sec, 0.053001/0 sec, 0.07435/0 sec )
[LOG] Nr of iterations: 113 (19, 22, 15, 7, 18, 13, 14, 5 )
[LOG] Total clause computation time: 0.219352/0 sec (0.024238/0.024238 sec, 0.042071/0.042071 sec, 0.027712/0.027712 sec, 0.064778/0.064778 sec, 0.009414/0.009414 sec, 0.016587/0.016587 sec, 0.007181/0.007181 sec, 0.027371/0.027371 sec )
[LOG] Total clause minimization time: 0.512379/1 sec (0.072967/0.072967 sec, 0.120943/0.120943 sec, 0.065269/0.065269 sec, 0.059572/0.059572 sec, 0.053578/0.053578 sec, 0.056771/0.056771 sec, 0.041126/0.041126 sec, 0.042153/0.042153 sec )
[LOG] Total clause size reduction: 13845 --> 233 (4212 --> 35, 4893 --> 72, 3248 --> 31, 1386 --> 12, 35 --> 27, 31 --> 26, 31 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 122.522 --> 2.06195 (221.684 --> 1.84211, 222.409 --> 3.27273, 216.533 --> 2.06667, 198 --> 1.71429, 1.94444 --> 1.5, 2.38462 --> 2, 2.21429 --> 1.5, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.08362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1740 2 228 1 1506
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.00826 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 215 new AND gates.
[LOG] Size before ABC: 474 AND gates.
[LOG] Size after ABC: 215 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.01919/2 sec (0.170663/0 sec, 0.236971/0 sec, 0.743721/1 sec, 0.23122/0 sec, 0.254541/1 sec, 0.382073/0 sec )
[LOG] Nr of iterations: 389 (40, 72, 96, 29, 64, 88 )
[LOG] Total clause computation time: 0.562695/0 sec (0.028232/0.028232 sec, 0.064961/0.064961 sec, 0.251601/0.251601 sec, 0.02246/0.02246 sec, 0.029784/0.029784 sec, 0.165657/0.165657 sec )
[LOG] Total clause minimization time: 1.34922/2 sec (0.120468/0.120468 sec, 0.144229/0.144229 sec, 0.463112/0.463112 sec, 0.199383/0.199383 sec, 0.215747/0.215747 sec, 0.206277/0.206277 sec )
[LOG] Total clause size reduction: 78407 --> 1195 (14859 --> 169, 26980 --> 187, 36005 --> 365, 71 --> 50, 166 --> 98, 326 --> 326 )
[LOG] Average clause size reduction: 201.56 --> 3.07198 (371.475 --> 4.225, 374.722 --> 2.59722, 375.052 --> 3.80208, 2.44828 --> 1.72414, 2.59375 --> 1.53125, 3.70455 --> 3.70455 )
[LOG] Overall execution time: 3.05267 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.26 sec (Real time) / 3.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3066 2 376 1 2685
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.321066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 63 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19731/0 sec (0.0342/0 sec, 0.070149/0 sec, 0.028753/0 sec, 0.02309/0 sec, 0.026488/0 sec, 0.01463/0 sec )
[LOG] Nr of iterations: 80 (15, 23, 6, 14, 17, 5 )
[LOG] Total clause computation time: 0.046357/0 sec (0.007238/0.007238 sec, 0.016117/0.016117 sec, 0.008763/0.008763 sec, 0.004045/0.004045 sec, 0.006559/0.006559 sec, 0.003635/0.003635 sec )
[LOG] Total clause minimization time: 0.108068/0 sec (0.01684/0.01684 sec, 0.043817/0.043817 sec, 0.009503/0.009503 sec, 0.014459/0.014459 sec, 0.016038/0.016038 sec, 0.007411/0.007411 sec )
[LOG] Total clause size reduction: 9067 --> 163 (3080 --> 27, 4818 --> 66, 1090 --> 7, 27 --> 22, 45 --> 34, 7 --> 7 )
[LOG] Average clause size reduction: 113.338 --> 2.0375 (205.333 --> 1.8, 209.478 --> 2.86957, 181.667 --> 1.16667, 1.92857 --> 1.57143, 2.64706 --> 2, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.338007 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1589 1 216 1 1370
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.045713 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.029465/0 sec (0.007515/0 sec, 0.013953/0 sec, 0.003206/0 sec, 0.004791/0 sec )
[LOG] Nr of iterations: 34 (12, 12, 1, 9 )
[LOG] Total clause computation time: 0.008745/0 sec (0.002054/0.002054 sec, 0.004146/0.004146 sec, 0.000521/0.000521 sec, 0.002024/0.002024 sec )
[LOG] Total clause minimization time: 0.012774/0 sec (0.002604/0.002604 sec, 0.006895/0.006895 sec, 0.001506/0.001506 sec, 0.001769/0.001769 sec )
[LOG] Total clause size reduction: 1596 --> 76 (792 --> 25, 781 --> 29, 2 --> 1, 21 --> 21 )
[LOG] Average clause size reduction: 46.9412 --> 2.23529 (66 --> 2.08333, 65.0833 --> 2.41667, 2 --> 1, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.049187 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 417 2 68 1 346
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.110255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06167/0 sec (0.011972/0 sec, 0.027359/0 sec, 0.009341/0 sec, 0.012998/0 sec )
[LOG] Nr of iterations: 33 (9, 12, 1, 11 )
[LOG] Total clause computation time: 0.02217/0 sec (0.003978/0.003978 sec, 0.010613/0.010613 sec, 0.003144/0.003144 sec, 0.004435/0.004435 sec )
[LOG] Total clause minimization time: 0.026475/0 sec (0.003308/0.003308 sec, 0.012117/0.012117 sec, 0.004266/0.004266 sec, 0.006784/0.006784 sec )
[LOG] Total clause size reduction: 1684 --> 59 (704 --> 16, 957 --> 21, 2 --> 1, 21 --> 21 )
[LOG] Average clause size reduction: 51.0303 --> 1.78788 (78.2222 --> 1.77778, 79.75 --> 1.75, 2 --> 1, 1.90909 --> 1.90909 )
[LOG] Overall execution time: 0.115368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 628 3 84 1 540
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 10.4976 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.52598/9 sec (3.28752/3 sec, 3.06095/4 sec, 1.30349/1 sec, 0.87403/1 sec )
[LOG] Nr of iterations: 127 (85, 21, 1, 20 )
[LOG] Total clause computation time: 2.00632/3 sec (0.442035/0.442035 sec, 0.91889/0.91889 sec, 0.228621/0.228621 sec, 0.416773/0.416773 sec )
[LOG] Total clause minimization time: 6.41861/5 sec (2.81557/2.81557 sec, 2.10018/2.10018 sec, 1.05989/1.05989 sec, 0.442974/0.442974 sec )
[LOG] Total clause size reduction: 28824 --> 870 (23268 --> 801, 5520 --> 34, 2 --> 1, 34 --> 34 )
[LOG] Average clause size reduction: 226.961 --> 6.85039 (273.741 --> 9.42353, 262.857 --> 1.61905, 2 --> 1, 1.7 --> 1.7 )
[LOG] Overall execution time: 10.5289 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.71 sec (Real time) / 10.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2699 3 272 1 2423
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 11.5629 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.82595/8 sec (0.950305/1 sec, 2.99932/3 sec, 1.8413/2 sec, 2.03502/2 sec )
[LOG] Nr of iterations: 63 (11, 27, 4, 21 )
[LOG] Total clause computation time: 2.1951/3 sec (0.474497/0.474497 sec, 0.760964/0.760964 sec, 0.563198/0.563198 sec, 0.39644/0.39644 sec )
[LOG] Total clause minimization time: 5.48927/5 sec (0.432211/0.432211 sec, 2.18343/2.18343 sec, 1.25714/1.25714 sec, 1.61649/1.61649 sec )
[LOG] Total clause size reduction: 12429 --> 135 (3450 --> 18, 8944 --> 83, 6 --> 5, 29 --> 29 )
[LOG] Average clause size reduction: 197.286 --> 2.14286 (313.636 --> 1.63636, 331.259 --> 3.07407, 1.5 --> 1.25, 1.38095 --> 1.38095 )
[LOG] Overall execution time: 11.6136 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.80 sec (Real time) / 11.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.40 sec (Real time) / 1.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.95 sec (Real time) / 1.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4240 3 340 1 3895
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 13.9393 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 190 new AND gates.
[LOG] Size before ABC: 316 AND gates.
[LOG] Size after ABC: 190 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.9227/13 sec (0.62444/0 sec, 1.03689/1 sec, 0.593987/1 sec, 0.852822/1 sec, 1.65995/1 sec, 1.79755/2 sec, 1.82676/2 sec, 1.77731/2 sec, 1.6379/1 sec, 1.11507/2 sec )
[LOG] Nr of iterations: 188 (18, 32, 18, 22, 7, 17, 31, 17, 21, 5 )
[LOG] Total clause computation time: 2.91097/2 sec (0.120276/0.120276 sec, 0.172319/0.172319 sec, 0.235109/0.235109 sec, 0.234781/0.234781 sec, 0.762791/0.762791 sec, 0.065567/0.065567 sec, 0.280857/0.280857 sec, 0.120109/0.120109 sec, 0.444901/0.444901 sec, 0.474262/0.474262 sec )
[LOG] Total clause minimization time: 9.76299/10 sec (0.479297/0.479297 sec, 0.833617/0.833617 sec, 0.332519/0.332519 sec, 0.585455/0.585455 sec, 0.864301/0.864301 sec, 1.71397/1.71397 sec, 1.52414/1.52414 sec, 1.6377/1.6377 sec, 1.17127/1.17127 sec, 0.620729/0.620729 sec )
[LOG] Total clause size reduction: 3504 --> 669 (612 --> 56, 1085 --> 131, 578 --> 61, 693 --> 87, 192 --> 18, 56 --> 51, 131 --> 112, 61 --> 57, 87 --> 87, 9 --> 9 )
[LOG] Average clause size reduction: 18.6383 --> 3.55851 (34 --> 3.11111, 33.9062 --> 4.09375, 32.1111 --> 3.38889, 31.5 --> 3.95455, 27.4286 --> 2.57143, 3.29412 --> 3, 4.22581 --> 3.6129, 3.58824 --> 3.35294, 4.14286 --> 4.14286, 1.8 --> 1.8 )
[LOG] Overall execution time: 13.9482 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.16 sec (Real time) / 14.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.49 sec (Real time) / 2.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 532 12 19 1 496
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9960.76 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2.12732 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.89264/2 sec (0.022945/0 sec, 0.053344/0 sec, 0.017976/0 sec, 0.017717/0 sec, 0.015768/0 sec, 0.017698/0 sec, 0.017815/0 sec, 0.018039/0 sec, 0.0178/0 sec, 0.01649/0 sec, 0.015297/0 sec, 0.017728/0 sec, 0.017089/0 sec, 0.017424/0 sec, 0.016724/0 sec, 0.017636/0 sec, 0.017473/0 sec, 0.017297/0 sec, 0.015955/0 sec, 0.019406/0 sec, 0.013931/0 sec, 0.014729/0 sec, 0.017493/0 sec, 0.01728/0 sec, 0.017395/0 sec, 0.017444/0 sec, 0.017538/0 sec, 0.017367/0 sec, 0.017471/0 sec, 0.017699/0 sec, 0.017652/0 sec, 0.017659/0 sec, 0.017208/0 sec, 0.017397/0 sec, 0.017424/0 sec, 0.017588/0 sec, 0.017568/0 sec, 0.017463/1 sec, 0.0175/0 sec, 0.016688/0 sec, 0.017722/0 sec, 0.017579/0 sec, 0.017766/0 sec, 0.017704/0 sec, 0.017609/0 sec, 0.01784/0 sec, 0.017785/0 sec, 0.017861/0 sec, 0.017952/0 sec, 0.017966/0 sec, 0.018121/0 sec, 0.017735/0 sec, 0.01778/0 sec, 0.018007/0 sec, 0.018355/0 sec, 0.018206/0 sec, 0.017792/0 sec, 0.018241/0 sec, 0.017614/0 sec, 0.01749/0 sec, 0.01747/0 sec, 0.017835/0 sec, 0.017558/0 sec, 0.017772/0 sec, 0.017865/0 sec, 0.017942/0 sec, 0.017978/0 sec, 0.017971/0 sec, 0.017886/0 sec, 0.018033/0 sec, 0.017761/0 sec, 0.017923/0 sec, 0.017468/0 sec, 0.020348/0 sec, 0.017799/0 sec, 0.021342/0 sec, 0.022082/0 sec, 0.021988/0 sec, 0.021916/0 sec, 0.019285/0 sec, 0.019376/0 sec, 0.010247/0 sec, 0.005938/0 sec, 0.005494/0 sec, 0.005567/0 sec, 0.004563/0 sec, 0.005584/0 sec, 0.005507/0 sec, 0.005667/0 sec, 0.005566/0 sec, 0.004656/0 sec, 0.004568/0 sec, 0.00565/0 sec, 0.005624/0 sec, 0.005606/0 sec, 0.005492/0 sec, 0.005531/0 sec, 0.005466/0 sec, 0.005535/0 sec, 0.004539/0 sec, 0.008036/1 sec, 0.005655/0 sec, 0.005695/0 sec, 0.006788/0 sec, 0.004624/0 sec, 0.004492/0 sec, 0.00463/0 sec, 0.004586/0 sec, 0.004763/0 sec, 0.004652/0 sec, 0.004673/0 sec, 0.004598/0 sec, 0.004621/0 sec, 0.004593/0 sec, 0.00465/0 sec, 0.004596/0 sec, 0.00469/0 sec, 0.004618/0 sec, 0.004585/0 sec, 0.004611/0 sec, 0.004747/0 sec, 0.004638/0 sec, 0.004721/0 sec, 0.004692/0 sec, 0.004627/0 sec, 0.004451/0 sec, 0.00464/0 sec, 0.004578/0 sec, 0.004644/0 sec, 0.004616/0 sec, 0.004568/0 sec, 0.004606/0 sec, 0.004698/0 sec, 0.004551/0 sec, 0.00466/0 sec, 0.004518/0 sec, 0.004681/0 sec, 0.004575/0 sec, 0.004556/0 sec, 0.004481/0 sec, 0.004645/0 sec, 0.00469/0 sec, 0.004495/0 sec, 0.00457/0 sec, 0.004638/0 sec, 0.004671/0 sec, 0.00466/0 sec, 0.004621/0 sec, 0.004632/0 sec, 0.004543/0 sec, 0.004627/0 sec, 0.004571/0 sec, 0.004663/0 sec, 0.004669/0 sec, 0.006638/0 sec, 0.004586/0 sec, 0.0056/0 sec, 0.005601/0 sec, 0.005647/0 sec, 0.005605/0 sec, 0.00555/0 sec, 0.00668/0 sec )
[LOG] Nr of iterations: 154 (3, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 2, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.272769/0 sec (0.003933/0.003933 sec, 0.01083/0.01083 sec, 0.002338/0.002338 sec, 0.002294/0.002294 sec, 0.002155/0.002155 sec, 0.002482/0.002482 sec, 0.002466/0.002466 sec, 0.002459/0.002459 sec, 0.002252/0.002252 sec, 0.003243/0.003243 sec, 0.002054/0.002054 sec, 0.002538/0.002538 sec, 0.002279/0.002279 sec, 0.002317/0.002317 sec, 0.001959/0.001959 sec, 0.002339/0.002339 sec, 0.002455/0.002455 sec, 0.00236/0.00236 sec, 0.002418/0.002418 sec, 0.001777/0.001777 sec, 0.000854/0.000854 sec, 0.000874/0.000874 sec, 0.001562/0.001562 sec, 0.003675/0.003675 sec, 0.003541/0.003541 sec, 0.003693/0.003693 sec, 0.003726/0.003726 sec, 0.003631/0.003631 sec, 0.003698/0.003698 sec, 0.003744/0.003744 sec, 0.003696/0.003696 sec, 0.003737/0.003737 sec, 0.003545/0.003545 sec, 0.003604/0.003604 sec, 0.003688/0.003688 sec, 0.003718/0.003718 sec, 0.003696/0.003696 sec, 0.003589/0.003589 sec, 0.003779/0.003779 sec, 0.002618/0.002618 sec, 0.003705/0.003705 sec, 0.003634/0.003634 sec, 0.003783/0.003783 sec, 0.003762/0.003762 sec, 0.003607/0.003607 sec, 0.003738/0.003738 sec, 0.003688/0.003688 sec, 0.003925/0.003925 sec, 0.003804/0.003804 sec, 0.003799/0.003799 sec, 0.003876/0.003876 sec, 0.003687/0.003687 sec, 0.003777/0.003777 sec, 0.003947/0.003947 sec, 0.003882/0.003882 sec, 0.003953/0.003953 sec, 0.003757/0.003757 sec, 0.003724/0.003724 sec, 0.003668/0.003668 sec, 0.003543/0.003543 sec, 0.003409/0.003409 sec, 0.003373/0.003373 sec, 0.003373/0.003373 sec, 0.003459/0.003459 sec, 0.003365/0.003365 sec, 0.003456/0.003456 sec, 0.003516/0.003516 sec, 0.003487/0.003487 sec, 0.0034/0.0034 sec, 0.003494/0.003494 sec, 0.003278/0.003278 sec, 0.003599/0.003599 sec, 0.003276/0.003276 sec, 0.003755/0.003755 sec, 0.003235/0.003235 sec, 0.003738/0.003738 sec, 0.003599/0.003599 sec, 0.003546/0.003546 sec, 0.004076/0.004076 sec, 0.002162/0.002162 sec, 0.002524/0.002524 sec, 0.00113/0.00113 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001053/0.001053 sec, 0/0 sec, 0/0 sec, 0.000833/0.000833 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000877/0.000877 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000874/0.000874 sec )
[LOG] Total clause minimization time: 0.117129/0 sec (0.004519/0.004519 sec, 0.029221/0.029221 sec, 0.002055/0.002055 sec, 0.001994/0.001994 sec, 0/0 sec, 0.001823/0.001823 sec, 0.00186/0.00186 sec, 0.002015/0.002015 sec, 0.002275/0.002275 sec, 0/0 sec, 0/0 sec, 0.00175/0.00175 sec, 0.001784/0.001784 sec, 0.001918/0.001918 sec, 0.001763/0.001763 sec, 0.001988/0.001988 sec, 0.001897/0.001897 sec, 0.001787/0.001787 sec, 0/0 sec, 0.004537/0.004537 sec, 0.001085/0.001085 sec, 0.000821/0.000821 sec, 0.002669/0.002669 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002295/0.002295 sec, 0/0 sec, 0.003174/0.003174 sec, 0.003996/0.003996 sec, 0.00368/0.00368 sec, 0.003343/0.003343 sec, 0.002492/0.002492 sec, 0.002048/0.002048 sec, 0.00163/0.00163 sec, 0.001095/0.001095 sec, 0.000988/0.000988 sec, 0.000959/0.000959 sec, 0/0 sec, 0.000972/0.000972 sec, 0.000937/0.000937 sec, 0.000992/0.000992 sec, 0.000998/0.000998 sec, 0/0 sec, 0/0 sec, 0.000985/0.000985 sec, 0.000984/0.000984 sec, 0.000976/0.000976 sec, 0.000958/0.000958 sec, 0.00098/0.00098 sec, 0.000976/0.000976 sec, 0.000961/0.000961 sec, 0/0 sec, 0.002271/0.002271 sec, 0.000953/0.000953 sec, 0.000976/0.000976 sec, 0.001373/0.001373 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001175/0.001175 sec, 0/0 sec, 0.001013/0.001013 sec, 0.000986/0.000986 sec, 0.000976/0.000976 sec, 0.001008/0.001008 sec, 0.000975/0.000975 sec, 0.001243/0.001243 sec )
[LOG] Total clause size reduction: 21476 --> 78 (1012 --> 2, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 2 --> 2, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 139.455 --> 0.506494 (337.333 --> 0.666667, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.5, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 2.14795 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.30 sec (Real time) / 2.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2456 98 327 1 2028
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.8574 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 107 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.67161/1 sec (0.036678/0 sec, 0.018819/0 sec, 0.017914/0 sec, 0.015333/0 sec, 0.015067/0 sec, 0.016323/0 sec, 0.016398/0 sec, 0.015986/0 sec, 0.016823/0 sec, 0.01358/0 sec, 0.018002/0 sec, 0.017775/0 sec, 0.016333/0 sec, 0.017407/0 sec, 0.017622/0 sec, 0.020146/0 sec, 0.013878/0 sec, 0.015443/0 sec, 0.013587/0 sec, 0.014841/0 sec, 0.013846/0 sec, 0.015114/0 sec, 0.015109/0 sec, 0.014801/0 sec, 0.014753/0 sec, 0.01403/0 sec, 0.015163/0 sec, 0.014003/0 sec, 0.014112/0 sec, 0.013795/0 sec, 0.014363/0 sec, 0.013556/0 sec, 0.014858/0 sec, 0.014687/0 sec, 0.013583/0 sec, 0.014418/0 sec, 0.013533/0 sec, 0.015142/0 sec, 0.014855/0 sec, 0.013823/0 sec, 0.015864/0 sec, 0.014052/0 sec, 0.014496/0 sec, 0.014073/0 sec, 0.015088/0 sec, 0.015456/0 sec, 0.014885/0 sec, 0.014448/0 sec, 0.014518/0 sec, 0.017208/0 sec, 0.016736/0 sec, 0.016651/0 sec, 0.01487/1 sec, 0.016879/0 sec, 0.017385/0 sec, 0.017215/0 sec, 0.017544/0 sec, 0.014703/0 sec, 0.01535/0 sec, 0.01463/0 sec, 0.015573/0 sec, 0.01531/0 sec, 0.015453/0 sec, 0.015249/0 sec, 0.016185/0 sec, 0.014836/0 sec, 0.015352/0 sec, 0.015351/0 sec, 0.014277/0 sec, 0.016076/0 sec, 0.014659/0 sec, 0.01523/0 sec, 0.015651/0 sec, 0.015032/0 sec, 0.015505/0 sec, 0.014488/0 sec, 0.042814/0 sec, 0.015569/0 sec, 0.013732/0 sec, 0.028509/0 sec, 0.013299/0 sec, 0.007466/0 sec, 0.004992/0 sec, 0.004875/0 sec, 0.005021/0 sec, 0.00493/0 sec, 0.004951/0 sec, 0.004903/0 sec, 0.004977/0 sec, 0.005803/0 sec, 0.00399/0 sec, 0.004855/0 sec, 0.004763/0 sec, 0.004905/0 sec, 0.005146/0 sec, 0.004906/0 sec, 0.006147/0 sec, 0.003966/0 sec, 0.003942/0 sec, 0.003881/0 sec, 0.003943/0 sec, 0.003872/0 sec, 0.003981/0 sec, 0.003949/0 sec, 0.003907/0 sec, 0.003825/0 sec, 0.003917/0 sec, 0.003888/0 sec, 0.003917/0 sec, 0.003828/0 sec, 0.003989/0 sec, 0.003888/0 sec, 0.003935/0 sec, 0.003866/0 sec, 0.003904/0 sec, 0.003826/0 sec, 0.003953/0 sec, 0.003849/0 sec, 0.004045/0 sec, 0.003879/0 sec, 0.003903/0 sec, 0.003908/0 sec, 0.0039/0 sec, 0.003866/0 sec, 0.003908/0 sec, 0.003898/0 sec, 0.003933/0 sec, 0.003799/0 sec, 0.003795/0 sec, 0.003848/0 sec, 0.004871/0 sec, 0.004908/0 sec, 0.004898/0 sec, 0.003897/0 sec, 0.004834/0 sec, 0.004881/0 sec, 0.004912/0 sec, 0.004983/0 sec, 0.003883/0 sec, 0.003965/0 sec, 0.003895/0 sec, 0.00382/0 sec, 0.003948/0 sec, 0.003922/0 sec, 0.003787/0 sec, 0.003759/0 sec, 0.003975/0 sec, 0.003899/0 sec, 0.003922/0 sec, 0.003889/0 sec, 0.003931/0 sec, 0.003901/0 sec, 0.003979/0 sec, 0.003916/0 sec, 0.003949/0 sec, 0.003891/0 sec, 0.003865/0 sec, 0.016536/0 sec, 0.005208/0 sec, 0.004968/0 sec, 0.011618/0 sec, 0.003963/0 sec )
[LOG] Nr of iterations: 183 (6, 4, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 13, 1, 1, 10, 0 )
[LOG] Total clause computation time: 0.277828/1 sec (0.004933/0.004933 sec, 0.003011/0.003011 sec, 0.002644/0.002644 sec, 0.002087/0.002087 sec, 0.001806/0.001806 sec, 0.001953/0.001953 sec, 0.002325/0.002325 sec, 0.001856/0.001856 sec, 0.003343/0.003343 sec, 0.003055/0.003055 sec, 0.002757/0.002757 sec, 0.002789/0.002789 sec, 0.002544/0.002544 sec, 0.002825/0.002825 sec, 0.002619/0.002619 sec, 0.003888/0.003888 sec, 0.003041/0.003041 sec, 0.004544/0.004544 sec, 0.002748/0.002748 sec, 0.003989/0.003989 sec, 0.00298/0.00298 sec, 0.004199/0.004199 sec, 0.004269/0.004269 sec, 0.003796/0.003796 sec, 0.003944/0.003944 sec, 0.003055/0.003055 sec, 0.004284/0.004284 sec, 0.003187/0.003187 sec, 0.003137/0.003137 sec, 0.002994/0.002994 sec, 0.003592/0.003592 sec, 0.00276/0.00276 sec, 0.004012/0.004012 sec, 0.003596/0.003596 sec, 0.002898/0.002898 sec, 0.003551/0.003551 sec, 0.002739/0.002739 sec, 0.004331/0.004331 sec, 0.003641/0.003641 sec, 0.002757/0.002757 sec, 0.004666/0.004666 sec, 0.002901/0.002901 sec, 0.003256/0.003256 sec, 0.002784/0.002784 sec, 0.003943/0.003943 sec, 0.004229/0.004229 sec, 0.003785/0.003785 sec, 0.00313/0.00313 sec, 0.003215/0.003215 sec, 0.002382/0.002382 sec, 0.001971/0.001971 sec, 0.00203/0.00203 sec, 0.003695/0.003695 sec, 0.002014/0.002014 sec, 0.002665/0.002665 sec, 0.002353/0.002353 sec, 0.002801/0.002801 sec, 0.003442/0.003442 sec, 0.004173/0.004173 sec, 0.003456/0.003456 sec, 0.004307/0.004307 sec, 0.004125/0.004125 sec, 0.004242/0.004242 sec, 0.003887/0.003887 sec, 0.004741/0.004741 sec, 0.00334/0.00334 sec, 0.003997/0.003997 sec, 0.004052/0.004052 sec, 0.002984/0.002984 sec, 0.004679/0.004679 sec, 0.003179/0.003179 sec, 0.004054/0.004054 sec, 0.004269/0.004269 sec, 0.003677/0.003677 sec, 0.004171/0.004171 sec, 0.00308/0.00308 sec, 0.006815/0.006815 sec, 0.000706/0.000706 sec, 0.000751/0.000751 sec, 0.005597/0.005597 sec, 0.001475/0.001475 sec, 0.000885/0.000885 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000701/0.000701 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.001044/0.001044 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003259/0.003259 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.002432/0.002432 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.181954/0 sec (0.01979/0.01979 sec, 0.005364/0.005364 sec, 0.005108/0.005108 sec, 0.002897/0.002897 sec, 0.003026/0.003026 sec, 0.004197/0.004197 sec, 0.003727/0.003727 sec, 0.003858/0.003858 sec, 0.002923/0.002923 sec, 0/0 sec, 0.00467/0.00467 sec, 0.00407/0.00407 sec, 0.00325/0.00325 sec, 0.003961/0.003961 sec, 0.004061/0.004061 sec, 0.00555/0.00555 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003736/0.003736 sec, 0.003623/0.003623 sec, 0.003678/0.003678 sec, 0/0 sec, 0.003618/0.003618 sec, 0.003733/0.003733 sec, 0.00382/0.00382 sec, 0.003711/0.003711 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024621/0.024621 sec, 0.003138/0.003138 sec, 0.001513/0.001513 sec, 0.011468/0.011468 sec, 0/0 sec, 0.000866/0.000866 sec, 0.001065/0.001065 sec, 0.000993/0.000993 sec, 0.001075/0.001075 sec, 0.000943/0.000943 sec, 0.000952/0.000952 sec, 0.000991/0.000991 sec, 0.001077/0.001077 sec, 0.00112/0.00112 sec, 0/0 sec, 0.000938/0.000938 sec, 0.000946/0.000946 sec, 0.000955/0.000955 sec, 0.001091/0.001091 sec, 0.00095/0.00095 sec, 0.001199/0.001199 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000958/0.000958 sec, 0.000953/0.000953 sec, 0.000936/0.000936 sec, 0/0 sec, 0.000949/0.000949 sec, 0.001009/0.001009 sec, 0.000971/0.000971 sec, 0.001079/0.001079 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009371/0.009371 sec, 0.001152/0.001152 sec, 0.001047/0.001047 sec, 0.005257/0.005257 sec, 0/0 sec )
[LOG] Total clause size reduction: 20323 --> 174 (2100 --> 35, 1257 --> 3, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 2, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 3410 --> 21, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 44 --> 40, 1 --> 1, 0 --> 0, 21 --> 21, 0 --> 0 )
[LOG] Average clause size reduction: 111.055 --> 0.95082 (350 --> 5.83333, 314.25 --> 0.75, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 1, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 310 --> 1.90909, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.38462 --> 3.07692, 1 --> 1, 0 --> 0, 2.1 --> 2.1, 0 --> 0 )
[LOG] Overall execution time: 1.87285 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.03 sec (Real time) / 1.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2070 98 241 1 1728
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.197433 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.174466/0 sec (0.008636/0 sec, 0.006391/0 sec, 0.005939/0 sec, 0.006097/0 sec, 0.005247/0 sec, 0.005153/0 sec, 0.005112/0 sec, 0.00522/0 sec, 0.005106/0 sec, 0.005158/0 sec, 0.00504/0 sec, 0.005017/0 sec, 0.004824/0 sec, 0.0047/0 sec, 0.005009/0 sec, 0.004858/0 sec, 0.004848/0 sec, 0.005196/0 sec, 0.005194/0 sec, 0.008663/0 sec, 0.004599/0 sec, 0.004409/0 sec, 0.007281/0 sec, 0.004738/0 sec, 0.002753/0 sec, 0.00186/0 sec, 0.001924/0 sec, 0.002228/0 sec, 0.001356/0 sec, 0.001395/0 sec, 0.001389/0 sec, 0.001425/0 sec, 0.001398/0 sec, 0.001425/0 sec, 0.001389/0 sec, 0.001415/0 sec, 0.001378/0 sec, 0.001392/0 sec, 0.001383/0 sec, 0.001435/0 sec, 0.001401/0 sec, 0.001423/0 sec, 0.001399/0 sec, 0.003715/0 sec, 0.001928/0 sec, 0.001964/0 sec, 0.003205/0 sec, 0.001451/0 sec )
[LOG] Nr of iterations: 56 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.028578/0 sec (0.001379/0.001379 sec, 0.000987/0.000987 sec, 0.000861/0.000861 sec, 0.000853/0.000853 sec, 0.001432/0.001432 sec, 0.001218/0.001218 sec, 0.001333/0.001333 sec, 0.001413/0.001413 sec, 0.001388/0.001388 sec, 0.001322/0.001322 sec, 0.001227/0.001227 sec, 0.001229/0.001229 sec, 0.000986/0.000986 sec, 0.000981/0.000981 sec, 0.001359/0.001359 sec, 0.001093/0.001093 sec, 0.001013/0.001013 sec, 0.001393/0.001393 sec, 0.00138/0.00138 sec, 0.001143/0.001143 sec, 0.000248/0.000248 sec, 0.000237/0.000237 sec, 0.001313/0.001313 sec, 0.000756/0.000756 sec, 0.000399/0.000399 sec, 0/0 sec, 0/0 sec, 0.000315/0.000315 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000737/0.000737 sec, 0/0 sec, 0/0 sec, 0.000583/0.000583 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.020004/0 sec (0.003162/0.003162 sec, 0.001599/0.001599 sec, 0.001318/0.001318 sec, 0.001354/0.001354 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003735/0.003735 sec, 0.000578/0.000578 sec, 0.000365/0.000365 sec, 0.00213/0.00213 sec, 0/0 sec, 0.000595/0.000595 sec, 0.000471/0.000471 sec, 0.000478/0.000478 sec, 0.000508/0.000508 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00154/0.00154 sec, 0.000459/0.000459 sec, 0.000517/0.000517 sec, 0.001195/0.001195 sec, 0/0 sec )
[LOG] Total clause size reduction: 2022 --> 65 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 12, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 36.1071 --> 1.16071 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.202676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 736 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.157184 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139549/0 sec (0.006736/0 sec, 0.005208/0 sec, 0.005276/0 sec, 0.005027/0 sec, 0.00401/0 sec, 0.004082/0 sec, 0.003826/0 sec, 0.003758/0 sec, 0.004163/0 sec, 0.003988/0 sec, 0.003957/0 sec, 0.003673/0 sec, 0.004055/0 sec, 0.004016/0 sec, 0.003633/0 sec, 0.003777/0 sec, 0.004048/0 sec, 0.004274/0 sec, 0.004289/0 sec, 0.006874/0 sec, 0.004204/0 sec, 0.003627/0 sec, 0.005448/0 sec, 0.00398/0 sec, 0.002374/0 sec, 0.001527/0 sec, 0.001433/0 sec, 0.001758/0 sec, 0.001137/0 sec, 0.001108/0 sec, 0.001111/0 sec, 0.001108/0 sec, 0.001115/0 sec, 0.001119/0 sec, 0.001115/0 sec, 0.001108/0 sec, 0.001089/0 sec, 0.001111/0 sec, 0.001113/0 sec, 0.001118/0 sec, 0.001124/0 sec, 0.001115/0 sec, 0.001113/0 sec, 0.002975/0 sec, 0.00156/0 sec, 0.001736/0 sec, 0.002422/0 sec, 0.001131/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 4, 0 )
[LOG] Total clause computation time: 0.025215/0 sec (0.001297/0.001297 sec, 0.00117/0.00117 sec, 0.001054/0.001054 sec, 0.001179/0.001179 sec, 0.001146/0.001146 sec, 0.001165/0.001165 sec, 0.000888/0.000888 sec, 0.000869/0.000869 sec, 0.001236/0.001236 sec, 0.001115/0.001115 sec, 0.001088/0.001088 sec, 0.000776/0.000776 sec, 0.001206/0.001206 sec, 0.001107/0.001107 sec, 0.000746/0.000746 sec, 0.000833/0.000833 sec, 0.001109/0.001109 sec, 0.001307/0.001307 sec, 0.001263/0.001263 sec, 0.000914/0.000914 sec, 0.000194/0.000194 sec, 0.000191/0.000191 sec, 0.001001/0.001001 sec, 0.000737/0.000737 sec, 0.000348/0.000348 sec, 0/0 sec, 0/0 sec, 0.00023/0.00023 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000628/0.000628 sec, 0/0 sec, 0/0 sec, 0.000418/0.000418 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.016444/0 sec (0.002453/0.002453 sec, 0.0012/0.0012 sec, 0.001383/0.001383 sec, 0.001042/0.001042 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003045/0.003045 sec, 0.000886/0.000886 sec, 0.00035/0.00035 sec, 0.001391/0.001391 sec, 0/0 sec, 0.000585/0.000585 sec, 0.000367/0.000367 sec, 0.000318/0.000318 sec, 0.000408/0.000408 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001224/0.001224 sec, 0.000415/0.000415 sec, 0.000567/0.000567 sec, 0.00081/0.00081 sec, 0/0 sec )
[LOG] Total clause size reduction: 1334 --> 62 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 13, 1 --> 1, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 24.7037 --> 1.14815 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.16122 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 551 16 56 1 478
