#[1]   nibbler.asm
    5           0001      MAIN_BANK       .equ    1
    6                     
#[2]   pce.asm
    7                             .include "pce.asm"        
    1                     ;       ÈÆ´ÔºÅÈÆ´ÔºÅÈÆ´ÔºÅ(Fire Shark) ÂãùÊâãÁßªÊ§çÁâà for PCEngine
    2                     ;       2020/12/09
    3                     ;
    4                     ;       common definitions
    5                     ;
    6                     ;       VDC
    7                     ;
    8           0000      VdcPort         .equ    $0000
    9           0000      VdcReg          .equ    VdcPort
   10           0000      VdcStatus       .equ    VdcPort
   11           0002      VdcData         .equ    VdcPort+2
   12           0002      VdcDataL        .equ    VdcData
   13           0003      VdcDataH        .equ    VdcData+1
   14                     ;
   15                     ;       VCE
   16                     ;
   17           0400      VcePort         .equ    $0400
   18           0400      VceCtrl         .equ    VcePort
   19           0402      VceIndex        .equ    VcePort+2
   20           0402      VceIndexL       .equ    VceIndex
   21           0403      VceIndexH       .equ    VceIndex+1
   22           0404      VceData         .equ    VcePort+4
   23           0404      VceDataL        .equ    VceData
   24           0405      VceDataH        .equ    VceData+1
   25                     ;
   26                     ;       PSG
   27                     ;
   28           0800      PsgPort         .equ    $0800
   29           0800      PsgChannel      .equ    PsgPort
   30           0801      PsgMainVol      .equ    PsgPort+1
   31           0802      PsgFreqL        .equ    PsgPort+2
   32           0803      PsgFreqH        .equ    PsgPort+3
   33           0804      PsgCtrl         .equ    PsgPort+4
   34           0805      PsgChVol        .equ    PsgPort+5
   35           0806      PsgWave         .equ    PsgPort+6
   36           0807      PsgNoise        .equ    PsgPort+7
   37           0808      PsgLfoFreq      .equ    PsgPort+8
   38           0809      PsgLfoCtrl      .equ    PsgPort+9
   39                     ;
   40                     ;       timer
   41                     ;
   42           0C00      TimerPort       .equ    $0c00
   43           0C00      TimerCounter    .equ    TimerPort
   44           0C01      TimerCtrl       .equ    TimerPort+1
   45                     ;
   46                     ;       interrupt
   47                     ;
   48           1402      IntCtrlPort     .equ    $1402
   49           1402      IntCtrlMask     .equ    IntCtrlPort
   50           1403      IntCtrlState    .equ    IntCtrlPort+1
   51                     ;
   52                     ;       control pad
   53                     ;
   54           1000      PadPort         .equ    $1000
   55                     
#[1]   nibbler.asm
#[2]   bank0.asm
    8                             .include "bank0.asm"
    1                     ;       ÈÆ´ÔºÅÈÆ´ÔºÅÈÆ´ÔºÅ(Fire Shark) ÂãùÊâãÁßªÊ§çÁâà for PCEngine
    2                     ;       2020/12/09
    3                     ;
    4                     ;       „Éê„É≥„ÇØÔºê„Å´ÈÖçÁΩÆ„Åô„Åπ„Åç„Ç≥„Éº„Éâ
    5                     ;       Ââ≤„ÇäËæº„Åø„Éô„ÇØ„Çø„ÉªÂâ≤„ÇäËæº„Åø„Éè„É≥„Éâ„É©ÔºàRESETÔºâ
    6                     ;       „Ç¢„Éâ„É¨„Çπ„ÅØ $e000-$ffff
    7                     
    8           0000      BANK0_BANK .equ 0
    9                     
   10           E000              .code
   11           0000              .bank BANK0_BANK
   12                     ;
   13                     ;       interrupt vectors
   14                     ;
   15           FFF6              .org $fff6
   16  00:FFF6  00 E0             .dw     interrupt_dummy         ;$fff6 IRQ2/BRK
   17  00:FFF8  01 E0             .dw     interrupt_dummy2         ;$fff8 IRQ1
   18  00:FFFA  02 E0             .dw     interrupt_dummy3         ;$fffa timer
   19  00:FFFC  03 E0             .dw     interrupt_dummy4         ;$fffc NMI
   20  00:FFFE  04 E0             .dw     interrupt_reset         ;$fffe RESET
   21                     ;
   22                     ;       interrupt handlers
   23                     ;
   24           E000              .org $e000
   25                     ;
   26                     ;       dummy handler
   27                     ;
   28  00:E000            interrupt_dummy:
   29  00:E000  40                rti
   30                     
   31  00:E001            interrupt_dummy2:
   32  00:E001  40                rti
   33                     
   34  00:E002            interrupt_dummy3:
   35  00:E002  40                rti
   36                     
   37  00:E003            interrupt_dummy4:
   38  00:E003  40                rti
   39                     ;
   40                     ;       RESET interrupt handler
   41                     ;
   42  00:E004            interrupt_reset:
   43  00:E004  78                sei                             ; disable interrupt
   44  00:E005  D4                csh                             ; high speed mode
   45  00:E006  D8                cld                             ; 
   46                     
   47  00:E007  A2 FF             ldx     #$ff                    ; initialize stack pointer
   48  00:E009  9A                txs
   49                     
   50  00:E00A  A9 FF             lda     #$ff                    ; map i/o bank
   51  00:E00C  53 01             tam0
   52  00:E00E  A9 F8             lda     #$f8                    ; map ram bank
   53  00:E010  53 02             tam1
   54                     
   55  00:E012  9C 00 20          stz     $2000                   ; clear ram
   56  00:E015  73 00 20          tii     $2000,$2001,$1fff
       00:E018  01 20 FF  
       00:E01B  1F        
   57                             
   58  00:E01C  9C 01 0C          stz     TimerCtrl               ; stop timer
   59                     
   60  00:E01F  20 3E E0          jsr     initPsg
   61  00:E022  20 62 E0          jsr     initVdc
   62  00:E025  20 BA E0          jsr     initPad
   63                     
   64  00:E028  9C 02 14          stz     IntCtrlMask             ; disable interrupt
   65                     
   66  00:E02B  A9 05             lda     #5
   67  00:E02D  8D 00 00          sta     VdcReg
   68  00:E030  A9 C8             lda     #$c8                    ; enable sprite & bg / disable interrupt
   69  00:E032  8D 02 00          sta     VdcDataL
   70  00:E035  23 00             st2     #0                      ; auto increment +1
   71                     
   72                     ;       jump to main
   73  00:E037  A9 01             lda     #BANK(main)
   74  00:E039  53 40             tam     #PAGE(main)
   75  00:E03B  4C 07 C0          jmp     main
   76                     ;
   77                     ;       initialize psg
   78                     ;
   79  00:E03E            initPsg:
   80  00:E03E  9C 01 08          stz     PsgMainVol
   81  00:E041  9C 09 08          stz     PsgLfoCtrl
   82                     
   83                     ;       disable all channels
   84  00:E044  A9 05             lda     #5
   85  00:E046  8D 00 08  .loop:  sta     PsgChannel
   86  00:E049  9C 01 08          stz     PsgMainVol
   87  00:E04C  9C 04 08          stz     PsgCtrl
   88  00:E04F  3A                dec     a
   89  00:E050  10 F4             bpl     .loop
   90                     
   91                     ;       disable noise(channel 4/5)
   92  00:E052  A9 04             lda     #4
   93  00:E054  8D 00 08          sta     PsgChannel
   94  00:E057  9C 07 08          stz     PsgNoise
   95  00:E05A  1A                inc     a
   96  00:E05B  8D 00 08          sta     PsgChannel
   97  00:E05E  9C 07 08          stz     PsgNoise
   98                     
   99  00:E061  60                rts
  100                     ;
  101                     ;       initialize VDC,VCE
  102                     ;       TODO: Ëß£ÂÉèÂ∫¶„ÅåÊ®™336„Éâ„ÉÉ„ÉàÈôêÂÆö„ÅÆË®≠ÂÆö„Å´„Å™„Å£„Å¶„ÅÑ„Çã
  103                     
  104                     ; ----
  105                     ; HSR(xres)
  106                     ; ----
  107                     ; macros to calculate the value of the HSR VDC register
  108                     ; ----
  109                     ; IN :  xres, horizontal screen resolution
  110                     ; ----
  111                     
  112                     HSR     .macro
  113                              .if (\1 <= 272)
  114                               ; low res
  115                               .db $02
  116                               .db (18 - (((\1 / 8) - 1) / 2))
  117                              .else
  118                               ; high res
  119                               .db $03
  120                               .db (24 - (((\1 / 8) - 1) / 2))
  121                              .endif
  122                             .endm
  123                     
  124                     
  125                     ; ----
  126                     ; HDR(xres)
  127                     ; ----
  128                     ; macros to calculate the value of the HDR VDC register
  129                     ; ----
  130                     ; IN :  xres, horizontal screen resolution
  131                     ; ----
  132                     
  133                     HDR     .macro
  134                              .db ((\1 / 8) - 1)
  135                              .if (\1 <= 272)
  136                               ; low res
  137                               .db (38 - ((18 - (((\1 / 8) - 1) / 2)) + (\1 / 8)))
  138                              .else
  139                               ; high res
  140                               .db (54 - ((24 - (((\1 / 8) - 1) / 2)) + (\1 / 8)))
  141                              .endif
  142                             .endm
  143                     
  144                     
  145  00:E062            initVdc:
  146                     ;       set VDC registers from .table
  147  00:E062  82                clx
  148  00:E063            .loop:
  149  00:E063  BD 95 E0          lda     .table,x
  150  00:E066  F0 14             beq     .endloop
  151  00:E068  8D 00 00          sta     VdcReg
  152  00:E06B  E8                inx
  153  00:E06C  BD 95 E0          lda     .table,x
  154  00:E06F  8D 02 00          sta     VdcDataL
  155  00:E072  E8                inx
  156  00:E073  BD 95 E0          lda     .table,x
  157  00:E076  8D 03 00          sta     VdcDataH
  158  00:E079  E8                inx
  159  00:E07A  80 E7             bra     .loop
  160  00:E07C            .endloop:
  161                     
  162                     ;       init vce
  163                     ;        lda     #1              ;horizontal resolution >272!!!!!!
  164                     ;        sta     VceCtrl
  165  00:E07C  9C 00 04          stz     VceCtrl
  166                     
  167                     ;       clear vram
  168  00:E07F  03 00             st0     #0
  169  00:E081  13 00             st1     #0
  170  00:E083  23 00             st2     #0
  171  00:E085  03 02             st0     #2
  172                     
  173  00:E087  A2 80             ldx     #128
  174  00:E089  C2        .cl2:   cly
  175  00:E08A  13 00     .cl1:   st1     #0
  176  00:E08C  23 00             st2     #0
  177  00:E08E  88                dey
  178  00:E08F  D0 F9             bne     .cl1
  179  00:E091  CA                dex
  180  00:E092  D0 F5             bne     .cl2
  181                     
  182  00:E094  60                rts
  183                     
  184                     ;       resolution      256x240
  185                     ;       bat size        32x32
  186                     ;       satb copy       $7f00
  187  00:E095            .table:
  188  00:E095  05 00 00          .db     $05,$00,$00     ;control register
  189  00:E098  06 00 00          .db     $06,$00,$00     ;raster counter register
  190  00:E09B  07 00 00          .db     $07,$00,$00     ;x scroll register
  191  00:E09E  08 00 00          .db     $08,$00,$00     ;y scroll register
  192  00:E0A1  09 00 00          .db     $09,$00,$00     ;memory access width register
  193  00:E0A4  0A                .db     $0a             ;horizontal synchro register
  194  00:C0A5                    HSR     256
  195  00:E0A7  0B                .db     $0b             ;horizontal display register
  196  00:C0A8                    HDR     256
  197  00:E0AA  0C 02 0F          .db     $0c,$02,$0f     ;vertical synchro register
  198  00:E0AD  0D EF 00          .db     $0d,$ef,$00     ;vertical display register
  199  00:E0B0  0E 03 00          .db     $0e,$03,$00     ;vertical display end position register
  200  00:E0B3  0F 10 00          .db     $0f,$10,$00     ;dma control register
  201  00:E0B6  13 00 7F          .db     $13,$00,$7f     ;vram-satb source address register
  202  00:E0B9  00                .db     $00             ;end of table
  203                     ;
  204                     ;       initialize pad
  205                     ;
  206  00:E0BA            initPad:
  207  00:E0BA  64 00             stz     <zpad
  208  00:E0BC  64 02             stz     <zpadold
  209  00:E0BE  64 01             stz     <zpaddelta
  210  00:E0C0  60                rts
  211                     ;
  212                     ;       read pad
  213                     ;       TODO: support multi tap
  214  00:E0C1            readPad:
  215  00:E0C1  A9 01             lda     #1
  216  00:E0C3  8D 00 10          sta     PadPort
  217  00:E0C6  A9 03             lda     #3
  218  00:E0C8  8D 00 10          sta     PadPort
  219                     
  220  00:E0CB  A5 00             lda     <zpad
  221  00:E0CD  49 FF             eor     #$ff
  222  00:E0CF  85 02             sta     <zpadold
  223                     
  224  00:E0D1  A9 01             lda     #1
  225  00:E0D3  8D 00 10          sta     PadPort
  226  00:E0D6  22                sax                     ;wait 10 cycles
  227  00:E0D7  22                sax
  228  00:E0D8  EA                nop
  229  00:E0D9  EA                nop
  230  00:E0DA  AD 00 10          lda     PadPort
  231  00:E0DD  0A                asl     a
  232  00:E0DE  0A                asl     a
  233  00:E0DF  0A                asl     a
  234  00:E0E0  0A                asl     a
  235  00:E0E1  85 00             sta     <zpad
  236                     
  237  00:E0E3  9C 00 10          stz     PadPort
  238  00:E0E6  22                sax                     ;wait 10 cycles
  239  00:E0E7  22                sax
  240  00:E0E8  EA                nop
  241  00:E0E9  EA                nop
  242  00:E0EA  AD 00 10          lda     PadPort
  243  00:E0ED  29 0F             and     #$0f
  244  00:E0EF  05 00             ora     <zpad
  245  00:E0F1  49 FF             eor     #$ff
  246  00:E0F3  85 00             sta     <zpad
  247                     
  248  00:E0F5  25 02             and     <zpadold
  249  00:E0F7  85 01             sta     <zpaddelta
  250                     
  251  00:E0F9  60                rts
  252                     ;
  253           2000              .zp
  254  --:2000            zpad:          .ds 1   ;pad status
  255  --:2001            zpaddelta      .ds 1   ;pad status(delta)
  256  --:2002            zpadold        .ds 1   ;pad status(previous)
  257                     
#[1]   nibbler.asm
#[2]   main.asm
    9                             .include "main.asm"
    1                     ; Zero-page variables
    2                     
    3           2003              .zp
    4                     
    5  --:2003            ztmp0:  ds      1
    6  --:2004            ztmp1:  ds      1
    7  --:2005            ztmp2:  ds      1
    8  --:2006            ztmp3:  ds      1
    9  --:2007            ztmp4:  ds      1
   10  --:2008            ztmp5:  ds      1
   11  --:2009            ztmp6:  ds      1
   12                     
   13  --:200A            zarg0:  ds      1
   14  --:200B            zarg1:  ds      1
   15  --:200C            zarg2:  ds      1
   16  --:200D            zarg3:  ds      1
   17  --:200E            zarg4:  ds      1
   18  --:200F            zarg5:  ds      1
   19                     
   20                     ;ptr:   .ds   2         ; pointer to buffer address
   21                     ;a_cnt: .ds   1
   22                     ;x_cnt: .ds   1
   23                     
   24                     
   25                             ;; scroll counter
   26  --:2010            scrx:   .ds     2
   27  --:2012            scry:   .ds     2
   28                     
   29  --:2014            z_frame:        .ds     1
   30                     
   31                     ;--- CODE area ----------
   32                     
   33           E0FA              .code
   34           0001              .bank MAIN_BANK
   35           C000              .org  $C000
   36                     
   37                     ;       wait VSync (polling)
   38  01:C000            waitVsync:
   39  01:C000            .wait:
   40  01:C000  93 20 00          tst     #$20,VdcStatus
       01:C003  00        
   41  01:C004  F0 FA         beq     .wait
   42  01:C006  60            rts
   43                     
   44                     
   45                     
   46                     ;
   47                     ;       main
   48                     ;
   49  01:C007            main:   
   50  01:C007  A9 04             lda     #BANK(BgPattern)
   51  01:C009  53 04             tam     #PAGE(BgPattern)
   52                     
   53                             ; set bg pattern
   54  01:C00B  03 00             st0     #0
   55  01:C00D  A9 00             lda     #$00
   56  01:C00F  8D 02 00          sta     VdcDataL
   57  01:C012  A9 10             lda     #$10
   58  01:C014  8D 03 00          sta     VdcDataH
   59  01:C017  03 02             st0     #2
   60  01:C019  E3 00 40          tia     BgPattern,VdcData,BgPattern_size
       01:C01C  02 00 E0  
       01:C01F  01        
   61                     
   62                             ; set bg palette
   63  01:C020  A9 00             lda     #LOW(0*16)
   64  01:C022  8D 02 04          sta     VceIndexL
   65  01:C025  A9 00             lda     #HIGH(0*16)
   66  01:C027  8D 03 04          sta     VceIndexH
   67  01:C02A  E3 E0 41          tia     BgPalette,VceData,16*16*2
       01:C02D  04 04 00  
       01:C030  02        
   68                     
   69                             
   70                             ; set sprite pattern
   71  01:C031  03 00             st0     #0
   72  01:C033  A9 00             lda     #$00
   73  01:C035  8D 02 00          sta     VdcDataL
   74  01:C038  A9 40             lda     #$40
   75  01:C03A  8D 03 00          sta     VdcDataH
   76  01:C03D  03 02             st0     #2
   77  01:C03F  E3 E0 43          tia     SpPattern,VdcData,SpPattern_size
       01:C042  02 00 80  
       01:C045  00        
   78                     
   79                             ; set sprite palette
   80  01:C046  A9 00             lda     #LOW(16*16)
   81  01:C048  8D 02 04          sta     VceIndexL
   82  01:C04B  A9 01             lda     #HIGH(16*16)
   83  01:C04D  8D 03 04          sta     VceIndexH
   84  01:C050  E3 60 44          tia     SpPalette,VceData,16*16*2
       01:C053  04 04 00  
       01:C056  02        
   85                     
   86                             ;vsync                  ; vsync to avoid snow
   87  01:C057  20 00 C0          jsr     waitVsync
   88                     
   89                             ; draw background (test)
   90                     
   91  01:C05A  A9 A4             lda     #LOW(WaveMap_01)
   92  01:C05C  85 0A             sta     <zarg0
   93  01:C05E  A9 47             lda     #HIGH(WaveMap_01)
   94  01:C060  85 0B             sta     <zarg1
   95  01:C062  20 55 C3          jsr     DrawWave
   96                     
   97                     
   98                     
   99                             ;; initialize sprite
  100                     
  101  01:C065  20 33 C1          jsr     spr_init
  102  01:C068  20 7E C1          jsr     spr_update
  103                     
  104                     
  105                     
  106  01:C06B  20 A0 C0          jsr     initPsgTest
  107                     
  108  01:C06E  20 94 C4          jsr     tkInit
  109                     
  110  01:C071  20 8E C1          jsr     plInit
  111                     
  112  01:C074  20 2A C4          jsr     vqInit
  113                     ;        st0     #$0d
  114                     ;        st1     #150
  115                     ;        st2     #0
  116                     ;        st0     #$0e
  117                     ;        st1     #4+39+50
  118                     ;        st2     #0
  119                     ; dc eb
  120                     ; ef fe
  121                     ; cb d7
  122  01:C077            mainloop:
  123                     
  124           0000              .if     0
  131                             .else
  132                     
  133  01:C077  20 D5 C4          jsr     tkDispatch
  134                             .endif
  135                     
  136                                                     ;test vqPush
  137           0000              .if     0
  153                             .endif
  154                     ;
  155                     ;       vsync
  156                     ;
  157           0000              .if     0
  211                             .endif
  212                     
  213  01:C07A  4C 77 C0          jmp     mainloop
  214                     
  215                     
  216                     
  217                     
  218                     ;
  219                     ;       vsync
  220                     ;
  221  01:C07D            VSyncTask:
  222  01:C07D  20 7E C1      jsr spr_update
  223  01:C080  20 00 C0      jsr waitVsync
  224                     
  225  01:C083  20 5B C4          jsr     vqDraw
  226                     
  227                     ;       scroll
  228  01:C086  03 07             st0     #7
  229  01:C088  9C 02 00          stz     VdcDataL
  230  01:C08B  9C 03 00          stz     VdcDataH
  231                     
  232  01:C08E  03 08             st0     #8
  233  01:C090  9C 02 00          stz     VdcDataL
  234  01:C093  9C 03 00          stz     VdcDataH
  235                     
  236  01:C096  20 C1 E0      jsr readPad
  237                     
  238  01:C099  E6 14             inc     <z_frame
  239                             
  240  01:C09B  20 E3 C4          jsr     tkYield
  241  01:C09E  80 DD             bra     VSyncTask
  242                     
  243                     
  244                     
  245                     
  246                     
  247                     ;.loop: bra     .loop
  248                     
  249                     ;       psg test        
  250  01:C0A0            initPsgTest:
  251  01:C0A0  A9 00             lda     #0
  252  01:C0A2  8D 00 08          sta     PsgChannel
  253                     
  254                     ;       write wave data
  255  01:C0A5  A9 40             lda     #$40
  256  01:C0A7  8D 04 08          sta     PsgCtrl
  257  01:C0AA  9C 04 08          stz     PsgCtrl
  258                     
  259  01:C0AD  82                clx
  260  01:C0AE  BD D0 C0  .loop:  lda     .wave,x
  261  01:C0B1  C9 FF             cmp     #$ff
  262  01:C0B3  F0 06             beq     .loopend
  263  01:C0B5  8D 06 08          sta     PsgWave
  264  01:C0B8  E8                inx
  265  01:C0B9  80 F3             bra     .loop
  266                     
  267  01:C0BB            .loopend:
  268                     ;       set frequency
  269  01:C0BB  A9 FE             lda     #$fe
  270  01:C0BD  8D 02 08          sta     PsgFreqL
  271  01:C0C0  9C 03 08          stz     PsgFreqH
  272                     
  273                     ;       set volume
  274                             ;lda    #$ff
  275  01:C0C3  62                cla
  276  01:C0C4  8D 05 08          sta     PsgChVol
  277  01:C0C7  8D 01 08          sta     PsgMainVol
  278                     
  279  01:C0CA  A9 8F             lda     #$8f
  280  01:C0CC  8D 04 08          sta     PsgCtrl
  281                     
  282  01:C0CF  60                rts
  283                     
  284  01:C0D0            .wave:
  285  01:C0D0  1F 1D 1B          .db     $1f,$1d,$1b,$19,$17,$15,$13,$11
       01:C0D3  19 17 15  
       01:C0D6  13 11     
  286  01:C0D8  0F 0D 0B          .db     $0f,$0d,$0b,$09,$07,$05,$03,$01
       01:C0DB  09 07 05  
       01:C0DE  03 01     
  287  01:C0E0  1F 1D 1B          .db     $1f,$1d,$1b,$19,$17,$15,$13,$11
       01:C0E3  19 17 15  
       01:C0E6  13 11     
  288  01:C0E8  0F 0D 0B          .db     $0f,$0d,$0b,$09,$07,$05,$03,$01
       01:C0EB  09 07 05  
       01:C0EE  03 01     
  289  01:C0F0  FF                .db     $ff     
  290                     
  291  01:C0F1  1F 1F 1F          .db     $1f,$1f,$1f,$1f,$1f,$1f,$1f,$1f
       01:C0F4  1F 1F 1F  
       01:C0F7  1F 1F     
  292  01:C0F9  00 00 00          .db     $00,$00,$00,$00,$00,$00,$00,$00
       01:C0FC  00 00 00  
       01:C0FF  00 00     
  293  01:C101  00 00 00          .db     $00,$00,$00,$00,$00,$00,$00,$00
       01:C104  00 00 00  
       01:C107  00 00     
  294  01:C109  00 00 00          .db     $00,$00,$00,$00,$00,$00,$00,$00
       01:C10C  00 00 00  
       01:C10F  00 00     
  295  01:C111  FF                .db     $ff
  296                     
  297  01:C112  0F 12 15          .db     $0f,$12,$15,$17,$19,$1b,$1d,$1E
       01:C115  17 19 1B  
       01:C118  1D 1E     
  298  01:C11A  1E 1E 1D          .db     $1e,$1e,$1d,$1b,$19,$17,$15,$12
       01:C11D  1B 19 17  
       01:C120  15 12     
  299  01:C122  0F 0C 09          .db     $0f,$0c,$09,$07,$05,$03,$01,$00
       01:C125  07 05 03  
       01:C128  01 00     
  300  01:C12A  00 00 01          .db     $00,$00,$01,$03,$05,$07,$09,$0c
       01:C12D  03 05 07  
       01:C130  09 0C     
  301  01:C132  FF                .db     $ff     
  302                     
  303                     
  304  01:C133            spr_init:
  305                     
  306                             ;; clear satb
  307  01:C133  9C 00 22          stz     satb
  308  01:C136  73 00 22          tii     satb,satb+1,512-1
       01:C139  01 22 FF  
       01:C13C  01        
  309                     
  310                             ;; set satb 0
  311  01:C13D  A9 40             lda     #$40
  312  01:C13F  8D 00 22          sta     satb+0
  313  01:C142  9C 01 22          stz     satb+1
  314                     
  315  01:C145  A9 20             lda     #$20
  316  01:C147  8D 02 22          sta     satb+2
  317  01:C14A  9C 03 22          stz     satb+3
  318                     
  319  01:C14D  9C 04 22          stz     satb+4
  320  01:C150  A9 02             lda     #$2             ;vram address = $4000 -> $200
  321  01:C152  8D 05 22          sta     satb+5
  322                     
  323  01:C155  A9 80             lda     #$80            ;priority  & color=0
  324  01:C157  8D 06 22          sta     satb+6
  325  01:C15A  9C 07 22          stz     satb+7
  326                     
  327                     
  328                             ;; set satb 1
  329  01:C15D  A9 40             lda     #$40
  330  01:C15F  8D 08 22          sta     satb+8
  331  01:C162  9C 09 22          stz     satb+9
  332                     
  333  01:C165  A9 20             lda     #$20
  334  01:C167  8D 0A 22          sta     satb+10
  335  01:C16A  9C 0B 22          stz     satb+11
  336                     
  337  01:C16D  9C 0C 22          stz     satb+12
  338  01:C170  A9 02             lda     #$2             ;vram address = $4000 -> $200
  339  01:C172  8D 0D 22          sta     satb+13
  340                     
  341  01:C175  A9 80             lda     #$80            ;priority  & color=0
  342  01:C177  8D 0E 22          sta     satb+14
  343  01:C17A  9C 0F 22          stz     satb+15
  344                     
  345  01:C17D  60                rts
  346                     
  347                     
  348  01:C17E            spr_update:
  349  01:C17E  03 00             st0     #0
  350  01:C180  13 00             st1     #$00
  351  01:C182  23 7F             st2     #$7f
  352  01:C184  03 02             st0     #2
  353  01:C186  E3 00 22          tia     satb,VdcDataL,512
       01:C189  02 00 00  
       01:C18C  02        
  354  01:C18D  60                rts
  355                     
  356                     
  357                     
  358                             ;...
  359                     
  360                     ;ÔΩ±ÔΩ±ÔΩ±[ USER DATA ]ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±ÔΩ±Ô
  361                     
  362                     
  363           0002              .bank  MAIN_BANK+1
  364           6000              .org   $6000
  365                     
  366                     
  367                     ;--------
  368                     ;--------
  369                     
  370                     
  371                     ;--------
  372                     ;--------
  373                     
  374                     
  375                             ;; satb
  376           2200              .bss
  377  --:2200            satb    .ds 512 ; the local SATB
#[1]   nibbler.asm
   10                     ;        .include "chrdriver.asm"
#[2]   player.asm
   11                             .include "player.asm"
    1                     
    2           2400              .bss
    3                     
    4           2015              .zp
    5                                         ;„Ç≠„É£„É©„ÇØ„ÇøÈÖçÂàó
    6  --:2015            zplx:   ds  2       ;xÂ∫ßÊ®ô
    7  --:2017            zply:   ds  2       ;yÂ∫ßÊ®ô
    8  --:2019            zpldir: ds  2       ;ÁßªÂãïÊñπÂêë(LDRU----)
    9  --:201B            zpldirr:    ds  2   ;ÁßªÂãïÊñπÂêë„ÅÆÈÄÜÊñπÂêë(LDRU----)
   10  --:201D            zplspeed:   ds  2   ;ÁßªÂãïÈÄüÂ∫¶
   11                     
   12  --:201F            zplTailStop:    ds  1
   13                     
   14           6000          .code
   15           0001          .bank   MAIN_BANK
   16                     
   17                     ;
   18                     ;   ÂàùÊúüÂåñ
   19                     ;
   20                     ;   @args       „Å™„Åó
   21                     ;   @saveregs   „Å™„Åó
   22                     ;   @return     „Å™„Åó
   23  01:C18E            plInit:
   24           200C      .tmp_fldadr_l   equ     zarg2       ;„Éï„Ç£„Éº„É´„Éâ„Ç¢„Éâ„É¨„Çπ
   25           200D      .tmp_fldadr_h   equ     zarg3
   26                     
   27  01:C18E  64 1F         stz <zplTailStop
   28                     
   29                                             ;È†≠„ÅÆÂ∫ßÊ®ô
   30  01:C190  82            clx
   31  01:C191  A9 80         lda     #(5*3+1)*8
   32  01:C193  85 15         sta     <zplx
   33  01:C195  A9 C8         lda     #(8*3+1)*8
   34  01:C197  85 17         sta     <zply
   35  01:C199  A9 02         lda     #2
   36  01:C19B  85 1D         sta     <zplspeed
   37  01:C19D  A9 20         lda     #%00100000
   38  01:C19F  20 C5 C1      jsr     plSetDir
   39                                             ;Â∞ªÂ∞æ„ÅÆÂ∫ßÊ®ô
   40  01:C1A2  A2 01         ldx #1
   41  01:C1A4  A9 50         lda     #(3*3+1)*8
   42  01:C1A6  95 15         sta     <zplx,x
   43  01:C1A8  A9 C8         lda     #(8*3+1)*8
   44  01:C1AA  95 17         sta     <zply,x
   45  01:C1AC  A9 02         lda     #2
   46  01:C1AE  95 1D         sta     <zplspeed,x
   47  01:C1B0  A9 20         lda     #%00100000
   48  01:C1B2  20 C5 C1      jsr     plSetDir
   49                                             ;ËÉ¥‰Ωì
   50                                             ;TODO: ËÉ¥‰Ωì„ÅÆÁµµ„ÇíÊèè„ÅÑ„Å¶„Å™„ÅÑ
   51  01:C1B5  20 D6 C1      jsr plGetBatFldAdr
   52  01:C1B8  C2            cly
   53  01:C1B9            .loop:
   54  01:C1B9  B1 0C         lda [.tmp_fldadr_l],y
   55  01:C1BB  09 02         ora #%00000010
   56  01:C1BD  91 0C         sta [.tmp_fldadr_l],y
   57  01:C1BF  C8            iny
   58  01:C1C0  C0 06         cpy #6
   59  01:C1C2  D0 F5         bne .loop
   60                     
   61  01:C1C4  60            rts
   62                     
   63                     ;
   64                     ;   ÁßªÂãïÊñπÂêëÔºà„Å®„Åù„ÅÆÈÄÜÊñπÂêëÔºâ„Çí„Çª„ÉÉ„Éà
   65                     ;
   66                     ;   @args       a = ÁßªÂãïÊñπÂêë(LDRU----)
   67                     ;               x = „Ç≠„É£„É©„ÇØ„Çø„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
   68                     ;   @saveregs   x
   69                     ;   @return     „Å™„Åó
   70  01:C1C5            plSetDir:
   71  01:C1C5  29 F0         and     #$f0        ;‰∏ã‰Ωç4„Éì„ÉÉ„Éà„ÅØÂøÖ„Åö„ÇØ„É™„Ç¢„Åó„Å¶„Åä„ÅèÔºàÊñπÂêëËª¢ÊèõÂà§ÂÆö„ÅßË™§Âà§ÂÆö„ÅÆÂÖÉ„Å®„Å™„ÇãÔºâ
   72  01:C1C7  95 19         sta     <zpldir,x
   73                     
   74  01:C1C9  89 A0         bit     #%10100000
   75  01:C1CB  F0 04         beq     .du
   76  01:C1CD  49 A0         eor     #%10100000
   77  01:C1CF  80 02         bra     .set
   78  01:C1D1            .du:
   79  01:C1D1  49 50         eor     #%01010000
   80  01:C1D3            .set:
   81  01:C1D3  95 1B         sta     <zpldirr,x
   82  01:C1D5  60            rts
   83                     
   84                     
   85                     ;
   86                     ;   BAT„Ç¢„Éâ„É¨„Çπ&„Éï„Ç£„Éº„É´„Éâ„Ç¢„Éâ„É¨„Çπ
   87                     ;
   88                     ;   @args       x = „Ç≠„É£„É©„ÇØ„Çø„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
   89                     ;   @saveregs   x
   90                     ;   @return     zarg0,1 = BAT„Ç¢„Éâ„É¨„Çπ
   91                     ;               zarg2,3 = „Éï„Ç£„Éº„É´„Éâ„Ç¢„Éâ„É¨„Çπ
   92  01:C1D6            plGetBatFldAdr:
   93           200A      .arg_batadr_l     equ     zarg0
   94           200B      .arg_batadr_h     equ     zarg1
   95           200C      .arg_fldadr_l     equ     zarg2
   96           200D      .arg_fldadr_h     equ     zarg3
   97                     
   98  01:C1D6  B5 15         lda     <zplx,x
   99  01:C1D8  4A            lsr     a
  100  01:C1D9  4A            lsr     a
  101  01:C1DA  4A            lsr     a
  102  01:C1DB  85 0A         sta     <.arg_batadr_l
  103  01:C1DD  64 0B         stz     <.arg_batadr_h
  104  01:C1DF  B5 17         lda     <zply,x
  105  01:C1E1  29 F8         and     #$f8
  106  01:C1E3  0A            asl     a
  107  01:C1E4  26 0B         rol     <.arg_batadr_h
  108  01:C1E6  0A            asl     a
  109  01:C1E7  26 0B         rol     <.arg_batadr_h
  110  01:C1E9  04 0A         tsb     <.arg_batadr_l
  111                     
  112  01:C1EB  A5 0A         lda <.arg_batadr_l
  113  01:C1ED  18            clc
  114  01:C1EE  69 00         adc #LOW(VMap)
  115  01:C1F0  85 0C         sta <.arg_fldadr_l
  116  01:C1F2  A5 0B         lda <.arg_batadr_h
  117  01:C1F4  69 24         adc #HIGH(VMap)
  118  01:C1F6  85 0D         sta <.arg_fldadr_h
  119                     
  120  01:C1F8  60            rts
  121                     
  122                     ;
  123                     ;       „Éò„Éì„ÅÆÈ†≠„ÅÆÂãï„Åç
  124                     ;
  125                     ;       @args           x = „Ç≠„É£„É©„ÇØ„Çø„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  126                     ;       @saveregs       x
  127                     ;       @return         „Åù„ÅÆÂ†¥„ÅßÂÅúÊ≠¢„Åô„Åπ„ÅçÊôÇ„ÅØ cf=1
  128  01:C1F9            plHeadAction:
  129           200C      .tmp_fldadr_l   equ     zarg2       ;„Éï„Ç£„Éº„É´„Éâ„Ç¢„Éâ„É¨„Çπ
  130           200D      .tmp_fldadr_h   equ     zarg3
  131           2005      .tmp_fldv       equ     ztmp2       ;„Éï„Ç£„Éº„É´„Éâ‰∏ä„ÅÆÂÄ§
  132           2006      .tmp_pad        equ     ztmp3       ;„Ç≥„É≥„Éà„É≠„Éº„É©„Éº„ÅÆÂÄ§
  133                     
  134           2003      .tmp_dead_flg   equ ztmp0
  135                     
  136                                             ;„Ç∞„É™„ÉÉ„Éâ„ÅÆ‰∏≠Èñì„Å´„ÅÑ„ÇãÂ†¥Âêà„ÅØ‰Ωï„ÇÇ„Åó„Å™„ÅÑ
  137  01:C1F9  B5 15         lda <zplx,x
  138  01:C1FB  15 17         ora <zply,x
  139  01:C1FD  29 07         and #$07
  140  01:C1FF  F0 02         beq .act
  141  01:C201  18            clc
  142  01:C202  60            rts
  143                                             ;Â∞ªÂ∞æ„ÇíÂÅúÊ≠¢„Åó„Å¶„ÅÑ„Çã„Å™„ÇâËß£Èô§
  144  01:C203            .act:
  145  01:C203  A5 1F         lda <zplTailStop
  146  01:C205  F0 03         beq .act2
  147  01:C207  3A            dec a
  148  01:C208  85 1F         sta <zplTailStop
  149  01:C20A            .act2:
  150                     
  151                     
  152  01:C20A  20 D6 C1      jsr plGetBatFldAdr
  153                                             ;„Éï„Ç£„Éº„É´„Éâ‰∏ä„ÅÆÁèæÂú®‰ΩçÁΩÆ„ÅÆÂÄ§
  154  01:C20D  B2 0C         lda     [.tmp_fldadr_l]
  155  01:C20F  85 05         sta     <.tmp_fldv
  156                     
  157                     ;    lda <.tmp_fldv
  158  01:C211  29 0F         and #$0f
  159  01:C213  F0 0A         beq .controller
  160                                             ;ÁèæÂú®‰ΩçÁΩÆ„Å´Â∞ªÂ∞æ„Åå„ÅÇ„Å£„Åü„ÇâÊ≠ª‰∫°
  161  01:C215  C9 09         cmp #9
  162  01:C217  30 58         bmi .dead
  163                     
  164  01:C219  C9 0F         cmp #$0f
  165  01:C21B  D0 02         bne .controller
  166                                             ;ÁèæÂú®‰ΩçÁΩÆ„Å´„Éâ„ÉÉ„Éà„Åå„ÅÇ„Çã„Å™„ÇâÂ∞ªÂ∞æ„ÇíÂÅúÊ≠¢„Åï„Åõ„ÇãÔºàËÉ¥‰Ωì„Çí‰º∏„Å∞„ÅôÔºâ
  167  01:C21D  E6 1F         inc <zplTailStop
  168                     
  169  01:C21F            .controller:
  170                                             ;
  171                                             ;„Ç≥„É≥„Éà„É≠„Éº„É©„Éº„ÅåÊäº„Åï„Çå„Å¶„ÅÑ„ÇãÂ†¥Âêà„ÅÆÊñπÂêëËª¢ÊèõÂà§ÂÆö ldru
  172  01:C21F  A5 00         lda     <zpad
  173  01:C221  29 F0         and     #$f0
  174                                             ;Êäº„Åï„Çå„Å¶„ÅÑ„Å™„ÅÑ
  175  01:C223  F0 10         beq     .notpushed
  176                                             ;ÁßªÂãïÊñπÂêë„Åä„Çà„Å≥ÈÄÜÊñπÂêë„ÅåÊäº„Åï„Çå„Å¶„ÅÑ„Å¶„ÇÇÊäº„Åï„Çå„Å¶„ÅÑ„Å™„ÅÑ„Å®„Åø„Å™„Åô
  177  01:C225  85 06         sta     <.tmp_pad
  178  01:C227  B5 19         lda     <zpldir,x
  179  01:C229  15 1B         ora     <zpldirr,x
  180  01:C22B  14 06         trb     <.tmp_pad
  181  01:C22D  F0 06         beq     .notpushed
  182                                             ;ÁßªÂãïÊñπÂêë‰ª•Â§ñ„Åã„Å§ÈÄÜÊñπÂêë‰ª•Â§ñ„ÅåÊäº„Åï„Çå„Å¶„ÅÑ„Å¶„ÄÅ„Åù„Å£„Å°„Å´ÁßªÂãïÂèØËÉΩ„Å™„ÇâÂ§âÊõ¥
  183  01:C22F  A5 06         lda     <.tmp_pad
  184  01:C231  24 05         bit     <.tmp_fldv
  185  01:C233  D0 1A         bne     .changed
  186                                             ;„Ç≥„É≥„Éà„É≠„Éº„É©„Éº„ÅåÊäº„Åï„Çå„Å¶„ÅÑ„Å™„ÅÑÂ†¥Âêà„ÅÆÊñπÂêëËª¢ÊèõÂà§ÂÆö
  187  01:C235            .notpushed:
  188                                             ;Áõ¥ÈÄ≤ÂèØËÉΩ„Å™„Çâ„Åù„ÅÆ„Åæ„ÅæÈÄ≤„ÇÄ
  189  01:C235  A5 05         lda     <.tmp_fldv
  190  01:C237  34 19         bit     <zpldir,x
  191  01:C239  D0 17         bne     .notchanged
  192                                             ;Áõ¥ÈÄ≤„Å®ÂæåÈÄÄ‰ª•Â§ñ„ÅÆÁßªÂãïÂèØËÉΩÊñπÂêëÔºü
  193  01:C23B  4A            lsr     a
  194  01:C23C  4A            lsr     a
  195  01:C23D  4A            lsr     a
  196  01:C23E  4A            lsr     a
  197  01:C23F  A8            tay
  198  01:C240  B9 77 C2      lda     .DirCountTbl,y
  199                                             ;Áõ¥Ëßí
  200  01:C243  C9 02         cmp     #2
  201  01:C245  F0 04         beq     .dc2
  202                                             ;„Åì„ÅÆÊôÇÁÇπ„ÅßÁßªÂãïÂèØËÉΩÊñπÂêë„ÅØ3‰ª•Â§ñ„ÅØ„ÅÇ„Çä„Åà„Å™„ÅÑ
  203                                             ;Áõ¥ÈÄ≤„Åß„Åç„Å™„ÅÑ„ÅÆ„ÅßÁßªÂãïÂèØËÉΩÊñπÂêë„ÅØ1,2,3„ÅÆ„ÅÑ„Åö„Çå„Åã
  204                                             ;2„ÅÆÂ†¥Âêà„ÅØÂàÜÂ≤ê„Åó„Å¶„Åä„Çä„ÄÅ1Ôºà„Å§„Åæ„ÇäË°å„ÅçÊ≠¢„Åæ„ÇäÔºâ„ÅØÂ≠òÂú®„Åó„Å™„ÅÑ
  205                                             ;„Çà„Å£„Å¶3„ÅÆ„ÅøÔºà„Å§„Åæ„Çä‰∏ÅÂ≠óË∑Ø„ÅßÁõ¥ÈÄ≤ÊñπÂêë„ÅåÂ°û„Åå„Å£„Å¶„ÅÑ„ÇãÁä∂ÊÖãÔºâ
  206                     ;    cmp     #3
  207                     ;    bne     .notchanged
  208  01:C247  38            sec                 ;‰∏ÅÂ≠óË∑Ø„ÅÆÂ†¥Âêà„ÅØ‰∏ÄÊôÇÂÅúÊ≠¢
  209  01:C248  64 03         stz <.tmp_dead_flg  ;Ê≠ª„Çì„Åß„ÅÑ„Å™„ÅÑ
  210  01:C24A  60            rts
  211                                             ;Áõ¥Ëßí„Å´Êõ≤„Åå„Çã
  212  01:C24B            .dc2:
  213  01:C24B  A5 05         lda     <.tmp_fldv
  214  01:C24D  55 1B         eor     <zpldirr,x  ;2ÊñπÂêë„ÅÆ„ÅÜ„Å°ÈÄ≤Ë°åÊñπÂêë„ÅÆÈÄÜ„ÇíÊâì„Å°Ê∂à„Åó„Å¶ÊÆã„Å£„ÅüÊñπÂêë„ÅåÈÄ≤„ÇÄ„Åπ„ÅçÊñπÂêë
  215                     
  216                                             ;ÈÄ≤Ë°åÊñπÂêë„ÇíÂ§âÊõ¥
  217  01:C24F            .changed:
  218  01:C24F  20 C5 C1      jsr     plSetDir
  219  01:C252            .notchanged:
  220                     
  221  01:C252            .draw:
  222                                             ;ËÉ¥‰Ωì
  223                                             ;„Éï„Ç£„Éº„É´„Éâ„Å´ËÉ¥‰Ωì„Éï„É©„Ç∞„Çí„Çª„ÉÉ„Éà
  224  01:C252  A9 0F         lda #$0f
  225  01:C254  14 05         trb <.tmp_fldv
  226  01:C256  B5 19         lda <zpldir,x
  227  01:C258  4A            lsr a
  228  01:C259  4A            lsr a
  229  01:C25A  4A            lsr a
  230  01:C25B  4A            lsr a
  231  01:C25C  05 05         ora <.tmp_fldv
  232  01:C25E  92 0C         sta [.tmp_fldadr_l]
  233                                             ;ÊèèÁîª
  234                                             ;TODO: ÁßªÂãïÊñπÂêë„Å´Âêà„Çè„Åõ„Å¶„Çø„Ç§„É´„ÇíÂ§â„Åà„Çã
  235  01:C260  A9 87         lda #LOW(BodyPartsTiles)
  236  01:C262  85 0C         sta <zarg2
  237  01:C264  A9 C2         lda #HIGH(BodyPartsTiles)
  238  01:C266  85 0D         sta <zarg3
  239  01:C268  A9 01         lda #1
  240  01:C26A  85 0E         sta <zarg4
  241  01:C26C  20 37 C4      jsr vqPush
  242                     
  243  01:C26F  18            clc                 ;ÊåáÂÆöÊñπÂêë„Å´ÈÄ≤Ë°å
  244  01:C270  60            rts
  245                     
  246                                             ;Ê≠ª‰∫°
  247                                             ;TODO: Ê≠ª‰∫°ÊôÇ„ÅÆÂá¶ÁêÜ„ÇíÂÆüË£Ö
  248  01:C271            .dead:
  249  01:C271  A9 01         lda #1
  250  01:C273  85 03         sta <.tmp_dead_flg  ;Ê≠ª„Çì„Å†
  251  01:C275  38            sec
  252  01:C276  60            rts
  253                     ;
  254                     ;       ÁßªÂãïÂèØËÉΩÊñπÂêë„ÅÆÊï∞Ôºà„Ç§„É≥„Éá„ÉÉ„ÇØ„ÇπÂÄ§„ÅÆ„Çª„ÉÉ„Éà„Åï„Çå„Åü„Éì„ÉÉ„Éà„ÅÆÊï∞Ôºâ
  255                     ;
  256  01:C277            .DirCountTbl:
  257  01:C277  00 01 01      db      0,1,1,2,1,2,2,3,1,2,2,3,2,3,3,4
       01:C27A  02 01 02  
       01:C27D  02 03 01  
       01:C280  02 02 03  
       01:C283  02 03 03  
       01:C286  04        
  258                     
  259                     
  260                     
  261           1000      PatternAddress  equ $1000
  262  01:C287            BodyPartsTiles:
  263  01:C287  0E 01         dw  (PatternAddress+$0e*16)/16
  264                     
  265  01:C289            BlankPartsTiles:
  266  01:C289  00 01         dw  (PatternAddress+$00*16)/16
  267                     
  268                     
  269                     ;
  270                     ;       „Éò„Éì„ÅÆÂ∞ªÂ∞æ„ÅÆÂãï„Åç
  271                     ;
  272                     ;       @args           x = „Ç≠„É£„É©„ÇØ„Çø„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  273                     ;       @saveregs       x
  274                     ;       @return         „Åù„ÅÆÂ†¥„ÅßÂÅúÊ≠¢„Åô„Åπ„ÅçÊôÇ„ÅØ cf=1
  275                     ;
  276  01:C28B            plTailAction:
  277           200C      .tmp_fldadr_l   equ     zarg2       ;„Éï„Ç£„Éº„É´„Éâ„Ç¢„Éâ„É¨„Çπ
  278           200D      .tmp_fldadr_h   equ     zarg3
  279                     
  280                                             ;Â∞ªÂ∞æ„ÇíÂÅúÊ≠¢„Åï„Åõ„ÇãÊåáÁ§∫„ÅåÂá∫„Å¶„ÅÑ„ÇãÂ†¥Âêà„ÅØ‰Ωï„ÇÇ„Åó„Å™„ÅÑ
  281  01:C28B  A5 1F         lda <zplTailStop
  282  01:C28D  D0 2C         bne .notmove
  283                     
  284                                             ;„Ç∞„É™„ÉÉ„Éâ„ÅÆ‰∏≠Èñì„Å´„ÅÑ„ÇãÂ†¥Âêà„ÅØ‰Ωï„ÇÇ„Åó„Å™„ÅÑ
  285  01:C28F  B5 15         lda <zplx,x
  286  01:C291  15 17         ora <zply,x
  287  01:C293  29 07         and #$07
  288  01:C295  F0 02         beq .move
  289  01:C297  18            clc
  290  01:C298  60            rts
  291                     
  292  01:C299            .move:
  293  01:C299  20 D6 C1      jsr plGetBatFldAdr
  294                                             ;„Éï„Ç£„Éº„É´„Éâ‰∏ä„ÅÆÁèæÂú®‰ΩçÁΩÆ„ÅÆÂÄ§
  295                                             ;È†≠„ÅåÁßªÂãï„Åó„ÅüÊñπÂêë„ÇíÂ∞ªÂ∞æ„ÅÆÁßªÂãïÊñπÂêë„Å®„Åô„Çã
  296  01:C29C  B2 0C         lda [.tmp_fldadr_l]
  297  01:C29E  48            pha
  298  01:C29F  0A            asl a
  299  01:C2A0  0A            asl a
  300  01:C2A1  0A            asl a
  301  01:C2A2  0A            asl a
  302  01:C2A3  95 19         sta <zpldir,x
  303                                             ;È†≠„ÅåÁßªÂãï„Åó„ÅüÊñπÂêë„Çí„ÇØ„É™„Ç¢
  304  01:C2A5  68            pla
  305  01:C2A6  29 F0         and #$f0
  306  01:C2A8  92 0C         sta [.tmp_fldadr_l]
  307                     
  308                                             ;ÊèèÁîª
  309  01:C2AA  A9 89         lda #LOW(BlankPartsTiles)
  310  01:C2AC  85 0C         sta <zarg2
  311  01:C2AE  A9 C2         lda #HIGH(BlankPartsTiles)
  312  01:C2B0  85 0D         sta <zarg3
  313  01:C2B2  A9 01         lda #1
  314  01:C2B4  85 0E         sta <zarg4
  315  01:C2B6  20 37 C4      jsr vqPush
  316                     
  317  01:C2B9  18            clc
  318  01:C2BA  60            rts
  319                     
  320  01:C2BB            .notmove:
  321  01:C2BB  38            sec
  322  01:C2BC  60            rts
  323                     
  324                     
  325                     
  326                     
  327                     ;       ÁßªÂãï
  328                     ;       @args           x = „Ç≠„É£„É©„ÇØ„Çø„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  329                     ;       @saveregs       x,y
  330                     ;       @return         „Å™„Åó
  331  01:C2BD            plMove:
  332  01:C2BD  B5 19         lda     <zpldir,x         ;bits of zpldir = LDRU----
  333  01:C2BF  0A            asl     a
  334  01:C2C0  B0 11         bcs     .moveleft
  335  01:C2C2  0A            asl     a
  336  01:C2C3  B0 17         bcs     .movedown
  337  01:C2C5  0A            asl     a
  338  01:C2C6  B0 1D         bcs     .moveright
  339  01:C2C8  10 22         bpl     .notmove
  340  01:C2CA            .moveup:
  341  01:C2CA  B5 17         lda     <zply,x
  342  01:C2CC  38            sec
  343  01:C2CD  F5 1D         sbc     <zplspeed,x
  344  01:C2CF  95 17         sta     <zply,x
  345  01:C2D1  80 19         bra     .moved
  346  01:C2D3            .moveleft:
  347  01:C2D3  B5 15         lda     <zplx,x
  348  01:C2D5  38            sec
  349  01:C2D6  F5 1D         sbc     <zplspeed,x
  350  01:C2D8  95 15         sta     <zplx,x
  351  01:C2DA  80 10         bra     .moved
  352  01:C2DC            .movedown:
  353  01:C2DC  B5 17         lda     <zply,x
  354  01:C2DE  18            clc
  355  01:C2DF  75 1D         adc     <zplspeed,x
  356  01:C2E1  95 17         sta     <zply,x
  357  01:C2E3  80 07         bra     .moved
  358  01:C2E5            .moveright:
  359  01:C2E5  B5 15         lda     <zplx,x
  360  01:C2E7  18            clc
  361  01:C2E8  75 1D         adc     <zplspeed,x
  362  01:C2EA  95 15         sta     <zplx,x
  363  01:C2EC            .notmove:
  364  01:C2EC            .moved:
  365                                             ;„Çπ„Éó„É©„Ç§„ÉàÂ∫ßÊ®ôË®≠ÂÆö
  366  01:C2EC  8A            txa
  367  01:C2ED  0A            asl a
  368  01:C2EE  0A            asl a
  369  01:C2EF  0A            asl a
  370  01:C2F0  A8            tay
  371                     
  372  01:C2F1  B5 15         lda     <zplx,x
  373  01:C2F3  18            clc
  374  01:C2F4  69 1C         adc     #$20-4
  375  01:C2F6  99 02 22      sta     satb+2,y
  376  01:C2F9  62            cla
  377  01:C2FA  99 03 22      sta     satb+3,y
  378                     
  379  01:C2FD  B5 17         lda     <zply,x
  380  01:C2FF  18            clc
  381  01:C300  69 3C         adc     #$40-4
  382  01:C302  99 00 22      sta     satb+0,y
  383  01:C305  A9 00         lda     #0
  384  01:C307  69 00         adc     #0
  385  01:C309  99 01 22      sta     satb+1,y
  386                     
  387  01:C30C  60            rts
  388                     
  389                     
  390                     ;
  391                     ;   task test
  392                     ;
  393  01:C30D            plTask:
  394           2003      .tmp_dead_flg   equ ztmp0
  395                     
  396                                         ;È†≠
  397  01:C30D  82                clx
  398  01:C30E  20 F9 C1          jsr     plHeadAction
  399  01:C311  B0 0F             bcs     .skipmove
  400  01:C313  20 BD C2          jsr     plMove
  401                                         ;Â∞ªÂ∞æ
  402  01:C316  A2 01         ldx #1
  403  01:C318  20 8B C2      jsr plTailAction
  404  01:C31B  B0 0A         bcs .yield
  405  01:C31D  20 BD C2      jsr plMove
  406  01:C320  80 05         bra .yield
  407                     
  408  01:C322            .skipmove:
  409  01:C322  83 FF 03      tst #$ff,<.tmp_dead_flg
  410  01:C325  D0 05         bne .dead
  411                     
  412  01:C327            .yield:
  413  01:C327  20 E3 C4      jsr tkYield
  414  01:C32A  80 E1         bra plTask
  415                     
  416  01:C32C            .dead:
  417                                         ;TODO: Ê≠ª‰∫°ÊôÇ„ÅÆÂá¶ÁêÜ
  418                                         ;„Çø„Çπ„ÇØ„ÅÆÂá¶ÁêÜ„ÅÆÂ§âÊõ¥„ÅØ„ÄÅplTask„ÅÆ‰∏≠„Åã„ÇâÂëº„Å≥Âá∫„Åï„Å™„ÅÑ„Å®„Å†„ÇÅÔºàsp„ÅåÂ§â„Çè„Å£„Å¶„Åó„Åæ„Å£„Å¶„
  419  01:C32C  64 1F         stz <zplTailStop
  420                     
  421  01:C32E  A9 38         lda #LOW(plDeadTask-1)
  422  01:C330  85 0A         sta <zarg0
  423  01:C332  A9 C3         lda #HIGH(plDeadTask-1)
  424  01:C334  85 0B         sta <zarg1
  425  01:C336  20 F6 C4      jsr tkLink
  426                     
  427                     
  428                     ;
  429                     ;   Ëá™ÂàÜ„ÅÆËÉ¥‰Ωì„ÇíÂôõ„Çì„Å†ÊôÇ„ÅÆÂá¶ÁêÜ
  430                     ;
  431                     ;   TODO:
  432                     
  433  01:C339            plDeadTask:
  434  01:C339  A2 01         ldx #1
  435  01:C33B  20 8B C2      jsr plTailAction
  436  01:C33E  B5 19         lda <zpldir,x
  437  01:C340  F0 08         beq .over
  438  01:C342  20 BD C2      jsr plMove
  439  01:C345  20 E3 C4      jsr tkYield
  440  01:C348  80 EF         bra plDeadTask
  441                     
  442  01:C34A            .over:
  443  01:C34A  A9 FF         lda #LOW(tkDummyTask-1)
  444  01:C34C  85 0A         sta <zarg0
  445  01:C34E  A9 FF         lda #HIGH(tkDummyTask-1)
  446  01:C350  85 0B         sta <zarg1
  447  01:C352  20 F6 C4      jsr tkLink
#[1]   nibbler.asm
   12                     ;        .include "pbullet.asm"
   13                     ;        .include "direction.asm"
   14                     ;        .include "enemy.asm"
   15                     ;        .include "ebullet.asm"
   16                     ;        .include "collision.asm"
   17                     ;        .include "effect.asm"
   18                      ;       .include        "sprpattern.asm"
   19                     
#[2]   bgpattern.asm
   20                             .include "bgpattern.asm"
    1           C355              .code
    2           0004              .bank   MAIN_BANK+3
    3           4000              .org    $4000
    4                     
    5  04:4000            BgPattern:
    6                     
    7  04:4000            bp_blank:
    8  04:4000  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4002  00 00     
       04:4004  00 00     
       04:4006  00 00     
       04:4008  00 00     
       04:400A  00 00     
       04:400C  00 00     
       04:400E  00 00     
    9  04:4010  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4012  00 00     
       04:4014  00 00     
       04:4016  00 00     
       04:4018  00 00     
       04:401A  00 00     
       04:401C  00 00     
       04:401E  00 00     
   10  04:4020            bp_wall_ul:
   11  04:4020  FF 00             dw $ff,$ff,$c0,$c0,$c0,$c0,$c0,$c0
       04:4022  FF 00     
       04:4024  C0 00     
       04:4026  C0 00     
       04:4028  C0 00     
       04:402A  C0 00     
       04:402C  C0 00     
       04:402E  C0 00     
   12  04:4030  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4032  00 00     
       04:4034  00 00     
       04:4036  00 00     
       04:4038  00 00     
       04:403A  00 00     
       04:403C  00 00     
       04:403E  00 00     
   13  04:4040            bp_wall_ur:
   14  04:4040  FF 00             dw $ff,$ff,$03,$03,$03,$03,$03,$03
       04:4042  FF 00     
       04:4044  03 00     
       04:4046  03 00     
       04:4048  03 00     
       04:404A  03 00     
       04:404C  03 00     
       04:404E  03 00     
   15  04:4050  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4052  00 00     
       04:4054  00 00     
       04:4056  00 00     
       04:4058  00 00     
       04:405A  00 00     
       04:405C  00 00     
       04:405E  00 00     
   16  04:4060            bp_wall_dl:
   17  04:4060  C0 00             dw $c0,$c0,$c0,$c0,$c0,$c0,$ff,$ff
       04:4062  C0 00     
       04:4064  C0 00     
       04:4066  C0 00     
       04:4068  C0 00     
       04:406A  C0 00     
       04:406C  FF 00     
       04:406E  FF 00     
   18  04:4070  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4072  00 00     
       04:4074  00 00     
       04:4076  00 00     
       04:4078  00 00     
       04:407A  00 00     
       04:407C  00 00     
       04:407E  00 00     
   19  04:4080            bp_wall_dr:
   20  04:4080  03 00             dw $03,$03,$03,$03,$03,$03,$ff,$ff
       04:4082  03 00     
       04:4084  03 00     
       04:4086  03 00     
       04:4088  03 00     
       04:408A  03 00     
       04:408C  FF 00     
       04:408E  FF 00     
   21  04:4090  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4092  00 00     
       04:4094  00 00     
       04:4096  00 00     
       04:4098  00 00     
       04:409A  00 00     
       04:409C  00 00     
       04:409E  00 00     
   22  04:40A0            bp_wall_l:
   23  04:40A0  C0 00             dw $c0,$c0,$c0,$c0,$c0,$c0,$c0,$c0
       04:40A2  C0 00     
       04:40A4  C0 00     
       04:40A6  C0 00     
       04:40A8  C0 00     
       04:40AA  C0 00     
       04:40AC  C0 00     
       04:40AE  C0 00     
   24  04:40B0  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:40B2  00 00     
       04:40B4  00 00     
       04:40B6  00 00     
       04:40B8  00 00     
       04:40BA  00 00     
       04:40BC  00 00     
       04:40BE  00 00     
   25  04:40C0            bp_wall_r:
   26  04:40C0  03 00             dw $03,$03,$03,$03,$03,$03,$03,$03
       04:40C2  03 00     
       04:40C4  03 00     
       04:40C6  03 00     
       04:40C8  03 00     
       04:40CA  03 00     
       04:40CC  03 00     
       04:40CE  03 00     
   27  04:40D0  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:40D2  00 00     
       04:40D4  00 00     
       04:40D6  00 00     
       04:40D8  00 00     
       04:40DA  00 00     
       04:40DC  00 00     
       04:40DE  00 00     
   28  04:40E0            bp_wall_u:
   29  04:40E0  FF 00             dw $ff,$ff,$00,$00,$00,$00,$00,$00
       04:40E2  FF 00     
       04:40E4  00 00     
       04:40E6  00 00     
       04:40E8  00 00     
       04:40EA  00 00     
       04:40EC  00 00     
       04:40EE  00 00     
   30  04:40F0  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:40F2  00 00     
       04:40F4  00 00     
       04:40F6  00 00     
       04:40F8  00 00     
       04:40FA  00 00     
       04:40FC  00 00     
       04:40FE  00 00     
   31  04:4100            bp_wall_d:
   32  04:4100  00 00             dw $00,$00,$00,$00,$00,$00,$ff,$ff
       04:4102  00 00     
       04:4104  00 00     
       04:4106  00 00     
       04:4108  00 00     
       04:410A  00 00     
       04:410C  FF 00     
       04:410E  FF 00     
   33  04:4110  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4112  00 00     
       04:4114  00 00     
       04:4116  00 00     
       04:4118  00 00     
       04:411A  00 00     
       04:411C  00 00     
       04:411E  00 00     
   34  04:4120            bp_wall_blank_ul:
   35  04:4120  C0 00             dw $c0,$80,$00,$00,$00,$00,$00,$00
       04:4122  80 00     
       04:4124  00 00     
       04:4126  00 00     
       04:4128  00 00     
       04:412A  00 00     
       04:412C  00 00     
       04:412E  00 00     
   36  04:4130  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4132  00 00     
       04:4134  00 00     
       04:4136  00 00     
       04:4138  00 00     
       04:413A  00 00     
       04:413C  00 00     
       04:413E  00 00     
   37  04:4140            bp_wall_blank_ur:
   38  04:4140  03 00             dw $03,$01,$00,$00,$00,$00,$00,$00
       04:4142  01 00     
       04:4144  00 00     
       04:4146  00 00     
       04:4148  00 00     
       04:414A  00 00     
       04:414C  00 00     
       04:414E  00 00     
   39  04:4150  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4152  00 00     
       04:4154  00 00     
       04:4156  00 00     
       04:4158  00 00     
       04:415A  00 00     
       04:415C  00 00     
       04:415E  00 00     
   40  04:4160            bp_wall_blank_dl:
   41  04:4160  00 00             dw $00,$00,$00,$00,$00,$00,$80,$c0
       04:4162  00 00     
       04:4164  00 00     
       04:4166  00 00     
       04:4168  00 00     
       04:416A  00 00     
       04:416C  80 00     
       04:416E  C0 00     
   42  04:4170  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4172  00 00     
       04:4174  00 00     
       04:4176  00 00     
       04:4178  00 00     
       04:417A  00 00     
       04:417C  00 00     
       04:417E  00 00     
   43  04:4180            bp_wall_blank_dr:
   44  04:4180  00 00             dw $00,$00,$00,$00,$00,$00,$01,$03
       04:4182  00 00     
       04:4184  00 00     
       04:4186  00 00     
       04:4188  00 00     
       04:418A  00 00     
       04:418C  01 00     
       04:418E  03 00     
   45  04:4190  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:4192  00 00     
       04:4194  00 00     
       04:4196  00 00     
       04:4198  00 00     
       04:419A  00 00     
       04:419C  00 00     
       04:419E  00 00     
   46                     
   47  04:41A0            bp_dot:
   48  04:41A0  00 00             dw $00,$7e,$7e,$7e,$7e,$7e,$7e,$00
       04:41A2  7E 00     
       04:41A4  7E 00     
       04:41A6  7E 00     
       04:41A8  7E 00     
       04:41AA  7E 00     
       04:41AC  7E 00     
       04:41AE  00 00     
   49  04:41B0  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:41B2  00 00     
       04:41B4  00 00     
       04:41B6  00 00     
       04:41B8  00 00     
       04:41BA  00 00     
       04:41BC  00 00     
       04:41BE  00 00     
   50                     
   51  04:41C0            bp_body_l:
   52  04:41C0  FF 00             dw $ff,$ff,$ff,$ff,$ff,$ff,$ff,$ff
       04:41C2  FF 00     
       04:41C4  FF 00     
       04:41C6  FF 00     
       04:41C8  FF 00     
       04:41CA  FF 00     
       04:41CC  FF 00     
       04:41CE  FF 00     
   53  04:41D0  00 00             dw $00,$00,$00,$00,$00,$00,$00,$00
       04:41D2  00 00     
       04:41D4  00 00     
       04:41D6  00 00     
       04:41D8  00 00     
       04:41DA  00 00     
       04:41DC  00 00     
       04:41DE  00 00     
   54                     
   55  04:41E0            BgPattern_end:
   56           01E0      BgPattern_size  equ BgPattern_end-BgPattern
   57                     ; ‚îå‚îÄ‚îê
   58                     ; ‚îÇ ‚îÇ
   59                     ; ‚îî‚îÄ‚îò
   60                     
   61  04:41E0            BgPalette:
   62  04:41E0  00 00             dw $0000,$ffff,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:41E2  FF FF     
       04:41E4  20 01     
       04:41E6  00 00     
       04:41E8  00 00     
       04:41EA  00 00     
       04:41EC  00 00     
       04:41EE  00 00     
       04:41F0  07 01     
       04:41F2  C7 01     
       04:41F4  00 00     
       04:41F6  00 00     
       04:41F8  00 00     
       04:41FA  00 00     
       04:41FC  00 00     
       04:41FE  00 00     
   63  04:4200  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4202  B6 01     
       04:4204  20 01     
       04:4206  00 00     
       04:4208  00 00     
       04:420A  00 00     
       04:420C  00 00     
       04:420E  00 00     
       04:4210  07 01     
       04:4212  C7 01     
       04:4214  00 00     
       04:4216  00 00     
       04:4218  00 00     
       04:421A  00 00     
       04:421C  00 00     
       04:421E  00 00     
   64  04:4220  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4222  B6 01     
       04:4224  20 01     
       04:4226  00 00     
       04:4228  00 00     
       04:422A  00 00     
       04:422C  00 00     
       04:422E  00 00     
       04:4230  07 01     
       04:4232  C7 01     
       04:4234  00 00     
       04:4236  00 00     
       04:4238  00 00     
       04:423A  00 00     
       04:423C  00 00     
       04:423E  00 00     
   65  04:4240  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4242  B6 01     
       04:4244  20 01     
       04:4246  00 00     
       04:4248  00 00     
       04:424A  00 00     
       04:424C  00 00     
       04:424E  00 00     
       04:4250  07 01     
       04:4252  C7 01     
       04:4254  00 00     
       04:4256  00 00     
       04:4258  00 00     
       04:425A  00 00     
       04:425C  00 00     
       04:425E  00 00     
   66  04:4260  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4262  B6 01     
       04:4264  20 01     
       04:4266  00 00     
       04:4268  00 00     
       04:426A  00 00     
       04:426C  00 00     
       04:426E  00 00     
       04:4270  07 01     
       04:4272  C7 01     
       04:4274  00 00     
       04:4276  00 00     
       04:4278  00 00     
       04:427A  00 00     
       04:427C  00 00     
       04:427E  00 00     
   67  04:4280  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4282  B6 01     
       04:4284  20 01     
       04:4286  00 00     
       04:4288  00 00     
       04:428A  00 00     
       04:428C  00 00     
       04:428E  00 00     
       04:4290  07 01     
       04:4292  C7 01     
       04:4294  00 00     
       04:4296  00 00     
       04:4298  00 00     
       04:429A  00 00     
       04:429C  00 00     
       04:429E  00 00     
   68  04:42A0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:42A2  B6 01     
       04:42A4  20 01     
       04:42A6  00 00     
       04:42A8  00 00     
       04:42AA  00 00     
       04:42AC  00 00     
       04:42AE  00 00     
       04:42B0  07 01     
       04:42B2  C7 01     
       04:42B4  00 00     
       04:42B6  00 00     
       04:42B8  00 00     
       04:42BA  00 00     
       04:42BC  00 00     
       04:42BE  00 00     
   69  04:42C0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:42C2  B6 01     
       04:42C4  20 01     
       04:42C6  00 00     
       04:42C8  00 00     
       04:42CA  00 00     
       04:42CC  00 00     
       04:42CE  00 00     
       04:42D0  07 01     
       04:42D2  C7 01     
       04:42D4  00 00     
       04:42D6  00 00     
       04:42D8  00 00     
       04:42DA  00 00     
       04:42DC  00 00     
       04:42DE  00 00     
   70  04:42E0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:42E2  B6 01     
       04:42E4  20 01     
       04:42E6  00 00     
       04:42E8  00 00     
       04:42EA  00 00     
       04:42EC  00 00     
       04:42EE  00 00     
       04:42F0  07 01     
       04:42F2  C7 01     
       04:42F4  00 00     
       04:42F6  00 00     
       04:42F8  00 00     
       04:42FA  00 00     
       04:42FC  00 00     
       04:42FE  00 00     
   71  04:4300  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4302  B6 01     
       04:4304  20 01     
       04:4306  00 00     
       04:4308  00 00     
       04:430A  00 00     
       04:430C  00 00     
       04:430E  00 00     
       04:4310  07 01     
       04:4312  C7 01     
       04:4314  00 00     
       04:4316  00 00     
       04:4318  00 00     
       04:431A  00 00     
       04:431C  00 00     
       04:431E  00 00     
   72  04:4320  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4322  B6 01     
       04:4324  20 01     
       04:4326  00 00     
       04:4328  00 00     
       04:432A  00 00     
       04:432C  00 00     
       04:432E  00 00     
       04:4330  07 01     
       04:4332  C7 01     
       04:4334  00 00     
       04:4336  00 00     
       04:4338  00 00     
       04:433A  00 00     
       04:433C  00 00     
       04:433E  00 00     
   73  04:4340  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4342  B6 01     
       04:4344  20 01     
       04:4346  00 00     
       04:4348  00 00     
       04:434A  00 00     
       04:434C  00 00     
       04:434E  00 00     
       04:4350  07 01     
       04:4352  C7 01     
       04:4354  00 00     
       04:4356  00 00     
       04:4358  00 00     
       04:435A  00 00     
       04:435C  00 00     
       04:435E  00 00     
   74  04:4360  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4362  B6 01     
       04:4364  20 01     
       04:4366  00 00     
       04:4368  00 00     
       04:436A  00 00     
       04:436C  00 00     
       04:436E  00 00     
       04:4370  07 01     
       04:4372  C7 01     
       04:4374  00 00     
       04:4376  00 00     
       04:4378  00 00     
       04:437A  00 00     
       04:437C  00 00     
       04:437E  00 00     
   75  04:4380  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4382  B6 01     
       04:4384  20 01     
       04:4386  00 00     
       04:4388  00 00     
       04:438A  00 00     
       04:438C  00 00     
       04:438E  00 00     
       04:4390  07 01     
       04:4392  C7 01     
       04:4394  00 00     
       04:4396  00 00     
       04:4398  00 00     
       04:439A  00 00     
       04:439C  00 00     
       04:439E  00 00     
   76  04:43A0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:43A2  B6 01     
       04:43A4  20 01     
       04:43A6  00 00     
       04:43A8  00 00     
       04:43AA  00 00     
       04:43AC  00 00     
       04:43AE  00 00     
       04:43B0  07 01     
       04:43B2  C7 01     
       04:43B4  00 00     
       04:43B6  00 00     
       04:43B8  00 00     
       04:43BA  00 00     
       04:43BC  00 00     
       04:43BE  00 00     
   77  04:43C0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:43C2  B6 01     
       04:43C4  20 01     
       04:43C6  00 00     
       04:43C8  00 00     
       04:43CA  00 00     
       04:43CC  00 00     
       04:43CE  00 00     
       04:43D0  07 01     
       04:43D2  C7 01     
       04:43D4  00 00     
       04:43D6  00 00     
       04:43D8  00 00     
       04:43DA  00 00     
       04:43DC  00 00     
       04:43DE  00 00     
#[1]   nibbler.asm
#[2]   sprpattern.asm
   21                             .include "sprpattern.asm"
    1           43E0              .code
    2           0004              .bank   MAIN_BANK+3
    3                     
    4  04:43E0            SpPattern:
    5                     
    6  04:43E0            sp_head:
    7  04:43E0  FF FF             dw $ffff,$ffff,$ffff,$ffff,$ffff,$ffff,$ffff,$ffff
       04:43E2  FF FF     
       04:43E4  FF FF     
       04:43E6  FF FF     
       04:43E8  FF FF     
       04:43EA  FF FF     
       04:43EC  FF FF     
       04:43EE  FF FF     
    8  04:43F0  FF FF             dw $ffff,$ffff,$ffff,$ffff,$ffff,$ffff,$ffff,$ffff
       04:43F2  FF FF     
       04:43F4  FF FF     
       04:43F6  FF FF     
       04:43F8  FF FF     
       04:43FA  FF FF     
       04:43FC  FF FF     
       04:43FE  FF FF     
    9  04:4400  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4402  00 00     
       04:4404  00 00     
       04:4406  00 00     
       04:4408  00 00     
       04:440A  00 00     
       04:440C  00 00     
       04:440E  00 00     
   10  04:4410  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4412  00 00     
       04:4414  00 00     
       04:4416  00 00     
       04:4418  00 00     
       04:441A  00 00     
       04:441C  00 00     
       04:441E  00 00     
   11  04:4420  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4422  00 00     
       04:4424  00 00     
       04:4426  00 00     
       04:4428  00 00     
       04:442A  00 00     
       04:442C  00 00     
       04:442E  00 00     
   12  04:4430  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4432  00 00     
       04:4434  00 00     
       04:4436  00 00     
       04:4438  00 00     
       04:443A  00 00     
       04:443C  00 00     
       04:443E  00 00     
   13  04:4440  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4442  00 00     
       04:4444  00 00     
       04:4446  00 00     
       04:4448  00 00     
       04:444A  00 00     
       04:444C  00 00     
       04:444E  00 00     
   14  04:4450  00 00             dw $0000,$0000,$0000,$0000,$0000,$0000,$0000,$0000
       04:4452  00 00     
       04:4454  00 00     
       04:4456  00 00     
       04:4458  00 00     
       04:445A  00 00     
       04:445C  00 00     
       04:445E  00 00     
   15                     
   16  04:4460            SpPattern_end:
   17                     
   18           0080      SpPattern_size  equ     SpPattern_end-SpPattern
   19                     
   20                     
   21  04:4460            SpPalette:
   22  04:4460  00 00             dw $0000,$0038,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4462  38 00     
       04:4464  20 01     
       04:4466  00 00     
       04:4468  00 00     
       04:446A  00 00     
       04:446C  00 00     
       04:446E  00 00     
       04:4470  07 01     
       04:4472  C7 01     
       04:4474  00 00     
       04:4476  00 00     
       04:4478  00 00     
       04:447A  00 00     
       04:447C  00 00     
       04:447E  00 00     
   23  04:4480  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4482  B6 01     
       04:4484  20 01     
       04:4486  00 00     
       04:4488  00 00     
       04:448A  00 00     
       04:448C  00 00     
       04:448E  00 00     
       04:4490  07 01     
       04:4492  C7 01     
       04:4494  00 00     
       04:4496  00 00     
       04:4498  00 00     
       04:449A  00 00     
       04:449C  00 00     
       04:449E  00 00     
   24  04:44A0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:44A2  B6 01     
       04:44A4  20 01     
       04:44A6  00 00     
       04:44A8  00 00     
       04:44AA  00 00     
       04:44AC  00 00     
       04:44AE  00 00     
       04:44B0  07 01     
       04:44B2  C7 01     
       04:44B4  00 00     
       04:44B6  00 00     
       04:44B8  00 00     
       04:44BA  00 00     
       04:44BC  00 00     
       04:44BE  00 00     
   25  04:44C0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:44C2  B6 01     
       04:44C4  20 01     
       04:44C6  00 00     
       04:44C8  00 00     
       04:44CA  00 00     
       04:44CC  00 00     
       04:44CE  00 00     
       04:44D0  07 01     
       04:44D2  C7 01     
       04:44D4  00 00     
       04:44D6  00 00     
       04:44D8  00 00     
       04:44DA  00 00     
       04:44DC  00 00     
       04:44DE  00 00     
   26  04:44E0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:44E2  B6 01     
       04:44E4  20 01     
       04:44E6  00 00     
       04:44E8  00 00     
       04:44EA  00 00     
       04:44EC  00 00     
       04:44EE  00 00     
       04:44F0  07 01     
       04:44F2  C7 01     
       04:44F4  00 00     
       04:44F6  00 00     
       04:44F8  00 00     
       04:44FA  00 00     
       04:44FC  00 00     
       04:44FE  00 00     
   27  04:4500  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4502  B6 01     
       04:4504  20 01     
       04:4506  00 00     
       04:4508  00 00     
       04:450A  00 00     
       04:450C  00 00     
       04:450E  00 00     
       04:4510  07 01     
       04:4512  C7 01     
       04:4514  00 00     
       04:4516  00 00     
       04:4518  00 00     
       04:451A  00 00     
       04:451C  00 00     
       04:451E  00 00     
   28  04:4520  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4522  B6 01     
       04:4524  20 01     
       04:4526  00 00     
       04:4528  00 00     
       04:452A  00 00     
       04:452C  00 00     
       04:452E  00 00     
       04:4530  07 01     
       04:4532  C7 01     
       04:4534  00 00     
       04:4536  00 00     
       04:4538  00 00     
       04:453A  00 00     
       04:453C  00 00     
       04:453E  00 00     
   29  04:4540  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4542  B6 01     
       04:4544  20 01     
       04:4546  00 00     
       04:4548  00 00     
       04:454A  00 00     
       04:454C  00 00     
       04:454E  00 00     
       04:4550  07 01     
       04:4552  C7 01     
       04:4554  00 00     
       04:4556  00 00     
       04:4558  00 00     
       04:455A  00 00     
       04:455C  00 00     
       04:455E  00 00     
   30  04:4560  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4562  B6 01     
       04:4564  20 01     
       04:4566  00 00     
       04:4568  00 00     
       04:456A  00 00     
       04:456C  00 00     
       04:456E  00 00     
       04:4570  07 01     
       04:4572  C7 01     
       04:4574  00 00     
       04:4576  00 00     
       04:4578  00 00     
       04:457A  00 00     
       04:457C  00 00     
       04:457E  00 00     
   31  04:4580  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4582  B6 01     
       04:4584  20 01     
       04:4586  00 00     
       04:4588  00 00     
       04:458A  00 00     
       04:458C  00 00     
       04:458E  00 00     
       04:4590  07 01     
       04:4592  C7 01     
       04:4594  00 00     
       04:4596  00 00     
       04:4598  00 00     
       04:459A  00 00     
       04:459C  00 00     
       04:459E  00 00     
   32  04:45A0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:45A2  B6 01     
       04:45A4  20 01     
       04:45A6  00 00     
       04:45A8  00 00     
       04:45AA  00 00     
       04:45AC  00 00     
       04:45AE  00 00     
       04:45B0  07 01     
       04:45B2  C7 01     
       04:45B4  00 00     
       04:45B6  00 00     
       04:45B8  00 00     
       04:45BA  00 00     
       04:45BC  00 00     
       04:45BE  00 00     
   33  04:45C0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:45C2  B6 01     
       04:45C4  20 01     
       04:45C6  00 00     
       04:45C8  00 00     
       04:45CA  00 00     
       04:45CC  00 00     
       04:45CE  00 00     
       04:45D0  07 01     
       04:45D2  C7 01     
       04:45D4  00 00     
       04:45D6  00 00     
       04:45D8  00 00     
       04:45DA  00 00     
       04:45DC  00 00     
       04:45DE  00 00     
   34  04:45E0  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:45E2  B6 01     
       04:45E4  20 01     
       04:45E6  00 00     
       04:45E8  00 00     
       04:45EA  00 00     
       04:45EC  00 00     
       04:45EE  00 00     
       04:45F0  07 01     
       04:45F2  C7 01     
       04:45F4  00 00     
       04:45F6  00 00     
       04:45F8  00 00     
       04:45FA  00 00     
       04:45FC  00 00     
       04:45FE  00 00     
   35  04:4600  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4602  B6 01     
       04:4604  20 01     
       04:4606  00 00     
       04:4608  00 00     
       04:460A  00 00     
       04:460C  00 00     
       04:460E  00 00     
       04:4610  07 01     
       04:4612  C7 01     
       04:4614  00 00     
       04:4616  00 00     
       04:4618  00 00     
       04:461A  00 00     
       04:461C  00 00     
       04:461E  00 00     
   36  04:4620  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4622  B6 01     
       04:4624  20 01     
       04:4626  00 00     
       04:4628  00 00     
       04:462A  00 00     
       04:462C  00 00     
       04:462E  00 00     
       04:4630  07 01     
       04:4632  C7 01     
       04:4634  00 00     
       04:4636  00 00     
       04:4638  00 00     
       04:463A  00 00     
       04:463C  00 00     
       04:463E  00 00     
   37  04:4640  00 00             dw $0000,$01b6,$0120,$0000,$0000,$0000,$0000,$0000,$0107,$01c7,$0000,$0000,$0000,$0000,$0000,$0000
       04:4642  B6 01     
       04:4644  20 01     
       04:4646  00 00     
       04:4648  00 00     
       04:464A  00 00     
       04:464C  00 00     
       04:464E  00 00     
       04:4650  07 01     
       04:4652  C7 01     
       04:4654  00 00     
       04:4656  00 00     
       04:4658  00 00     
       04:465A  00 00     
       04:465C  00 00     
       04:465E  00 00     
   38                     
#[1]   nibbler.asm
#[2]   map.asm
   22                             .include "map.asm"
    1           4660          .code
    2           0001          .bank   MAIN_BANK
    3                     
    4                     
    5                     ;   zarg0,1 = wave map address
    6  01:C355            DrawWave:
    7           200A      .arg_wavemap_l  equ zarg0   ;„Éû„ÉÉ„Éó„Éá„Éº„Çø„Ç¢„Éâ„É¨„Çπ
    8           200B      .arg_wavemap_h  equ zarg1
    9                     
   10           200C      .tmp_vram_l     equ zarg2   ;vram(BAT)„Ç¢„Éâ„É¨„Çπ
   11           200D      .tmp_vram_h     equ zarg3
   12           200E      .tmp_vmap_ptr_l equ zarg4   ;‰ªÆÊÉ≥vram„Ç¢„Éâ„É¨„Çπ
   13           200F      .tmp_vmap_ptr_h equ zarg5
   14                     
   15                     ;    lda #32
   16  01:C355  64 0C         stz <.tmp_vram_l
   17  01:C357  64 0D         stz <.tmp_vram_h
   18                     
   19  01:C359  A9 00         lda #LOW(VMap)
   20  01:C35B  85 0E         sta <.tmp_vmap_ptr_l
   21  01:C35D  A9 24         lda #HIGH(VMap)
   22  01:C35F  85 0F         sta <.tmp_vmap_ptr_h
   23                     
   24  01:C361  C2            cly                 ;y=„Éû„ÉÉ„Éó„Éá„Éº„Çø„ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
   25  01:C362            .loop_nextrow:
   26  01:C362  A2 09         ldx #9              ;x=Ë°å„Ç´„Ç¶„É≥„Çø
   27  01:C364            .loop_nextgrid:
   28                                             ;gridÊèèÁîª
   29  01:C364  DA            phx
   30  01:C365  5A            phy
   31  01:C366  B1 0A         lda [.arg_wavemap_l],y
   32  01:C368  20 AE C3      jsr DrawMapGrid
   33  01:C36B  7A            ply
   34  01:C36C  FA            plx
   35                                             ;ÂÖ®gridÊ∏à„Å™„ÇâÁµÇ‰∫Ü
   36  01:C36D  C8            iny
   37  01:C36E  C0 51         cpy #9*9
   38  01:C370  F0 3B         beq .loop_end
   39                                             ;1Ë°åÁµÇ‰∫ÜÔºü
   40  01:C372  CA            dex
   41  01:C373  F0 1C         beq .nextrow
   42                                             ;Âêå‰∏ÄË°å„ÅÆÂè≥Èö£„Å´ÁßªÂãï
   43  01:C375  A5 0C         lda <.tmp_vram_l
   44  01:C377  18            clc
   45  01:C378  69 03         adc #3
   46  01:C37A  85 0C         sta <.tmp_vram_l
   47  01:C37C  A5 0D         lda <.tmp_vram_h
   48  01:C37E  69 00         adc #0
   49  01:C380  85 0D         sta <.tmp_vram_h
   50                     
   51  01:C382  A5 0E         lda <.tmp_vmap_ptr_l
   52  01:C384  18            clc
   53  01:C385  69 03         adc #3
   54  01:C387  85 0E         sta <.tmp_vmap_ptr_l
   55  01:C389  A5 0F         lda <.tmp_vmap_ptr_h
   56  01:C38B  69 00         adc #0
   57  01:C38D  85 0F         sta <.tmp_vmap_ptr_h
   58                     
   59  01:C38F  80 D3         bra .loop_nextgrid
   60                     
   61                                             ;Ê¨°„ÅÆË°å„ÅÆÂ∑¶Á´Ø„Å´ÁßªÂãï
   62  01:C391            .nextrow:
   63  01:C391  A5 0C         lda <.tmp_vram_l
   64  01:C393  18            clc
   65  01:C394  69 48         adc #3*32-3*8
   66  01:C396  85 0C         sta <.tmp_vram_l
   67  01:C398  A5 0D         lda <.tmp_vram_h
   68  01:C39A  69 00         adc #0
   69  01:C39C  85 0D         sta <.tmp_vram_h
   70                     
   71  01:C39E  A5 0E         lda <.tmp_vmap_ptr_l
   72  01:C3A0  18            clc
   73  01:C3A1  69 48         adc #3*32-3*8
   74  01:C3A3  85 0E         sta <.tmp_vmap_ptr_l
   75  01:C3A5  A5 0F         lda <.tmp_vmap_ptr_h
   76  01:C3A7  69 00         adc #0
   77  01:C3A9  85 0F         sta <.tmp_vmap_ptr_h
   78                     
   79  01:C3AB  80 B5         bra .loop_nextrow
   80                     
   81  01:C3AD            .loop_end:
   82  01:C3AD  60            rts
   83                     
   84                     
   85                     
   86                     ;   a = the number of grid
   87                     ;   zarg2,3 = BAT address
   88                     ;   zarg4,5 = Virtual Map address
   89  01:C3AE            DrawMapGrid:
   90           200C      .arg_vram_l     equ zarg2   ;vram(BAT)„Ç¢„Éâ„É¨„Çπ
   91           200D      .arg_vram_h     equ zarg3
   92           200E      .arg_vmap_ptr_l equ zarg4   ;‰ªÆÊÉ≥vram„Ç¢„Éâ„É¨„Çπ
   93           200F      .arg_vmap_ptr_h equ zarg5
   94                     
   95           2003      .tmp_x9         equ ztmp0   ;9ÂÄçË®àÁÆóÁî®„ÉØ„Éº„ÇØ
   96           2003      .tmp_vram_l     equ ztmp0   ;vram(BAT)„Ç¢„Éâ„É¨„Çπ
   97           2004      .tmp_vram_h     equ ztmp1
   98           2005      .tmp_looprow    equ ztmp2   ;Ë°å„Ç´„Ç¶„É≥„Çø
   99           2006      .tmp_loopchar   equ ztmp3   ;
  100           2007      .tmp_dotcombi   equ ztmp4
  101           2008      .tmp_vmap_value equ ztmp5
  102                     
  103  01:C3AE  A8            tay
  104                                             ;x=grid„Éá„Éº„Çø„ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  105                                             ;gridÁï™Âè∑x9
  106  01:C3AF  29 0F         and #$0f
  107  01:C3B1  85 03         sta <.tmp_x9
  108  01:C3B3  0A            asl a
  109  01:C3B4  0A            asl a
  110  01:C3B5  0A            asl a
  111  01:C3B6  65 03         adc <.tmp_x9
  112  01:C3B8  AA            tax
  113                                             ;„Éâ„ÉÉ„ÉàÈÖçÁΩÆ
  114  01:C3B9  98            tya
  115  01:C3BA  4A            lsr a
  116  01:C3BB  4A            lsr a
  117  01:C3BC  4A            lsr a
  118  01:C3BD  4A            lsr a
  119  01:C3BE  A8            tay
  120  01:C3BF  B9 9C 47      lda DotCombination,y
  121  01:C3C2  85 07         sta <.tmp_dotcombi
  122                     
  123                                             ;vram(BAT)„Ç¢„Éâ„É¨„ÇπÂàùÊúüÂÄ§
  124  01:C3C4  A5 0C         lda <.arg_vram_l
  125  01:C3C6  85 03         sta <.tmp_vram_l
  126  01:C3C8  A5 0D         lda <.arg_vram_h
  127  01:C3CA  85 04         sta <.tmp_vram_h
  128                     
  129  01:C3CC  C2            cly                 ;y=‰ªÆÊÉ≥vram„ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  130                                             ;grid„ÅÆË°åÊï∞
  131  01:C3CD  A9 03         lda #3
  132  01:C3CF  85 05         sta <.tmp_looprow
  133                     
  134  01:C3D1            .loop_row:
  135                                             ;vram(BAT)„Ç¢„Éâ„É¨„Çπ„Çª„ÉÉ„Éà
  136  01:C3D1  03 00         st0 #0
  137  01:C3D3  A5 03         lda <.tmp_vram_l
  138  01:C3D5  8D 02 00      sta VdcDataL
  139  01:C3D8  A5 04         lda <.tmp_vram_h
  140  01:C3DA  8D 03 00      sta VdcDataH
  141  01:C3DD  03 02         st0 #2
  142                                             ;grid„ÅÆÊ∞¥Âπ≥ÊñπÂêë„ÅÆ„Ç≠„É£„É©Êï∞
  143  01:C3DF  A9 03         lda #3
  144  01:C3E1  85 06         sta <.tmp_loopchar
  145  01:C3E3            .loop_char:
  146  01:C3E3  BD 0C 47      lda VMapGrids,x
  147  01:C3E6  85 08         sta <.tmp_vmap_value
  148                     
  149  01:C3E8  BD 7C 46      lda MapGrids,x
  150  01:C3EB  D0 09         bne .setchar
  151                                                 ;Á©∫ÁôΩ„Åã„Å§„Éâ„ÉÉ„Éà„ÅåÈÖçÁΩÆ„Åï„Çå„Å¶„ÅÑ„Çã„Å™„Çâ„Éâ„ÉÉ„Éà„ÅÆ„Çø„Ç§„É´„Çí„Çª„ÉÉ„Éà
  152  01:C3ED  7F 07 06      bbr7    <.tmp_dotcombi,.setchar
  153                     ;    smb0    <.tmp_vmap_value    ;‰ªÆÊÉ≥vram„Å´„Éâ„ÉÉ„Éà„ÅÆ„Éï„É©„Ç∞„Çí„Çª„ÉÉ„Éà
  154  01:C3F0  A9 0F         lda #$0f
  155  01:C3F2  04 08         tsb <.tmp_vmap_value
  156  01:C3F4  A9 1A         lda #$0d*2                  ;TODO: „Éâ„ÉÉ„Éà„ÅÆ„Çø„Ç§„É´Áï™Âè∑
  157  01:C3F6            .setchar
  158                                             ;„Çø„Ç§„É´„Çívram(BAT)„Å´Êõ∏„ÅçËæº„Åø
  159  01:C3F6  5A            phy
  160  01:C3F7  A8            tay
  161  01:C3F8  B9 60 46      lda MapPartsTiles,y
  162  01:C3FB  8D 02 00      sta VdcDataL
  163  01:C3FE  B9 61 46      lda MapPartsTiles+1,y
  164  01:C401  8D 03 00      sta VdcDataH
  165  01:C404  7A            ply
  166                                             ;‰ªÆÊÉ≥vram„Å´Êõ∏„ÅçËæº„Åø
  167  01:C405  A5 08         lda <.tmp_vmap_value
  168  01:C407  91 0E         sta [.arg_vmap_ptr_l],y
  169                     
  170  01:C409  06 07         asl <.tmp_dotcombi
  171  01:C40B  E8            inx
  172  01:C40C  C8            iny
  173                     
  174  01:C40D  C6 06         dec <.tmp_loopchar
  175  01:C40F  D0 D2         bne .loop_char
  176                     
  177  01:C411  C6 05         dec <.tmp_looprow
  178  01:C413  F0 14         beq .end_loop
  179                                             ;Ê¨°„ÅÆË°å„Å´vram„Ç¢„Éâ„É¨„Çπ„ÇíÁßªÂãï
  180  01:C415  A5 03         lda <.tmp_vram_l
  181  01:C417  18            clc
  182  01:C418  69 20         adc #32
  183  01:C41A  85 03         sta <.tmp_vram_l
  184  01:C41C  A5 04         lda <.tmp_vram_h
  185  01:C41E  69 00         adc #0
  186  01:C420  85 04         sta <.tmp_vram_h
  187                                             ;Ê¨°„ÅÆË°å„Å´‰ªÆÊÉ≥vram„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ„ÇíÁßªÂãï
  188  01:C422  98            tya
  189  01:C423  18            clc
  190  01:C424  69 1D         adc #32-3
  191  01:C426  A8            tay
  192                     
  193  01:C427  80 A8         bra .loop_row
  194                     
  195  01:C429            .end_loop:
  196  01:C429  60            rts
  197                     
  198                     
  199           2400          .bss
  200                     ;   ‰ªÆÊÉ≥vram
  201                     ;   ÂøÖË¶Å„Å™„ÅÆ„ÅØ 27*27 „Å†„Åå„ÄÅ„Ç¢„Éâ„É¨„ÇπË®àÁÆó„ÅåÈù¢ÂÄí„Å™„ÅÆ„Åß 32*27 „Å®„Åô„Çã
  202  --:2400            VMap:   ds  32*27
#[1]   nibbler.asm
#[2]   mapdata.asm
   23                             .include "mapdata.asm"
    1           C42A          .code
    2           0004          .bank   MAIN_BANK+3
    3                     
    4                     
    5                     
    6                     ;
    7                     ;   grid„ÇíÊßãÊàê„Åô„Çã„Çø„Ç§„É´„ÅÆ„Ç≠„É£„É©„ÇØ„Çø„ÉºÁï™Âè∑ÔºàBAT„ÅÆ‰∏ã12„Éì„ÉÉ„Éà„ÅÆÂÄ§Ôºâ
    8                     ;
    9           1000      MapPartsPatternAddress  equ $1000
   10  04:4660            MapPartsTiles:
   11  04:4660  00 01         dw  (MapPartsPatternAddress+$00*16)/16  ;Á©∫ÁôΩ
   12  04:4662  01 01         dw  (MapPartsPatternAddress+$01*16)/16  ;Â∑¶‰∏ä‚îå
   13  04:4664  02 01         dw  (MapPartsPatternAddress+$02*16)/16  ;Âè≥‰∏ä‚îê
   14  04:4666  03 01         dw  (MapPartsPatternAddress+$03*16)/16  ;Â∑¶‰∏ã‚îî
   15  04:4668  04 01         dw  (MapPartsPatternAddress+$04*16)/16  ;Âè≥‰∏ã‚îê
   16  04:466A  05 01         dw  (MapPartsPatternAddress+$05*16)/16  ;Â∑¶‚îÇ
   17  04:466C  06 01         dw  (MapPartsPatternAddress+$06*16)/16  ;Âè≥‚îÇ
   18  04:466E  07 01         dw  (MapPartsPatternAddress+$07*16)/16  ;‰∏ä‚îÄ
   19  04:4670  08 01         dw  (MapPartsPatternAddress+$08*16)/16  ;‰∏ã‚îÄ
   20  04:4672  09 01         dw  (MapPartsPatternAddress+$09*16)/16  ;Â∑¶‰∏ä„Éª
   21  04:4674  0A 01         dw  (MapPartsPatternAddress+$0a*16)/16  ;Âè≥‰∏ä„Éª
   22  04:4676  0B 01         dw  (MapPartsPatternAddress+$0b*16)/16  ;Â∑¶‰∏ã„Éª
   23  04:4678  0C 01         dw  (MapPartsPatternAddress+$0c*16)/16  ;Âè≥‰∏ã„Éª
   24  04:467A  0D 01         dw  (MapPartsPatternAddress+$0d*16)/16  ;„Éâ„ÉÉ„Éà
   25                     
   26                     ;
   27                     ;   „Éû„ÉÉ„Éó„ÅÆgrid„ÅÆ‰∏≠Ë∫´
   28                     ;   grid„ÅØ3x3„ÅÆ„Çø„Ç§„É´„ÅßÊßãÊàê„Åï„Çå„ÄÅÂêÑ„Çø„Ç§„É´„Çí1„Éê„Ç§„Éà„ÅßË°®Áèæ
   29                     ;   „Çø„Ç§„É´„ÅÆÂÄ§„ÅØ MapPartsTiles „ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
   30                     ;
   31                     MapGridData .macro
   32                         db  \1*2,\2*2,\3*2
   33                         .endm
   34                     
   35  04:467C            MapGrids:
   36  04:467C            MapGrid_00:
   37  04:867C                MapGridData  $01,$07,$02
   38  04:867F                MapGridData  $05,$00,$06
   39  04:8682                MapGridData  $03,$08,$04
   40  04:4685            MapGrid_01:
   41  04:8685                MapGridData  $05,$00,$06
   42  04:8688                MapGridData  $05,$00,$06
   43  04:868B                MapGridData  $03,$08,$04
   44  04:468E            MapGrid_02:
   45  04:868E                MapGridData  $01,$07,$07
   46  04:8691                MapGridData  $05,$00,$00
   47  04:8694                MapGridData  $03,$08,$08
   48  04:4697            MapGrid_03:
   49  04:8697                MapGridData  $05,$00,$0a
   50  04:869A                MapGridData  $05,$00,$00
   51  04:869D                MapGridData  $03,$08,$08
   52  04:46A0            MapGrid_04:
   53  04:86A0                MapGridData  $01,$07,$02
   54  04:86A3                MapGridData  $05,$00,$06
   55  04:86A6                MapGridData  $05,$00,$06
   56  04:46A9            MapGrid_05:
   57  04:86A9                MapGridData  $05,$00,$06
   58  04:86AC                MapGridData  $05,$00,$06
   59  04:86AF                MapGridData  $05,$00,$06
   60  04:46B2            MapGrid_06:
   61  04:86B2                MapGridData  $01,$07,$07
   62  04:86B5                MapGridData  $05,$00,$00
   63  04:86B8                MapGridData  $05,$00,$0c
   64  04:46BB            MapGrid_07:
   65  04:86BB                MapGridData  $05,$00,$0a
   66  04:86BE                MapGridData  $05,$00,$00
   67  04:86C1                MapGridData  $05,$00,$0c
   68  04:46C4            MapGrid_08:
   69  04:86C4                MapGridData  $07,$07,$02
   70  04:86C7                MapGridData  $00,$00,$06
   71  04:86CA                MapGridData  $08,$08,$04
   72  04:46CD            MapGrid_09:
   73  04:86CD                MapGridData  $09,$00,$06
   74  04:86D0                MapGridData  $00,$00,$06
   75  04:86D3                MapGridData  $08,$08,$04
   76  04:46D6            MapGrid_0a:
   77  04:86D6                MapGridData  $07,$07,$07
   78  04:86D9                MapGridData  $00,$00,$00
   79  04:86DC                MapGridData  $08,$08,$08
   80  04:46DF            MapGrid_0b:
   81  04:86DF                MapGridData  $09,$00,$0a
   82  04:86E2                MapGridData  $00,$00,$00
   83  04:86E5                MapGridData  $08,$08,$08
   84  04:46E8            MapGrid_0c:
   85  04:86E8                MapGridData  $07,$07,$02
   86  04:86EB                MapGridData  $00,$00,$06
   87  04:86EE                MapGridData  $0b,$00,$06
   88  04:46F1            MapGrid_0d:
   89  04:86F1                MapGridData  $09,$00,$06
   90  04:86F4                MapGridData  $00,$00,$06
   91  04:86F7                MapGridData  $0b,$00,$06
   92  04:46FA            MapGrid_0e:
   93  04:86FA                MapGridData  $07,$07,$07
   94  04:86FD                MapGridData  $00,$00,$00
   95  04:8700                MapGridData  $0b,$00,$0c
   96  04:4703            MapGrid_0f:
   97  04:8703                MapGridData  $09,$00,$0a
   98  04:8706                MapGridData  $00,$00,$00
   99  04:8709                MapGridData  $0b,$00,$0c
  100                     
  101                     ;
  102                     ;   „Éû„ÉÉ„Éó„ÅÆgrid„ÅÆ‰∏≠Ë∫´Ôºà‰ªÆÊÉ≥vramÁî®Ôºâ
  103                     ;   grid„ÅØ3x3„ÅÆ„Çø„Ç§„É´„ÅßÊßãÊàê„Åï„Çå„ÄÅÂêÑ„Çø„Ç§„É´„Çí1„Éê„Ç§„Éà„ÅßË°®Áèæ
  104                     ;   „Çø„Ç§„É´„ÅÆÂÄ§„ÅØ„ÄÅ‰∏ã‰Ωç4„Éì„ÉÉ„Éà„ÅåÁßªÂãïÂèØËÉΩÊñπÂêë„ÄÅ‰∏ä‰Ωç4„Éì„ÉÉ„Éà„ÅØ„Éï„É©„Ç∞
  105                     ;
  106                     
  107                     VMapGridData .macro
  108                         db  \1*16,\2*16,\3*16
  109                         .endm
  110                     
  111  04:470C            VMapGrids:
  112  04:470C            VMapGrid_00:
  113  04:870C                VMapGridData  %0000,%0000,%0000
  114  04:870F                VMapGridData  %0000,%0000,%0000
  115  04:8712                VMapGridData  %0000,%0000,%0000
  116  04:4715            VMapGrid_01:
  117  04:8715                VMapGridData  %0000,%0101,%0000
  118  04:8718                VMapGridData  %0000,%0001,%0000
  119  04:871B                VMapGridData  %0000,%0000,%0000
  120  04:471E            VMapGrid_02:
  121  04:871E                VMapGridData  %0000,%0000,%0000
  122  04:8721                VMapGridData  %0000,%0010,%1010
  123  04:8724                VMapGridData  %0000,%0000,%0000
  124  04:4727            VMapGrid_03:
  125  04:8727                VMapGridData  %0000,%0101,%0000
  126  04:872A                VMapGridData  %0000,%0011,%1010
  127  04:872D                VMapGridData  %0000,%0000,%0000
  128  04:4730            VMapGrid_04:
  129  04:8730                VMapGridData  %0000,%0000,%0000
  130  04:8733                VMapGridData  %0000,%0100,%0000
  131  04:8736                VMapGridData  %0000,%0101,%0000
  132  04:4739            VMapGrid_05:
  133  04:8739                VMapGridData  %0000,%0101,%0000
  134  04:873C                VMapGridData  %0000,%0101,%0000
  135  04:873F                VMapGridData  %0000,%0101,%0000
  136  04:4742            VMapGrid_06:
  137  04:8742                VMapGridData  %0000,%0000,%0000
  138  04:8745                VMapGridData  %0000,%0110,%1010
  139  04:8748                VMapGridData  %0000,%0101,%0000
  140  04:474B            VMapGrid_07:
  141  04:874B                VMapGridData  %0000,%0101,%0000
  142  04:874E                VMapGridData  %0000,%0111,%1010
  143  04:8751                VMapGridData  %0000,%0101,%0000
  144  04:4754            VMapGrid_08:
  145  04:8754                VMapGridData  %0000,%0000,%0000
  146  04:8757                VMapGridData  %1010,%1000,%0000
  147  04:875A                VMapGridData  %0000,%0000,%0000
  148  04:475D            VMapGrid_09:
  149  04:875D                VMapGridData  %0000,%0101,%0000
  150  04:8760                VMapGridData  %1010,%1001,%0000
  151  04:8763                VMapGridData  %0000,%0000,%0000
  152  04:4766            VMapGrid_0a:
  153  04:8766                VMapGridData  %0000,%0000,%0000
  154  04:8769                VMapGridData  %1010,%1010,%1010
  155  04:876C                VMapGridData  %0000,%0000,%0000
  156  04:476F            VMapGrid_0b:
  157  04:876F                VMapGridData  %0000,%0101,%0000
  158  04:8772                VMapGridData  %1010,%1011,%1010
  159  04:8775                VMapGridData  %0000,%0000,%0000
  160  04:4778            VMapGrid_0c:
  161  04:8778                VMapGridData  %0000,%0000,%0000
  162  04:877B                VMapGridData  %1010,%1100,%0000
  163  04:877E                VMapGridData  %0000,%0101,%0000
  164  04:4781            VMapGrid_0d:
  165  04:8781                VMapGridData  %0000,%0101,%0000
  166  04:8784                VMapGridData  %1010,%1101,%0000
  167  04:8787                VMapGridData  %0000,%0101,%0000
  168  04:478A            VMapGrid_0e:
  169  04:878A                VMapGridData  %0000,%0000,%0000
  170  04:878D                VMapGridData  %1010,%1110,%1010
  171  04:8790                VMapGridData  %0000,%0101,%0000
  172  04:4793            VMapGrid_0f:
  173  04:8793                VMapGridData  %0000,%0101,%0000
  174  04:8796                VMapGridData  %1010,%1111,%1010
  175  04:8799                VMapGridData  %0000,%0101,%0000
  176                     
  177                     
  178                     ;
  179                     ;   grid‰∏≠„ÅÆ„Éâ„ÉÉ„Éà„ÅÆÊúâÁÑ°„ÅÆÁµÑ„ÅøÂêà„Çè„Åõ
  180                     ;   Â∑¶„ÅÆ„Éì„ÉÉ„Éà„Åã„ÇâÈ†Ü„Å´„ÄÄÂ∑¶‰∏ä„ÄÅ‰∏ä„ÄÅÂè≥‰∏ä„ÄÅÂ∑¶„ÄÅ‰∏≠Â§Æ„ÄÅÂè≥„ÄÅÂ∑¶‰∏ã„ÄÅ‰∏ã„ÄÄ„ÅÆ‰ΩçÁΩÆ„Å´ÂØæÂøú
  181                     ;   Âè≥‰∏ã„Å´ÂØæÂøú„Åô„Çã„Éì„ÉÉ„Éà„Åå„Å™„ÅÑ„Åå„ÄÅÂè≥‰∏ã„Å´„Éâ„ÉÉ„Éà„ÅåÁΩÆ„Åã„Çå„Çã„Åì„Å®„ÅØ„Å™„ÅÑ„ÅÆ„ÅßÊúâÁÑ°„ÇíË°®„Åô„Éì„ÉÉ„Éà„ÇíÁî
  182                     ;   Â∑¶‰∏ä„ÄÅÂè≥‰∏ä„ÄÅÂ∑¶‰∏ã„ÇÇ„Éâ„ÉÉ„Éà„ÅåÁΩÆ„Åã„Çå„Çã„Åì„Å®„ÅØ„Å™„ÅÑ„Åå„ÄÅ„Éû„ÉÉ„ÉóÊèèÁîªÂá¶ÁêÜ„ÅÆÈÉΩÂêà‰∏ä„ÄÅÂØæÂøú„Åô„Çã„Éì„ÉÉ„É
  183                     ;
  184  04:479C            DotCombination:
  185  04:479C  00            db  %00000000
  186  04:479D  08            db  %00001000
  187  04:479E  40            db  %01000000
  188  04:479F  01            db  %00000001
  189  04:47A0  10            db  %00010000
  190  04:47A1  04            db  %00000100
  191  04:47A2  41            db  %01000001
  192  04:47A3  14            db  %00010100
  193                     
  194                     
  195                     ;
  196                     ;   waveÔºà„Çπ„ÉÜ„Éº„Ç∏Ôºâ„ÅÆ„Éû„ÉÉ„Éó
  197                     ;   „Éû„ÉÉ„Éó„ÅØ9x9„ÅÆÊ†ºÂ≠ê„Åß„Åß„Åç„Å¶„Åä„Çä„ÄÅÂêÑÊ†ºÂ≠ê„ÅØ1„Éê„Ç§„Éà„ÅßË°®Áèæ
  198                     ;   Ê†ºÂ≠ê„Éê„Ç§„Éà„ÅÆ‰∏ä4„Éì„ÉÉ„Éà„ÅØ„Éâ„ÉÉ„ÉàÈÖçÁΩÆ„ÄÅ‰∏ã4„Éì„ÉÉ„Éà„ÅØÂ£Å„ÅÆÈÖçÁΩÆ
  199                     ;   „Éâ„ÉÉ„ÉàÈÖçÁΩÆ„ÅØ DotCombination „ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  200                     ;   Â£ÅÈÖçÁΩÆ„ÅØ MapGrids „ÅÆ„Ç§„É≥„Éá„ÉÉ„ÇØ„Çπ
  201                     ;
  202                     
  203  04:47A4            WaveMap:
  204  04:47A4            WaveMap_01:
  205  04:47A4  06 1A 0E      db  $06,$1a,$0e,$1e,$0a,$1e,$0e,$1a,$0c
       04:47A7  1E 0A 1E  
       04:47AA  0E 1A 0C  
  206  04:47AD  15 00 15      db  $15,$00,$15,$07,$0e,$0d,$15,$00,$15
       04:47B0  07 0E 0D  
       04:47B3  15 00 15  
  207  04:47B6  07 0A 09      db  $07,$0a,$09,$15,$05,$15,$03,$0a,$0d
       04:47B9  15 05 15  
       04:47BC  03 0A 0D  
  208  04:47BF  15 06 4A      db  $15,$06,$4a,$0b,$0f,$0b,$5a,$0c,$15
       04:47C2  0B 0F 0B  
       04:47C5  5A 0C 15  
  209  04:47C8  07 0B 4A      db  $07,$0b,$4a,$0e,$2b,$0e,$5a,$0b,$0d
       04:47CB  0E 2B 0E  
       04:47CE  5A 0B 0D  
  210  04:47D1  07 1A 0E      db  $07,$1a,$0e,$0d,$00,$07,$0e,$1a,$0d
       04:47D4  0D 00 07  
       04:47D7  0E 1A 0D  
  211  04:47DA  05 00 05      db  $05,$00,$05,$07,$1a,$0d,$05,$00,$05
       04:47DD  07 1A 0D  
       04:47E0  05 00 05  
  212  04:47E3  67 0A 29      db  $67,$0a,$29,$25,$00,$25,$23,$0a,$6d
       04:47E6  25 00 25  
       04:47E9  23 0A 6D  
  213  04:47EC  03 0A 0A      db  $03,$0a,$0a,$0b,$0a,$0b,$0a,$0a,$09
       04:47EF  0B 0A 0B  
       04:47F2  0A 0A 09  
  214  04:47F5            WaveMap_10:
  215  04:47F5  06 1A 0E      db  $06,$1a,$0e,$0e,$1a,$0e,$0e,$1a,$0c
       04:47F8  0E 1A 0E  
       04:47FB  0E 1A 0C  
  216  04:47FE  07 1A 0D      db  $07,$1a,$0d,$27,$1a,$2d,$07,$1a,$0d
       04:4801  27 1A 2D  
       04:4804  07 1A 0D  
  217  04:4807  15 16 0B      db  $15,$16,$0b,$0f,$1a,$0f,$0b,$1c,$15
       04:480A  0F 1A 0F  
       04:480D  0B 1C 15  
  218  04:4810  07 0D 06      db  $07,$0d,$06,$2d,$00,$27,$0c,$07,$0d
       04:4813  2D 00 27  
       04:4816  0C 07 0D  
  219  04:4819  07 0F 1D      db  $07,$0f,$1d,$07,$1a,$0d,$17,$0f,$0d
       04:481C  07 1A 0D  
       04:481F  17 0F 0D  
  220  04:4822  07 0D 03      db  $07,$0d,$03,$3d,$00,$37,$09,$07,$0d
       04:4825  3D 00 37  
       04:4828  09 07 0D  
  221  04:482B  15 03 3E      db  $15,$03,$3e,$0f,$1a,$0f,$3e,$09,$15
       04:482E  0F 1A 0F  
       04:4831  3E 09 15  
  222  04:4834  07 1A 0D      db  $07,$1a,$0d,$07,$1a,$0d,$07,$1a,$0d
       04:4837  07 1A 0D  
       04:483A  07 1A 0D  
  223  04:483D  03 0A 0B      db  $03,$0a,$0b,$0b,$0a,$0b,$0b,$0a,$09
       04:4840  0B 0A 0B  
       04:4843  0B 0A 09  
#[1]   nibbler.asm
#[2]   vqueue.asm
   24                             .include "vqueue.asm"
    1                     ;   VRAMÈÉ®ÂàÜÊõ∏„ÅçÊèõ„Åà
    2                     ;
    3                     ;   Êõ∏„ÅçÊèõ„ÅàÂÜÖÂÆπ„Çí„Ç≠„É•„Éº„Å´‰øùÁÆ°„Åó„ÄÅvblank‰∏≠„Å´Êõ∏„ÅçÊèõ„Åà„Çã„ÄÇ
    4                     
    5           0010      VQ_MAX_QUQUE_SIZE   equ 16  ;„Ç≠„É•„Éº„ÅÆ„Çµ„Ç§„Ç∫
    6                     
    7           2020          .zp
    8  --:2020            zvqIndex:   ds  1
    9                     
   10           2760          .bss
   11  --:2760            vqArea:
   12  --:2760            vqDstL: ds  VQ_MAX_QUQUE_SIZE   ;VRAM„Ç¢„Éâ„É¨„Çπ
   13  --:2770            vqDstH: ds  VQ_MAX_QUQUE_SIZE
   14  --:2780            vqSrcL: ds  VQ_MAX_QUQUE_SIZE   ;„ÇΩ„Éº„Çπ„Éá„Éº„Çø„Ç¢„Éâ„É¨„Çπ
   15  --:2790            vqSrcH: ds  VQ_MAX_QUQUE_SIZE
   16  --:27A0            vqWLen: ds  VQ_MAX_QUQUE_SIZE   ;„Éá„Éº„ÇøÈï∑Ôºà„ÉØ„Éº„ÉâÂçò‰ΩçÔºâ
   17                     
   18  --:27B0            vqArea_end:
   19           0050      vqArea_size equ vqArea_end-vqArea
   20                     
   21           4846          .code
   22           0001          .bank   MAIN_BANK
   23                     
   24                     ;   „Ç≠„É•„Éº„ÇíÂàùÊúüÂåñ
   25                     ;   @args       „Å™„Åó
   26                     ;   @saveregs   „Å™„Åó
   27                     ;   @return     „Å™„Åó
   28  01:C42A            vqInit:
   29                                             ;„Ç≠„É•„Éº„Çí„ÇØ„É™„Ç¢
   30  01:C42A  9C 60 27      stz vqArea
   31  01:C42D  73 60 27      tii vqArea,vqArea+1,vqArea_size-1
       01:C430  61 27 4F  
       01:C433  00        
   32  01:C434  64 20         stz <zvqIndex
   33  01:C436  60            rts
   34                     
   35                     ;   „Ç≠„É•„Éº„Å´„Éá„Éº„Çø„ÇíËøΩÂä†
   36                     ;   @args       zarg0,1 = vram„Ç¢„Éâ„É¨„Çπ
   37                     ;               zarg2,3 = „Éá„Éº„Çø
   38                     ;   @saveregs   x
   39                     ;   @return     „Å™„Åó
   40  01:C437            vqPush:
   41           200A      .tmp_vramadr_l  equ zarg0
   42           200B      .tmp_vramadr_h  equ zarg1
   43           200C      .tmp_src_l      equ zarg2
   44           200D      .tmp_src_h      equ zarg3
   45           200E      .tmp_len        equ zarg4
   46  01:C437  A4 20         ldy <zvqIndex
   47                     
   48  01:C439  AD 0A 20      lda .tmp_vramadr_l
   49  01:C43C  99 60 27      sta vqDstL,y
   50  01:C43F  AD 0B 20      lda .tmp_vramadr_h
   51  01:C442  99 70 27      sta vqDstH,y
   52                     
   53  01:C445  AD 0C 20      lda .tmp_src_l
   54  01:C448  99 80 27      sta vqSrcL,y
   55  01:C44B  AD 0D 20      lda .tmp_src_h
   56  01:C44E  99 90 27      sta vqSrcH,y
   57                     
   58  01:C451  AD 0E 20      lda .tmp_len
   59  01:C454  99 A0 27      sta vqWLen,y
   60                     
   61  01:C457  C8            iny
   62  01:C458  84 20         sty <zvqIndex
   63                     
   64  01:C45A  60            rts
   65                     
   66                     ;   „Ç≠„É•„Éº„ÅÆÂÜÖÂÆπ„ÇíÊèèÁîª
   67                     ;   VRAM„ÇíÊõ¥Êñ∞„Åô„Çã„ÅÆ„Åßvblank‰∏≠„Å´Âëº„Å≥Âá∫„Åô„Åì„Å®
   68                     ;   @args       „Å™„Åó
   69                     ;   @saveregs   „Å™„Åó
   70                     ;   @return     „Å™„Åó
   71  01:C45B            vqDraw:
   72           2003      .tmp_src_l  equ ztmp0
   73           2004      .tmp_src_h  equ ztmp1
   74                     
   75  01:C45B  A6 20         ldx <zvqIndex
   76  01:C45D  D0 01         bne .loop_queue
   77  01:C45F  60            rts
   78                     
   79  01:C460            .loop_queue:
   80  01:C460  CA            dex
   81                     
   82  01:C461  03 00         st0 #0
   83  01:C463  BD 60 27      lda vqDstL,x
   84  01:C466  8D 02 00      sta VdcDataL
   85  01:C469  BD 70 27      lda vqDstH,x
   86  01:C46C  8D 03 00      sta VdcDataH
   87                     
   88  01:C46F  BD 80 27      lda vqSrcL,x
   89  01:C472  85 03         sta <.tmp_src_l
   90  01:C474  BD 90 27      lda vqSrcH,x
   91  01:C477  85 04         sta <.tmp_src_h
   92                     
   93  01:C479  03 02         st0 #2
   94  01:C47B  C2            cly
   95                     
   96  01:C47C            .loop_copy:
   97  01:C47C  B1 03         lda [.tmp_src_l],y
   98  01:C47E  8D 02 00      sta VdcDataL
   99  01:C481  C8            iny
  100  01:C482  B1 03         lda [.tmp_src_l],y
  101  01:C484  8D 03 00      sta VdcDataH
  102  01:C487  C8            iny
  103                     
  104  01:C488  DE A0 27      dec vqWLen,x
  105  01:C48B  D0 EF         bne .loop_copy
  106                     
  107  01:C48D  E0 00         cpx #0
  108  01:C48F  D0 CF         bne .loop_queue
  109                     
  110  01:C491  64 20         stz <zvqIndex
  111  01:C493  60            rts
#[1]   nibbler.asm
#[2]   task.asm
   25                             .include "task.asm"
    1                     
    2                     
    3           0002      TK_MAX_TASK equ 2               ;„Çø„Çπ„ÇØÊï∞
    4           0010      TK_TASK_STACK_SIZE  equ 16      ;„Çø„Çπ„ÇØ„ÅÇ„Åü„Çä„ÅÆ„Çπ„Çø„ÉÉ„ÇØ„Çµ„Ç§„Ç∫
    5           2100      TK_STACK_AREA   equ $2100       ;„Çπ„Çø„ÉÉ„ÇØÈñãÂßã„Ç¢„Éâ„É¨„Çπ
    6                     
    7           2021          .zp
    8  --:2021            ztkSaveSp:  ds  1               ;tkDispatch ÂÆüË°åÊôÇ„ÅÆsp‰øùÂ≠ò
    9  --:2022            ztkCurTask: ds  1               ;tkDispatch ÂÆüË°å‰∏≠„ÅÆ„Çø„Çπ„ÇØÁï™Âè∑
   10                     
   11           27B0          .bss
   12                     
   13  --:27B0            tkSp:   ds  TK_MAX_TASK         ;„Çø„Çπ„ÇØ„ÅÆsp
   14                     
   15           C494          .code
   16           0001          .bank   MAIN_BANK
   17                     
   18                     ;
   19                     ;   „Çø„Çπ„ÇØÂàùÊúüÂåñ
   20                     ;   @args           „Å™„Åó
   21                     ;   @saveregs       „Å™„Åó
   22                     ;   @return         „Å™„Åó
   23                     ;
   24                                     ;p„É¨„Ç∏„Çπ„Çø„ÇÇ‰øùÁÆ°„Åô„Çã„Å®„ÄÅÂâ≤„ÇäËæº„ÅøÁä∂ÊÖã„ÇÇÂ§â„Çè„Å£„Å¶„Åó„Åæ„Å£„Å¶‰∫àÊúü„Åõ„Å¨Âãï„Åç„Å´Áπã„Åå„Çä„Åã„Å≠
   25                                     ;ÂÆüÈöõ„ÄÅÁ¶ÅÊ≠¢„Åó„Å¶„ÅÑ„ÅüÂâ≤„ÇäËæº„Åø„ÅåÂãùÊâã„Å´„Åã„Åã„Å£„Å¶„Åó„Åæ„ÅÑ„ÄÅ„Åä„Åã„Åó„Å™Âãï„Åç„Å´„Å™„Å£„Å¶„Åó„Åæ„Å£„
   26  01:C494            tkInit:
   27  01:C494  A9 0C         lda #LOW(tkTaskTable)
   28  01:C496  85 0C         sta <zarg2
   29  01:C498  A9 C5         lda #HIGH(tkTaskTable)
   30  01:C49A  85 0D         sta <zarg3
   31  01:C49C  20 C0 C4      jsr tkSetAllTasks
   32                     
   33  01:C49F  60            rts
   34                     
   35                     ;
   36                     ;   „Çø„Çπ„ÇØÂ§âÊõ¥
   37                     ;   @args           zarg0,1 = „Çø„Çπ„ÇØÈñãÂßã„Ç¢„Éâ„É¨„Çπ
   38                     ;                   x = „Çø„Çπ„ÇØÁï™Âè∑
   39                     ;   @saveregs       x
   40                     ;   @return         „Å™„Åó
   41                     ;
   42  01:C4A0            tkSetTask:
   43  01:C4A0  DA            phx
   44                     
   45  01:C4A1  8A            txa
   46  01:C4A2  1A            inc a
   47           0001          .if TK_TASK_STACK_SIZE=16
   48  01:C4A3  0A            asl a
   49  01:C4A4  0A            asl a
   50  01:C4A5  0A            asl a
   51  01:C4A6  0A            asl a
   52                         .else
   54                         .endif
   55  01:C4A7  9D B0 27      sta tkSp,x
   56                     
   57  01:C4AA  AA            tax
   58  01:C4AB  9E 01 21      stz TK_STACK_AREA+1,x
   59  01:C4AE  9E 02 21      stz TK_STACK_AREA+2,x
   60  01:C4B1  9E 03 21      stz TK_STACK_AREA+3,x
   61  01:C4B4  A5 0A         lda <zarg0
   62  01:C4B6  9D 04 21      sta TK_STACK_AREA+4,x
   63  01:C4B9  A5 0B         lda <zarg1
   64  01:C4BB  9D 05 21      sta TK_STACK_AREA+5,x
   65                     
   66  01:C4BE  FA            plx
   67  01:C4BF  60            rts
   68                     
   69                     ;
   70                     ;   ÂÖ®„Å¶„ÅÆ„Çø„Çπ„ÇØÂ§âÊõ¥
   71                     ;   @args           zarg2,3 = „Çø„Çπ„ÇØ„É™„Çπ„Éà„Ç¢„Éâ„É¨„Çπ
   72                     ;   @saveregs       „Å™„Åó
   73                     ;   @return         „Å™„Åó
   74                     ;
   75  01:C4C0            tkSetAllTasks:
   76  01:C4C0  82            clx
   77  01:C4C1  C2            cly
   78                     
   79  01:C4C2            .loop:
   80  01:C4C2  B1 0C         lda [zarg2],y
   81  01:C4C4  85 0A         sta <zarg0
   82  01:C4C6  C8            iny
   83  01:C4C7  B1 0C         lda [zarg2],y
   84  01:C4C9  85 0B         sta <zarg1
   85  01:C4CB  20 A0 C4      jsr tkSetTask
   86                     
   87  01:C4CE  C8            iny
   88  01:C4CF  E8            inx
   89  01:C4D0  E0 02         cpx #TK_MAX_TASK
   90  01:C4D2  D0 EE         bne .loop
   91                     
   92  01:C4D4  60            rts
   93                     
   94                     
   95                     
   96                     ;
   97                     ;   „Çø„Çπ„ÇØ„ÅÆÂÆüË°å
   98                     ;   @args           „Å™„Åó
   99                     ;   @saveregs       „Å™„Åó
  100                     ;   @return         „Å™„Åó
  101                     ;
  102  01:C4D5            tkDispatch:
  103                                         ;„Åì„ÅÆ„É´„Éº„ÉÅ„É≥ÈñãÂßãÊôÇ„ÅÆsp„Çí‰øùÁÆ°
  104  01:C4D5  BA            tsx
  105  01:C4D6  86 21         stx <ztkSaveSp
  106                     
  107  01:C4D8  C2            cly             ;y=„Çø„Çπ„ÇØÁï™Âè∑
  108                     
  109  01:C4D9            tkDispatch_loop:
  110                                         ;„Çø„Çπ„ÇØ„ÇíÂÆüË°å
  111                                         ;„Çø„Çπ„ÇØ„ÅÆsp„ÇíÂæ©ÂÖÉ
  112  01:C4D9  BE B0 27      ldx tkSp,y
  113  01:C4DC  9A            txs
  114  01:C4DD  84 22         sty <ztkCurTask ;ÁèæÂú®„ÅÆ„Çø„Çπ„ÇØÁï™Âè∑„Çí‰øùÁÆ°
  115                                         ;„Çø„Çπ„ÇØ„ÅÆ„É¨„Ç∏„Çπ„Çø„ÇíÂæ©ÂÖÉ
  116  01:C4DF  7A            ply
  117  01:C4E0  FA            plx
  118  01:C4E1  68            pla
  119  01:C4E2  60            rts             ;„Çø„Çπ„ÇØ„ÅÆÂÆüË°å„Ç¢„Éâ„É¨„Çπ„Å´„Ç∏„É£„É≥„Éó
  120                     
  121                                         ;„Çø„Çπ„ÇØÂàá„ÇäÊõø„Åà
  122  01:C4E3            tkYield:
  123                                         ;„Çø„Çπ„ÇØ„ÅÆ„É¨„Ç∏„Çπ„Çø„Çí‰øùÁÆ°
  124  01:C4E3  48            pha
  125  01:C4E4  DA            phx
  126  01:C4E5  5A            phy
  127                                         ;„Çø„Çπ„ÇØ„ÅÆsp„Çí‰øùÁÆ°
  128  01:C4E6  A4 22         ldy <ztkCurTask ;y=ÁèæÂú®„ÅÆ„Çø„Çπ„ÇØÁï™Âè∑
  129  01:C4E8  BA            tsx
  130  01:C4E9  8A            txa
  131  01:C4EA  99 B0 27      sta tkSp,y      
  132                                         ;Ê¨°„ÅÆ„Çø„Çπ„ÇØ
  133  01:C4ED            tkNextTask:
  134  01:C4ED  C8            iny
  135  01:C4EE  C0 02         cpy #TK_MAX_TASK
  136  01:C4F0  D0 E7         bne tkDispatch_loop
  137                                         ;tkDispatchÈñãÂßãÊôÇ„ÅÆsp„ÇíÂæ©ÂÖÉ
  138  01:C4F2  A6 21         ldx <ztkSaveSp
  139  01:C4F4  9A            txs
  140                     
  141  01:C4F5  60            rts
  142                     
  143                     ;
  144                     ;   ÂÆüË°å‰∏≠„ÅÆ„Çø„Çπ„ÇØ„ÅÆÂ§âÊõ¥
  145                     ;   ‚Äª„Çø„Çπ„ÇØÂÜÖ„Åã„Çâ„ÅÆÂëº„Å≥Âá∫„ÅóÂ∞ÇÁî®
  146                     ;   @args           zarg0,1 = „Çø„Çπ„ÇØÈñãÂßã„Ç¢„Éâ„É¨„Çπ
  147                     ;   @saveregs       „Å™„Åó
  148                     ;   @return         „Å™„Åó
  149                     ;
  150  01:C4F6            tkLink:
  151                                         ;„Çø„Çπ„ÇØ„ÅÆ„É¨„Ç∏„Çπ„Çø„Çí‰øùÁÆ°
  152  01:C4F6  48            pha
  153  01:C4F7  DA            phx
  154  01:C4F8  5A            phy
  155                                         ;„Çø„Çπ„ÇØ„ÅÆsp„Çí‰øùÁÆ°
  156  01:C4F9  A4 22         ldy <ztkCurTask ;y=ÁèæÂú®„ÅÆ„Çø„Çπ„ÇØÁï™Âè∑
  157  01:C4FB  BA            tsx
  158  01:C4FC  8A            txa
  159  01:C4FD  99 B0 27      sta tkSp,y      
  160                                         ;„Çø„Çπ„ÇØ„ÅÆÈñãÂßã„Ç¢„Éâ„É¨„Çπ„ÇíÂ§âÊõ¥
  161  01:C500  A5 0A         lda <zarg0
  162  01:C502  9D 04 21      sta TK_STACK_AREA+4,x
  163  01:C505  A5 0B         lda <zarg1
  164  01:C507  9D 05 21      sta TK_STACK_AREA+5,x
  165                     
  166  01:C50A  80 E1         bra tkNextTask
  167                     
  168                     
  169                     
  170                     
  171                     
  172                     
  173                     ;tkDummyTask:
  174                     ;    jsr tkYield
  175                     ;    bra tkDummyTask
  176                     
  177                     
  178                     
  179                     
  180                     tkTaskAddress_  .macro
  181                         dw  \1-1
  182                         .endm
  183                     
  184                     
  185                     
  186  01:C50C            tkTaskTable:
  187  01:850C                tkTaskAddress_  VSyncTask
  188  01:850E                tkTaskAddress_  plTask
  189                     
#[1]   nibbler.asm
   26                             
   27                             
   28                             
   29                             
