Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 01:05:03 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.63e-03    0.142 1.03e+07    0.155 100.0
  U0_CLK_GATE (CLK_GATE)                  0.000 2.56e-03 3.20e+04 2.60e-03   1.7
  U0_ALU (ALU)                            0.000 1.21e-04 4.20e+06 4.32e-03   2.8
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   1.1
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.2
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.8
  U0_RegFile (RegFile)                 2.04e-03 9.97e-02 3.16e+06    0.105  67.5
  U0_SYS_CTRL (SYS_CTRL)               5.30e-04 2.57e-02 8.79e+05 2.71e-02  17.4
    U0_CTRL_TX (CTRL_TX)                  0.000 2.17e-03 1.69e+05 2.34e-03   1.5
    U0_CTRL_RX (CTRL_RX)               2.44e-04 2.35e-02 7.01e+05 2.44e-02  15.7
  U0_UART (UART)                       4.56e-04 8.20e-04 1.44e+06 2.72e-03   1.7
    U0_UART_RX (UART_RX)               3.88e-04 7.80e-04 8.17e+05 1.99e-03   1.3
      U0_stp_chk (stp_chk)                0.000 2.50e-05 2.77e+04 5.27e-05   0.0
      U0_par_chk (par_chk)                0.000 2.50e-05 1.30e+05 1.55e-04   0.1
      U0_strt_chk (strt_chk)              0.000 1.44e-05 1.66e+04 3.10e-05   0.0
      U0_deserializer (deserializer)      0.000 1.15e-04 1.12e+05 2.27e-04   0.1
      U0_data_sampling (data_sampling) 3.36e-05 9.84e-05 2.47e+05 3.79e-04   0.2
      U0_edge_bit_counter (edge_bit_counter)
                                       1.60e-04 2.60e-04 1.35e+05 5.56e-04   0.4
      U0_uart_fsm (uart_rx_fsm)        1.33e-04 2.38e-04 1.44e+05 5.14e-04   0.3
    U0_UART_TX (UART_TX)               6.30e-05 3.45e-05 6.18e+05 7.15e-04   0.5
      U0_parity_calc (parity_calc)        0.000 1.09e-05 2.50e+05 2.61e-04   0.2
      U0_mux (mux)                        0.000 1.07e-06 4.12e+04 4.22e-05   0.0
      U0_Serializer (Serializer)          0.000 1.33e-05 2.23e+05 2.36e-04   0.2
      U0_fsm (uart_tx_fsm)                0.000 4.83e-06 9.89e+04 1.04e-04   0.1
  U0_ClkDiv (ClkDiv)                   1.32e-06 8.85e-05 2.13e+05 3.03e-04   0.2
  U0_bit_sync (BIT_SYNC)                  0.000 1.45e-03 2.07e+04 1.47e-03   0.9
  U1_uart_sync (DATA_SYNC_1)              0.000 1.45e-05 1.54e+05 1.68e-04   0.1
  U0_ref_sync (DATA_SYNC_0)               0.000 8.69e-03 1.72e+05 8.86e-03   5.7
  U1_RST_SYNC (RST_SYNC_1)             1.38e-05 2.25e-03 2.53e+04 2.29e-03   1.5
  U0_RST_SYNC (RST_SYNC_0)             2.34e-06 7.60e-05 2.31e+04 1.01e-04   0.1
1
