
199_ai.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000766c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007bc  08007820  08007820  00008820  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fdc  08007fdc  0000bbf8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007fdc  08007fdc  00008fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fe4  08007fe4  0000bbf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fe4  08007fe4  00008fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007fe8  08007fe8  00008fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002bf8  20000000  08007fec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  20002c00  0800abe4  0000bc00  2**5
                  ALLOC
 10 ._user_heap_stack 00001004  20002efc  0800abe4  0000befc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000bbf8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6f7  00000000  00000000  0000bc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021a6  00000000  00000000  0001931f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  0001b4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a9  00000000  00000000  0001c020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e90  00000000  00000000  0001c8c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb2f  00000000  00000000  00036759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e4ac  00000000  00000000  00045288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000e3734  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e3c  00000000  00000000  000e37bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000e75f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002c00 	.word	0x20002c00
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080077f4 	.word	0x080077f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002c04 	.word	0x20002c04
 80001dc:	080077f4 	.word	0x080077f4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460f      	mov	r7, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	468c      	mov	ip, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d148      	bne.n	8000c8a <__udivmoddi4+0xa2>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4616      	mov	r6, r2
 8000bfc:	d961      	bls.n	8000cc2 <__udivmoddi4+0xda>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b14b      	cbz	r3, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c3 0220 	rsb	r2, r3, #32
 8000c08:	fa01 fc03 	lsl.w	ip, r1, r3
 8000c0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c10:	409e      	lsls	r6, r3
 8000c12:	ea42 0c0c 	orr.w	ip, r2, ip
 8000c16:	409c      	lsls	r4, r3
 8000c18:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000c1c:	b2b7      	uxth	r7, r6
 8000c1e:	fbbc f1fe 	udiv	r1, ip, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e cc11 	mls	ip, lr, r1, ip
 8000c28:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000c2c:	fb01 f007 	mul.w	r0, r1, r7
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18b2      	adds	r2, r6, r2
 8000c36:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 8000c3a:	f080 80ee 	bcs.w	8000e1a <__udivmoddi4+0x232>
 8000c3e:	4290      	cmp	r0, r2
 8000c40:	f240 80eb 	bls.w	8000e1a <__udivmoddi4+0x232>
 8000c44:	3902      	subs	r1, #2
 8000c46:	4432      	add	r2, r6
 8000c48:	1a12      	subs	r2, r2, r0
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c50:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c58:	fb00 f707 	mul.w	r7, r0, r7
 8000c5c:	42a7      	cmp	r7, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	1934      	adds	r4, r6, r4
 8000c62:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c66:	f080 80da 	bcs.w	8000e1e <__udivmoddi4+0x236>
 8000c6a:	42a7      	cmp	r7, r4
 8000c6c:	f240 80d7 	bls.w	8000e1e <__udivmoddi4+0x236>
 8000c70:	4434      	add	r4, r6
 8000c72:	3802      	subs	r0, #2
 8000c74:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c78:	1be4      	subs	r4, r4, r7
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	b11d      	cbz	r5, 8000c86 <__udivmoddi4+0x9e>
 8000c7e:	40dc      	lsrs	r4, r3
 8000c80:	2300      	movs	r3, #0
 8000c82:	e9c5 4300 	strd	r4, r3, [r5]
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d906      	bls.n	8000c9c <__udivmoddi4+0xb4>
 8000c8e:	b10d      	cbz	r5, 8000c94 <__udivmoddi4+0xac>
 8000c90:	e9c5 0100 	strd	r0, r1, [r5]
 8000c94:	2100      	movs	r1, #0
 8000c96:	4608      	mov	r0, r1
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	fab3 f183 	clz	r1, r3
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	d148      	bne.n	8000d36 <__udivmoddi4+0x14e>
 8000ca4:	42bb      	cmp	r3, r7
 8000ca6:	d302      	bcc.n	8000cae <__udivmoddi4+0xc6>
 8000ca8:	4282      	cmp	r2, r0
 8000caa:	f200 8107 	bhi.w	8000ebc <__udivmoddi4+0x2d4>
 8000cae:	1a84      	subs	r4, r0, r2
 8000cb0:	eb67 0203 	sbc.w	r2, r7, r3
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	4694      	mov	ip, r2
 8000cb8:	2d00      	cmp	r5, #0
 8000cba:	d0e4      	beq.n	8000c86 <__udivmoddi4+0x9e>
 8000cbc:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cc0:	e7e1      	b.n	8000c86 <__udivmoddi4+0x9e>
 8000cc2:	2a00      	cmp	r2, #0
 8000cc4:	f000 8092 	beq.w	8000dec <__udivmoddi4+0x204>
 8000cc8:	fab2 f382 	clz	r3, r2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f040 80a8 	bne.w	8000e22 <__udivmoddi4+0x23a>
 8000cd2:	1a8a      	subs	r2, r1, r2
 8000cd4:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000cd8:	fa1f fc86 	uxth.w	ip, r6
 8000cdc:	2101      	movs	r1, #1
 8000cde:	0c20      	lsrs	r0, r4, #16
 8000ce0:	fbb2 f7fe 	udiv	r7, r2, lr
 8000ce4:	fb0e 2217 	mls	r2, lr, r7, r2
 8000ce8:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8000cec:	fb0c f007 	mul.w	r0, ip, r7
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf4:	18b2      	adds	r2, r6, r2
 8000cf6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4290      	cmp	r0, r2
 8000cfe:	f200 80e2 	bhi.w	8000ec6 <__udivmoddi4+0x2de>
 8000d02:	4647      	mov	r7, r8
 8000d04:	1a12      	subs	r2, r2, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d0c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d10:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	1934      	adds	r4, r6, r4
 8000d1e:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2d8>
 8000d2a:	4610      	mov	r0, r2
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d34:	e7a2      	b.n	8000c7c <__udivmoddi4+0x94>
 8000d36:	f1c1 0620 	rsb	r6, r1, #32
 8000d3a:	408b      	lsls	r3, r1
 8000d3c:	fa22 fc06 	lsr.w	ip, r2, r6
 8000d40:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d44:	fa07 f401 	lsl.w	r4, r7, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	40f7      	lsrs	r7, r6
 8000d4e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d52:	4323      	orrs	r3, r4
 8000d54:	fa00 f801 	lsl.w	r8, r0, r1
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fbb7 f0f9 	udiv	r0, r7, r9
 8000d60:	0c1c      	lsrs	r4, r3, #16
 8000d62:	fb09 7710 	mls	r7, r9, r0, r7
 8000d66:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8000d6a:	fb00 f70e 	mul.w	r7, r0, lr
 8000d6e:	42a7      	cmp	r7, r4
 8000d70:	fa02 f201 	lsl.w	r2, r2, r1
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x1a4>
 8000d76:	eb1c 0404 	adds.w	r4, ip, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809b 	bcs.w	8000eb8 <__udivmoddi4+0x2d0>
 8000d82:	42a7      	cmp	r7, r4
 8000d84:	f240 8098 	bls.w	8000eb8 <__udivmoddi4+0x2d0>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	4464      	add	r4, ip
 8000d8c:	1be4      	subs	r4, r4, r7
 8000d8e:	b29f      	uxth	r7, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8000d9c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000da0:	45a6      	cmp	lr, r4
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1d0>
 8000da4:	eb1c 0404 	adds.w	r4, ip, r4
 8000da8:	f103 37ff 	add.w	r7, r3, #4294967295	@ 0xffffffff
 8000dac:	f080 8082 	bcs.w	8000eb4 <__udivmoddi4+0x2cc>
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d97f      	bls.n	8000eb4 <__udivmoddi4+0x2cc>
 8000db4:	3b02      	subs	r3, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbc:	eba4 040e 	sub.w	r4, r4, lr
 8000dc0:	fba0 e702 	umull	lr, r7, r0, r2
 8000dc4:	42bc      	cmp	r4, r7
 8000dc6:	4673      	mov	r3, lr
 8000dc8:	46b9      	mov	r9, r7
 8000dca:	d363      	bcc.n	8000e94 <__udivmoddi4+0x2ac>
 8000dcc:	d060      	beq.n	8000e90 <__udivmoddi4+0x2a8>
 8000dce:	b15d      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd0:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd4:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd8:	fa04 f606 	lsl.w	r6, r4, r6
 8000ddc:	fa22 f301 	lsr.w	r3, r2, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e74c      	b.n	8000c86 <__udivmoddi4+0x9e>
 8000dec:	0862      	lsrs	r2, r4, #1
 8000dee:	0848      	lsrs	r0, r1, #1
 8000df0:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8000df4:	0c0b      	lsrs	r3, r1, #16
 8000df6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000dfa:	b28a      	uxth	r2, r1
 8000dfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000e00:	fbb3 f1f6 	udiv	r1, r3, r6
 8000e04:	07e4      	lsls	r4, r4, #31
 8000e06:	46b4      	mov	ip, r6
 8000e08:	4637      	mov	r7, r6
 8000e0a:	46b6      	mov	lr, r6
 8000e0c:	231f      	movs	r3, #31
 8000e0e:	fbb0 f0f6 	udiv	r0, r0, r6
 8000e12:	1bd2      	subs	r2, r2, r7
 8000e14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e18:	e761      	b.n	8000cde <__udivmoddi4+0xf6>
 8000e1a:	4661      	mov	r1, ip
 8000e1c:	e714      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e1e:	4610      	mov	r0, r2
 8000e20:	e728      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e22:	f1c3 0120 	rsb	r1, r3, #32
 8000e26:	fa20 f201 	lsr.w	r2, r0, r1
 8000e2a:	409e      	lsls	r6, r3
 8000e2c:	fa27 f101 	lsr.w	r1, r7, r1
 8000e30:	409f      	lsls	r7, r3
 8000e32:	433a      	orrs	r2, r7
 8000e34:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000e38:	fa1f fc86 	uxth.w	ip, r6
 8000e3c:	fbb1 f7fe 	udiv	r7, r1, lr
 8000e40:	fb0e 1017 	mls	r0, lr, r7, r1
 8000e44:	0c11      	lsrs	r1, r2, #16
 8000e46:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e4a:	fb07 f80c 	mul.w	r8, r7, ip
 8000e4e:	4588      	cmp	r8, r1
 8000e50:	fa04 f403 	lsl.w	r4, r4, r3
 8000e54:	d93a      	bls.n	8000ecc <__udivmoddi4+0x2e4>
 8000e56:	1871      	adds	r1, r6, r1
 8000e58:	f107 30ff 	add.w	r0, r7, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x27a>
 8000e5e:	4588      	cmp	r8, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2ba>
 8000e62:	eba1 0108 	sub.w	r1, r1, r8
 8000e66:	fbb1 f8fe 	udiv	r8, r1, lr
 8000e6a:	fb08 f70c 	mul.w	r7, r8, ip
 8000e6e:	fb0e 1118 	mls	r1, lr, r8, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	42ba      	cmp	r2, r7
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2f4>
 8000e7c:	18b2      	adds	r2, r6, r2
 8000e7e:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8000e82:	d2c6      	bcs.n	8000e12 <__udivmoddi4+0x22a>
 8000e84:	42ba      	cmp	r2, r7
 8000e86:	d2c4      	bcs.n	8000e12 <__udivmoddi4+0x22a>
 8000e88:	f1a8 0102 	sub.w	r1, r8, #2
 8000e8c:	4432      	add	r2, r6
 8000e8e:	e7c0      	b.n	8000e12 <__udivmoddi4+0x22a>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29c      	bcs.n	8000dce <__udivmoddi4+0x1e6>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb67 070c 	sbc.w	r7, r7, ip
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46b9      	mov	r9, r7
 8000ea0:	e795      	b.n	8000dce <__udivmoddi4+0x1e6>
 8000ea2:	eba6 0808 	sub.w	r8, r6, r8
 8000ea6:	4441      	add	r1, r8
 8000ea8:	1eb8      	subs	r0, r7, #2
 8000eaa:	fbb1 f8fe 	udiv	r8, r1, lr
 8000eae:	fb08 f70c 	mul.w	r7, r8, ip
 8000eb2:	e7dc      	b.n	8000e6e <__udivmoddi4+0x286>
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	e77f      	b.n	8000db8 <__udivmoddi4+0x1d0>
 8000eb8:	4650      	mov	r0, sl
 8000eba:	e767      	b.n	8000d8c <__udivmoddi4+0x1a4>
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0xd0>
 8000ec0:	4434      	add	r4, r6
 8000ec2:	3802      	subs	r0, #2
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec6:	3f02      	subs	r7, #2
 8000ec8:	4432      	add	r2, r6
 8000eca:	e71b      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ecc:	eba1 0108 	sub.w	r1, r1, r8
 8000ed0:	4638      	mov	r0, r7
 8000ed2:	fbb1 f8fe 	udiv	r8, r1, lr
 8000ed6:	fb08 f70c 	mul.w	r7, r8, ip
 8000eda:	e7c8      	b.n	8000e6e <__udivmoddi4+0x286>
 8000edc:	4641      	mov	r1, r8
 8000ede:	e798      	b.n	8000e12 <__udivmoddi4+0x22a>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a2c      	ldr	r2, [pc, #176]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b26      	ldr	r3, [pc, #152]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a25      	ldr	r2, [pc, #148]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b23      	ldr	r3, [pc, #140]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <MX_GPIO_Init+0xd0>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2120      	movs	r1, #32
 8000f6e:	4812      	ldr	r0, [pc, #72]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000f70:	f000 fed4 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f7a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	4619      	mov	r1, r3
 8000f8a:	480c      	ldr	r0, [pc, #48]	@ (8000fbc <MX_GPIO_Init+0xd8>)
 8000f8c:	f000 fd42 	bl	8001a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f90:	2320      	movs	r3, #32
 8000f92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4804      	ldr	r0, [pc, #16]	@ (8000fb8 <MX_GPIO_Init+0xd4>)
 8000fa8:	f000 fd34 	bl	8001a14 <HAL_GPIO_Init>

}
 8000fac:	bf00      	nop
 8000fae:	3728      	adds	r7, #40	@ 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40020000 	.word	0x40020000
 8000fbc:	40020800 	.word	0x40020800

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b092      	sub	sp, #72	@ 0x48
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc6:	f000 fbcd 	bl	8001764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fca:	f000 f989 	bl	80012e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fce:	f7ff ff89 	bl	8000ee4 <MX_GPIO_Init>
  MX_TIM11_Init();
 8000fd2:	f000 fae5 	bl	80015a0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  MX_USART2_UART_Init();
 8000fd6:	f000 fb29 	bl	800162c <MX_USART2_UART_Init>
  UART_printf("\r\nValidation --  Calibration and Classifier Models\r\n\n");
 8000fda:	489a      	ldr	r0, [pc, #616]	@ (8001244 <main+0x284>)
 8000fdc:	f000 f9e8 	bl	80013b0 <UART_printf>

  UART_printf("Executing ai_ch450_create_and_init()\r\n");
 8000fe0:	4899      	ldr	r0, [pc, #612]	@ (8001248 <main+0x288>)
 8000fe2:	f000 f9e5 	bl	80013b0 <UART_printf>

  ai_err = ai_ch450_create(&ch450, AI_CH450_DATA_CONFIG);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4898      	ldr	r0, [pc, #608]	@ (800124c <main+0x28c>)
 8000fea:	f002 f901 	bl	80031f0 <ai_ch450_create>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4a97      	ldr	r2, [pc, #604]	@ (8001250 <main+0x290>)
 8000ff2:	6013      	str	r3, [r2, #0]
  if (ai_err.type != AI_ERROR_NONE) {
 8000ff4:	4b96      	ldr	r3, [pc, #600]	@ (8001250 <main+0x290>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d008      	beq.n	800100e <main+0x4e>
    UART_printf("1. (FAIL) Creation of ch450 instance\r\n");
 8000ffc:	4895      	ldr	r0, [pc, #596]	@ (8001254 <main+0x294>)
 8000ffe:	f000 f9d7 	bl	80013b0 <UART_printf>
    ai_log_err(ai_err, "ai_ch450_create");
 8001002:	4b93      	ldr	r3, [pc, #588]	@ (8001250 <main+0x290>)
 8001004:	4994      	ldr	r1, [pc, #592]	@ (8001258 <main+0x298>)
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	f000 fa02 	bl	8001410 <ai_log_err>
 800100c:	e002      	b.n	8001014 <main+0x54>
  } else {
	  UART_printf("1. (SUMAKSES) Creation of ch450 instance\r\n");
 800100e:	4893      	ldr	r0, [pc, #588]	@ (800125c <main+0x29c>)
 8001010:	f000 f9ce 	bl	80013b0 <UART_printf>
  }

  ai_network_params ch450_params;
  if (ai_ch450_data_params_get(&ch450_params) != true) {
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	4618      	mov	r0, r3
 8001018:	f002 f980 	bl	800331c <ai_ch450_data_params_get>
 800101c:	4603      	mov	r3, r0
 800101e:	f083 0301 	eor.w	r3, r3, #1
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	d010      	beq.n	800104a <main+0x8a>
    ai_err = ai_ch450_get_error(ch450);
 8001028:	4b88      	ldr	r3, [pc, #544]	@ (800124c <main+0x28c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f002 f8d3 	bl	80031d8 <ai_ch450_get_error>
 8001032:	4603      	mov	r3, r0
 8001034:	4a86      	ldr	r2, [pc, #536]	@ (8001250 <main+0x290>)
 8001036:	6013      	str	r3, [r2, #0]
    UART_printf("2. (FAIL) Creation of ch450 params\r\n");
 8001038:	4889      	ldr	r0, [pc, #548]	@ (8001260 <main+0x2a0>)
 800103a:	f000 f9b9 	bl	80013b0 <UART_printf>
    ai_log_err(ai_err, "ai_ch450_data_params_get");
 800103e:	4b84      	ldr	r3, [pc, #528]	@ (8001250 <main+0x290>)
 8001040:	4988      	ldr	r1, [pc, #544]	@ (8001264 <main+0x2a4>)
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	f000 f9e4 	bl	8001410 <ai_log_err>
 8001048:	e002      	b.n	8001050 <main+0x90>
  } else {
    UART_printf("2. (SUMAKSES) Creation of ch450 params\r\n");
 800104a:	4887      	ldr	r0, [pc, #540]	@ (8001268 <main+0x2a8>)
 800104c:	f000 f9b0 	bl	80013b0 <UART_printf>
  }
  
#if defined(AI_CH450_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; ch450_act_addr && idx<ch450_params.map_activations.size; idx++) {
 8001050:	2300      	movs	r3, #0
 8001052:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001056:	e010      	b.n	800107a <main+0xba>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&ch450_params.map_activations, idx, ch450_act_addr[idx]);
 8001058:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800105c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001060:	4a82      	ldr	r2, [pc, #520]	@ (800126c <main+0x2ac>)
 8001062:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	330c      	adds	r3, #12
 800106a:	4618      	mov	r0, r3
 800106c:	f002 f9ba 	bl	80033e4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; ch450_act_addr && idx<ch450_params.map_activations.size; idx++) {
 8001070:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001074:	3301      	adds	r3, #1
 8001076:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800107a:	8a7b      	ldrh	r3, [r7, #18]
 800107c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001080:	429a      	cmp	r2, r3
 8001082:	d3e9      	bcc.n	8001058 <main+0x98>
  }
#endif
#if defined(AI_CH450_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; NULL && idx<ch450_params.map_weights.size; idx++) {
 8001084:	2300      	movs	r3, #0
 8001086:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001088:	bf00      	nop
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&ch450_params.map_weights, idx, NULL);
  }
#endif

  UART_printf("3. (SUMAKSES) Obtaining activations and weight addresses\r\n");
 800108a:	4879      	ldr	r0, [pc, #484]	@ (8001270 <main+0x2b0>)
 800108c:	f000 f990 	bl	80013b0 <UART_printf>

  if (ai_ch450_init(ch450, &ch450_params) != true) {
 8001090:	4b6e      	ldr	r3, [pc, #440]	@ (800124c <main+0x28c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	1d3a      	adds	r2, r7, #4
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f002 f8f3 	bl	8003284 <ai_ch450_init>
 800109e:	4603      	mov	r3, r0
 80010a0:	f083 0301 	eor.w	r3, r3, #1
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d010      	beq.n	80010cc <main+0x10c>
    ai_err = ai_ch450_get_error(ch450);
 80010aa:	4b68      	ldr	r3, [pc, #416]	@ (800124c <main+0x28c>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f002 f892 	bl	80031d8 <ai_ch450_get_error>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4a66      	ldr	r2, [pc, #408]	@ (8001250 <main+0x290>)
 80010b8:	6013      	str	r3, [r2, #0]
    UART_printf("4. (FAIL) Initialization of ch450 network\r\n");
 80010ba:	486e      	ldr	r0, [pc, #440]	@ (8001274 <main+0x2b4>)
 80010bc:	f000 f978 	bl	80013b0 <UART_printf>
    ai_log_err(ai_err, "ai_ch450_init");
 80010c0:	4b63      	ldr	r3, [pc, #396]	@ (8001250 <main+0x290>)
 80010c2:	496d      	ldr	r1, [pc, #436]	@ (8001278 <main+0x2b8>)
 80010c4:	6818      	ldr	r0, [r3, #0]
 80010c6:	f000 f9a3 	bl	8001410 <ai_log_err>
 80010ca:	e002      	b.n	80010d2 <main+0x112>
  } else {
    UART_printf("4. (SUMAKSES) Initialization of ch450 network\r\n");
 80010cc:	486b      	ldr	r0, [pc, #428]	@ (800127c <main+0x2bc>)
 80010ce:	f000 f96f 	bl	80013b0 <UART_printf>
  }

  ai_input_ch450 = ai_ch450_inputs_get(ch450, NULL);
 80010d2:	4b5e      	ldr	r3, [pc, #376]	@ (800124c <main+0x28c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f002 f89f 	bl	800321c <ai_ch450_inputs_get>
 80010de:	4603      	mov	r3, r0
 80010e0:	4a67      	ldr	r2, [pc, #412]	@ (8001280 <main+0x2c0>)
 80010e2:	6013      	str	r3, [r2, #0]
  ai_output_ch450 = ai_ch450_outputs_get(ch450, NULL);
 80010e4:	4b59      	ldr	r3, [pc, #356]	@ (800124c <main+0x28c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f002 f8b0 	bl	8003250 <ai_ch450_outputs_get>
 80010f0:	4603      	mov	r3, r0
 80010f2:	4a64      	ldr	r2, [pc, #400]	@ (8001284 <main+0x2c4>)
 80010f4:	6013      	str	r3, [r2, #0]

  UART_printf("5. (SUMAKSES) Assignment of ch450 input & output data addresses\r\n");
 80010f6:	4864      	ldr	r0, [pc, #400]	@ (8001288 <main+0x2c8>)
 80010f8:	f000 f95a 	bl	80013b0 <UART_printf>
  UART_printf("\tInput ADDR: %x\r\n", (*ai_input_ch450).data);
 80010fc:	4b60      	ldr	r3, [pc, #384]	@ (8001280 <main+0x2c0>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	4619      	mov	r1, r3
 8001104:	4861      	ldr	r0, [pc, #388]	@ (800128c <main+0x2cc>)
 8001106:	f000 f953 	bl	80013b0 <UART_printf>
  UART_printf("\tOutput ADDR: %x\r\n", (*ai_output_ch450).data);
 800110a:	4b5e      	ldr	r3, [pc, #376]	@ (8001284 <main+0x2c4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4619      	mov	r1, r3
 8001112:	485f      	ldr	r0, [pc, #380]	@ (8001290 <main+0x2d0>)
 8001114:	f000 f94c 	bl	80013b0 <UART_printf>

  data_ins[0] = (*ai_input_ch450).data;
 8001118:	4b59      	ldr	r3, [pc, #356]	@ (8001280 <main+0x2c0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	4a5d      	ldr	r2, [pc, #372]	@ (8001294 <main+0x2d4>)
 8001120:	6013      	str	r3, [r2, #0]
  data_outs[0] = (*ai_output_ch450).data;
 8001122:	4b58      	ldr	r3, [pc, #352]	@ (8001284 <main+0x2c4>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	4a5b      	ldr	r2, [pc, #364]	@ (8001298 <main+0x2d8>)
 800112a:	6013      	str	r3, [r2, #0]
  UART_printf("6. (SUMAKSES) Assignment of per-model data to global data variable\r\n");
 800112c:	485b      	ldr	r0, [pc, #364]	@ (800129c <main+0x2dc>)
 800112e:	f000 f93f 	bl	80013b0 <UART_printf>
  UART_printf("\tInput ADDR: %x\r\n", data_ins[0]);
 8001132:	4b58      	ldr	r3, [pc, #352]	@ (8001294 <main+0x2d4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4619      	mov	r1, r3
 8001138:	4854      	ldr	r0, [pc, #336]	@ (800128c <main+0x2cc>)
 800113a:	f000 f939 	bl	80013b0 <UART_printf>
  UART_printf("\tOutput ADDR: %x\r\n", data_outs[0]);
 800113e:	4b56      	ldr	r3, [pc, #344]	@ (8001298 <main+0x2d8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	4852      	ldr	r0, [pc, #328]	@ (8001290 <main+0x2d0>)
 8001146:	f000 f933 	bl	80013b0 <UART_printf>

  UART_printf("End of ai_ch450_create_and_init()\r\n\n");
 800114a:	4855      	ldr	r0, [pc, #340]	@ (80012a0 <main+0x2e0>)
 800114c:	f000 f930 	bl	80013b0 <UART_printf>

  UART_printf("Proceeding to data acquisition\r\n");
 8001150:	4854      	ldr	r0, [pc, #336]	@ (80012a4 <main+0x2e4>)
 8001152:	f000 f92d 	bl	80013b0 <UART_printf>
  for (int i=0; i < 1; i++) {
 8001156:	2300      	movs	r3, #0
 8001158:	643b      	str	r3, [r7, #64]	@ 0x40
 800115a:	e024      	b.n	80011a6 <main+0x1e6>
    // obtain the data
	  // UART_printf("Sample %i: ", i);
    UART_printf("Data read: %f\r\n", input_data_f[i*8]);
 800115c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	4a51      	ldr	r2, [pc, #324]	@ (80012a8 <main+0x2e8>)
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f9f5 	bl	8000558 <__aeabi_f2d>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	484e      	ldr	r0, [pc, #312]	@ (80012ac <main+0x2ec>)
 8001174:	f000 f91c 	bl	80013b0 <UART_printf>
    *data_ins[0] = (ai_float) input_data_f[(i*8) + 0];
 8001178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800117a:	00da      	lsls	r2, r3, #3
 800117c:	4b45      	ldr	r3, [pc, #276]	@ (8001294 <main+0x2d4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4949      	ldr	r1, [pc, #292]	@ (80012a8 <main+0x2e8>)
 8001182:	0092      	lsls	r2, r2, #2
 8001184:	440a      	add	r2, r1
 8001186:	6812      	ldr	r2, [r2, #0]
 8001188:	601a      	str	r2, [r3, #0]
    UART_printf("data_ins[0]: %f\r\n", *data_ins[0]);
 800118a:	4b42      	ldr	r3, [pc, #264]	@ (8001294 <main+0x2d4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9e1 	bl	8000558 <__aeabi_f2d>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4845      	ldr	r0, [pc, #276]	@ (80012b0 <main+0x2f0>)
 800119c:	f000 f908 	bl	80013b0 <UART_printf>
  for (int i=0; i < 1; i++) {
 80011a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011a2:	3301      	adds	r3, #1
 80011a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80011a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	ddd7      	ble.n	800115c <main+0x19c>
    // UART_printf("ch450_in:    %f\r\n", ai_input_ch450->data);
    // UART_printf("ch450_in@:   %x %x\r\n", &(*ai_input_ch450).data, (*ai_input_ch450).data);
    // UART_printf("\r\n\nDone reading samples.\r\n");
  }

  UART_printf("\r\nExecuting ai_run()\r\n");
 80011ac:	4841      	ldr	r0, [pc, #260]	@ (80012b4 <main+0x2f4>)
 80011ae:	f000 f8ff 	bl	80013b0 <UART_printf>

  HAL_TIM_Base_Start(&htim11);
 80011b2:	4841      	ldr	r0, [pc, #260]	@ (80012b8 <main+0x2f8>)
 80011b4:	f001 fab4 	bl	8002720 <HAL_TIM_Base_Start>
  timestamp = htim11.Instance->CNT;
 80011b8:	4b3f      	ldr	r3, [pc, #252]	@ (80012b8 <main+0x2f8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011be:	4a3f      	ldr	r2, [pc, #252]	@ (80012bc <main+0x2fc>)
 80011c0:	6013      	str	r3, [r2, #0]

  batch = ai_ch450_run(ch450, ai_input_ch450, ai_output_ch450);
 80011c2:	4b22      	ldr	r3, [pc, #136]	@ (800124c <main+0x28c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a2e      	ldr	r2, [pc, #184]	@ (8001280 <main+0x2c0>)
 80011c8:	6811      	ldr	r1, [r2, #0]
 80011ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001284 <main+0x2c4>)
 80011cc:	6812      	ldr	r2, [r2, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f002 f894 	bl	80032fc <ai_ch450_run>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <main+0x300>)
 80011d8:	6013      	str	r3, [r2, #0]

  elapsed = htim11.Instance->CNT - timestamp;
 80011da:	4b37      	ldr	r3, [pc, #220]	@ (80012b8 <main+0x2f8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011e0:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <main+0x2fc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	4a37      	ldr	r2, [pc, #220]	@ (80012c4 <main+0x304>)
 80011e8:	6013      	str	r3, [r2, #0]

  UART_printf("Finished in %u microseconds\r\n", elapsed);
 80011ea:	4b36      	ldr	r3, [pc, #216]	@ (80012c4 <main+0x304>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4835      	ldr	r0, [pc, #212]	@ (80012c8 <main+0x308>)
 80011f2:	f000 f8dd 	bl	80013b0 <UART_printf>
  if (batch != 1) {
 80011f6:	4b32      	ldr	r3, [pc, #200]	@ (80012c0 <main+0x300>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d00d      	beq.n	800121a <main+0x25a>
    UART_printf("1. (FAIL) Inference failed :((\r\n");
 80011fe:	4833      	ldr	r0, [pc, #204]	@ (80012cc <main+0x30c>)
 8001200:	f000 f8d6 	bl	80013b0 <UART_printf>
    ai_log_err(ai_ch450_get_error(ch450), "ai_ch450_run");
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <main+0x28c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f001 ffe5 	bl	80031d8 <ai_ch450_get_error>
 800120e:	4603      	mov	r3, r0
 8001210:	492f      	ldr	r1, [pc, #188]	@ (80012d0 <main+0x310>)
 8001212:	4618      	mov	r0, r3
 8001214:	f000 f8fc 	bl	8001410 <ai_log_err>
 8001218:	e002      	b.n	8001220 <main+0x260>
  } else {
    UART_printf("1. (SUMAKSES) Inference successful\r\n");
 800121a:	482e      	ldr	r0, [pc, #184]	@ (80012d4 <main+0x314>)
 800121c:	f000 f8c8 	bl	80013b0 <UART_printf>
  }

  calib_spectrum[0] = ((float*) data_outs)[0];
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <main+0x2d8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a2c      	ldr	r2, [pc, #176]	@ (80012d8 <main+0x318>)
 8001226:	6013      	str	r3, [r2, #0]
  UART_printf("Result: %f\r\n", (float) *data_outs[0]);
 8001228:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <main+0x2d8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f992 	bl	8000558 <__aeabi_f2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4828      	ldr	r0, [pc, #160]	@ (80012dc <main+0x31c>)
 800123a:	f000 f8b9 	bl	80013b0 <UART_printf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800123e:	bf00      	nop
 8001240:	e7fd      	b.n	800123e <main+0x27e>
 8001242:	bf00      	nop
 8001244:	08007820 	.word	0x08007820
 8001248:	08007858 	.word	0x08007858
 800124c:	20002c68 	.word	0x20002c68
 8001250:	20002c78 	.word	0x20002c78
 8001254:	08007880 	.word	0x08007880
 8001258:	080078a8 	.word	0x080078a8
 800125c:	080078b8 	.word	0x080078b8
 8001260:	080078e4 	.word	0x080078e4
 8001264:	0800790c 	.word	0x0800790c
 8001268:	08007928 	.word	0x08007928
 800126c:	20002760 	.word	0x20002760
 8001270:	08007954 	.word	0x08007954
 8001274:	08007990 	.word	0x08007990
 8001278:	080079bc 	.word	0x080079bc
 800127c:	080079cc 	.word	0x080079cc
 8001280:	20002c6c 	.word	0x20002c6c
 8001284:	20002c70 	.word	0x20002c70
 8001288:	080079fc 	.word	0x080079fc
 800128c:	08007a40 	.word	0x08007a40
 8001290:	08007a54 	.word	0x08007a54
 8001294:	20002c1c 	.word	0x20002c1c
 8001298:	20002c3c 	.word	0x20002c3c
 800129c:	08007a68 	.word	0x08007a68
 80012a0:	08007ab0 	.word	0x08007ab0
 80012a4:	08007ad8 	.word	0x08007ad8
 80012a8:	20000000 	.word	0x20000000
 80012ac:	08007afc 	.word	0x08007afc
 80012b0:	08007b0c 	.word	0x08007b0c
 80012b4:	08007b20 	.word	0x08007b20
 80012b8:	20002ca8 	.word	0x20002ca8
 80012bc:	20002c7c 	.word	0x20002c7c
 80012c0:	20002c74 	.word	0x20002c74
 80012c4:	20002c80 	.word	0x20002c80
 80012c8:	08007b38 	.word	0x08007b38
 80012cc:	08007b58 	.word	0x08007b58
 80012d0:	08007b7c 	.word	0x08007b7c
 80012d4:	08007b8c 	.word	0x08007b8c
 80012d8:	20002c84 	.word	0x20002c84
 80012dc:	08007bb4 	.word	0x08007bb4

080012e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b094      	sub	sp, #80	@ 0x50
 80012e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2230      	movs	r2, #48	@ 0x30
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f004 fa1d 	bl	800572e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <SystemClock_Config+0xc8>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130c:	4a26      	ldr	r2, [pc, #152]	@ (80013a8 <SystemClock_Config+0xc8>)
 800130e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001312:	6413      	str	r3, [r2, #64]	@ 0x40
 8001314:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <SystemClock_Config+0xc8>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001320:	2300      	movs	r3, #0
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	4b21      	ldr	r3, [pc, #132]	@ (80013ac <SystemClock_Config+0xcc>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a20      	ldr	r2, [pc, #128]	@ (80013ac <SystemClock_Config+0xcc>)
 800132a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <SystemClock_Config+0xcc>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800134c:	2300      	movs	r3, #0
 800134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001350:	2308      	movs	r3, #8
 8001352:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001354:	2364      	movs	r3, #100	@ 0x64
 8001356:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001358:	2302      	movs	r3, #2
 800135a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800135c:	2307      	movs	r3, #7
 800135e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001360:	f107 0320 	add.w	r3, r7, #32
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fcf3 	bl	8001d50 <HAL_RCC_OscConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001370:	f000 f870 	bl	8001454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001374:	230f      	movs	r3, #15
 8001376:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001378:	2302      	movs	r3, #2
 800137a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001380:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001384:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	2103      	movs	r1, #3
 8001390:	4618      	mov	r0, r3
 8001392:	f000 ff55 	bl	8002240 <HAL_RCC_ClockConfig>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800139c:	f000 f85a 	bl	8001454 <Error_Handler>
  }
}
 80013a0:	bf00      	nop
 80013a2:	3750      	adds	r7, #80	@ 0x50
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40007000 	.word	0x40007000

080013b0 <UART_printf>:

/* USER CODE BEGIN 4 */
void UART_printf(char *format, ...) {
 80013b0:	b40f      	push	{r0, r1, r2, r3}
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b0c2      	sub	sp, #264	@ 0x108
 80013b6:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list args;
	va_start(args, format);
 80013b8:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80013bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80013c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013c4:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, args);
 80013c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80013ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013ce:	f107 0008 	add.w	r0, r7, #8
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80013d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013dc:	f004 f934 	bl	8005648 <vsniprintf>
	va_end(args);
	HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 1000);
 80013e0:	f107 0308 	add.w	r3, r7, #8
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7fe ff4b 	bl	8000280 <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	f107 0108 	add.w	r1, r7, #8
 80013f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <UART_printf+0x5c>)
 80013f8:	f001 fac2 	bl	8002980 <HAL_UART_Transmit>
}
 80013fc:	bf00      	nop
 80013fe:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001402:	46bd      	mov	sp, r7
 8001404:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001408:	b004      	add	sp, #16
 800140a:	4770      	bx	lr
 800140c:	20002cf0 	.word	0x20002cf0

08001410 <ai_log_err>:

void ai_log_err(ai_error err, char *fct)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  if (fct)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d009      	beq.n	8001434 <ai_log_err+0x24>
    UART_printf("AI Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8001420:	793b      	ldrb	r3, [r7, #4]
    UART_printf("AI Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8001422:	461a      	mov	r2, r3
        err.type, err.code);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f3c3 2317 	ubfx	r3, r3, #8, #24
    UART_printf("AI Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800142a:	6839      	ldr	r1, [r7, #0]
 800142c:	4807      	ldr	r0, [pc, #28]	@ (800144c <ai_log_err+0x3c>)
 800142e:	f7ff ffbf 	bl	80013b0 <UART_printf>
 8001432:	e009      	b.n	8001448 <ai_log_err+0x38>
  else
    UART_printf("AI Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8001434:	793b      	ldrb	r3, [r7, #4]
 8001436:	4619      	mov	r1, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800143e:	461a      	mov	r2, r3
 8001440:	4803      	ldr	r0, [pc, #12]	@ (8001450 <ai_log_err+0x40>)
 8001442:	f7ff ffb5 	bl	80013b0 <UART_printf>

  do {} while (1);
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <ai_log_err+0x38>
 800144c:	08007bc4 	.word	0x08007bc4
 8001450:	08007bf0 	.word	0x08007bf0

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001458:	b672      	cpsid	i
}
 800145a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <Error_Handler+0x8>

08001460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <HAL_MspInit+0x4c>)
 800146c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800146e:	4a0f      	ldr	r2, [pc, #60]	@ (80014ac <HAL_MspInit+0x4c>)
 8001470:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001474:	6453      	str	r3, [r2, #68]	@ 0x44
 8001476:	4b0d      	ldr	r3, [pc, #52]	@ (80014ac <HAL_MspInit+0x4c>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <HAL_MspInit+0x4c>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <HAL_MspInit+0x4c>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <HAL_MspInit+0x4c>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800149e:	2007      	movs	r0, #7
 80014a0:	f000 fa84 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <NMI_Handler+0x4>

080014b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <MemManage_Handler+0x4>

080014c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001506:	f000 f97f 	bl	8001808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001518:	4a14      	ldr	r2, [pc, #80]	@ (800156c <_sbrk+0x5c>)
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <_sbrk+0x60>)
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <_sbrk+0x64>)
 800152e:	4a12      	ldr	r2, [pc, #72]	@ (8001578 <_sbrk+0x68>)
 8001530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001532:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	429a      	cmp	r2, r3
 800153e:	d207      	bcs.n	8001550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001540:	f004 f90e 	bl	8005760 <__errno>
 8001544:	4603      	mov	r3, r0
 8001546:	220c      	movs	r2, #12
 8001548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800154e:	e009      	b.n	8001564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <_sbrk+0x64>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	4a05      	ldr	r2, [pc, #20]	@ (8001574 <_sbrk+0x64>)
 8001560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20020000 	.word	0x20020000
 8001570:	00000800 	.word	0x00000800
 8001574:	20002ca4 	.word	0x20002ca4
 8001578:	20002f00 	.word	0x20002f00

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	@ (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80015a4:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015a6:	4a0f      	ldr	r2, [pc, #60]	@ (80015e4 <MX_TIM11_Init+0x44>)
 80015a8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 80015aa:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015ac:	2263      	movs	r2, #99	@ 0x63
 80015ae:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b0:	4b0b      	ldr	r3, [pc, #44]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80015b6:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015bc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015be:	4b08      	ldr	r3, [pc, #32]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80015ca:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_TIM11_Init+0x40>)
 80015cc:	f001 f858 	bl	8002680 <HAL_TIM_Base_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80015d6:	f7ff ff3d 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20002ca8 	.word	0x20002ca8
 80015e4:	40014800 	.word	0x40014800

080015e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001624 <HAL_TIM_Base_MspInit+0x3c>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d10d      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001628 <HAL_TIM_Base_MspInit+0x40>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001602:	4a09      	ldr	r2, [pc, #36]	@ (8001628 <HAL_TIM_Base_MspInit+0x40>)
 8001604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001608:	6453      	str	r3, [r2, #68]	@ 0x44
 800160a:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <HAL_TIM_Base_MspInit+0x40>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40014800 	.word	0x40014800
 8001628:	40023800 	.word	0x40023800

0800162c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001632:	4a12      	ldr	r2, [pc, #72]	@ (800167c <MX_USART2_UART_Init+0x50>)
 8001634:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001636:	4b10      	ldr	r3, [pc, #64]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800163c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163e:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001644:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800164a:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001650:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001652:	220c      	movs	r2, #12
 8001654:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001656:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001662:	4805      	ldr	r0, [pc, #20]	@ (8001678 <MX_USART2_UART_Init+0x4c>)
 8001664:	f001 f93c 	bl	80028e0 <HAL_UART_Init>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800166e:	f7ff fef1 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20002cf0 	.word	0x20002cf0
 800167c:	40004400 	.word	0x40004400

08001680 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a19      	ldr	r2, [pc, #100]	@ (8001704 <HAL_UART_MspInit+0x84>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d12b      	bne.n	80016fa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	4a17      	ldr	r2, [pc, #92]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4a10      	ldr	r2, [pc, #64]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <HAL_UART_MspInit+0x88>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016da:	230c      	movs	r3, #12
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016ea:	2307      	movs	r3, #7
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4805      	ldr	r0, [pc, #20]	@ (800170c <HAL_UART_MspInit+0x8c>)
 80016f6:	f000 f98d 	bl	8001a14 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016fa:	bf00      	nop
 80016fc:	3728      	adds	r7, #40	@ 0x28
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40004400 	.word	0x40004400
 8001708:	40023800 	.word	0x40023800
 800170c:	40020000 	.word	0x40020000

08001710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001710:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001748 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001714:	f7ff ff32 	bl	800157c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001718:	480c      	ldr	r0, [pc, #48]	@ (800174c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800171a:	490d      	ldr	r1, [pc, #52]	@ (8001750 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800171c:	4a0d      	ldr	r2, [pc, #52]	@ (8001754 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800171e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001720:	e002      	b.n	8001728 <LoopCopyDataInit>

08001722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001726:	3304      	adds	r3, #4

08001728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800172c:	d3f9      	bcc.n	8001722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172e:	4a0a      	ldr	r2, [pc, #40]	@ (8001758 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001730:	4c0a      	ldr	r4, [pc, #40]	@ (800175c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001734:	e001      	b.n	800173a <LoopFillZerobss>

08001736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001738:	3204      	adds	r2, #4

0800173a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800173c:	d3fb      	bcc.n	8001736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800173e:	f004 f815 	bl	800576c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001742:	f7ff fc3d 	bl	8000fc0 <main>
  bx  lr    
 8001746:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001748:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800174c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001750:	20002bf8 	.word	0x20002bf8
  ldr r2, =_sidata
 8001754:	08007fec 	.word	0x08007fec
  ldr r2, =_sbss
 8001758:	20002c00 	.word	0x20002c00
  ldr r4, =_ebss
 800175c:	20002efc 	.word	0x20002efc

08001760 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001760:	e7fe      	b.n	8001760 <ADC_IRQHandler>
	...

08001764 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_Init+0x40>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0d      	ldr	r2, [pc, #52]	@ (80017a4 <HAL_Init+0x40>)
 800176e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001772:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001774:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <HAL_Init+0x40>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a0a      	ldr	r2, [pc, #40]	@ (80017a4 <HAL_Init+0x40>)
 800177a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800177e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_Init+0x40>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <HAL_Init+0x40>)
 8001786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800178c:	2003      	movs	r0, #3
 800178e:	f000 f90d 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001792:	2000      	movs	r0, #0
 8001794:	f000 f808 	bl	80017a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001798:	f7ff fe62 	bl	8001460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40023c00 	.word	0x40023c00

080017a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017b0:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <HAL_InitTick+0x54>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <HAL_InitTick+0x58>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017be:	fbb3 f3f1 	udiv	r3, r3, r1
 80017c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 f917 	bl	80019fa <HAL_SYSTICK_Config>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e00e      	b.n	80017f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b0f      	cmp	r3, #15
 80017da:	d80a      	bhi.n	80017f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017dc:	2200      	movs	r2, #0
 80017de:	6879      	ldr	r1, [r7, #4]
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017e4:	f000 f8ed 	bl	80019c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e8:	4a06      	ldr	r2, [pc, #24]	@ (8001804 <HAL_InitTick+0x5c>)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
 80017f0:	e000      	b.n	80017f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20002764 	.word	0x20002764
 8001800:	2000276c 	.word	0x2000276c
 8001804:	20002768 	.word	0x20002768

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	@ (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	2000276c 	.word	0x2000276c
 800182c:	20002d38 	.word	0x20002d38

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20002d38 	.word	0x20002d38

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	@ (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	6039      	str	r1, [r7, #0]
 80018b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	db0a      	blt.n	80018d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	490c      	ldr	r1, [pc, #48]	@ (80018f8 <__NVIC_SetPriority+0x4c>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	0112      	lsls	r2, r2, #4
 80018cc:	b2d2      	uxtb	r2, r2
 80018ce:	440b      	add	r3, r1
 80018d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d4:	e00a      	b.n	80018ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4908      	ldr	r1, [pc, #32]	@ (80018fc <__NVIC_SetPriority+0x50>)
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	f003 030f 	and.w	r3, r3, #15
 80018e2:	3b04      	subs	r3, #4
 80018e4:	0112      	lsls	r2, r2, #4
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	440b      	add	r3, r1
 80018ea:	761a      	strb	r2, [r3, #24]
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000e100 	.word	0xe000e100
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001900:	b480      	push	{r7}
 8001902:	b089      	sub	sp, #36	@ 0x24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f1c3 0307 	rsb	r3, r3, #7
 800191a:	2b04      	cmp	r3, #4
 800191c:	bf28      	it	cs
 800191e:	2304      	movcs	r3, #4
 8001920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3304      	adds	r3, #4
 8001926:	2b06      	cmp	r3, #6
 8001928:	d902      	bls.n	8001930 <NVIC_EncodePriority+0x30>
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3b03      	subs	r3, #3
 800192e:	e000      	b.n	8001932 <NVIC_EncodePriority+0x32>
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001934:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	fa02 f303 	lsl.w	r3, r2, r3
 800193e:	43da      	mvns	r2, r3
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	401a      	ands	r2, r3
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001948:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	fa01 f303 	lsl.w	r3, r1, r3
 8001952:	43d9      	mvns	r1, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	4313      	orrs	r3, r2
         );
}
 800195a:	4618      	mov	r0, r3
 800195c:	3724      	adds	r7, #36	@ 0x24
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3b01      	subs	r3, #1
 8001974:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001978:	d301      	bcc.n	800197e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197a:	2301      	movs	r3, #1
 800197c:	e00f      	b.n	800199e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <SysTick_Config+0x40>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
 8001984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001986:	210f      	movs	r1, #15
 8001988:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800198c:	f7ff ff8e 	bl	80018ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001990:	4b05      	ldr	r3, [pc, #20]	@ (80019a8 <SysTick_Config+0x40>)
 8001992:	2200      	movs	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001996:	4b04      	ldr	r3, [pc, #16]	@ (80019a8 <SysTick_Config+0x40>)
 8001998:	2207      	movs	r2, #7
 800199a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	e000e010 	.word	0xe000e010

080019ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ff47 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
 80019ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d4:	f7ff ff5c 	bl	8001890 <__NVIC_GetPriorityGrouping>
 80019d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	68b9      	ldr	r1, [r7, #8]
 80019de:	6978      	ldr	r0, [r7, #20]
 80019e0:	f7ff ff8e 	bl	8001900 <NVIC_EncodePriority>
 80019e4:	4602      	mov	r2, r0
 80019e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff5d 	bl	80018ac <__NVIC_SetPriority>
}
 80019f2:	bf00      	nop
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffb0 	bl	8001968 <SysTick_Config>
 8001a08:	4603      	mov	r3, r0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	@ 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
 8001a2e:	e159      	b.n	8001ce4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a30:	2201      	movs	r2, #1
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	f040 8148 	bne.w	8001cde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d005      	beq.n	8001a66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d130      	bne.n	8001ac8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	2203      	movs	r2, #3
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	f003 0201 	and.w	r2, r3, #1
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f003 0303 	and.w	r3, r3, #3
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	d017      	beq.n	8001b04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	2203      	movs	r2, #3
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d123      	bne.n	8001b58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	08da      	lsrs	r2, r3, #3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	3208      	adds	r2, #8
 8001b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	220f      	movs	r2, #15
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	08da      	lsrs	r2, r3, #3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3208      	adds	r2, #8
 8001b52:	69b9      	ldr	r1, [r7, #24]
 8001b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	2203      	movs	r2, #3
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0203 	and.w	r2, r3, #3
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 80a2 	beq.w	8001cde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	4b57      	ldr	r3, [pc, #348]	@ (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba2:	4a56      	ldr	r2, [pc, #344]	@ (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001baa:	4b54      	ldr	r3, [pc, #336]	@ (8001cfc <HAL_GPIO_Init+0x2e8>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bb6:	4a52      	ldr	r2, [pc, #328]	@ (8001d00 <HAL_GPIO_Init+0x2ec>)
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	089b      	lsrs	r3, r3, #2
 8001bbc:	3302      	adds	r3, #2
 8001bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f003 0303 	and.w	r3, r3, #3
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	220f      	movs	r2, #15
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a49      	ldr	r2, [pc, #292]	@ (8001d04 <HAL_GPIO_Init+0x2f0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d019      	beq.n	8001c16 <HAL_GPIO_Init+0x202>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a48      	ldr	r2, [pc, #288]	@ (8001d08 <HAL_GPIO_Init+0x2f4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d013      	beq.n	8001c12 <HAL_GPIO_Init+0x1fe>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a47      	ldr	r2, [pc, #284]	@ (8001d0c <HAL_GPIO_Init+0x2f8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d00d      	beq.n	8001c0e <HAL_GPIO_Init+0x1fa>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a46      	ldr	r2, [pc, #280]	@ (8001d10 <HAL_GPIO_Init+0x2fc>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d007      	beq.n	8001c0a <HAL_GPIO_Init+0x1f6>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a45      	ldr	r2, [pc, #276]	@ (8001d14 <HAL_GPIO_Init+0x300>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_GPIO_Init+0x1f2>
 8001c02:	2304      	movs	r3, #4
 8001c04:	e008      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c06:	2307      	movs	r3, #7
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e004      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	e002      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x204>
 8001c16:	2300      	movs	r3, #0
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	f002 0203 	and.w	r2, r2, #3
 8001c1e:	0092      	lsls	r2, r2, #2
 8001c20:	4093      	lsls	r3, r2
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c28:	4935      	ldr	r1, [pc, #212]	@ (8001d00 <HAL_GPIO_Init+0x2ec>)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3302      	adds	r3, #2
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c36:	4b38      	ldr	r3, [pc, #224]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c5a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c60:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c84:	4a24      	ldr	r2, [pc, #144]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c8a:	4b23      	ldr	r3, [pc, #140]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4013      	ands	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cae:	4a1a      	ldr	r2, [pc, #104]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cb4:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cd8:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <HAL_GPIO_Init+0x304>)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	f67f aea2 	bls.w	8001a30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3724      	adds	r7, #36	@ 0x24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40013800 	.word	0x40013800
 8001d04:	40020000 	.word	0x40020000
 8001d08:	40020400 	.word	0x40020400
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	40020c00 	.word	0x40020c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40013c00 	.word	0x40013c00

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d38:	e003      	b.n	8001d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d3a:	887b      	ldrh	r3, [r7, #2]
 8001d3c:	041a      	lsls	r2, r3, #16
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	619a      	str	r2, [r3, #24]
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e267      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d075      	beq.n	8001e5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d6e:	4b88      	ldr	r3, [pc, #544]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 030c 	and.w	r3, r3, #12
 8001d76:	2b04      	cmp	r3, #4
 8001d78:	d00c      	beq.n	8001d94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d7a:	4b85      	ldr	r3, [pc, #532]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d112      	bne.n	8001dac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d86:	4b82      	ldr	r3, [pc, #520]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d92:	d10b      	bne.n	8001dac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d94:	4b7e      	ldr	r3, [pc, #504]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d05b      	beq.n	8001e58 <HAL_RCC_OscConfig+0x108>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d157      	bne.n	8001e58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e242      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db4:	d106      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x74>
 8001db6:	4b76      	ldr	r3, [pc, #472]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a75      	ldr	r2, [pc, #468]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e01d      	b.n	8001e00 <HAL_RCC_OscConfig+0xb0>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dcc:	d10c      	bne.n	8001de8 <HAL_RCC_OscConfig+0x98>
 8001dce:	4b70      	ldr	r3, [pc, #448]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a6f      	ldr	r2, [pc, #444]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	4b6d      	ldr	r3, [pc, #436]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a6c      	ldr	r2, [pc, #432]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	e00b      	b.n	8001e00 <HAL_RCC_OscConfig+0xb0>
 8001de8:	4b69      	ldr	r3, [pc, #420]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a68      	ldr	r2, [pc, #416]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	4b66      	ldr	r3, [pc, #408]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a65      	ldr	r2, [pc, #404]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001dfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d013      	beq.n	8001e30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e08:	f7ff fd12 	bl	8001830 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e10:	f7ff fd0e 	bl	8001830 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b64      	cmp	r3, #100	@ 0x64
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e207      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e22:	4b5b      	ldr	r3, [pc, #364]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f0      	beq.n	8001e10 <HAL_RCC_OscConfig+0xc0>
 8001e2e:	e014      	b.n	8001e5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e30:	f7ff fcfe 	bl	8001830 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e38:	f7ff fcfa 	bl	8001830 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b64      	cmp	r3, #100	@ 0x64
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e1f3      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4a:	4b51      	ldr	r3, [pc, #324]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0xe8>
 8001e56:	e000      	b.n	8001e5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d063      	beq.n	8001f2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e66:	4b4a      	ldr	r3, [pc, #296]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00b      	beq.n	8001e8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e72:	4b47      	ldr	r3, [pc, #284]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d11c      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e7e:	4b44      	ldr	r3, [pc, #272]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d116      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8a:	4b41      	ldr	r3, [pc, #260]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d005      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x152>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d001      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e1c7      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	4937      	ldr	r1, [pc, #220]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb6:	e03a      	b.n	8001f2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d020      	beq.n	8001f02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec0:	4b34      	ldr	r3, [pc, #208]	@ (8001f94 <HAL_RCC_OscConfig+0x244>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec6:	f7ff fcb3 	bl	8001830 <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ece:	f7ff fcaf 	bl	8001830 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e1a8      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d0f0      	beq.n	8001ece <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eec:	4b28      	ldr	r3, [pc, #160]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4925      	ldr	r1, [pc, #148]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001efc:	4313      	orrs	r3, r2
 8001efe:	600b      	str	r3, [r1, #0]
 8001f00:	e015      	b.n	8001f2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f02:	4b24      	ldr	r3, [pc, #144]	@ (8001f94 <HAL_RCC_OscConfig+0x244>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f08:	f7ff fc92 	bl	8001830 <HAL_GetTick>
 8001f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f10:	f7ff fc8e 	bl	8001830 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e187      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f22:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d036      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d016      	beq.n	8001f70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_RCC_OscConfig+0x248>)
 8001f44:	2201      	movs	r2, #1
 8001f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f48:	f7ff fc72 	bl	8001830 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f50:	f7ff fc6e 	bl	8001830 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e167      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f62:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <HAL_RCC_OscConfig+0x240>)
 8001f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCC_OscConfig+0x200>
 8001f6e:	e01b      	b.n	8001fa8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f70:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <HAL_RCC_OscConfig+0x248>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f76:	f7ff fc5b 	bl	8001830 <HAL_GetTick>
 8001f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f7c:	e00e      	b.n	8001f9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7e:	f7ff fc57 	bl	8001830 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d907      	bls.n	8001f9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e150      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
 8001f90:	40023800 	.word	0x40023800
 8001f94:	42470000 	.word	0x42470000
 8001f98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f9c:	4b88      	ldr	r3, [pc, #544]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8001f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1ea      	bne.n	8001f7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 8097 	beq.w	80020e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fba:	4b81      	ldr	r3, [pc, #516]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10f      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	4b7d      	ldr	r3, [pc, #500]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	4a7c      	ldr	r2, [pc, #496]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8001fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd6:	4b7a      	ldr	r3, [pc, #488]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe6:	4b77      	ldr	r3, [pc, #476]	@ (80021c4 <HAL_RCC_OscConfig+0x474>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d118      	bne.n	8002024 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ff2:	4b74      	ldr	r3, [pc, #464]	@ (80021c4 <HAL_RCC_OscConfig+0x474>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a73      	ldr	r2, [pc, #460]	@ (80021c4 <HAL_RCC_OscConfig+0x474>)
 8001ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ffe:	f7ff fc17 	bl	8001830 <HAL_GetTick>
 8002002:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002004:	e008      	b.n	8002018 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002006:	f7ff fc13 	bl	8001830 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d901      	bls.n	8002018 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002014:	2303      	movs	r3, #3
 8002016:	e10c      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002018:	4b6a      	ldr	r3, [pc, #424]	@ (80021c4 <HAL_RCC_OscConfig+0x474>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f0      	beq.n	8002006 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d106      	bne.n	800203a <HAL_RCC_OscConfig+0x2ea>
 800202c:	4b64      	ldr	r3, [pc, #400]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800202e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002030:	4a63      	ldr	r2, [pc, #396]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	6713      	str	r3, [r2, #112]	@ 0x70
 8002038:	e01c      	b.n	8002074 <HAL_RCC_OscConfig+0x324>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b05      	cmp	r3, #5
 8002040:	d10c      	bne.n	800205c <HAL_RCC_OscConfig+0x30c>
 8002042:	4b5f      	ldr	r3, [pc, #380]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002046:	4a5e      	ldr	r2, [pc, #376]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002048:	f043 0304 	orr.w	r3, r3, #4
 800204c:	6713      	str	r3, [r2, #112]	@ 0x70
 800204e:	4b5c      	ldr	r3, [pc, #368]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002052:	4a5b      	ldr	r2, [pc, #364]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6713      	str	r3, [r2, #112]	@ 0x70
 800205a:	e00b      	b.n	8002074 <HAL_RCC_OscConfig+0x324>
 800205c:	4b58      	ldr	r3, [pc, #352]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800205e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002060:	4a57      	ldr	r2, [pc, #348]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	6713      	str	r3, [r2, #112]	@ 0x70
 8002068:	4b55      	ldr	r3, [pc, #340]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800206a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800206c:	4a54      	ldr	r2, [pc, #336]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800206e:	f023 0304 	bic.w	r3, r3, #4
 8002072:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d015      	beq.n	80020a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800207c:	f7ff fbd8 	bl	8001830 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002082:	e00a      	b.n	800209a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f7ff fbd4 	bl	8001830 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002092:	4293      	cmp	r3, r2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e0cb      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209a:	4b49      	ldr	r3, [pc, #292]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800209c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0ee      	beq.n	8002084 <HAL_RCC_OscConfig+0x334>
 80020a6:	e014      	b.n	80020d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a8:	f7ff fbc2 	bl	8001830 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ae:	e00a      	b.n	80020c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b0:	f7ff fbbe 	bl	8001830 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020be:	4293      	cmp	r3, r2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e0b5      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c6:	4b3e      	ldr	r3, [pc, #248]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 80020c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1ee      	bne.n	80020b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020d2:	7dfb      	ldrb	r3, [r7, #23]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d105      	bne.n	80020e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d8:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	4a38      	ldr	r2, [pc, #224]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 80020de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80a1 	beq.w	8002230 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020ee:	4b34      	ldr	r3, [pc, #208]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d05c      	beq.n	80021b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d141      	bne.n	8002186 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002102:	4b31      	ldr	r3, [pc, #196]	@ (80021c8 <HAL_RCC_OscConfig+0x478>)
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fb92 	bl	8001830 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002110:	f7ff fb8e 	bl	8001830 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e087      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002122:	4b27      	ldr	r3, [pc, #156]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69da      	ldr	r2, [r3, #28]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	431a      	orrs	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800213c:	019b      	lsls	r3, r3, #6
 800213e:	431a      	orrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002144:	085b      	lsrs	r3, r3, #1
 8002146:	3b01      	subs	r3, #1
 8002148:	041b      	lsls	r3, r3, #16
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002150:	061b      	lsls	r3, r3, #24
 8002152:	491b      	ldr	r1, [pc, #108]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002158:	4b1b      	ldr	r3, [pc, #108]	@ (80021c8 <HAL_RCC_OscConfig+0x478>)
 800215a:	2201      	movs	r2, #1
 800215c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215e:	f7ff fb67 	bl	8001830 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002166:	f7ff fb63 	bl	8001830 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e05c      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x416>
 8002184:	e054      	b.n	8002230 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002186:	4b10      	ldr	r3, [pc, #64]	@ (80021c8 <HAL_RCC_OscConfig+0x478>)
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218c:	f7ff fb50 	bl	8001830 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002194:	f7ff fb4c 	bl	8001830 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e045      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <HAL_RCC_OscConfig+0x470>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <HAL_RCC_OscConfig+0x444>
 80021b2:	e03d      	b.n	8002230 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d107      	bne.n	80021cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e038      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40007000 	.word	0x40007000
 80021c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021cc:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <HAL_RCC_OscConfig+0x4ec>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d028      	beq.n	800222c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d121      	bne.n	800222c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d11a      	bne.n	800222c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021fc:	4013      	ands	r3, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002202:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002204:	4293      	cmp	r3, r2
 8002206:	d111      	bne.n	800222c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002212:	085b      	lsrs	r3, r3, #1
 8002214:	3b01      	subs	r3, #1
 8002216:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002218:	429a      	cmp	r2, r3
 800221a:	d107      	bne.n	800222c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002226:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002228:	429a      	cmp	r2, r3
 800222a:	d001      	beq.n	8002230 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800

08002240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e0cc      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002254:	4b68      	ldr	r3, [pc, #416]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	429a      	cmp	r2, r3
 8002260:	d90c      	bls.n	800227c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002262:	4b65      	ldr	r3, [pc, #404]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800226a:	4b63      	ldr	r3, [pc, #396]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d001      	beq.n	800227c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0b8      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d020      	beq.n	80022ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002294:	4b59      	ldr	r3, [pc, #356]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	4a58      	ldr	r2, [pc, #352]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 800229a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800229e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022ac:	4b53      	ldr	r3, [pc, #332]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	4a52      	ldr	r2, [pc, #328]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80022b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b8:	4b50      	ldr	r3, [pc, #320]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	494d      	ldr	r1, [pc, #308]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d044      	beq.n	8002360 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d107      	bne.n	80022ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	4b47      	ldr	r3, [pc, #284]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d119      	bne.n	800231e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e07f      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d003      	beq.n	80022fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022fa:	2b03      	cmp	r3, #3
 80022fc:	d107      	bne.n	800230e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022fe:	4b3f      	ldr	r3, [pc, #252]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d109      	bne.n	800231e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e06f      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230e:	4b3b      	ldr	r3, [pc, #236]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e067      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800231e:	4b37      	ldr	r3, [pc, #220]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	f023 0203 	bic.w	r2, r3, #3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	4934      	ldr	r1, [pc, #208]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 800232c:	4313      	orrs	r3, r2
 800232e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002330:	f7ff fa7e 	bl	8001830 <HAL_GetTick>
 8002334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002336:	e00a      	b.n	800234e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002338:	f7ff fa7a 	bl	8001830 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002346:	4293      	cmp	r3, r2
 8002348:	d901      	bls.n	800234e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e04f      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800234e:	4b2b      	ldr	r3, [pc, #172]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 020c 	and.w	r2, r3, #12
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	429a      	cmp	r2, r3
 800235e:	d1eb      	bne.n	8002338 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002360:	4b25      	ldr	r3, [pc, #148]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d20c      	bcs.n	8002388 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236e:	4b22      	ldr	r3, [pc, #136]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	4b20      	ldr	r3, [pc, #128]	@ (80023f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e032      	b.n	80023ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d008      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002394:	4b19      	ldr	r3, [pc, #100]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	4916      	ldr	r1, [pc, #88]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d009      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023b2:	4b12      	ldr	r3, [pc, #72]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	490e      	ldr	r1, [pc, #56]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023c6:	f000 f821 	bl	800240c <HAL_RCC_GetSysClockFreq>
 80023ca:	4602      	mov	r2, r0
 80023cc:	4b0b      	ldr	r3, [pc, #44]	@ (80023fc <HAL_RCC_ClockConfig+0x1bc>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	091b      	lsrs	r3, r3, #4
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	490a      	ldr	r1, [pc, #40]	@ (8002400 <HAL_RCC_ClockConfig+0x1c0>)
 80023d8:	5ccb      	ldrb	r3, [r1, r3]
 80023da:	fa22 f303 	lsr.w	r3, r2, r3
 80023de:	4a09      	ldr	r2, [pc, #36]	@ (8002404 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023e2:	4b09      	ldr	r3, [pc, #36]	@ (8002408 <HAL_RCC_ClockConfig+0x1c8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff f9de 	bl	80017a8 <HAL_InitTick>

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023c00 	.word	0x40023c00
 80023fc:	40023800 	.word	0x40023800
 8002400:	08007c38 	.word	0x08007c38
 8002404:	20002764 	.word	0x20002764
 8002408:	20002768 	.word	0x20002768

0800240c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800240c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002410:	b094      	sub	sp, #80	@ 0x50
 8002412:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002414:	2300      	movs	r3, #0
 8002416:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002424:	4b79      	ldr	r3, [pc, #484]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 030c 	and.w	r3, r3, #12
 800242c:	2b08      	cmp	r3, #8
 800242e:	d00d      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0x40>
 8002430:	2b08      	cmp	r3, #8
 8002432:	f200 80e1 	bhi.w	80025f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002436:	2b00      	cmp	r3, #0
 8002438:	d002      	beq.n	8002440 <HAL_RCC_GetSysClockFreq+0x34>
 800243a:	2b04      	cmp	r3, #4
 800243c:	d003      	beq.n	8002446 <HAL_RCC_GetSysClockFreq+0x3a>
 800243e:	e0db      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002440:	4b73      	ldr	r3, [pc, #460]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x204>)
 8002442:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002444:	e0db      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002446:	4b73      	ldr	r3, [pc, #460]	@ (8002614 <HAL_RCC_GetSysClockFreq+0x208>)
 8002448:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800244a:	e0d8      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800244c:	4b6f      	ldr	r3, [pc, #444]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002454:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002456:	4b6d      	ldr	r3, [pc, #436]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d063      	beq.n	800252a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002462:	4b6a      	ldr	r3, [pc, #424]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	099b      	lsrs	r3, r3, #6
 8002468:	2200      	movs	r2, #0
 800246a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800246c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800246e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
 8002476:	2300      	movs	r3, #0
 8002478:	637b      	str	r3, [r7, #52]	@ 0x34
 800247a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800247e:	4622      	mov	r2, r4
 8002480:	462b      	mov	r3, r5
 8002482:	f04f 0000 	mov.w	r0, #0
 8002486:	f04f 0100 	mov.w	r1, #0
 800248a:	0159      	lsls	r1, r3, #5
 800248c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002490:	0150      	lsls	r0, r2, #5
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4621      	mov	r1, r4
 8002498:	1a51      	subs	r1, r2, r1
 800249a:	6139      	str	r1, [r7, #16]
 800249c:	4629      	mov	r1, r5
 800249e:	eb63 0301 	sbc.w	r3, r3, r1
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	f04f 0300 	mov.w	r3, #0
 80024ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024b0:	4659      	mov	r1, fp
 80024b2:	018b      	lsls	r3, r1, #6
 80024b4:	4651      	mov	r1, sl
 80024b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ba:	4651      	mov	r1, sl
 80024bc:	018a      	lsls	r2, r1, #6
 80024be:	4651      	mov	r1, sl
 80024c0:	ebb2 0801 	subs.w	r8, r2, r1
 80024c4:	4659      	mov	r1, fp
 80024c6:	eb63 0901 	sbc.w	r9, r3, r1
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	f04f 0300 	mov.w	r3, #0
 80024d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024de:	4690      	mov	r8, r2
 80024e0:	4699      	mov	r9, r3
 80024e2:	4623      	mov	r3, r4
 80024e4:	eb18 0303 	adds.w	r3, r8, r3
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	462b      	mov	r3, r5
 80024ec:	eb49 0303 	adc.w	r3, r9, r3
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	f04f 0200 	mov.w	r2, #0
 80024f6:	f04f 0300 	mov.w	r3, #0
 80024fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024fe:	4629      	mov	r1, r5
 8002500:	024b      	lsls	r3, r1, #9
 8002502:	4621      	mov	r1, r4
 8002504:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002508:	4621      	mov	r1, r4
 800250a:	024a      	lsls	r2, r1, #9
 800250c:	4610      	mov	r0, r2
 800250e:	4619      	mov	r1, r3
 8002510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002512:	2200      	movs	r2, #0
 8002514:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002516:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002518:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800251c:	f7fe fb4c 	bl	8000bb8 <__aeabi_uldivmod>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	4613      	mov	r3, r2
 8002526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002528:	e058      	b.n	80025dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800252a:	4b38      	ldr	r3, [pc, #224]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	099b      	lsrs	r3, r3, #6
 8002530:	2200      	movs	r2, #0
 8002532:	4618      	mov	r0, r3
 8002534:	4611      	mov	r1, r2
 8002536:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800253a:	623b      	str	r3, [r7, #32]
 800253c:	2300      	movs	r3, #0
 800253e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002540:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002544:	4642      	mov	r2, r8
 8002546:	464b      	mov	r3, r9
 8002548:	f04f 0000 	mov.w	r0, #0
 800254c:	f04f 0100 	mov.w	r1, #0
 8002550:	0159      	lsls	r1, r3, #5
 8002552:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002556:	0150      	lsls	r0, r2, #5
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4641      	mov	r1, r8
 800255e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002562:	4649      	mov	r1, r9
 8002564:	eb63 0b01 	sbc.w	fp, r3, r1
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	f04f 0300 	mov.w	r3, #0
 8002570:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002574:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002578:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800257c:	ebb2 040a 	subs.w	r4, r2, sl
 8002580:	eb63 050b 	sbc.w	r5, r3, fp
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	00eb      	lsls	r3, r5, #3
 800258e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002592:	00e2      	lsls	r2, r4, #3
 8002594:	4614      	mov	r4, r2
 8002596:	461d      	mov	r5, r3
 8002598:	4643      	mov	r3, r8
 800259a:	18e3      	adds	r3, r4, r3
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	464b      	mov	r3, r9
 80025a0:	eb45 0303 	adc.w	r3, r5, r3
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025b2:	4629      	mov	r1, r5
 80025b4:	028b      	lsls	r3, r1, #10
 80025b6:	4621      	mov	r1, r4
 80025b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025bc:	4621      	mov	r1, r4
 80025be:	028a      	lsls	r2, r1, #10
 80025c0:	4610      	mov	r0, r2
 80025c2:	4619      	mov	r1, r3
 80025c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c6:	2200      	movs	r2, #0
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	61fa      	str	r2, [r7, #28]
 80025cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025d0:	f7fe faf2 	bl	8000bb8 <__aeabi_uldivmod>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4613      	mov	r3, r2
 80025da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025dc:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <HAL_RCC_GetSysClockFreq+0x200>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	0c1b      	lsrs	r3, r3, #16
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	3301      	adds	r3, #1
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80025ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025f6:	e002      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025f8:	4b05      	ldr	r3, [pc, #20]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x204>)
 80025fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002600:	4618      	mov	r0, r3
 8002602:	3750      	adds	r7, #80	@ 0x50
 8002604:	46bd      	mov	sp, r7
 8002606:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800260a:	bf00      	nop
 800260c:	40023800 	.word	0x40023800
 8002610:	00f42400 	.word	0x00f42400
 8002614:	007a1200 	.word	0x007a1200

08002618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800261c:	4b03      	ldr	r3, [pc, #12]	@ (800262c <HAL_RCC_GetHCLKFreq+0x14>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20002764 	.word	0x20002764

08002630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002634:	f7ff fff0 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 8002638:	4602      	mov	r2, r0
 800263a:	4b05      	ldr	r3, [pc, #20]	@ (8002650 <HAL_RCC_GetPCLK1Freq+0x20>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	0a9b      	lsrs	r3, r3, #10
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	4903      	ldr	r1, [pc, #12]	@ (8002654 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002646:	5ccb      	ldrb	r3, [r1, r3]
 8002648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800264c:	4618      	mov	r0, r3
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40023800 	.word	0x40023800
 8002654:	08007c48 	.word	0x08007c48

08002658 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800265c:	f7ff ffdc 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 8002660:	4602      	mov	r2, r0
 8002662:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	0b5b      	lsrs	r3, r3, #13
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	4903      	ldr	r1, [pc, #12]	@ (800267c <HAL_RCC_GetPCLK2Freq+0x24>)
 800266e:	5ccb      	ldrb	r3, [r1, r3]
 8002670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40023800 	.word	0x40023800
 800267c:	08007c48 	.word	0x08007c48

08002680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e041      	b.n	8002716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7fe ff9e 	bl	80015e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3304      	adds	r3, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	4610      	mov	r0, r2
 80026c0:	f000 f888 	bl	80027d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b01      	cmp	r3, #1
 8002732:	d001      	beq.n	8002738 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e03c      	b.n	80027b2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2202      	movs	r2, #2
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a1e      	ldr	r2, [pc, #120]	@ (80027c0 <HAL_TIM_Base_Start+0xa0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d018      	beq.n	800277c <HAL_TIM_Base_Start+0x5c>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002752:	d013      	beq.n	800277c <HAL_TIM_Base_Start+0x5c>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1a      	ldr	r2, [pc, #104]	@ (80027c4 <HAL_TIM_Base_Start+0xa4>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00e      	beq.n	800277c <HAL_TIM_Base_Start+0x5c>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a19      	ldr	r2, [pc, #100]	@ (80027c8 <HAL_TIM_Base_Start+0xa8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d009      	beq.n	800277c <HAL_TIM_Base_Start+0x5c>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a17      	ldr	r2, [pc, #92]	@ (80027cc <HAL_TIM_Base_Start+0xac>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d004      	beq.n	800277c <HAL_TIM_Base_Start+0x5c>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a16      	ldr	r2, [pc, #88]	@ (80027d0 <HAL_TIM_Base_Start+0xb0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d111      	bne.n	80027a0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2b06      	cmp	r3, #6
 800278c:	d010      	beq.n	80027b0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 0201 	orr.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800279e:	e007      	b.n	80027b0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0201 	orr.w	r2, r2, #1
 80027ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40010000 	.word	0x40010000
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40000800 	.word	0x40000800
 80027cc:	40000c00 	.word	0x40000c00
 80027d0:	40014000 	.word	0x40014000

080027d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a37      	ldr	r2, [pc, #220]	@ (80028c4 <TIM_Base_SetConfig+0xf0>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d00f      	beq.n	800280c <TIM_Base_SetConfig+0x38>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f2:	d00b      	beq.n	800280c <TIM_Base_SetConfig+0x38>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a34      	ldr	r2, [pc, #208]	@ (80028c8 <TIM_Base_SetConfig+0xf4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d007      	beq.n	800280c <TIM_Base_SetConfig+0x38>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a33      	ldr	r2, [pc, #204]	@ (80028cc <TIM_Base_SetConfig+0xf8>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d003      	beq.n	800280c <TIM_Base_SetConfig+0x38>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a32      	ldr	r2, [pc, #200]	@ (80028d0 <TIM_Base_SetConfig+0xfc>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d108      	bne.n	800281e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4313      	orrs	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a28      	ldr	r2, [pc, #160]	@ (80028c4 <TIM_Base_SetConfig+0xf0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d01b      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800282c:	d017      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a25      	ldr	r2, [pc, #148]	@ (80028c8 <TIM_Base_SetConfig+0xf4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a24      	ldr	r2, [pc, #144]	@ (80028cc <TIM_Base_SetConfig+0xf8>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00f      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a23      	ldr	r2, [pc, #140]	@ (80028d0 <TIM_Base_SetConfig+0xfc>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d00b      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a22      	ldr	r2, [pc, #136]	@ (80028d4 <TIM_Base_SetConfig+0x100>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d007      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a21      	ldr	r2, [pc, #132]	@ (80028d8 <TIM_Base_SetConfig+0x104>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d003      	beq.n	800285e <TIM_Base_SetConfig+0x8a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a20      	ldr	r2, [pc, #128]	@ (80028dc <TIM_Base_SetConfig+0x108>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d108      	bne.n	8002870 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	4313      	orrs	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a0c      	ldr	r2, [pc, #48]	@ (80028c4 <TIM_Base_SetConfig+0xf0>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d103      	bne.n	800289e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	691a      	ldr	r2, [r3, #16]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f043 0204 	orr.w	r2, r3, #4
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40010000 	.word	0x40010000
 80028c8:	40000400 	.word	0x40000400
 80028cc:	40000800 	.word	0x40000800
 80028d0:	40000c00 	.word	0x40000c00
 80028d4:	40014000 	.word	0x40014000
 80028d8:	40014400 	.word	0x40014400
 80028dc:	40014800 	.word	0x40014800

080028e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e042      	b.n	8002978 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fe feba 	bl	8001680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2224      	movs	r2, #36	@ 0x24
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002922:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f973 	bl	8002c10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002938:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695a      	ldr	r2, [r3, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002948:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002958:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08a      	sub	sp, #40	@ 0x28
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b20      	cmp	r3, #32
 800299e:	d175      	bne.n	8002a8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_UART_Transmit+0x2c>
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d101      	bne.n	80029b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e06e      	b.n	8002a8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2221      	movs	r2, #33	@ 0x21
 80029ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029be:	f7fe ff37 	bl	8001830 <HAL_GetTick>
 80029c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	88fa      	ldrh	r2, [r7, #6]
 80029ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029d8:	d108      	bne.n	80029ec <HAL_UART_Transmit+0x6c>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	691b      	ldr	r3, [r3, #16]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d104      	bne.n	80029ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e003      	b.n	80029f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f4:	e02e      	b.n	8002a54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2200      	movs	r2, #0
 80029fe:	2180      	movs	r1, #128	@ 0x80
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f000 f848 	bl	8002a96 <UART_WaitOnFlagUntilTimeout>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d005      	beq.n	8002a18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e03a      	b.n	8002a8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10b      	bne.n	8002a36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	3302      	adds	r3, #2
 8002a32:	61bb      	str	r3, [r7, #24]
 8002a34:	e007      	b.n	8002a46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	3301      	adds	r3, #1
 8002a44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1cb      	bne.n	80029f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	2200      	movs	r2, #0
 8002a66:	2140      	movs	r1, #64	@ 0x40
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 f814 	bl	8002a96 <UART_WaitOnFlagUntilTimeout>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e006      	b.n	8002a8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2220      	movs	r2, #32
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	e000      	b.n	8002a8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a8c:	2302      	movs	r3, #2
  }
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3720      	adds	r7, #32
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b086      	sub	sp, #24
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	603b      	str	r3, [r7, #0]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa6:	e03b      	b.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002aae:	d037      	beq.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab0:	f7fe febe 	bl	8001830 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	6a3a      	ldr	r2, [r7, #32]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d302      	bcc.n	8002ac6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ac0:	6a3b      	ldr	r3, [r7, #32]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e03a      	b.n	8002b40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d023      	beq.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2b80      	cmp	r3, #128	@ 0x80
 8002adc:	d020      	beq.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b40      	cmp	r3, #64	@ 0x40
 8002ae2:	d01d      	beq.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d116      	bne.n	8002b20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 f81d 	bl	8002b48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2208      	movs	r2, #8
 8002b12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e00f      	b.n	8002b40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	bf0c      	ite	eq
 8002b30:	2301      	moveq	r3, #1
 8002b32:	2300      	movne	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	461a      	mov	r2, r3
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d0b4      	beq.n	8002aa8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b095      	sub	sp, #84	@ 0x54
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b5a:	e853 3f00 	ldrex	r3, [r3]
 8002b5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	330c      	adds	r3, #12
 8002b6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b70:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b78:	e841 2300 	strex	r3, r2, [r1]
 8002b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e5      	bne.n	8002b50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3314      	adds	r3, #20
 8002b8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	e853 3f00 	ldrex	r3, [r3]
 8002b92:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f023 0301 	bic.w	r3, r3, #1
 8002b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	3314      	adds	r3, #20
 8002ba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002baa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bac:	e841 2300 	strex	r3, r2, [r1]
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e5      	bne.n	8002b84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d119      	bne.n	8002bf4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	330c      	adds	r3, #12
 8002bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	e853 3f00 	ldrex	r3, [r3]
 8002bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f023 0310 	bic.w	r3, r3, #16
 8002bd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	330c      	adds	r3, #12
 8002bde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002be0:	61ba      	str	r2, [r7, #24]
 8002be2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be4:	6979      	ldr	r1, [r7, #20]
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	e841 2300 	strex	r3, r2, [r1]
 8002bec:	613b      	str	r3, [r7, #16]
   return(result);
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1e5      	bne.n	8002bc0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2220      	movs	r2, #32
 8002bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c02:	bf00      	nop
 8002c04:	3754      	adds	r7, #84	@ 0x54
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c14:	b0c0      	sub	sp, #256	@ 0x100
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c2c:	68d9      	ldr	r1, [r3, #12]
 8002c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	ea40 0301 	orr.w	r3, r0, r1
 8002c38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	431a      	orrs	r2, r3
 8002c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c68:	f021 010c 	bic.w	r1, r1, #12
 8002c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c76:	430b      	orrs	r3, r1
 8002c78:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	695b      	ldr	r3, [r3, #20]
 8002c82:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c8a:	6999      	ldr	r1, [r3, #24]
 8002c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	ea40 0301 	orr.w	r3, r0, r1
 8002c96:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	4b8f      	ldr	r3, [pc, #572]	@ (8002edc <UART_SetConfig+0x2cc>)
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d005      	beq.n	8002cb0 <UART_SetConfig+0xa0>
 8002ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	4b8d      	ldr	r3, [pc, #564]	@ (8002ee0 <UART_SetConfig+0x2d0>)
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d104      	bne.n	8002cba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002cb0:	f7ff fcd2 	bl	8002658 <HAL_RCC_GetPCLK2Freq>
 8002cb4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002cb8:	e003      	b.n	8002cc2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cba:	f7ff fcb9 	bl	8002630 <HAL_RCC_GetPCLK1Freq>
 8002cbe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ccc:	f040 810c 	bne.w	8002ee8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002cda:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002cde:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	462b      	mov	r3, r5
 8002ce6:	1891      	adds	r1, r2, r2
 8002ce8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002cea:	415b      	adcs	r3, r3
 8002cec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	eb12 0801 	adds.w	r8, r2, r1
 8002cf8:	4629      	mov	r1, r5
 8002cfa:	eb43 0901 	adc.w	r9, r3, r1
 8002cfe:	f04f 0200 	mov.w	r2, #0
 8002d02:	f04f 0300 	mov.w	r3, #0
 8002d06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d12:	4690      	mov	r8, r2
 8002d14:	4699      	mov	r9, r3
 8002d16:	4623      	mov	r3, r4
 8002d18:	eb18 0303 	adds.w	r3, r8, r3
 8002d1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d20:	462b      	mov	r3, r5
 8002d22:	eb49 0303 	adc.w	r3, r9, r3
 8002d26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d36:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002d3a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d3e:	460b      	mov	r3, r1
 8002d40:	18db      	adds	r3, r3, r3
 8002d42:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d44:	4613      	mov	r3, r2
 8002d46:	eb42 0303 	adc.w	r3, r2, r3
 8002d4a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002d50:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002d54:	f7fd ff30 	bl	8000bb8 <__aeabi_uldivmod>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4b61      	ldr	r3, [pc, #388]	@ (8002ee4 <UART_SetConfig+0x2d4>)
 8002d5e:	fba3 2302 	umull	r2, r3, r3, r2
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	011c      	lsls	r4, r3, #4
 8002d66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d70:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d74:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d78:	4642      	mov	r2, r8
 8002d7a:	464b      	mov	r3, r9
 8002d7c:	1891      	adds	r1, r2, r2
 8002d7e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d80:	415b      	adcs	r3, r3
 8002d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d88:	4641      	mov	r1, r8
 8002d8a:	eb12 0a01 	adds.w	sl, r2, r1
 8002d8e:	4649      	mov	r1, r9
 8002d90:	eb43 0b01 	adc.w	fp, r3, r1
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	f04f 0300 	mov.w	r3, #0
 8002d9c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002da0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002da4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002da8:	4692      	mov	sl, r2
 8002daa:	469b      	mov	fp, r3
 8002dac:	4643      	mov	r3, r8
 8002dae:	eb1a 0303 	adds.w	r3, sl, r3
 8002db2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002db6:	464b      	mov	r3, r9
 8002db8:	eb4b 0303 	adc.w	r3, fp, r3
 8002dbc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002dcc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002dd0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	18db      	adds	r3, r3, r3
 8002dd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002dda:	4613      	mov	r3, r2
 8002ddc:	eb42 0303 	adc.w	r3, r2, r3
 8002de0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002de2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002de6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002dea:	f7fd fee5 	bl	8000bb8 <__aeabi_uldivmod>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	4611      	mov	r1, r2
 8002df4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ee4 <UART_SetConfig+0x2d4>)
 8002df6:	fba3 2301 	umull	r2, r3, r3, r1
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	2264      	movs	r2, #100	@ 0x64
 8002dfe:	fb02 f303 	mul.w	r3, r2, r3
 8002e02:	1acb      	subs	r3, r1, r3
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002e0a:	4b36      	ldr	r3, [pc, #216]	@ (8002ee4 <UART_SetConfig+0x2d4>)
 8002e0c:	fba3 2302 	umull	r2, r3, r3, r2
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002e18:	441c      	add	r4, r3
 8002e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e24:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e28:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002e2c:	4642      	mov	r2, r8
 8002e2e:	464b      	mov	r3, r9
 8002e30:	1891      	adds	r1, r2, r2
 8002e32:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e34:	415b      	adcs	r3, r3
 8002e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e3c:	4641      	mov	r1, r8
 8002e3e:	1851      	adds	r1, r2, r1
 8002e40:	6339      	str	r1, [r7, #48]	@ 0x30
 8002e42:	4649      	mov	r1, r9
 8002e44:	414b      	adcs	r3, r1
 8002e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002e54:	4659      	mov	r1, fp
 8002e56:	00cb      	lsls	r3, r1, #3
 8002e58:	4651      	mov	r1, sl
 8002e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e5e:	4651      	mov	r1, sl
 8002e60:	00ca      	lsls	r2, r1, #3
 8002e62:	4610      	mov	r0, r2
 8002e64:	4619      	mov	r1, r3
 8002e66:	4603      	mov	r3, r0
 8002e68:	4642      	mov	r2, r8
 8002e6a:	189b      	adds	r3, r3, r2
 8002e6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e70:	464b      	mov	r3, r9
 8002e72:	460a      	mov	r2, r1
 8002e74:	eb42 0303 	adc.w	r3, r2, r3
 8002e78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e88:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e8c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e90:	460b      	mov	r3, r1
 8002e92:	18db      	adds	r3, r3, r3
 8002e94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e96:	4613      	mov	r3, r2
 8002e98:	eb42 0303 	adc.w	r3, r2, r3
 8002e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ea2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002ea6:	f7fd fe87 	bl	8000bb8 <__aeabi_uldivmod>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee4 <UART_SetConfig+0x2d4>)
 8002eb0:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb4:	095b      	lsrs	r3, r3, #5
 8002eb6:	2164      	movs	r1, #100	@ 0x64
 8002eb8:	fb01 f303 	mul.w	r3, r1, r3
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	3332      	adds	r3, #50	@ 0x32
 8002ec2:	4a08      	ldr	r2, [pc, #32]	@ (8002ee4 <UART_SetConfig+0x2d4>)
 8002ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	f003 0207 	and.w	r2, r3, #7
 8002ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4422      	add	r2, r4
 8002ed6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ed8:	e106      	b.n	80030e8 <UART_SetConfig+0x4d8>
 8002eda:	bf00      	nop
 8002edc:	40011000 	.word	0x40011000
 8002ee0:	40011400 	.word	0x40011400
 8002ee4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eec:	2200      	movs	r2, #0
 8002eee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ef2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ef6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002efa:	4642      	mov	r2, r8
 8002efc:	464b      	mov	r3, r9
 8002efe:	1891      	adds	r1, r2, r2
 8002f00:	6239      	str	r1, [r7, #32]
 8002f02:	415b      	adcs	r3, r3
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f0a:	4641      	mov	r1, r8
 8002f0c:	1854      	adds	r4, r2, r1
 8002f0e:	4649      	mov	r1, r9
 8002f10:	eb43 0501 	adc.w	r5, r3, r1
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	f04f 0300 	mov.w	r3, #0
 8002f1c:	00eb      	lsls	r3, r5, #3
 8002f1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f22:	00e2      	lsls	r2, r4, #3
 8002f24:	4614      	mov	r4, r2
 8002f26:	461d      	mov	r5, r3
 8002f28:	4643      	mov	r3, r8
 8002f2a:	18e3      	adds	r3, r4, r3
 8002f2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002f30:	464b      	mov	r3, r9
 8002f32:	eb45 0303 	adc.w	r3, r5, r3
 8002f36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f56:	4629      	mov	r1, r5
 8002f58:	008b      	lsls	r3, r1, #2
 8002f5a:	4621      	mov	r1, r4
 8002f5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f60:	4621      	mov	r1, r4
 8002f62:	008a      	lsls	r2, r1, #2
 8002f64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f68:	f7fd fe26 	bl	8000bb8 <__aeabi_uldivmod>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4b60      	ldr	r3, [pc, #384]	@ (80030f4 <UART_SetConfig+0x4e4>)
 8002f72:	fba3 2302 	umull	r2, r3, r3, r2
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	011c      	lsls	r4, r3, #4
 8002f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f8c:	4642      	mov	r2, r8
 8002f8e:	464b      	mov	r3, r9
 8002f90:	1891      	adds	r1, r2, r2
 8002f92:	61b9      	str	r1, [r7, #24]
 8002f94:	415b      	adcs	r3, r3
 8002f96:	61fb      	str	r3, [r7, #28]
 8002f98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f9c:	4641      	mov	r1, r8
 8002f9e:	1851      	adds	r1, r2, r1
 8002fa0:	6139      	str	r1, [r7, #16]
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	414b      	adcs	r3, r1
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fb4:	4659      	mov	r1, fp
 8002fb6:	00cb      	lsls	r3, r1, #3
 8002fb8:	4651      	mov	r1, sl
 8002fba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fbe:	4651      	mov	r1, sl
 8002fc0:	00ca      	lsls	r2, r1, #3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	4642      	mov	r2, r8
 8002fca:	189b      	adds	r3, r3, r2
 8002fcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fd0:	464b      	mov	r3, r9
 8002fd2:	460a      	mov	r2, r1
 8002fd4:	eb42 0303 	adc.w	r3, r2, r3
 8002fd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fe6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002ff4:	4649      	mov	r1, r9
 8002ff6:	008b      	lsls	r3, r1, #2
 8002ff8:	4641      	mov	r1, r8
 8002ffa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ffe:	4641      	mov	r1, r8
 8003000:	008a      	lsls	r2, r1, #2
 8003002:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003006:	f7fd fdd7 	bl	8000bb8 <__aeabi_uldivmod>
 800300a:	4602      	mov	r2, r0
 800300c:	460b      	mov	r3, r1
 800300e:	4611      	mov	r1, r2
 8003010:	4b38      	ldr	r3, [pc, #224]	@ (80030f4 <UART_SetConfig+0x4e4>)
 8003012:	fba3 2301 	umull	r2, r3, r3, r1
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	2264      	movs	r2, #100	@ 0x64
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	1acb      	subs	r3, r1, r3
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	3332      	adds	r3, #50	@ 0x32
 8003024:	4a33      	ldr	r2, [pc, #204]	@ (80030f4 <UART_SetConfig+0x4e4>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003030:	441c      	add	r4, r3
 8003032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003036:	2200      	movs	r2, #0
 8003038:	673b      	str	r3, [r7, #112]	@ 0x70
 800303a:	677a      	str	r2, [r7, #116]	@ 0x74
 800303c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003040:	4642      	mov	r2, r8
 8003042:	464b      	mov	r3, r9
 8003044:	1891      	adds	r1, r2, r2
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	415b      	adcs	r3, r3
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003050:	4641      	mov	r1, r8
 8003052:	1851      	adds	r1, r2, r1
 8003054:	6039      	str	r1, [r7, #0]
 8003056:	4649      	mov	r1, r9
 8003058:	414b      	adcs	r3, r1
 800305a:	607b      	str	r3, [r7, #4]
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003068:	4659      	mov	r1, fp
 800306a:	00cb      	lsls	r3, r1, #3
 800306c:	4651      	mov	r1, sl
 800306e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003072:	4651      	mov	r1, sl
 8003074:	00ca      	lsls	r2, r1, #3
 8003076:	4610      	mov	r0, r2
 8003078:	4619      	mov	r1, r3
 800307a:	4603      	mov	r3, r0
 800307c:	4642      	mov	r2, r8
 800307e:	189b      	adds	r3, r3, r2
 8003080:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003082:	464b      	mov	r3, r9
 8003084:	460a      	mov	r2, r1
 8003086:	eb42 0303 	adc.w	r3, r2, r3
 800308a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	663b      	str	r3, [r7, #96]	@ 0x60
 8003096:	667a      	str	r2, [r7, #100]	@ 0x64
 8003098:	f04f 0200 	mov.w	r2, #0
 800309c:	f04f 0300 	mov.w	r3, #0
 80030a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80030a4:	4649      	mov	r1, r9
 80030a6:	008b      	lsls	r3, r1, #2
 80030a8:	4641      	mov	r1, r8
 80030aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ae:	4641      	mov	r1, r8
 80030b0:	008a      	lsls	r2, r1, #2
 80030b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80030b6:	f7fd fd7f 	bl	8000bb8 <__aeabi_uldivmod>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <UART_SetConfig+0x4e4>)
 80030c0:	fba3 1302 	umull	r1, r3, r3, r2
 80030c4:	095b      	lsrs	r3, r3, #5
 80030c6:	2164      	movs	r1, #100	@ 0x64
 80030c8:	fb01 f303 	mul.w	r3, r1, r3
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	3332      	adds	r3, #50	@ 0x32
 80030d2:	4a08      	ldr	r2, [pc, #32]	@ (80030f4 <UART_SetConfig+0x4e4>)
 80030d4:	fba2 2303 	umull	r2, r3, r2, r3
 80030d8:	095b      	lsrs	r3, r3, #5
 80030da:	f003 020f 	and.w	r2, r3, #15
 80030de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4422      	add	r2, r4
 80030e6:	609a      	str	r2, [r3, #8]
}
 80030e8:	bf00      	nop
 80030ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80030ee:	46bd      	mov	sp, r7
 80030f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f4:	51eb851f 	.word	0x51eb851f

080030f8 <ch450_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool ch450_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_ch450_activations_map, 1, params)) {
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	2101      	movs	r1, #1
 8003106:	4812      	ldr	r0, [pc, #72]	@ (8003150 <ch450_configure_activations+0x58>)
 8003108:	f000 f9cc 	bl	80034a4 <ai_platform_get_activations_map>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d013      	beq.n	800313a <ch450_configure_activations+0x42>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor0_output_array.data = AI_PTR(g_ch450_activations_map[0] + 0);
 8003112:	4b0f      	ldr	r3, [pc, #60]	@ (8003150 <ch450_configure_activations+0x58>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a0f      	ldr	r2, [pc, #60]	@ (8003154 <ch450_configure_activations+0x5c>)
 8003118:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor0_output_array.data_start = AI_PTR(g_ch450_activations_map[0] + 0);
 800311a:	4b0d      	ldr	r3, [pc, #52]	@ (8003150 <ch450_configure_activations+0x58>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a0d      	ldr	r2, [pc, #52]	@ (8003154 <ch450_configure_activations+0x5c>)
 8003120:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_ch450_activations_map[0] + 4);
 8003122:	4b0b      	ldr	r3, [pc, #44]	@ (8003150 <ch450_configure_activations+0x58>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	3304      	adds	r3, #4
 8003128:	4a0b      	ldr	r2, [pc, #44]	@ (8003158 <ch450_configure_activations+0x60>)
 800312a:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_ch450_activations_map[0] + 4);
 800312c:	4b08      	ldr	r3, [pc, #32]	@ (8003150 <ch450_configure_activations+0x58>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3304      	adds	r3, #4
 8003132:	4a09      	ldr	r2, [pc, #36]	@ (8003158 <ch450_configure_activations+0x60>)
 8003134:	60d3      	str	r3, [r2, #12]
    return true;
 8003136:	2301      	movs	r3, #1
 8003138:	e005      	b.n	8003146 <ch450_configure_activations+0x4e>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800313a:	2213      	movs	r2, #19
 800313c:	2130      	movs	r1, #48	@ 0x30
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f000 fa32 	bl	80035a8 <ai_platform_network_set_error>
  return false;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20002d3c 	.word	0x20002d3c
 8003154:	20002770 	.word	0x20002770
 8003158:	20002780 	.word	0x20002780

0800315c <ch450_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool ch450_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_ch450_weights_map, 1, params)) {
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	2101      	movs	r1, #1
 800316a:	4818      	ldr	r0, [pc, #96]	@ (80031cc <ch450_configure_weights+0x70>)
 800316c:	f000 f948 	bl	8003400 <ai_platform_get_weights_map>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d01f      	beq.n	80031b6 <ch450_configure_weights+0x5a>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003176:	4b16      	ldr	r3, [pc, #88]	@ (80031d0 <ch450_configure_weights+0x74>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800317e:	4a14      	ldr	r2, [pc, #80]	@ (80031d0 <ch450_configure_weights+0x74>)
 8003180:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_ch450_weights_map[0] + 0);
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <ch450_configure_weights+0x70>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a12      	ldr	r2, [pc, #72]	@ (80031d0 <ch450_configure_weights+0x74>)
 8003188:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_ch450_weights_map[0] + 0);
 800318a:	4b10      	ldr	r3, [pc, #64]	@ (80031cc <ch450_configure_weights+0x70>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <ch450_configure_weights+0x74>)
 8003190:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003192:	4b10      	ldr	r3, [pc, #64]	@ (80031d4 <ch450_configure_weights+0x78>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800319a:	4a0e      	ldr	r2, [pc, #56]	@ (80031d4 <ch450_configure_weights+0x78>)
 800319c:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_ch450_weights_map[0] + 4);
 800319e:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <ch450_configure_weights+0x70>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3304      	adds	r3, #4
 80031a4:	4a0b      	ldr	r2, [pc, #44]	@ (80031d4 <ch450_configure_weights+0x78>)
 80031a6:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_ch450_weights_map[0] + 4);
 80031a8:	4b08      	ldr	r3, [pc, #32]	@ (80031cc <ch450_configure_weights+0x70>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	3304      	adds	r3, #4
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <ch450_configure_weights+0x78>)
 80031b0:	60d3      	str	r3, [r2, #12]
    return true;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e005      	b.n	80031c2 <ch450_configure_weights+0x66>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80031b6:	2212      	movs	r2, #18
 80031b8:	2130      	movs	r1, #48	@ 0x30
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f9f4 	bl	80035a8 <ai_platform_network_set_error>
  return false;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20002d40 	.word	0x20002d40
 80031d0:	20002790 	.word	0x20002790
 80031d4:	200027a0 	.word	0x200027a0

080031d8 <ai_ch450_get_error>:
}


AI_API_ENTRY
ai_error ai_ch450_get_error(ai_handle network)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f9d5 	bl	8003590 <ai_platform_network_get_error>
 80031e6:	4603      	mov	r3, r0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <ai_ch450_create>:


AI_API_ENTRY
ai_error ai_ch450_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af02      	add	r7, sp, #8
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80031fa:	2300      	movs	r3, #0
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	2305      	movs	r3, #5
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	2301      	movs	r3, #1
 8003204:	4a04      	ldr	r2, [pc, #16]	@ (8003218 <ai_ch450_create+0x28>)
 8003206:	6839      	ldr	r1, [r7, #0]
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fabb 	bl	8003784 <ai_platform_network_create>
 800320e:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003210:	4618      	mov	r0, r3
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	2000298c 	.word	0x2000298c

0800321c <ai_ch450_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_ch450_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d104      	bne.n	8003236 <ai_ch450_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800322c:	4b06      	ldr	r3, [pc, #24]	@ (8003248 <ai_ch450_inputs_get+0x2c>)
 800322e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a06      	ldr	r2, [pc, #24]	@ (800324c <ai_ch450_inputs_get+0x30>)
 8003234:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003236:	6839      	ldr	r1, [r7, #0]
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f9bb 	bl	80035b4 <ai_platform_inputs_get>
 800323e:	4603      	mov	r3, r0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	2000298c 	.word	0x2000298c
 800324c:	a1c00100 	.word	0xa1c00100

08003250 <ai_ch450_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_ch450_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <ai_ch450_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <ai_ch450_outputs_get+0x2c>)
 8003262:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a06      	ldr	r2, [pc, #24]	@ (8003280 <ai_ch450_outputs_get+0x30>)
 8003268:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800326a:	6839      	ldr	r1, [r7, #0]
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 fa17 	bl	80036a0 <ai_platform_outputs_get>
 8003272:	4603      	mov	r3, r0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	2000298c 	.word	0x2000298c
 8003280:	a1c00100 	.word	0xa1c00100

08003284 <ai_ch450_init>:


AI_API_ENTRY
ai_bool ai_ch450_init(
  ai_handle network, const ai_network_params* params)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800328e:	6839      	ldr	r1, [r7, #0]
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f000 fab9 	bl	8003808 <ai_platform_network_init>
 8003296:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8003298:	2301      	movs	r3, #1
 800329a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <ai_ch450_init+0x22>
 80032a2:	2300      	movs	r3, #0
 80032a4:	e026      	b.n	80032f4 <ai_ch450_init+0x70>
  ok &= ch450_configure_weights(net_ctx, params);
 80032a6:	6839      	ldr	r1, [r7, #0]
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f7ff ff57 	bl	800315c <ch450_configure_weights>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461a      	mov	r2, r3
 80032b2:	7afb      	ldrb	r3, [r7, #11]
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	bf14      	ite	ne
 80032ba:	2301      	movne	r3, #1
 80032bc:	2300      	moveq	r3, #0
 80032be:	72fb      	strb	r3, [r7, #11]
  ok &= ch450_configure_activations(net_ctx, params);
 80032c0:	6839      	ldr	r1, [r7, #0]
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f7ff ff18 	bl	80030f8 <ch450_configure_activations>
 80032c8:	4603      	mov	r3, r0
 80032ca:	461a      	mov	r2, r3
 80032cc:	7afb      	ldrb	r3, [r7, #11]
 80032ce:	4013      	ands	r3, r2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf14      	ite	ne
 80032d4:	2301      	movne	r3, #1
 80032d6:	2300      	moveq	r3, #0
 80032d8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 fb2c 	bl	8003938 <ai_platform_network_post_init>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	7afb      	ldrb	r3, [r7, #11]
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80032f2:	7afb      	ldrb	r3, [r7, #11]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <ai_ch450_run>:


AI_API_ENTRY
ai_i32 ai_ch450_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	68b9      	ldr	r1, [r7, #8]
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fb41 	bl	8003994 <ai_platform_network_process>
 8003312:	4603      	mov	r3, r0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <ai_ch450_data_params_get>:
 * @ingroup ch450_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_ch450_data_params_get(ai_network_params* params)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <ai_ch450_data_params_get+0x12>
 800332a:	2300      	movs	r3, #0
 800332c:	e016      	b.n	800335c <ai_ch450_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800332e:	4a0d      	ldr	r2, [pc, #52]	@ (8003364 <ai_ch450_data_params_get+0x48>)
 8003330:	f107 0310 	add.w	r3, r7, #16
 8003334:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003338:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_CH450_DATA_ACTIVATIONS_COUNT, g_ch450_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800333c:	4a0a      	ldr	r2, [pc, #40]	@ (8003368 <ai_ch450_data_params_get+0x4c>)
 800333e:	f107 0308 	add.w	r3, r7, #8
 8003342:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003346:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_CH450_DATA_WEIGHTS_COUNT, g_ch450_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800334a:	f107 0210 	add.w	r2, r7, #16
 800334e:	f107 0308 	add.w	r3, r7, #8
 8003352:	4619      	mov	r1, r3
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 f8f9 	bl	800354c <ai_platform_bind_network_params>
 800335a:	4603      	mov	r3, r0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	08007c28 	.word	0x08007c28
 8003368:	08007c30 	.word	0x08007c30

0800336c <ai_buffer_get_size>:
 800336c:	b360      	cbz	r0, 80033c8 <ai_buffer_get_size+0x5c>
 800336e:	b430      	push	{r4, r5}
 8003370:	6803      	ldr	r3, [r0, #0]
 8003372:	4d16      	ldr	r5, [pc, #88]	@ (80033cc <ai_buffer_get_size+0x60>)
 8003374:	6984      	ldr	r4, [r0, #24]
 8003376:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800337a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800337e:	42ab      	cmp	r3, r5
 8003380:	6862      	ldr	r2, [r4, #4]
 8003382:	d01b      	beq.n	80033bc <ai_buffer_get_size+0x50>
 8003384:	7d03      	ldrb	r3, [r0, #20]
 8003386:	6941      	ldr	r1, [r0, #20]
 8003388:	f1a3 0301 	sub.w	r3, r3, #1
 800338c:	fab3 f383 	clz	r3, r3
 8003390:	095b      	lsrs	r3, r3, #5
 8003392:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003396:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800339a:	da0b      	bge.n	80033b4 <ai_buffer_get_size+0x48>
 800339c:	2b01      	cmp	r3, #1
 800339e:	d102      	bne.n	80033a6 <ai_buffer_get_size+0x3a>
 80033a0:	2802      	cmp	r0, #2
 80033a2:	d007      	beq.n	80033b4 <ai_buffer_get_size+0x48>
 80033a4:	2302      	movs	r3, #2
 80033a6:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80033aa:	3301      	adds	r3, #1
 80033ac:	4298      	cmp	r0, r3
 80033ae:	fb01 f202 	mul.w	r2, r1, r2
 80033b2:	d1f3      	bne.n	800339c <ai_buffer_get_size+0x30>
 80033b4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80033b8:	bc30      	pop	{r4, r5}
 80033ba:	4770      	bx	lr
 80033bc:	2900      	cmp	r1, #0
 80033be:	d0e1      	beq.n	8003384 <ai_buffer_get_size+0x18>
 80033c0:	321f      	adds	r2, #31
 80033c2:	f022 021f 	bic.w	r2, r2, #31
 80033c6:	e7dd      	b.n	8003384 <ai_buffer_get_size+0x18>
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	000400c0 	.word	0x000400c0

080033d0 <ai_buffer_array_sane>:
 80033d0:	b138      	cbz	r0, 80033e2 <ai_buffer_array_sane+0x12>
 80033d2:	6843      	ldr	r3, [r0, #4]
 80033d4:	b123      	cbz	r3, 80033e0 <ai_buffer_array_sane+0x10>
 80033d6:	8840      	ldrh	r0, [r0, #2]
 80033d8:	3800      	subs	r0, #0
 80033da:	bf18      	it	ne
 80033dc:	2001      	movne	r0, #1
 80033de:	4770      	bx	lr
 80033e0:	4618      	mov	r0, r3
 80033e2:	4770      	bx	lr

080033e4 <ai_buffer_array_item_set_address>:
 80033e4:	b158      	cbz	r0, 80033fe <ai_buffer_array_item_set_address+0x1a>
 80033e6:	6843      	ldr	r3, [r0, #4]
 80033e8:	b143      	cbz	r3, 80033fc <ai_buffer_array_item_set_address+0x18>
 80033ea:	8840      	ldrh	r0, [r0, #2]
 80033ec:	b138      	cbz	r0, 80033fe <ai_buffer_array_item_set_address+0x1a>
 80033ee:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80033f2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80033f6:	2001      	movs	r0, #1
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	4770      	bx	lr
 80033fc:	4618      	mov	r0, r3
 80033fe:	4770      	bx	lr

08003400 <ai_platform_get_weights_map>:
 8003400:	b1f2      	cbz	r2, 8003440 <ai_platform_get_weights_map+0x40>
 8003402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003404:	4605      	mov	r5, r0
 8003406:	b1c8      	cbz	r0, 800343c <ai_platform_get_weights_map+0x3c>
 8003408:	460c      	mov	r4, r1
 800340a:	b1b9      	cbz	r1, 800343c <ai_platform_get_weights_map+0x3c>
 800340c:	4b24      	ldr	r3, [pc, #144]	@ (80034a0 <ai_platform_get_weights_map+0xa0>)
 800340e:	6811      	ldr	r1, [r2, #0]
 8003410:	4299      	cmp	r1, r3
 8003412:	4616      	mov	r6, r2
 8003414:	d00b      	beq.n	800342e <ai_platform_get_weights_map+0x2e>
 8003416:	6856      	ldr	r6, [r2, #4]
 8003418:	b186      	cbz	r6, 800343c <ai_platform_get_weights_map+0x3c>
 800341a:	6837      	ldr	r7, [r6, #0]
 800341c:	429f      	cmp	r7, r3
 800341e:	d011      	beq.n	8003444 <ai_platform_get_weights_map+0x44>
 8003420:	6006      	str	r6, [r0, #0]
 8003422:	f1a4 0001 	sub.w	r0, r4, #1
 8003426:	fab0 f080 	clz	r0, r0
 800342a:	0940      	lsrs	r0, r0, #5
 800342c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800342e:	1d10      	adds	r0, r2, #4
 8003430:	f7ff ffce 	bl	80033d0 <ai_buffer_array_sane>
 8003434:	b110      	cbz	r0, 800343c <ai_platform_get_weights_map+0x3c>
 8003436:	88f3      	ldrh	r3, [r6, #6]
 8003438:	429c      	cmp	r4, r3
 800343a:	d01b      	beq.n	8003474 <ai_platform_get_weights_map+0x74>
 800343c:	2000      	movs	r0, #0
 800343e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003440:	2000      	movs	r0, #0
 8003442:	4770      	bx	lr
 8003444:	4631      	mov	r1, r6
 8003446:	3804      	subs	r0, #4
 8003448:	2300      	movs	r3, #0
 800344a:	e004      	b.n	8003456 <ai_platform_get_weights_map+0x56>
 800344c:	3301      	adds	r3, #1
 800344e:	429c      	cmp	r4, r3
 8003450:	f840 2f04 	str.w	r2, [r0, #4]!
 8003454:	d005      	beq.n	8003462 <ai_platform_get_weights_map+0x62>
 8003456:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800345a:	42ba      	cmp	r2, r7
 800345c:	d1f6      	bne.n	800344c <ai_platform_get_weights_map+0x4c>
 800345e:	429c      	cmp	r4, r3
 8003460:	d1ec      	bne.n	800343c <ai_platform_get_weights_map+0x3c>
 8003462:	3401      	adds	r4, #1
 8003464:	4b0e      	ldr	r3, [pc, #56]	@ (80034a0 <ai_platform_get_weights_map+0xa0>)
 8003466:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800346a:	1ac0      	subs	r0, r0, r3
 800346c:	fab0 f080 	clz	r0, r0
 8003470:	0940      	lsrs	r0, r0, #5
 8003472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003474:	2100      	movs	r1, #0
 8003476:	1f28      	subs	r0, r5, #4
 8003478:	468c      	mov	ip, r1
 800347a:	e005      	b.n	8003488 <ai_platform_get_weights_map+0x88>
 800347c:	f10c 0c01 	add.w	ip, ip, #1
 8003480:	4564      	cmp	r4, ip
 8003482:	f840 3f04 	str.w	r3, [r0, #4]!
 8003486:	d005      	beq.n	8003494 <ai_platform_get_weights_map+0x94>
 8003488:	68b3      	ldr	r3, [r6, #8]
 800348a:	440b      	add	r3, r1
 800348c:	311c      	adds	r1, #28
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1f3      	bne.n	800347c <ai_platform_get_weights_map+0x7c>
 8003494:	eba4 000c 	sub.w	r0, r4, ip
 8003498:	fab0 f080 	clz	r0, r0
 800349c:	0940      	lsrs	r0, r0, #5
 800349e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034a0:	a1facade 	.word	0xa1facade

080034a4 <ai_platform_get_activations_map>:
 80034a4:	b1fa      	cbz	r2, 80034e6 <ai_platform_get_activations_map+0x42>
 80034a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a8:	4605      	mov	r5, r0
 80034aa:	b1d0      	cbz	r0, 80034e2 <ai_platform_get_activations_map+0x3e>
 80034ac:	460c      	mov	r4, r1
 80034ae:	b1c1      	cbz	r1, 80034e2 <ai_platform_get_activations_map+0x3e>
 80034b0:	4b25      	ldr	r3, [pc, #148]	@ (8003548 <ai_platform_get_activations_map+0xa4>)
 80034b2:	6811      	ldr	r1, [r2, #0]
 80034b4:	4299      	cmp	r1, r3
 80034b6:	4616      	mov	r6, r2
 80034b8:	d00b      	beq.n	80034d2 <ai_platform_get_activations_map+0x2e>
 80034ba:	6a16      	ldr	r6, [r2, #32]
 80034bc:	b18e      	cbz	r6, 80034e2 <ai_platform_get_activations_map+0x3e>
 80034be:	6837      	ldr	r7, [r6, #0]
 80034c0:	429f      	cmp	r7, r3
 80034c2:	d012      	beq.n	80034ea <ai_platform_get_activations_map+0x46>
 80034c4:	6006      	str	r6, [r0, #0]
 80034c6:	f1a4 0001 	sub.w	r0, r4, #1
 80034ca:	fab0 f080 	clz	r0, r0
 80034ce:	0940      	lsrs	r0, r0, #5
 80034d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034d2:	f102 000c 	add.w	r0, r2, #12
 80034d6:	f7ff ff7b 	bl	80033d0 <ai_buffer_array_sane>
 80034da:	b110      	cbz	r0, 80034e2 <ai_platform_get_activations_map+0x3e>
 80034dc:	89f3      	ldrh	r3, [r6, #14]
 80034de:	429c      	cmp	r4, r3
 80034e0:	d01b      	beq.n	800351a <ai_platform_get_activations_map+0x76>
 80034e2:	2000      	movs	r0, #0
 80034e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e6:	2000      	movs	r0, #0
 80034e8:	4770      	bx	lr
 80034ea:	4631      	mov	r1, r6
 80034ec:	3804      	subs	r0, #4
 80034ee:	2300      	movs	r3, #0
 80034f0:	e004      	b.n	80034fc <ai_platform_get_activations_map+0x58>
 80034f2:	3301      	adds	r3, #1
 80034f4:	429c      	cmp	r4, r3
 80034f6:	f840 2f04 	str.w	r2, [r0, #4]!
 80034fa:	d005      	beq.n	8003508 <ai_platform_get_activations_map+0x64>
 80034fc:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8003500:	42ba      	cmp	r2, r7
 8003502:	d1f6      	bne.n	80034f2 <ai_platform_get_activations_map+0x4e>
 8003504:	429c      	cmp	r4, r3
 8003506:	d1ec      	bne.n	80034e2 <ai_platform_get_activations_map+0x3e>
 8003508:	3401      	adds	r4, #1
 800350a:	4b0f      	ldr	r3, [pc, #60]	@ (8003548 <ai_platform_get_activations_map+0xa4>)
 800350c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003510:	1ac0      	subs	r0, r0, r3
 8003512:	fab0 f080 	clz	r0, r0
 8003516:	0940      	lsrs	r0, r0, #5
 8003518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800351a:	2100      	movs	r1, #0
 800351c:	1f28      	subs	r0, r5, #4
 800351e:	468c      	mov	ip, r1
 8003520:	e005      	b.n	800352e <ai_platform_get_activations_map+0x8a>
 8003522:	f10c 0c01 	add.w	ip, ip, #1
 8003526:	4564      	cmp	r4, ip
 8003528:	f840 3f04 	str.w	r3, [r0, #4]!
 800352c:	d005      	beq.n	800353a <ai_platform_get_activations_map+0x96>
 800352e:	6933      	ldr	r3, [r6, #16]
 8003530:	440b      	add	r3, r1
 8003532:	311c      	adds	r1, #28
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1f3      	bne.n	8003522 <ai_platform_get_activations_map+0x7e>
 800353a:	eba4 000c 	sub.w	r0, r4, ip
 800353e:	fab0 f080 	clz	r0, r0
 8003542:	0940      	lsrs	r0, r0, #5
 8003544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003546:	bf00      	nop
 8003548:	a1facade 	.word	0xa1facade

0800354c <ai_platform_bind_network_params>:
 800354c:	b1a0      	cbz	r0, 8003578 <ai_platform_bind_network_params+0x2c>
 800354e:	b1b1      	cbz	r1, 800357e <ai_platform_bind_network_params+0x32>
 8003550:	b1c2      	cbz	r2, 8003584 <ai_platform_bind_network_params+0x38>
 8003552:	b410      	push	{r4}
 8003554:	4603      	mov	r3, r0
 8003556:	4c0d      	ldr	r4, [pc, #52]	@ (800358c <ai_platform_bind_network_params+0x40>)
 8003558:	f843 4b04 	str.w	r4, [r3], #4
 800355c:	f100 0c0c 	add.w	ip, r0, #12
 8003560:	c903      	ldmia	r1, {r0, r1}
 8003562:	e883 0003 	stmia.w	r3, {r0, r1}
 8003566:	e892 0003 	ldmia.w	r2, {r0, r1}
 800356a:	e88c 0003 	stmia.w	ip, {r0, r1}
 800356e:	2301      	movs	r3, #1
 8003570:	4618      	mov	r0, r3
 8003572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	4603      	mov	r3, r0
 800357a:	4618      	mov	r0, r3
 800357c:	4770      	bx	lr
 800357e:	460b      	mov	r3, r1
 8003580:	4618      	mov	r0, r3
 8003582:	4770      	bx	lr
 8003584:	4613      	mov	r3, r2
 8003586:	4618      	mov	r0, r3
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	a1facade 	.word	0xa1facade

08003590 <ai_platform_network_get_error>:
 8003590:	4b04      	ldr	r3, [pc, #16]	@ (80035a4 <ai_platform_network_get_error+0x14>)
 8003592:	6802      	ldr	r2, [r0, #0]
 8003594:	4393      	bics	r3, r2
 8003596:	d102      	bne.n	800359e <ai_platform_network_get_error+0xe>
 8003598:	300c      	adds	r0, #12
 800359a:	f000 bc19 	b.w	8003dd0 <core_get_error>
 800359e:	f241 0010 	movw	r0, #4112	@ 0x1010
 80035a2:	4770      	bx	lr
 80035a4:	a1c00100 	.word	0xa1c00100

080035a8 <ai_platform_network_set_error>:
 80035a8:	b110      	cbz	r0, 80035b0 <ai_platform_network_set_error+0x8>
 80035aa:	300c      	adds	r0, #12
 80035ac:	f000 bc16 	b.w	8003ddc <core_set_error>
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop

080035b4 <ai_platform_inputs_get>:
 80035b4:	4b39      	ldr	r3, [pc, #228]	@ (800369c <ai_platform_inputs_get+0xe8>)
 80035b6:	6802      	ldr	r2, [r0, #0]
 80035b8:	4393      	bics	r3, r2
 80035ba:	d163      	bne.n	8003684 <ai_platform_inputs_get+0xd0>
 80035bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035c0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80035c2:	b085      	sub	sp, #20
 80035c4:	4605      	mov	r5, r0
 80035c6:	460c      	mov	r4, r1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d04e      	beq.n	800366a <ai_platform_inputs_get+0xb6>
 80035cc:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80035ce:	2f00      	cmp	r7, #0
 80035d0:	d04b      	beq.n	800366a <ai_platform_inputs_get+0xb6>
 80035d2:	f04f 0b00 	mov.w	fp, #0
 80035d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80035da:	465e      	mov	r6, fp
 80035dc:	46ba      	mov	sl, r7
 80035de:	e016      	b.n	800360e <ai_platform_inputs_get+0x5a>
 80035e0:	9901      	ldr	r1, [sp, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	507a      	str	r2, [r7, r1]
 80035e6:	69a1      	ldr	r1, [r4, #24]
 80035e8:	684c      	ldr	r4, [r1, #4]
 80035ea:	6028      	str	r0, [r5, #0]
 80035ec:	f04f 0201 	mov.w	r2, #1
 80035f0:	752a      	strb	r2, [r5, #20]
 80035f2:	6968      	ldr	r0, [r5, #20]
 80035f4:	60ab      	str	r3, [r5, #8]
 80035f6:	f368 201f 	bfi	r0, r8, #8, #24
 80035fa:	2300      	movs	r3, #0
 80035fc:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003600:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8003604:	f8c5 c004 	str.w	ip, [r5, #4]
 8003608:	3601      	adds	r6, #1
 800360a:	f10b 0b1c 	add.w	fp, fp, #28
 800360e:	f8ba 3000 	ldrh.w	r3, [sl]
 8003612:	00f2      	lsls	r2, r6, #3
 8003614:	42b3      	cmp	r3, r6
 8003616:	9201      	str	r2, [sp, #4]
 8003618:	d936      	bls.n	8003688 <ai_platform_inputs_get+0xd4>
 800361a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d032      	beq.n	8003688 <ai_platform_inputs_get+0xd4>
 8003622:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003626:	b37c      	cbz	r4, 8003688 <ai_platform_inputs_get+0xd4>
 8003628:	f8da 3008 	ldr.w	r3, [sl, #8]
 800362c:	69a2      	ldr	r2, [r4, #24]
 800362e:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8003632:	6810      	ldr	r0, [r2, #0]
 8003634:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8003638:	68a3      	ldr	r3, [r4, #8]
 800363a:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800363e:	f001 f97d 	bl	800493c <ai_array_to_buffer_fmt>
 8003642:	69a1      	ldr	r1, [r4, #24]
 8003644:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003648:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800364c:	445d      	add	r5, fp
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0ca      	beq.n	80035e8 <ai_platform_inputs_get+0x34>
 8003652:	2100      	movs	r1, #0
 8003654:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8003658:	6821      	ldr	r1, [r4, #0]
 800365a:	6059      	str	r1, [r3, #4]
 800365c:	b111      	cbz	r1, 8003664 <ai_platform_inputs_get+0xb0>
 800365e:	8849      	ldrh	r1, [r1, #2]
 8003660:	2900      	cmp	r1, #0
 8003662:	d1bd      	bne.n	80035e0 <ai_platform_inputs_get+0x2c>
 8003664:	69a1      	ldr	r1, [r4, #24]
 8003666:	2300      	movs	r3, #0
 8003668:	e7be      	b.n	80035e8 <ai_platform_inputs_get+0x34>
 800366a:	2218      	movs	r2, #24
 800366c:	2111      	movs	r1, #17
 800366e:	f105 000c 	add.w	r0, r5, #12
 8003672:	2600      	movs	r6, #0
 8003674:	f000 fbb2 	bl	8003ddc <core_set_error>
 8003678:	4630      	mov	r0, r6
 800367a:	b104      	cbz	r4, 800367e <ai_platform_inputs_get+0xca>
 800367c:	8026      	strh	r6, [r4, #0]
 800367e:	b005      	add	sp, #20
 8003680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003684:	2000      	movs	r0, #0
 8003686:	4770      	bx	lr
 8003688:	b2b6      	uxth	r6, r6
 800368a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800368e:	2e00      	cmp	r6, #0
 8003690:	d0eb      	beq.n	800366a <ai_platform_inputs_get+0xb6>
 8003692:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003696:	6858      	ldr	r0, [r3, #4]
 8003698:	e7ef      	b.n	800367a <ai_platform_inputs_get+0xc6>
 800369a:	bf00      	nop
 800369c:	a1c00100 	.word	0xa1c00100

080036a0 <ai_platform_outputs_get>:
 80036a0:	4b37      	ldr	r3, [pc, #220]	@ (8003780 <ai_platform_outputs_get+0xe0>)
 80036a2:	6802      	ldr	r2, [r0, #0]
 80036a4:	4393      	bics	r3, r2
 80036a6:	d169      	bne.n	800377c <ai_platform_outputs_get+0xdc>
 80036a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ac:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	b085      	sub	sp, #20
 80036b2:	4605      	mov	r5, r0
 80036b4:	460c      	mov	r4, r1
 80036b6:	d94b      	bls.n	8003750 <ai_platform_outputs_get+0xb0>
 80036b8:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80036ba:	f04f 0b00 	mov.w	fp, #0
 80036be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80036c2:	465e      	mov	r6, fp
 80036c4:	46d8      	mov	r8, fp
 80036c6:	46ba      	mov	sl, r7
 80036c8:	e016      	b.n	80036f8 <ai_platform_outputs_get+0x58>
 80036ca:	9901      	ldr	r1, [sp, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	507a      	str	r2, [r7, r1]
 80036d0:	69a9      	ldr	r1, [r5, #24]
 80036d2:	684d      	ldr	r5, [r1, #4]
 80036d4:	6020      	str	r0, [r4, #0]
 80036d6:	f04f 0201 	mov.w	r2, #1
 80036da:	7522      	strb	r2, [r4, #20]
 80036dc:	6960      	ldr	r0, [r4, #20]
 80036de:	f8c4 c004 	str.w	ip, [r4, #4]
 80036e2:	f369 201f 	bfi	r0, r9, #8, #24
 80036e6:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80036ea:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80036ee:	9b00      	ldr	r3, [sp, #0]
 80036f0:	61a3      	str	r3, [r4, #24]
 80036f2:	3601      	adds	r6, #1
 80036f4:	f10b 0b1c 	add.w	fp, fp, #28
 80036f8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80036fc:	00f2      	lsls	r2, r6, #3
 80036fe:	42b3      	cmp	r3, r6
 8003700:	9201      	str	r2, [sp, #4]
 8003702:	d932      	bls.n	800376a <ai_platform_outputs_get+0xca>
 8003704:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003708:	b37b      	cbz	r3, 800376a <ai_platform_outputs_get+0xca>
 800370a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800370e:	b365      	cbz	r5, 800376a <ai_platform_outputs_get+0xca>
 8003710:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003714:	69aa      	ldr	r2, [r5, #24]
 8003716:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800371a:	68ab      	ldr	r3, [r5, #8]
 800371c:	6810      	ldr	r0, [r2, #0]
 800371e:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8003722:	68eb      	ldr	r3, [r5, #12]
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	f001 f909 	bl	800493c <ai_array_to_buffer_fmt>
 800372a:	69a9      	ldr	r1, [r5, #24]
 800372c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003730:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003734:	445c      	add	r4, fp
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0cb      	beq.n	80036d2 <ai_platform_outputs_get+0x32>
 800373a:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 800373e:	6829      	ldr	r1, [r5, #0]
 8003740:	6059      	str	r1, [r3, #4]
 8003742:	b111      	cbz	r1, 800374a <ai_platform_outputs_get+0xaa>
 8003744:	8849      	ldrh	r1, [r1, #2]
 8003746:	2900      	cmp	r1, #0
 8003748:	d1bf      	bne.n	80036ca <ai_platform_outputs_get+0x2a>
 800374a:	69a9      	ldr	r1, [r5, #24]
 800374c:	2300      	movs	r3, #0
 800374e:	e7c0      	b.n	80036d2 <ai_platform_outputs_get+0x32>
 8003750:	2218      	movs	r2, #24
 8003752:	2111      	movs	r1, #17
 8003754:	f105 000c 	add.w	r0, r5, #12
 8003758:	2600      	movs	r6, #0
 800375a:	f000 fb3f 	bl	8003ddc <core_set_error>
 800375e:	4630      	mov	r0, r6
 8003760:	b104      	cbz	r4, 8003764 <ai_platform_outputs_get+0xc4>
 8003762:	8026      	strh	r6, [r4, #0]
 8003764:	b005      	add	sp, #20
 8003766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800376a:	b2b6      	uxth	r6, r6
 800376c:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003770:	2e00      	cmp	r6, #0
 8003772:	d0ed      	beq.n	8003750 <ai_platform_outputs_get+0xb0>
 8003774:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003778:	6858      	ldr	r0, [r3, #4]
 800377a:	e7f1      	b.n	8003760 <ai_platform_outputs_get+0xc0>
 800377c:	2000      	movs	r0, #0
 800377e:	4770      	bx	lr
 8003780:	a1c00100 	.word	0xa1c00100

08003784 <ai_platform_network_create>:
 8003784:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003788:	b083      	sub	sp, #12
 800378a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800378e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8003792:	b320      	cbz	r0, 80037de <ai_platform_network_create+0x5a>
 8003794:	6002      	str	r2, [r0, #0]
 8003796:	4616      	mov	r6, r2
 8003798:	461f      	mov	r7, r3
 800379a:	4604      	mov	r4, r0
 800379c:	f000 fb16 	bl	8003dcc <core_init>
 80037a0:	b970      	cbnz	r0, 80037c0 <ai_platform_network_create+0x3c>
 80037a2:	2530      	movs	r5, #48	@ 0x30
 80037a4:	2300      	movs	r3, #0
 80037a6:	6023      	str	r3, [r4, #0]
 80037a8:	2410      	movs	r4, #16
 80037aa:	464a      	mov	r2, r9
 80037ac:	4641      	mov	r1, r8
 80037ae:	4638      	mov	r0, r7
 80037b0:	f001 f946 	bl	8004a40 <ai_version_get>
 80037b4:	60b0      	str	r0, [r6, #8]
 80037b6:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80037ba:	b003      	add	sp, #12
 80037bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037c0:	2200      	movs	r2, #0
 80037c2:	4641      	mov	r1, r8
 80037c4:	4638      	mov	r0, r7
 80037c6:	f001 f93b 	bl	8004a40 <ai_version_get>
 80037ca:	2200      	movs	r2, #0
 80037cc:	4605      	mov	r5, r0
 80037ce:	2105      	movs	r1, #5
 80037d0:	2001      	movs	r0, #1
 80037d2:	f001 f935 	bl	8004a40 <ai_version_get>
 80037d6:	4285      	cmp	r5, r0
 80037d8:	d008      	beq.n	80037ec <ai_platform_network_create+0x68>
 80037da:	2501      	movs	r5, #1
 80037dc:	e7e2      	b.n	80037a4 <ai_platform_network_create+0x20>
 80037de:	2510      	movs	r5, #16
 80037e0:	462c      	mov	r4, r5
 80037e2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80037e6:	b003      	add	sp, #12
 80037e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <ai_platform_network_create+0x80>)
 80037ee:	9301      	str	r3, [sp, #4]
 80037f0:	a801      	add	r0, sp, #4
 80037f2:	f000 faff 	bl	8003df4 <ai_check_custom_types>
 80037f6:	b110      	cbz	r0, 80037fe <ai_platform_network_create+0x7a>
 80037f8:	2400      	movs	r4, #0
 80037fa:	4625      	mov	r5, r4
 80037fc:	e7d5      	b.n	80037aa <ai_platform_network_create+0x26>
 80037fe:	2502      	movs	r5, #2
 8003800:	e7d0      	b.n	80037a4 <ai_platform_network_create+0x20>
 8003802:	bf00      	nop
 8003804:	84048403 	.word	0x84048403

08003808 <ai_platform_network_init>:
 8003808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800380c:	4a48      	ldr	r2, [pc, #288]	@ (8003930 <ai_platform_network_init+0x128>)
 800380e:	4604      	mov	r4, r0
 8003810:	6800      	ldr	r0, [r0, #0]
 8003812:	460b      	mov	r3, r1
 8003814:	ea00 0102 	and.w	r1, r0, r2
 8003818:	4382      	bics	r2, r0
 800381a:	d13b      	bne.n	8003894 <ai_platform_network_init+0x8c>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d078      	beq.n	8003912 <ai_platform_network_init+0x10a>
 8003820:	4a44      	ldr	r2, [pc, #272]	@ (8003934 <ai_platform_network_init+0x12c>)
 8003822:	681d      	ldr	r5, [r3, #0]
 8003824:	4295      	cmp	r5, r2
 8003826:	d10a      	bne.n	800383e <ai_platform_network_init+0x36>
 8003828:	4288      	cmp	r0, r1
 800382a:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 800382e:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8003832:	d03d      	beq.n	80038b0 <ai_platform_network_init+0xa8>
 8003834:	2303      	movs	r3, #3
 8003836:	6123      	str	r3, [r4, #16]
 8003838:	4620      	mov	r0, r4
 800383a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800383e:	2101      	movs	r1, #1
 8003840:	4618      	mov	r0, r3
 8003842:	461d      	mov	r5, r3
 8003844:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003848:	f7ff fd90 	bl	800336c <ai_buffer_get_size>
 800384c:	f105 071c 	add.w	r7, r5, #28
 8003850:	4606      	mov	r6, r0
 8003852:	2101      	movs	r1, #1
 8003854:	4638      	mov	r0, r7
 8003856:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800385a:	f7ff fd87 	bl	800336c <ai_buffer_get_size>
 800385e:	2e00      	cmp	r6, #0
 8003860:	bf0a      	itet	eq
 8003862:	4631      	moveq	r1, r6
 8003864:	2101      	movne	r1, #1
 8003866:	4635      	moveq	r5, r6
 8003868:	b1b0      	cbz	r0, 8003898 <ai_platform_network_init+0x90>
 800386a:	f1b9 0f00 	cmp.w	r9, #0
 800386e:	d057      	beq.n	8003920 <ai_platform_network_init+0x118>
 8003870:	f04f 0e01 	mov.w	lr, #1
 8003874:	f1b8 0f00 	cmp.w	r8, #0
 8003878:	d011      	beq.n	800389e <ai_platform_network_init+0x96>
 800387a:	4b2d      	ldr	r3, [pc, #180]	@ (8003930 <ai_platform_network_init+0x128>)
 800387c:	6822      	ldr	r2, [r4, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d1d8      	bne.n	8003834 <ai_platform_network_init+0x2c>
 8003882:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8003884:	428b      	cmp	r3, r1
 8003886:	d21b      	bcs.n	80038c0 <ai_platform_network_init+0xb8>
 8003888:	2212      	movs	r2, #18
 800388a:	2116      	movs	r1, #22
 800388c:	f104 000c 	add.w	r0, r4, #12
 8003890:	f000 faa4 	bl	8003ddc <core_set_error>
 8003894:	2000      	movs	r0, #0
 8003896:	e7d0      	b.n	800383a <ai_platform_network_init+0x32>
 8003898:	4607      	mov	r7, r0
 800389a:	4686      	mov	lr, r0
 800389c:	e7ea      	b.n	8003874 <ai_platform_network_init+0x6c>
 800389e:	2e00      	cmp	r6, #0
 80038a0:	d0eb      	beq.n	800387a <ai_platform_network_init+0x72>
 80038a2:	2212      	movs	r2, #18
 80038a4:	2110      	movs	r1, #16
 80038a6:	f104 000c 	add.w	r0, r4, #12
 80038aa:	f000 fa97 	bl	8003ddc <core_set_error>
 80038ae:	e7f1      	b.n	8003894 <ai_platform_network_init+0x8c>
 80038b0:	e9c4 6308 	strd	r6, r3, [r4, #32]
 80038b4:	62e5      	str	r5, [r4, #44]	@ 0x2c
 80038b6:	62a2      	str	r2, [r4, #40]	@ 0x28
 80038b8:	4620      	mov	r0, r4
 80038ba:	f000 fac5 	bl	8003e48 <ai_layers_init_all>
 80038be:	e7b9      	b.n	8003834 <ai_platform_network_init+0x2c>
 80038c0:	b1e1      	cbz	r1, 80038fc <ai_platform_network_init+0xf4>
 80038c2:	46ac      	mov	ip, r5
 80038c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80038c8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80038ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038cc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80038d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80038d4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80038d6:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80038da:	4573      	cmp	r3, lr
 80038dc:	6226      	str	r6, [r4, #32]
 80038de:	d311      	bcc.n	8003904 <ai_platform_network_init+0xfc>
 80038e0:	f1be 0f00 	cmp.w	lr, #0
 80038e4:	d007      	beq.n	80038f6 <ai_platform_network_init+0xee>
 80038e6:	463e      	mov	r6, r7
 80038e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80038ea:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80038ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038ee:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80038f2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80038f6:	ea4f 420e 	mov.w	r2, lr, lsl #16
 80038fa:	e7dc      	b.n	80038b6 <ai_platform_network_init+0xae>
 80038fc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80038fe:	6221      	str	r1, [r4, #32]
 8003900:	4573      	cmp	r3, lr
 8003902:	d2ed      	bcs.n	80038e0 <ai_platform_network_init+0xd8>
 8003904:	2213      	movs	r2, #19
 8003906:	2116      	movs	r1, #22
 8003908:	f104 000c 	add.w	r0, r4, #12
 800390c:	f000 fa66 	bl	8003ddc <core_set_error>
 8003910:	e7c0      	b.n	8003894 <ai_platform_network_init+0x8c>
 8003912:	2211      	movs	r2, #17
 8003914:	2110      	movs	r1, #16
 8003916:	f104 000c 	add.w	r0, r4, #12
 800391a:	f000 fa5f 	bl	8003ddc <core_set_error>
 800391e:	e7b9      	b.n	8003894 <ai_platform_network_init+0x8c>
 8003920:	2213      	movs	r2, #19
 8003922:	2110      	movs	r1, #16
 8003924:	f104 000c 	add.w	r0, r4, #12
 8003928:	f000 fa58 	bl	8003ddc <core_set_error>
 800392c:	e7b2      	b.n	8003894 <ai_platform_network_init+0x8c>
 800392e:	bf00      	nop
 8003930:	a1c00100 	.word	0xa1c00100
 8003934:	a1facade 	.word	0xa1facade

08003938 <ai_platform_network_post_init>:
 8003938:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <ai_platform_network_post_init+0x58>)
 800393a:	6802      	ldr	r2, [r0, #0]
 800393c:	ea02 0103 	and.w	r1, r2, r3
 8003940:	4393      	bics	r3, r2
 8003942:	d123      	bne.n	800398c <ai_platform_network_post_init+0x54>
 8003944:	b570      	push	{r4, r5, r6, lr}
 8003946:	6903      	ldr	r3, [r0, #16]
 8003948:	079b      	lsls	r3, r3, #30
 800394a:	4604      	mov	r4, r0
 800394c:	d503      	bpl.n	8003956 <ai_platform_network_post_init+0x1e>
 800394e:	428a      	cmp	r2, r1
 8003950:	d008      	beq.n	8003964 <ai_platform_network_post_init+0x2c>
 8003952:	2001      	movs	r0, #1
 8003954:	bd70      	pop	{r4, r5, r6, pc}
 8003956:	2210      	movs	r2, #16
 8003958:	2111      	movs	r1, #17
 800395a:	300c      	adds	r0, #12
 800395c:	f000 fa3e 	bl	8003ddc <core_set_error>
 8003960:	2000      	movs	r0, #0
 8003962:	bd70      	pop	{r4, r5, r6, pc}
 8003964:	f000 fa80 	bl	8003e68 <ai_layers_post_init_all>
 8003968:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800396a:	2e00      	cmp	r6, #0
 800396c:	d0f1      	beq.n	8003952 <ai_platform_network_post_init+0x1a>
 800396e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003970:	2d00      	cmp	r5, #0
 8003972:	d0ee      	beq.n	8003952 <ai_platform_network_post_init+0x1a>
 8003974:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003976:	4629      	mov	r1, r5
 8003978:	2000      	movs	r0, #0
 800397a:	47b0      	blx	r6
 800397c:	692b      	ldr	r3, [r5, #16]
 800397e:	42ab      	cmp	r3, r5
 8003980:	d0e7      	beq.n	8003952 <ai_platform_network_post_init+0x1a>
 8003982:	2b00      	cmp	r3, #0
 8003984:	d0e5      	beq.n	8003952 <ai_platform_network_post_init+0x1a>
 8003986:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003988:	461d      	mov	r5, r3
 800398a:	e7f3      	b.n	8003974 <ai_platform_network_post_init+0x3c>
 800398c:	2000      	movs	r0, #0
 800398e:	4770      	bx	lr
 8003990:	a1c00100 	.word	0xa1c00100

08003994 <ai_platform_network_process>:
 8003994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003998:	4bb7      	ldr	r3, [pc, #732]	@ (8003c78 <ai_platform_network_process+0x2e4>)
 800399a:	4607      	mov	r7, r0
 800399c:	6800      	ldr	r0, [r0, #0]
 800399e:	4383      	bics	r3, r0
 80039a0:	b085      	sub	sp, #20
 80039a2:	f040 812d 	bne.w	8003c00 <ai_platform_network_process+0x26c>
 80039a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 811d 	beq.w	8003be8 <ai_platform_network_process+0x254>
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	2600      	movs	r6, #0
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	61be      	str	r6, [r7, #24]
 80039be:	f040 8129 	bne.w	8003c14 <ai_platform_network_process+0x280>
 80039c2:	2900      	cmp	r1, #0
 80039c4:	f000 8116 	beq.w	8003bf4 <ai_platform_network_process+0x260>
 80039c8:	f1b9 0f00 	cmp.w	r9, #0
 80039cc:	f000 8112 	beq.w	8003bf4 <ai_platform_network_process+0x260>
 80039d0:	f8b9 3000 	ldrh.w	r3, [r9]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 810d 	beq.w	8003bf4 <ai_platform_network_process+0x260>
 80039da:	698b      	ldr	r3, [r1, #24]
 80039dc:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80039e0:	f8d3 b000 	ldr.w	fp, [r3]
 80039e4:	460c      	mov	r4, r1
 80039e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d072      	beq.n	8003ad4 <ai_platform_network_process+0x140>
 80039ee:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80039f2:	2d00      	cmp	r5, #0
 80039f4:	d06e      	beq.n	8003ad4 <ai_platform_network_process+0x140>
 80039f6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80039fa:	f8d3 a000 	ldr.w	sl, [r3]
 80039fe:	0133      	lsls	r3, r6, #4
 8003a00:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	f000 81ba 	beq.w	8003d7e <ai_platform_network_process+0x3ea>
 8003a0a:	69ab      	ldr	r3, [r5, #24]
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	4620      	mov	r0, r4
 8003a10:	685f      	ldr	r7, [r3, #4]
 8003a12:	f7ff fcab 	bl	800336c <ai_buffer_get_size>
 8003a16:	4287      	cmp	r7, r0
 8003a18:	f0c0 8103 	bcc.w	8003c22 <ai_platform_network_process+0x28e>
 8003a1c:	68e8      	ldr	r0, [r5, #12]
 8003a1e:	69a1      	ldr	r1, [r4, #24]
 8003a20:	68c2      	ldr	r2, [r0, #12]
 8003a22:	68cb      	ldr	r3, [r1, #12]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	f040 80fc 	bne.w	8003c22 <ai_platform_network_process+0x28e>
 8003a2a:	6882      	ldr	r2, [r0, #8]
 8003a2c:	688b      	ldr	r3, [r1, #8]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	f040 80f7 	bne.w	8003c22 <ai_platform_network_process+0x28e>
 8003a34:	6842      	ldr	r2, [r0, #4]
 8003a36:	684b      	ldr	r3, [r1, #4]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	f040 80f2 	bne.w	8003c22 <ai_platform_network_process+0x28e>
 8003a3e:	69ab      	ldr	r3, [r5, #24]
 8003a40:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a44:	f000 ffea 	bl	8004a1c <ai_array_get_data_byte_size>
 8003a48:	9001      	str	r0, [sp, #4]
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	f000 fffe 	bl	8004a4c <get_tensor_byte_size>
 8003a50:	9b01      	ldr	r3, [sp, #4]
 8003a52:	4283      	cmp	r3, r0
 8003a54:	f0c0 80e5 	bcc.w	8003c22 <ai_platform_network_process+0x28e>
 8003a58:	69ab      	ldr	r3, [r5, #24]
 8003a5a:	6818      	ldr	r0, [r3, #0]
 8003a5c:	f000 ff6e 	bl	800493c <ai_array_to_buffer_fmt>
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	4058      	eors	r0, r3
 8003a64:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8003a68:	f040 8193 	bne.w	8003d92 <ai_platform_network_process+0x3fe>
 8003a6c:	6863      	ldr	r3, [r4, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 8185 	beq.w	8003d7e <ai_platform_network_process+0x3ea>
 8003a74:	69a3      	ldr	r3, [r4, #24]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 8182 	beq.w	8003d82 <ai_platform_network_process+0x3ee>
 8003a7e:	459b      	cmp	fp, r3
 8003a80:	4628      	mov	r0, r5
 8003a82:	bf38      	it	cc
 8003a84:	469b      	movcc	fp, r3
 8003a86:	f000 ffe1 	bl	8004a4c <get_tensor_byte_size>
 8003a8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8003a8e:	69a3      	ldr	r3, [r4, #24]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	fb00 f303 	mul.w	r3, r0, r3
 8003a96:	f8c8 300c 	str.w	r3, [r8, #12]
 8003a9a:	6861      	ldr	r1, [r4, #4]
 8003a9c:	f8c8 1004 	str.w	r1, [r8, #4]
 8003aa0:	0132      	lsls	r2, r6, #4
 8003aa2:	440b      	add	r3, r1
 8003aa4:	f84a 3002 	str.w	r3, [sl, r2]
 8003aa8:	69a8      	ldr	r0, [r5, #24]
 8003aaa:	6803      	ldr	r3, [r0, #0]
 8003aac:	009a      	lsls	r2, r3, #2
 8003aae:	f106 0601 	add.w	r6, r6, #1
 8003ab2:	f104 041c 	add.w	r4, r4, #28
 8003ab6:	f100 80a7 	bmi.w	8003c08 <ai_platform_network_process+0x274>
 8003aba:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	4419      	add	r1, r3
 8003ac2:	6081      	str	r1, [r0, #8]
 8003ac4:	69ab      	ldr	r3, [r5, #24]
 8003ac6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003aca:	60da      	str	r2, [r3, #12]
 8003acc:	f8b9 3000 	ldrh.w	r3, [r9]
 8003ad0:	42b3      	cmp	r3, r6
 8003ad2:	d888      	bhi.n	80039e6 <ai_platform_network_process+0x52>
 8003ad4:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 8003ad8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ada:	f1b8 0f00 	cmp.w	r8, #0
 8003ade:	f000 80b5 	beq.w	8003c4c <ai_platform_network_process+0x2b8>
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	f240 80a5 	bls.w	8003c32 <ai_platform_network_process+0x29e>
 8003ae8:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8003aec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 809e 	beq.w	8003c32 <ai_platform_network_process+0x29e>
 8003af6:	4645      	mov	r5, r8
 8003af8:	2600      	movs	r6, #0
 8003afa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 80a3 	beq.w	8003c4a <ai_platform_network_process+0x2b6>
 8003b04:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003b08:	2c00      	cmp	r4, #0
 8003b0a:	f000 809e 	beq.w	8003c4a <ai_platform_network_process+0x2b6>
 8003b0e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003b12:	f8d3 a000 	ldr.w	sl, [r3]
 8003b16:	0133      	lsls	r3, r6, #4
 8003b18:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003b1c:	9301      	str	r3, [sp, #4]
 8003b1e:	f000 8140 	beq.w	8003da2 <ai_platform_network_process+0x40e>
 8003b22:	69a3      	ldr	r3, [r4, #24]
 8003b24:	2101      	movs	r1, #1
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	9301      	str	r3, [sp, #4]
 8003b2a:	4628      	mov	r0, r5
 8003b2c:	f7ff fc1e 	bl	800336c <ai_buffer_get_size>
 8003b30:	9b01      	ldr	r3, [sp, #4]
 8003b32:	4283      	cmp	r3, r0
 8003b34:	d37d      	bcc.n	8003c32 <ai_platform_network_process+0x29e>
 8003b36:	68e0      	ldr	r0, [r4, #12]
 8003b38:	69a9      	ldr	r1, [r5, #24]
 8003b3a:	68c2      	ldr	r2, [r0, #12]
 8003b3c:	68cb      	ldr	r3, [r1, #12]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d177      	bne.n	8003c32 <ai_platform_network_process+0x29e>
 8003b42:	6882      	ldr	r2, [r0, #8]
 8003b44:	688b      	ldr	r3, [r1, #8]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d173      	bne.n	8003c32 <ai_platform_network_process+0x29e>
 8003b4a:	6842      	ldr	r2, [r0, #4]
 8003b4c:	684b      	ldr	r3, [r1, #4]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d16f      	bne.n	8003c32 <ai_platform_network_process+0x29e>
 8003b52:	69a3      	ldr	r3, [r4, #24]
 8003b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b58:	f000 ff60 	bl	8004a1c <ai_array_get_data_byte_size>
 8003b5c:	9001      	str	r0, [sp, #4]
 8003b5e:	4620      	mov	r0, r4
 8003b60:	f000 ff74 	bl	8004a4c <get_tensor_byte_size>
 8003b64:	9b01      	ldr	r3, [sp, #4]
 8003b66:	4283      	cmp	r3, r0
 8003b68:	d363      	bcc.n	8003c32 <ai_platform_network_process+0x29e>
 8003b6a:	69a3      	ldr	r3, [r4, #24]
 8003b6c:	6818      	ldr	r0, [r3, #0]
 8003b6e:	f000 fee5 	bl	800493c <ai_array_to_buffer_fmt>
 8003b72:	682b      	ldr	r3, [r5, #0]
 8003b74:	4043      	eors	r3, r0
 8003b76:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 8003b7a:	f040 8119 	bne.w	8003db0 <ai_platform_network_process+0x41c>
 8003b7e:	686b      	ldr	r3, [r5, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f000 810e 	beq.w	8003da2 <ai_platform_network_process+0x40e>
 8003b86:	69ab      	ldr	r3, [r5, #24]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 8117 	beq.w	8003dbe <ai_platform_network_process+0x42a>
 8003b90:	459b      	cmp	fp, r3
 8003b92:	4620      	mov	r0, r4
 8003b94:	bf38      	it	cc
 8003b96:	469b      	movcc	fp, r3
 8003b98:	f000 ff58 	bl	8004a4c <get_tensor_byte_size>
 8003b9c:	f8c8 0008 	str.w	r0, [r8, #8]
 8003ba0:	69aa      	ldr	r2, [r5, #24]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	fb02 f303 	mul.w	r3, r2, r3
 8003baa:	f8c8 300c 	str.w	r3, [r8, #12]
 8003bae:	6869      	ldr	r1, [r5, #4]
 8003bb0:	f8c8 1004 	str.w	r1, [r8, #4]
 8003bb4:	0132      	lsls	r2, r6, #4
 8003bb6:	440b      	add	r3, r1
 8003bb8:	f84a 3002 	str.w	r3, [sl, r2]
 8003bbc:	69a0      	ldr	r0, [r4, #24]
 8003bbe:	6803      	ldr	r3, [r0, #0]
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	f106 0601 	add.w	r6, r6, #1
 8003bc6:	f105 051c 	add.w	r5, r5, #28
 8003bca:	d439      	bmi.n	8003c40 <ai_platform_network_process+0x2ac>
 8003bcc:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	4419      	add	r1, r3
 8003bd4:	6081      	str	r1, [r0, #8]
 8003bd6:	69a3      	ldr	r3, [r4, #24]
 8003bd8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003bdc:	60da      	str	r2, [r3, #12]
 8003bde:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003be2:	429e      	cmp	r6, r3
 8003be4:	d389      	bcc.n	8003afa <ai_platform_network_process+0x166>
 8003be6:	e030      	b.n	8003c4a <ai_platform_network_process+0x2b6>
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	61bb      	str	r3, [r7, #24]
 8003bec:	f002 0203 	and.w	r2, r2, #3
 8003bf0:	2a03      	cmp	r2, #3
 8003bf2:	d10f      	bne.n	8003c14 <ai_platform_network_process+0x280>
 8003bf4:	2217      	movs	r2, #23
 8003bf6:	2112      	movs	r1, #18
 8003bf8:	f107 000c 	add.w	r0, r7, #12
 8003bfc:	f000 f8ee 	bl	8003ddc <core_set_error>
 8003c00:	2000      	movs	r0, #0
 8003c02:	b005      	add	sp, #20
 8003c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c08:	f8b9 3000 	ldrh.w	r3, [r9]
 8003c0c:	429e      	cmp	r6, r3
 8003c0e:	f4ff aeea 	bcc.w	80039e6 <ai_platform_network_process+0x52>
 8003c12:	e75f      	b.n	8003ad4 <ai_platform_network_process+0x140>
 8003c14:	2230      	movs	r2, #48	@ 0x30
 8003c16:	2111      	movs	r1, #17
 8003c18:	f107 000c 	add.w	r0, r7, #12
 8003c1c:	f000 f8de 	bl	8003ddc <core_set_error>
 8003c20:	e7ee      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003c22:	9f02      	ldr	r7, [sp, #8]
 8003c24:	2218      	movs	r2, #24
 8003c26:	2112      	movs	r1, #18
 8003c28:	f107 000c 	add.w	r0, r7, #12
 8003c2c:	f000 f8d6 	bl	8003ddc <core_set_error>
 8003c30:	e7e6      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003c32:	2218      	movs	r2, #24
 8003c34:	2113      	movs	r1, #19
 8003c36:	f107 000c 	add.w	r0, r7, #12
 8003c3a:	f000 f8cf 	bl	8003ddc <core_set_error>
 8003c3e:	e7df      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003c40:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003c44:	429e      	cmp	r6, r3
 8003c46:	f4ff af58 	bcc.w	8003afa <ai_platform_network_process+0x166>
 8003c4a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003c4c:	fa1f fb8b 	uxth.w	fp, fp
 8003c50:	f8a7 b018 	strh.w	fp, [r7, #24]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 808c 	beq.w	8003d72 <ai_platform_network_process+0x3de>
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8003c5e:	f000 808b 	beq.w	8003d78 <ai_platform_network_process+0x3e4>
 8003c62:	f106 080c 	add.w	r8, r6, #12
 8003c66:	8b78      	ldrh	r0, [r7, #26]
 8003c68:	4583      	cmp	fp, r0
 8003c6a:	d9ca      	bls.n	8003c02 <ai_platform_network_process+0x26e>
 8003c6c:	4645      	mov	r5, r8
 8003c6e:	46bb      	mov	fp, r7
 8003c70:	f04f 0800 	mov.w	r8, #0
 8003c74:	b9ae      	cbnz	r6, 8003ca2 <ai_platform_network_process+0x30e>
 8003c76:	e02d      	b.n	8003cd4 <ai_platform_network_process+0x340>
 8003c78:	a1c00100 	.word	0xa1c00100
 8003c7c:	68df      	ldr	r7, [r3, #12]
 8003c7e:	1bc9      	subs	r1, r1, r7
 8003c80:	4408      	add	r0, r1
 8003c82:	6098      	str	r0, [r3, #8]
 8003c84:	6993      	ldr	r3, [r2, #24]
 8003c86:	6862      	ldr	r2, [r4, #4]
 8003c88:	60da      	str	r2, [r3, #12]
 8003c8a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8003c8e:	f859 200a 	ldr.w	r2, [r9, sl]
 8003c92:	440b      	add	r3, r1
 8003c94:	4293      	cmp	r3, r2
 8003c96:	bf24      	itt	cs
 8003c98:	68e3      	ldrcs	r3, [r4, #12]
 8003c9a:	1ad3      	subcs	r3, r2, r3
 8003c9c:	6063      	str	r3, [r4, #4]
 8003c9e:	f108 0801 	add.w	r8, r8, #1
 8003ca2:	8833      	ldrh	r3, [r6, #0]
 8003ca4:	4543      	cmp	r3, r8
 8003ca6:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8003caa:	d913      	bls.n	8003cd4 <ai_platform_network_process+0x340>
 8003cac:	6873      	ldr	r3, [r6, #4]
 8003cae:	b18b      	cbz	r3, 8003cd4 <ai_platform_network_process+0x340>
 8003cb0:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8003cb4:	b172      	cbz	r2, 8003cd4 <ai_platform_network_process+0x340>
 8003cb6:	68b1      	ldr	r1, [r6, #8]
 8003cb8:	6993      	ldr	r3, [r2, #24]
 8003cba:	f8d1 9000 	ldr.w	r9, [r1]
 8003cbe:	681f      	ldr	r7, [r3, #0]
 8003cc0:	6899      	ldr	r1, [r3, #8]
 8003cc2:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8003cc6:	00bf      	lsls	r7, r7, #2
 8003cc8:	6860      	ldr	r0, [r4, #4]
 8003cca:	d5d7      	bpl.n	8003c7c <ai_platform_network_process+0x2e8>
 8003ccc:	68a2      	ldr	r2, [r4, #8]
 8003cce:	f000 fd97 	bl	8004800 <st_int8_copy>
 8003cd2:	e7da      	b.n	8003c8a <ai_platform_network_process+0x2f6>
 8003cd4:	4658      	mov	r0, fp
 8003cd6:	f000 f8e5 	bl	8003ea4 <ai_layers_forward_all>
 8003cda:	2400      	movs	r4, #0
 8003cdc:	b9b5      	cbnz	r5, 8003d0c <ai_platform_network_process+0x378>
 8003cde:	e03b      	b.n	8003d58 <ai_platform_network_process+0x3c4>
 8003ce0:	f859 300a 	ldr.w	r3, [r9, sl]
 8003ce4:	eb01 020c 	add.w	r2, r1, ip
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	bf24      	itt	cs
 8003cec:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8003cf0:	1a9a      	subcs	r2, r3, r2
 8003cf2:	f8c8 2004 	str.w	r2, [r8, #4]
 8003cf6:	6981      	ldr	r1, [r0, #24]
 8003cf8:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8003cfc:	1bdb      	subs	r3, r3, r7
 8003cfe:	441a      	add	r2, r3
 8003d00:	608a      	str	r2, [r1, #8]
 8003d02:	6983      	ldr	r3, [r0, #24]
 8003d04:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003d08:	60da      	str	r2, [r3, #12]
 8003d0a:	3401      	adds	r4, #1
 8003d0c:	882b      	ldrh	r3, [r5, #0]
 8003d0e:	42a3      	cmp	r3, r4
 8003d10:	d922      	bls.n	8003d58 <ai_platform_network_process+0x3c4>
 8003d12:	686b      	ldr	r3, [r5, #4]
 8003d14:	b303      	cbz	r3, 8003d58 <ai_platform_network_process+0x3c4>
 8003d16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003d1a:	b1e8      	cbz	r0, 8003d58 <ai_platform_network_process+0x3c4>
 8003d1c:	68ab      	ldr	r3, [r5, #8]
 8003d1e:	6982      	ldr	r2, [r0, #24]
 8003d20:	f8d3 9000 	ldr.w	r9, [r3]
 8003d24:	6813      	ldr	r3, [r2, #0]
 8003d26:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8003d30:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8003d34:	d5d4      	bpl.n	8003ce0 <ai_platform_network_process+0x34c>
 8003d36:	6890      	ldr	r0, [r2, #8]
 8003d38:	4662      	mov	r2, ip
 8003d3a:	f000 fd61 	bl	8004800 <st_int8_copy>
 8003d3e:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8003d42:	f859 200a 	ldr.w	r2, [r9, sl]
 8003d46:	440b      	add	r3, r1
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	bf24      	itt	cs
 8003d4c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8003d50:	1ad3      	subcs	r3, r2, r3
 8003d52:	f8c8 3004 	str.w	r3, [r8, #4]
 8003d56:	e7d8      	b.n	8003d0a <ai_platform_network_process+0x376>
 8003d58:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8003d5c:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8003d60:	3001      	adds	r0, #1
 8003d62:	b280      	uxth	r0, r0
 8003d64:	4283      	cmp	r3, r0
 8003d66:	f8ab 001a 	strh.w	r0, [fp, #26]
 8003d6a:	d881      	bhi.n	8003c70 <ai_platform_network_process+0x2dc>
 8003d6c:	b005      	add	sp, #20
 8003d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d72:	461e      	mov	r6, r3
 8003d74:	4698      	mov	r8, r3
 8003d76:	e776      	b.n	8003c66 <ai_platform_network_process+0x2d2>
 8003d78:	f04f 0800 	mov.w	r8, #0
 8003d7c:	e773      	b.n	8003c66 <ai_platform_network_process+0x2d2>
 8003d7e:	9f02      	ldr	r7, [sp, #8]
 8003d80:	e738      	b.n	8003bf4 <ai_platform_network_process+0x260>
 8003d82:	9f02      	ldr	r7, [sp, #8]
 8003d84:	2221      	movs	r2, #33	@ 0x21
 8003d86:	2112      	movs	r1, #18
 8003d88:	f107 000c 	add.w	r0, r7, #12
 8003d8c:	f000 f826 	bl	8003ddc <core_set_error>
 8003d90:	e736      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003d92:	9f02      	ldr	r7, [sp, #8]
 8003d94:	2219      	movs	r2, #25
 8003d96:	2112      	movs	r1, #18
 8003d98:	f107 000c 	add.w	r0, r7, #12
 8003d9c:	f000 f81e 	bl	8003ddc <core_set_error>
 8003da0:	e72e      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003da2:	2217      	movs	r2, #23
 8003da4:	2113      	movs	r1, #19
 8003da6:	f107 000c 	add.w	r0, r7, #12
 8003daa:	f000 f817 	bl	8003ddc <core_set_error>
 8003dae:	e727      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003db0:	2219      	movs	r2, #25
 8003db2:	2113      	movs	r1, #19
 8003db4:	f107 000c 	add.w	r0, r7, #12
 8003db8:	f000 f810 	bl	8003ddc <core_set_error>
 8003dbc:	e720      	b.n	8003c00 <ai_platform_network_process+0x26c>
 8003dbe:	2221      	movs	r2, #33	@ 0x21
 8003dc0:	2113      	movs	r1, #19
 8003dc2:	f107 000c 	add.w	r0, r7, #12
 8003dc6:	f000 f809 	bl	8003ddc <core_set_error>
 8003dca:	e719      	b.n	8003c00 <ai_platform_network_process+0x26c>

08003dcc <core_init>:
 8003dcc:	2001      	movs	r0, #1
 8003dce:	4770      	bx	lr

08003dd0 <core_get_error>:
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	6800      	ldr	r0, [r0, #0]
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop

08003ddc <core_set_error>:
 8003ddc:	4603      	mov	r3, r0
 8003dde:	7800      	ldrb	r0, [r0, #0]
 8003de0:	b108      	cbz	r0, 8003de6 <core_set_error+0xa>
 8003de2:	2000      	movs	r0, #0
 8003de4:	4770      	bx	lr
 8003de6:	7019      	strb	r1, [r3, #0]
 8003de8:	6819      	ldr	r1, [r3, #0]
 8003dea:	f362 211f 	bfi	r1, r2, #8, #24
 8003dee:	2001      	movs	r0, #1
 8003df0:	6019      	str	r1, [r3, #0]
 8003df2:	4770      	bx	lr

08003df4 <ai_check_custom_types>:
 8003df4:	b082      	sub	sp, #8
 8003df6:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <ai_check_custom_types+0x50>)
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	b118      	cbz	r0, 8003e04 <ai_check_custom_types+0x10>
 8003dfc:	7803      	ldrb	r3, [r0, #0]
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d002      	beq.n	8003e08 <ai_check_custom_types+0x14>
 8003e02:	2000      	movs	r0, #0
 8003e04:	b002      	add	sp, #8
 8003e06:	4770      	bx	lr
 8003e08:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <ai_check_custom_types+0x26>
 8003e10:	2001      	movs	r0, #1
 8003e12:	f080 0001 	eor.w	r0, r0, #1
 8003e16:	b002      	add	sp, #8
 8003e18:	4770      	bx	lr
 8003e1a:	7842      	ldrb	r2, [r0, #1]
 8003e1c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	f100 0001 	add.w	r0, r0, #1
 8003e26:	d1f3      	bne.n	8003e10 <ai_check_custom_types+0x1c>
 8003e28:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003e2c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d1ed      	bne.n	8003e10 <ai_check_custom_types+0x1c>
 8003e34:	7842      	ldrb	r2, [r0, #1]
 8003e36:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d1e8      	bne.n	8003e10 <ai_check_custom_types+0x1c>
 8003e3e:	2000      	movs	r0, #0
 8003e40:	e7e7      	b.n	8003e12 <ai_check_custom_types+0x1e>
 8003e42:	bf00      	nop
 8003e44:	84048403 	.word	0x84048403

08003e48 <ai_layers_init_all>:
 8003e48:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003e4a:	4601      	mov	r1, r0
 8003e4c:	b153      	cbz	r3, 8003e64 <ai_layers_init_all+0x1c>
 8003e4e:	2000      	movs	r0, #0
 8003e50:	461a      	mov	r2, r3
 8003e52:	60d9      	str	r1, [r3, #12]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	4293      	cmp	r3, r2
 8003e58:	f100 0001 	add.w	r0, r0, #1
 8003e5c:	d003      	beq.n	8003e66 <ai_layers_init_all+0x1e>
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1f6      	bne.n	8003e50 <ai_layers_init_all+0x8>
 8003e62:	4770      	bx	lr
 8003e64:	4618      	mov	r0, r3
 8003e66:	4770      	bx	lr

08003e68 <ai_layers_post_init_all>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003e6c:	b1b4      	cbz	r4, 8003e9c <ai_layers_post_init_all+0x34>
 8003e6e:	6863      	ldr	r3, [r4, #4]
 8003e70:	07db      	lsls	r3, r3, #31
 8003e72:	f04f 0500 	mov.w	r5, #0
 8003e76:	d504      	bpl.n	8003e82 <ai_layers_post_init_all+0x1a>
 8003e78:	6a23      	ldr	r3, [r4, #32]
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	b10b      	cbz	r3, 8003e82 <ai_layers_post_init_all+0x1a>
 8003e7e:	4798      	blx	r3
 8003e80:	3501      	adds	r5, #1
 8003e82:	6923      	ldr	r3, [r4, #16]
 8003e84:	42a3      	cmp	r3, r4
 8003e86:	d007      	beq.n	8003e98 <ai_layers_post_init_all+0x30>
 8003e88:	b133      	cbz	r3, 8003e98 <ai_layers_post_init_all+0x30>
 8003e8a:	461c      	mov	r4, r3
 8003e8c:	6863      	ldr	r3, [r4, #4]
 8003e8e:	07db      	lsls	r3, r3, #31
 8003e90:	d4f2      	bmi.n	8003e78 <ai_layers_post_init_all+0x10>
 8003e92:	6923      	ldr	r3, [r4, #16]
 8003e94:	42a3      	cmp	r3, r4
 8003e96:	d1f7      	bne.n	8003e88 <ai_layers_post_init_all+0x20>
 8003e98:	4628      	mov	r0, r5
 8003e9a:	bd38      	pop	{r3, r4, r5, pc}
 8003e9c:	4625      	mov	r5, r4
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	bd38      	pop	{r3, r4, r5, pc}
 8003ea2:	bf00      	nop

08003ea4 <ai_layers_forward_all>:
 8003ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea8:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8003eac:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8003eae:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8003eb0:	4604      	mov	r4, r0
 8003eb2:	f1b8 0f00 	cmp.w	r8, #0
 8003eb6:	d02a      	beq.n	8003f0e <ai_layers_forward_all+0x6a>
 8003eb8:	b32d      	cbz	r5, 8003f06 <ai_layers_forward_all+0x62>
 8003eba:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8003ebc:	4629      	mov	r1, r5
 8003ebe:	2001      	movs	r0, #1
 8003ec0:	47c0      	blx	r8
 8003ec2:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8003ec4:	b1fe      	cbz	r6, 8003f06 <ai_layers_forward_all+0x62>
 8003ec6:	2700      	movs	r7, #0
 8003ec8:	4631      	mov	r1, r6
 8003eca:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003ecc:	2002      	movs	r0, #2
 8003ece:	47c0      	blx	r8
 8003ed0:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	696b      	ldr	r3, [r5, #20]
 8003ed6:	4798      	blx	r3
 8003ed8:	692e      	ldr	r6, [r5, #16]
 8003eda:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003edc:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003ede:	42b5      	cmp	r5, r6
 8003ee0:	f04f 0003 	mov.w	r0, #3
 8003ee4:	d007      	beq.n	8003ef6 <ai_layers_forward_all+0x52>
 8003ee6:	47c0      	blx	r8
 8003ee8:	3701      	adds	r7, #1
 8003eea:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8003eec:	2e00      	cmp	r6, #0
 8003eee:	d1eb      	bne.n	8003ec8 <ai_layers_forward_all+0x24>
 8003ef0:	4638      	mov	r0, r7
 8003ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ef6:	2003      	movs	r0, #3
 8003ef8:	47c0      	blx	r8
 8003efa:	2300      	movs	r3, #0
 8003efc:	3701      	adds	r7, #1
 8003efe:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003f00:	4638      	mov	r0, r7
 8003f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f06:	2700      	movs	r7, #0
 8003f08:	4638      	mov	r0, r7
 8003f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f0e:	2d00      	cmp	r5, #0
 8003f10:	d0f9      	beq.n	8003f06 <ai_layers_forward_all+0x62>
 8003f12:	4647      	mov	r7, r8
 8003f14:	696b      	ldr	r3, [r5, #20]
 8003f16:	4628      	mov	r0, r5
 8003f18:	4798      	blx	r3
 8003f1a:	462b      	mov	r3, r5
 8003f1c:	692d      	ldr	r5, [r5, #16]
 8003f1e:	429d      	cmp	r5, r3
 8003f20:	d004      	beq.n	8003f2c <ai_layers_forward_all+0x88>
 8003f22:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8003f24:	3701      	adds	r7, #1
 8003f26:	2d00      	cmp	r5, #0
 8003f28:	d1f4      	bne.n	8003f14 <ai_layers_forward_all+0x70>
 8003f2a:	e7e1      	b.n	8003ef0 <ai_layers_forward_all+0x4c>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003f30:	3701      	adds	r7, #1
 8003f32:	e7dd      	b.n	8003ef0 <ai_layers_forward_all+0x4c>

08003f34 <forward_dense>:
 8003f34:	6982      	ldr	r2, [r0, #24]
 8003f36:	8813      	ldrh	r3, [r2, #0]
 8003f38:	b90b      	cbnz	r3, 8003f3e <forward_dense+0xa>
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	deff      	udf	#255	@ 0xff
 8003f3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f42:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8003f46:	f8da 0004 	ldr.w	r0, [sl, #4]
 8003f4a:	b08e      	sub	sp, #56	@ 0x38
 8003f4c:	b100      	cbz	r0, 8003f50 <forward_dense+0x1c>
 8003f4e:	6800      	ldr	r0, [r0, #0]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d061      	beq.n	8004018 <forward_dense+0xe4>
 8003f54:	f8da 2010 	ldr.w	r2, [sl, #16]
 8003f58:	b102      	cbz	r2, 8003f5c <forward_dense+0x28>
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d035      	beq.n	8003fcc <forward_dense+0x98>
 8003f60:	f8da 501c 	ldr.w	r5, [sl, #28]
 8003f64:	2d00      	cmp	r5, #0
 8003f66:	d055      	beq.n	8004014 <forward_dense+0xe0>
 8003f68:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8003f6c:	6829      	ldr	r1, [r5, #0]
 8003f6e:	2c01      	cmp	r4, #1
 8003f70:	d955      	bls.n	800401e <forward_dense+0xea>
 8003f72:	686d      	ldr	r5, [r5, #4]
 8003f74:	698e      	ldr	r6, [r1, #24]
 8003f76:	68c4      	ldr	r4, [r0, #12]
 8003f78:	68d1      	ldr	r1, [r2, #12]
 8003f7a:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8003f7e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003f82:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8003f86:	6831      	ldr	r1, [r6, #0]
 8003f88:	2b03      	cmp	r3, #3
 8003f8a:	fb07 f804 	mul.w	r8, r7, r4
 8003f8e:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8003f92:	d046      	beq.n	8004022 <forward_dense+0xee>
 8003f94:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8003f98:	b11c      	cbz	r4, 8003fa2 <forward_dense+0x6e>
 8003f9a:	6824      	ldr	r4, [r4, #0]
 8003f9c:	b10c      	cbz	r4, 8003fa2 <forward_dense+0x6e>
 8003f9e:	69a3      	ldr	r3, [r4, #24]
 8003fa0:	689c      	ldr	r4, [r3, #8]
 8003fa2:	6983      	ldr	r3, [r0, #24]
 8003fa4:	6992      	ldr	r2, [r2, #24]
 8003fa6:	6899      	ldr	r1, [r3, #8]
 8003fa8:	6890      	ldr	r0, [r2, #8]
 8003faa:	b10d      	cbz	r5, 8003fb0 <forward_dense+0x7c>
 8003fac:	69ab      	ldr	r3, [r5, #24]
 8003fae:	689d      	ldr	r5, [r3, #8]
 8003fb0:	4f1d      	ldr	r7, [pc, #116]	@ (8004028 <forward_dense+0xf4>)
 8003fb2:	45bc      	cmp	ip, r7
 8003fb4:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8003fb8:	d022      	beq.n	8004000 <forward_dense+0xcc>
 8003fba:	4e1c      	ldr	r6, [pc, #112]	@ (800402c <forward_dense+0xf8>)
 8003fbc:	45b4      	cmp	ip, r6
 8003fbe:	d015      	beq.n	8003fec <forward_dense+0xb8>
 8003fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004030 <forward_dense+0xfc>)
 8003fc2:	459c      	cmp	ip, r3
 8003fc4:	d005      	beq.n	8003fd2 <forward_dense+0x9e>
 8003fc6:	b00e      	add	sp, #56	@ 0x38
 8003fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fcc:	2300      	movs	r3, #0
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	deff      	udf	#255	@ 0xff
 8003fd2:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8003fd6:	a807      	add	r0, sp, #28
 8003fd8:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8003fdc:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8003fe0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fe2:	f000 f827 	bl	8004034 <forward_lite_dense_if32of32wf32>
 8003fe6:	b00e      	add	sp, #56	@ 0x38
 8003fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fec:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8003ff0:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8003ff4:	9400      	str	r4, [sp, #0]
 8003ff6:	f000 f973 	bl	80042e0 <forward_lite_dense_if32of32wf32_lut4>
 8003ffa:	b00e      	add	sp, #56	@ 0x38
 8003ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004000:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004004:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004008:	9400      	str	r4, [sp, #0]
 800400a:	f000 faad 	bl	8004568 <forward_lite_dense_if32of32wf32_lut8>
 800400e:	b00e      	add	sp, #56	@ 0x38
 8004010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004014:	4629      	mov	r1, r5
 8004016:	e7ad      	b.n	8003f74 <forward_dense+0x40>
 8004018:	2300      	movs	r3, #0
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	deff      	udf	#255	@ 0xff
 800401e:	2500      	movs	r5, #0
 8004020:	e7a8      	b.n	8003f74 <forward_dense+0x40>
 8004022:	2300      	movs	r3, #0
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	deff      	udf	#255	@ 0xff
 8004028:	00d01040 	.word	0x00d01040
 800402c:	00f01040 	.word	0x00f01040
 8004030:	00821040 	.word	0x00821040

08004034 <forward_lite_dense_if32of32wf32>:
 8004034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004038:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800403c:	6801      	ldr	r1, [r0, #0]
 800403e:	fb03 f30c 	mul.w	r3, r3, ip
 8004042:	4602      	mov	r2, r0
 8004044:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004048:	4281      	cmp	r1, r0
 800404a:	6857      	ldr	r7, [r2, #4]
 800404c:	b083      	sub	sp, #12
 800404e:	f080 811f 	bcs.w	8004290 <forward_lite_dense_if32of32wf32+0x25c>
 8004052:	6915      	ldr	r5, [r2, #16]
 8004054:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8004058:	4664      	mov	r4, ip
 800405a:	eb01 0806 	add.w	r8, r1, r6
 800405e:	4588      	cmp	r8, r1
 8004060:	6896      	ldr	r6, [r2, #8]
 8004062:	f240 8109 	bls.w	8004278 <forward_lite_dense_if32of32wf32+0x244>
 8004066:	f1a5 0e10 	sub.w	lr, r5, #16
 800406a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800406e:	e9cd 0100 	strd	r0, r1, [sp]
 8004072:	f10e 0e01 	add.w	lr, lr, #1
 8004076:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800407a:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800407e:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8004082:	468c      	mov	ip, r1
 8004084:	2d0f      	cmp	r5, #15
 8004086:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80042dc <forward_lite_dense_if32of32wf32+0x2a8>
 800408a:	f240 8104 	bls.w	8004296 <forward_lite_dense_if32of32wf32+0x262>
 800408e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8004092:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8004096:	4628      	mov	r0, r5
 8004098:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800409c:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 80040a0:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 80040a4:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 80040a8:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 80040ac:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 80040b0:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 80040b4:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 80040b8:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 80040bc:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80040c0:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80040c4:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80040c8:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80040cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80040d0:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 80040d4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80040d8:	3810      	subs	r0, #16
 80040da:	280f      	cmp	r0, #15
 80040dc:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 80040e0:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 80040e4:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80040e8:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 80040ec:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80040f0:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 80040f4:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 80040f8:	eee4 7a86 	vfma.f32	s15, s9, s12
 80040fc:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8004100:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8004104:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004108:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800410c:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8004110:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004114:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 8004118:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800411c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004120:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8004124:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8004128:	eee4 7a24 	vfma.f32	s15, s8, s9
 800412c:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8004130:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8004134:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004138:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800413c:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8004140:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004144:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8004148:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800414c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8004150:	eee2 7a22 	vfma.f32	s15, s4, s5
 8004154:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004158:	eee4 7a24 	vfma.f32	s15, s8, s9
 800415c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004160:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004164:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004168:	d896      	bhi.n	8004098 <forward_lite_dense_if32of32wf32+0x64>
 800416a:	eb06 010b 	add.w	r1, r6, fp
 800416e:	f005 000f 	and.w	r0, r5, #15
 8004172:	4673      	mov	r3, lr
 8004174:	2803      	cmp	r0, #3
 8004176:	d95f      	bls.n	8004238 <forward_lite_dense_if32of32wf32+0x204>
 8004178:	edd1 6a01 	vldr	s13, [r1, #4]
 800417c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004180:	ed93 6a00 	vldr	s12, [r3]
 8004184:	ed93 5a02 	vldr	s10, [r3, #8]
 8004188:	edd1 5a02 	vldr	s11, [r1, #8]
 800418c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004190:	edd1 6a00 	vldr	s13, [r1]
 8004194:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004198:	1f04      	subs	r4, r0, #4
 800419a:	2c03      	cmp	r4, #3
 800419c:	ed93 6a03 	vldr	s12, [r3, #12]
 80041a0:	edd1 6a03 	vldr	s13, [r1, #12]
 80041a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041a8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80041ac:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041b0:	eeb0 7a67 	vmov.f32	s14, s15
 80041b4:	d938      	bls.n	8004228 <forward_lite_dense_if32of32wf32+0x1f4>
 80041b6:	edd1 6a05 	vldr	s13, [r1, #20]
 80041ba:	edd3 7a05 	vldr	s15, [r3, #20]
 80041be:	ed93 6a04 	vldr	s12, [r3, #16]
 80041c2:	ed93 5a06 	vldr	s10, [r3, #24]
 80041c6:	edd1 5a06 	vldr	s11, [r1, #24]
 80041ca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80041ce:	edd1 6a04 	vldr	s13, [r1, #16]
 80041d2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041d6:	f1a0 0a08 	sub.w	sl, r0, #8
 80041da:	f1ba 0f03 	cmp.w	sl, #3
 80041de:	ed93 6a07 	vldr	s12, [r3, #28]
 80041e2:	edd1 6a07 	vldr	s13, [r1, #28]
 80041e6:	eee5 7a25 	vfma.f32	s15, s10, s11
 80041ea:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80041f2:	d919      	bls.n	8004228 <forward_lite_dense_if32of32wf32+0x1f4>
 80041f4:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 80041f8:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 80041fc:	ed91 6a08 	vldr	s12, [r1, #32]
 8004200:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004204:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004208:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800420c:	edd3 6a08 	vldr	s13, [r3, #32]
 8004210:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004214:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8004218:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800421c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004220:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004224:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004228:	08a4      	lsrs	r4, r4, #2
 800422a:	3401      	adds	r4, #1
 800422c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8004230:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8004234:	f000 0003 	and.w	r0, r0, #3
 8004238:	b1a8      	cbz	r0, 8004266 <forward_lite_dense_if32of32wf32+0x232>
 800423a:	edd3 6a00 	vldr	s13, [r3]
 800423e:	edd1 7a00 	vldr	s15, [r1]
 8004242:	2801      	cmp	r0, #1
 8004244:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004248:	d00d      	beq.n	8004266 <forward_lite_dense_if32of32wf32+0x232>
 800424a:	edd3 6a01 	vldr	s13, [r3, #4]
 800424e:	edd1 7a01 	vldr	s15, [r1, #4]
 8004252:	2802      	cmp	r0, #2
 8004254:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004258:	d005      	beq.n	8004266 <forward_lite_dense_if32of32wf32+0x232>
 800425a:	edd1 6a02 	vldr	s13, [r1, #8]
 800425e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004262:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004266:	444e      	add	r6, r9
 8004268:	ecac 7a01 	vstmia	ip!, {s14}
 800426c:	45e0      	cmp	r8, ip
 800426e:	f63f af09 	bhi.w	8004084 <forward_lite_dense_if32of32wf32+0x50>
 8004272:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004276:	6954      	ldr	r4, [r2, #20]
 8004278:	68d3      	ldr	r3, [r2, #12]
 800427a:	b983      	cbnz	r3, 800429e <forward_lite_dense_if32of32wf32+0x26a>
 800427c:	6915      	ldr	r5, [r2, #16]
 800427e:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004282:	4288      	cmp	r0, r1
 8004284:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004288:	ea4f 0684 	mov.w	r6, r4, lsl #2
 800428c:	f63f aee5 	bhi.w	800405a <forward_lite_dense_if32of32wf32+0x26>
 8004290:	b003      	add	sp, #12
 8004292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004296:	4628      	mov	r0, r5
 8004298:	4631      	mov	r1, r6
 800429a:	463b      	mov	r3, r7
 800429c:	e76a      	b.n	8004174 <forward_lite_dense_if32of32wf32+0x140>
 800429e:	2c00      	cmp	r4, #0
 80042a0:	d0ec      	beq.n	800427c <forward_lite_dense_if32of32wf32+0x248>
 80042a2:	edd1 7a00 	vldr	s15, [r1]
 80042a6:	ed93 7a00 	vldr	s14, [r3]
 80042aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042ae:	edc1 7a00 	vstr	s15, [r1]
 80042b2:	6954      	ldr	r4, [r2, #20]
 80042b4:	2c01      	cmp	r4, #1
 80042b6:	d9e1      	bls.n	800427c <forward_lite_dense_if32of32wf32+0x248>
 80042b8:	1d0d      	adds	r5, r1, #4
 80042ba:	2301      	movs	r3, #1
 80042bc:	68d4      	ldr	r4, [r2, #12]
 80042be:	ed95 7a00 	vldr	s14, [r5]
 80042c2:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80042c6:	edd4 7a00 	vldr	s15, [r4]
 80042ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042ce:	3301      	adds	r3, #1
 80042d0:	ece5 7a01 	vstmia	r5!, {s15}
 80042d4:	6954      	ldr	r4, [r2, #20]
 80042d6:	429c      	cmp	r4, r3
 80042d8:	d8f0      	bhi.n	80042bc <forward_lite_dense_if32of32wf32+0x288>
 80042da:	e7cf      	b.n	800427c <forward_lite_dense_if32of32wf32+0x248>
 80042dc:	00000000 	.word	0x00000000

080042e0 <forward_lite_dense_if32of32wf32_lut4>:
 80042e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e4:	b08d      	sub	sp, #52	@ 0x34
 80042e6:	4604      	mov	r4, r0
 80042e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80042ea:	4618      	mov	r0, r3
 80042ec:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 80042f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80042f4:	fb02 f303 	mul.w	r3, r2, r3
 80042f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80042fc:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8004300:	460d      	mov	r5, r1
 8004302:	9308      	str	r3, [sp, #32]
 8004304:	f1b8 0f00 	cmp.w	r8, #0
 8004308:	d004      	beq.n	8004314 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800430a:	2240      	movs	r2, #64	@ 0x40
 800430c:	4641      	mov	r1, r8
 800430e:	f000 fa77 	bl	8004800 <st_int8_copy>
 8004312:	4640      	mov	r0, r8
 8004314:	9b08      	ldr	r3, [sp, #32]
 8004316:	429c      	cmp	r4, r3
 8004318:	f080 8108 	bcs.w	800452c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800431c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800431e:	9405      	str	r4, [sp, #20]
 8004320:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8004324:	f007 0301 	and.w	r3, r7, #1
 8004328:	08fa      	lsrs	r2, r7, #3
 800432a:	9303      	str	r3, [sp, #12]
 800432c:	00bb      	lsls	r3, r7, #2
 800432e:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8004332:	9202      	str	r2, [sp, #8]
 8004334:	f027 0901 	bic.w	r9, r7, #1
 8004338:	0092      	lsls	r2, r2, #2
 800433a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800433c:	9b05      	ldr	r3, [sp, #20]
 800433e:	9204      	str	r2, [sp, #16]
 8004340:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8004344:	f105 0120 	add.w	r1, r5, #32
 8004348:	46e6      	mov	lr, ip
 800434a:	f8cd c01c 	str.w	ip, [sp, #28]
 800434e:	465c      	mov	r4, fp
 8004350:	9617      	str	r6, [sp, #92]	@ 0x5c
 8004352:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8004356:	9a07      	ldr	r2, [sp, #28]
 8004358:	eb03 0a02 	add.w	sl, r3, r2
 800435c:	459a      	cmp	sl, r3
 800435e:	f1a1 0220 	sub.w	r2, r1, #32
 8004362:	9206      	str	r2, [sp, #24]
 8004364:	f240 80e5 	bls.w	8004532 <forward_lite_dense_if32of32wf32_lut4+0x252>
 8004368:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 800436c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800436e:	4698      	mov	r8, r3
 8004370:	465d      	mov	r5, fp
 8004372:	9b02      	ldr	r3, [sp, #8]
 8004374:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8004564 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 80bc 	beq.w	80044f6 <forward_lite_dense_if32of32wf32_lut4+0x216>
 800437e:	9b04      	ldr	r3, [sp, #16]
 8004380:	eb02 0c03 	add.w	ip, r2, r3
 8004384:	460b      	mov	r3, r1
 8004386:	7817      	ldrb	r7, [r2, #0]
 8004388:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800438c:	7856      	ldrb	r6, [r2, #1]
 800438e:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 8004392:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8004396:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800439a:	ed13 5a04 	vldr	s10, [r3, #-16]
 800439e:	ed53 5a03 	vldr	s11, [r3, #-12]
 80043a2:	ed13 6a02 	vldr	s12, [r3, #-8]
 80043a6:	ed53 6a01 	vldr	s13, [r3, #-4]
 80043aa:	f007 0e0f 	and.w	lr, r7, #15
 80043ae:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80043b2:	edde 7a00 	vldr	s15, [lr]
 80043b6:	093f      	lsrs	r7, r7, #4
 80043b8:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80043bc:	ed97 3a00 	vldr	s6, [r7]
 80043c0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80043c4:	0937      	lsrs	r7, r6, #4
 80043c6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80043ca:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80043ce:	f006 060f 	and.w	r6, r6, #15
 80043d2:	edd7 3a00 	vldr	s7, [r7]
 80043d6:	7897      	ldrb	r7, [r2, #2]
 80043d8:	eee3 7a84 	vfma.f32	s15, s7, s8
 80043dc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80043e0:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 80043e4:	ed96 4a00 	vldr	s8, [r6]
 80043e8:	78d6      	ldrb	r6, [r2, #3]
 80043ea:	eee4 7a24 	vfma.f32	s15, s8, s9
 80043ee:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80043f2:	f007 070f 	and.w	r7, r7, #15
 80043f6:	edde 4a00 	vldr	s9, [lr]
 80043fa:	eee4 7a85 	vfma.f32	s15, s9, s10
 80043fe:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004402:	3204      	adds	r2, #4
 8004404:	ed97 5a00 	vldr	s10, [r7]
 8004408:	0937      	lsrs	r7, r6, #4
 800440a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800440e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004412:	f006 060f 	and.w	r6, r6, #15
 8004416:	edd7 5a00 	vldr	s11, [r7]
 800441a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800441e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004422:	4562      	cmp	r2, ip
 8004424:	ed96 6a00 	vldr	s12, [r6]
 8004428:	eee6 7a26 	vfma.f32	s15, s12, s13
 800442c:	f103 0320 	add.w	r3, r3, #32
 8004430:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004434:	d1a7      	bne.n	8004386 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8004436:	46a6      	mov	lr, r4
 8004438:	45ce      	cmp	lr, r9
 800443a:	d261      	bcs.n	8004500 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800443c:	eba5 070e 	sub.w	r7, r5, lr
 8004440:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8004444:	f10e 0208 	add.w	r2, lr, #8
 8004448:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 800444c:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8004450:	f8cd a004 	str.w	sl, [sp, #4]
 8004454:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8004458:	ed52 5a01 	vldr	s11, [r2, #-4]
 800445c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8004460:	f003 0a0f 	and.w	sl, r3, #15
 8004464:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8004468:	edda 7a00 	vldr	s15, [sl]
 800446c:	091b      	lsrs	r3, r3, #4
 800446e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004472:	ed93 6a00 	vldr	s12, [r3]
 8004476:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800447a:	42b7      	cmp	r7, r6
 800447c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004480:	f102 0208 	add.w	r2, r2, #8
 8004484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004488:	d1e4      	bne.n	8004454 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800448a:	f10b 0b01 	add.w	fp, fp, #1
 800448e:	f8dd a004 	ldr.w	sl, [sp, #4]
 8004492:	eb0c 020b 	add.w	r2, ip, fp
 8004496:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800449a:	9b03      	ldr	r3, [sp, #12]
 800449c:	b30b      	cbz	r3, 80044e2 <forward_lite_dense_if32of32wf32_lut4+0x202>
 800449e:	f812 3b01 	ldrb.w	r3, [r2], #1
 80044a2:	edde 7a00 	vldr	s15, [lr]
 80044a6:	091b      	lsrs	r3, r3, #4
 80044a8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80044ac:	edd3 6a00 	vldr	s13, [r3]
 80044b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80044b4:	eca8 7a01 	vstmia	r8!, {s14}
 80044b8:	45c2      	cmp	sl, r8
 80044ba:	f63f af5a 	bhi.w	8004372 <forward_lite_dense_if32of32wf32_lut4+0x92>
 80044be:	9b05      	ldr	r3, [sp, #20]
 80044c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044c2:	189d      	adds	r5, r3, r2
 80044c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80044c6:	b9eb      	cbnz	r3, 8004504 <forward_lite_dense_if32of32wf32_lut4+0x224>
 80044c8:	9b08      	ldr	r3, [sp, #32]
 80044ca:	42ab      	cmp	r3, r5
 80044cc:	d92e      	bls.n	800452c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80044ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044d0:	4499      	add	r9, r3
 80044d2:	441c      	add	r4, r3
 80044d4:	4419      	add	r1, r3
 80044d6:	9b05      	ldr	r3, [sp, #20]
 80044d8:	459a      	cmp	sl, r3
 80044da:	d92c      	bls.n	8004536 <forward_lite_dense_if32of32wf32_lut4+0x256>
 80044dc:	9505      	str	r5, [sp, #20]
 80044de:	462b      	mov	r3, r5
 80044e0:	e739      	b.n	8004356 <forward_lite_dense_if32of32wf32_lut4+0x76>
 80044e2:	eca8 7a01 	vstmia	r8!, {s14}
 80044e6:	45c2      	cmp	sl, r8
 80044e8:	d9e9      	bls.n	80044be <forward_lite_dense_if32of32wf32_lut4+0x1de>
 80044ea:	9b02      	ldr	r3, [sp, #8]
 80044ec:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004564 <forward_lite_dense_if32of32wf32_lut4+0x284>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f47f af44 	bne.w	800437e <forward_lite_dense_if32of32wf32_lut4+0x9e>
 80044f6:	f8dd e018 	ldr.w	lr, [sp, #24]
 80044fa:	45ce      	cmp	lr, r9
 80044fc:	4694      	mov	ip, r2
 80044fe:	d39d      	bcc.n	800443c <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8004500:	4662      	mov	r2, ip
 8004502:	e7ca      	b.n	800449a <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004504:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0de      	beq.n	80044c8 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800450a:	9b07      	ldr	r3, [sp, #28]
 800450c:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8004510:	1aea      	subs	r2, r5, r3
 8004512:	edd2 7a00 	vldr	s15, [r2]
 8004516:	ecbc 7a01 	vldmia	ip!, {s14}
 800451a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800451e:	ece2 7a01 	vstmia	r2!, {s15}
 8004522:	42aa      	cmp	r2, r5
 8004524:	d1f5      	bne.n	8004512 <forward_lite_dense_if32of32wf32_lut4+0x232>
 8004526:	9b08      	ldr	r3, [sp, #32]
 8004528:	42ab      	cmp	r3, r5
 800452a:	d8d0      	bhi.n	80044ce <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800452c:	b00d      	add	sp, #52	@ 0x34
 800452e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004532:	461d      	mov	r5, r3
 8004534:	e7c6      	b.n	80044c4 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8004536:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800453a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800453c:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800453e:	eba5 0c0c 	sub.w	ip, r5, ip
 8004542:	b169      	cbz	r1, 8004560 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004544:	4663      	mov	r3, ip
 8004546:	4632      	mov	r2, r6
 8004548:	ed93 7a00 	vldr	s14, [r3]
 800454c:	ecf2 7a01 	vldmia	r2!, {s15}
 8004550:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004554:	ece3 7a01 	vstmia	r3!, {s15}
 8004558:	429d      	cmp	r5, r3
 800455a:	d1f5      	bne.n	8004548 <forward_lite_dense_if32of32wf32_lut4+0x268>
 800455c:	2900      	cmp	r1, #0
 800455e:	d1f1      	bne.n	8004544 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8004560:	e7fe      	b.n	8004560 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8004562:	bf00      	nop
 8004564:	00000000 	.word	0x00000000

08004568 <forward_lite_dense_if32of32wf32_lut8>:
 8004568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800456c:	b087      	sub	sp, #28
 800456e:	4605      	mov	r5, r0
 8004570:	9205      	str	r2, [sp, #20]
 8004572:	4618      	mov	r0, r3
 8004574:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004578:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004582:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8004586:	460f      	mov	r7, r1
 8004588:	9303      	str	r3, [sp, #12]
 800458a:	b12c      	cbz	r4, 8004598 <forward_lite_dense_if32of32wf32_lut8+0x30>
 800458c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004590:	4621      	mov	r1, r4
 8004592:	f000 f935 	bl	8004800 <st_int8_copy>
 8004596:	4620      	mov	r0, r4
 8004598:	9b03      	ldr	r3, [sp, #12]
 800459a:	429d      	cmp	r5, r3
 800459c:	f080 8115 	bcs.w	80047ca <forward_lite_dense_if32of32wf32_lut8+0x262>
 80045a0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80045a2:	9500      	str	r5, [sp, #0]
 80045a4:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 80045a8:	0099      	lsls	r1, r3, #2
 80045aa:	9b00      	ldr	r3, [sp, #0]
 80045ac:	9104      	str	r1, [sp, #16]
 80045ae:	00b2      	lsls	r2, r6, #2
 80045b0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 80045b4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 80045b8:	464d      	mov	r5, r9
 80045ba:	4689      	mov	r9, r1
 80045bc:	4611      	mov	r1, r2
 80045be:	465a      	mov	r2, fp
 80045c0:	eb03 0b09 	add.w	fp, r3, r9
 80045c4:	3720      	adds	r7, #32
 80045c6:	459b      	cmp	fp, r3
 80045c8:	f006 0407 	and.w	r4, r6, #7
 80045cc:	f1a7 0e20 	sub.w	lr, r7, #32
 80045d0:	f240 80d6 	bls.w	8004780 <forward_lite_dense_if32of32wf32_lut8+0x218>
 80045d4:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 80045d8:	469c      	mov	ip, r3
 80045da:	9b05      	ldr	r3, [sp, #20]
 80045dc:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80047fc <forward_lite_dense_if32of32wf32_lut8+0x294>
 80045e0:	2d00      	cmp	r5, #0
 80045e2:	f000 80db 	beq.w	800479c <forward_lite_dense_if32of32wf32_lut8+0x234>
 80045e6:	eb03 090a 	add.w	r9, r3, sl
 80045ea:	463e      	mov	r6, r7
 80045ec:	f893 e001 	ldrb.w	lr, [r3, #1]
 80045f0:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 80045f4:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 80045f8:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 80045fc:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8004600:	ed16 5a04 	vldr	s10, [r6, #-16]
 8004604:	ed56 5a03 	vldr	s11, [r6, #-12]
 8004608:	ed16 6a02 	vldr	s12, [r6, #-8]
 800460c:	ed56 6a01 	vldr	s13, [r6, #-4]
 8004610:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004614:	edde 7a00 	vldr	s15, [lr]
 8004618:	f893 e000 	ldrb.w	lr, [r3]
 800461c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004620:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004624:	ed9e 3a00 	vldr	s6, [lr]
 8004628:	f893 e002 	ldrb.w	lr, [r3, #2]
 800462c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004630:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004634:	3308      	adds	r3, #8
 8004636:	edde 3a00 	vldr	s7, [lr]
 800463a:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800463e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004642:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004646:	3620      	adds	r6, #32
 8004648:	ed9e 4a00 	vldr	s8, [lr]
 800464c:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 8004650:	eee4 7a24 	vfma.f32	s15, s8, s9
 8004654:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004658:	edde 4a00 	vldr	s9, [lr]
 800465c:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 8004660:	eee4 7a85 	vfma.f32	s15, s9, s10
 8004664:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004668:	ed9e 5a00 	vldr	s10, [lr]
 800466c:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 8004670:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004674:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004678:	edde 5a00 	vldr	s11, [lr]
 800467c:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 8004680:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004684:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004688:	454b      	cmp	r3, r9
 800468a:	ed9e 6a00 	vldr	s12, [lr]
 800468e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004692:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004696:	d1a9      	bne.n	80045ec <forward_lite_dense_if32of32wf32_lut8+0x84>
 8004698:	4643      	mov	r3, r8
 800469a:	2c00      	cmp	r4, #0
 800469c:	d07c      	beq.n	8004798 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800469e:	f899 6000 	ldrb.w	r6, [r9]
 80046a2:	edd3 7a00 	vldr	s15, [r3]
 80046a6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80046aa:	edd6 6a00 	vldr	s13, [r6]
 80046ae:	2c01      	cmp	r4, #1
 80046b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046b4:	d045      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046b6:	f899 6001 	ldrb.w	r6, [r9, #1]
 80046ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80046be:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80046c2:	edd6 6a00 	vldr	s13, [r6]
 80046c6:	2c02      	cmp	r4, #2
 80046c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046cc:	d039      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046ce:	f899 6002 	ldrb.w	r6, [r9, #2]
 80046d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80046d6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80046da:	edd6 6a00 	vldr	s13, [r6]
 80046de:	2c03      	cmp	r4, #3
 80046e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046e4:	d02d      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046e6:	f899 6003 	ldrb.w	r6, [r9, #3]
 80046ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80046ee:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80046f2:	edd6 7a00 	vldr	s15, [r6]
 80046f6:	2c04      	cmp	r4, #4
 80046f8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046fc:	d021      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046fe:	f899 6004 	ldrb.w	r6, [r9, #4]
 8004702:	edd3 6a04 	vldr	s13, [r3, #16]
 8004706:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800470a:	edd6 7a00 	vldr	s15, [r6]
 800470e:	2c05      	cmp	r4, #5
 8004710:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004714:	d015      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004716:	f899 6005 	ldrb.w	r6, [r9, #5]
 800471a:	edd3 6a05 	vldr	s13, [r3, #20]
 800471e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004722:	edd6 7a00 	vldr	s15, [r6]
 8004726:	2c06      	cmp	r4, #6
 8004728:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800472c:	d009      	beq.n	8004742 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800472e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004732:	f899 3006 	ldrb.w	r3, [r9, #6]
 8004736:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800473a:	edd3 6a00 	vldr	s13, [r3]
 800473e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004742:	eb09 0304 	add.w	r3, r9, r4
 8004746:	ecac 7a01 	vstmia	ip!, {s14}
 800474a:	45e3      	cmp	fp, ip
 800474c:	f63f af46 	bhi.w	80045dc <forward_lite_dense_if32of32wf32_lut8+0x74>
 8004750:	e9dd 3900 	ldrd	r3, r9, [sp]
 8004754:	9e04      	ldr	r6, [sp, #16]
 8004756:	eb03 0e06 	add.w	lr, r3, r6
 800475a:	bb1a      	cbnz	r2, 80047a4 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800475c:	9b03      	ldr	r3, [sp, #12]
 800475e:	4573      	cmp	r3, lr
 8004760:	d933      	bls.n	80047ca <forward_lite_dense_if32of32wf32_lut8+0x262>
 8004762:	9b00      	ldr	r3, [sp, #0]
 8004764:	459b      	cmp	fp, r3
 8004766:	4488      	add	r8, r1
 8004768:	440f      	add	r7, r1
 800476a:	d942      	bls.n	80047f2 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800476c:	4673      	mov	r3, lr
 800476e:	eb03 0b09 	add.w	fp, r3, r9
 8004772:	459b      	cmp	fp, r3
 8004774:	f8cd e000 	str.w	lr, [sp]
 8004778:	f1a7 0e20 	sub.w	lr, r7, #32
 800477c:	f63f af2a 	bhi.w	80045d4 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 8004780:	b97a      	cbnz	r2, 80047a2 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 8004782:	461d      	mov	r5, r3
 8004784:	9b03      	ldr	r3, [sp, #12]
 8004786:	42ab      	cmp	r3, r5
 8004788:	4649      	mov	r1, r9
 800478a:	4693      	mov	fp, r2
 800478c:	d91d      	bls.n	80047ca <forward_lite_dense_if32of32wf32_lut8+0x262>
 800478e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004790:	4249      	negs	r1, r1
 8004792:	465b      	mov	r3, fp
 8004794:	b9e3      	cbnz	r3, 80047d0 <forward_lite_dense_if32of32wf32_lut8+0x268>
 8004796:	e7fe      	b.n	8004796 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 8004798:	464b      	mov	r3, r9
 800479a:	e7d4      	b.n	8004746 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800479c:	4699      	mov	r9, r3
 800479e:	9b02      	ldr	r3, [sp, #8]
 80047a0:	e77b      	b.n	800469a <forward_lite_dense_if32of32wf32_lut8+0x132>
 80047a2:	469e      	mov	lr, r3
 80047a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0d8      	beq.n	800475c <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 80047aa:	ebae 0309 	sub.w	r3, lr, r9
 80047ae:	4616      	mov	r6, r2
 80047b0:	edd3 7a00 	vldr	s15, [r3]
 80047b4:	ecb6 7a01 	vldmia	r6!, {s14}
 80047b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047bc:	ece3 7a01 	vstmia	r3!, {s15}
 80047c0:	4573      	cmp	r3, lr
 80047c2:	d1f5      	bne.n	80047b0 <forward_lite_dense_if32of32wf32_lut8+0x248>
 80047c4:	9b03      	ldr	r3, [sp, #12]
 80047c6:	4573      	cmp	r3, lr
 80047c8:	d8cb      	bhi.n	8004762 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 80047ca:	b007      	add	sp, #28
 80047cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d0:	2a00      	cmp	r2, #0
 80047d2:	d0df      	beq.n	8004794 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 80047d4:	469b      	mov	fp, r3
 80047d6:	4429      	add	r1, r5
 80047d8:	460b      	mov	r3, r1
 80047da:	465a      	mov	r2, fp
 80047dc:	ed93 7a00 	vldr	s14, [r3]
 80047e0:	ecf2 7a01 	vldmia	r2!, {s15}
 80047e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047e8:	ece3 7a01 	vstmia	r3!, {s15}
 80047ec:	42ab      	cmp	r3, r5
 80047ee:	d1f5      	bne.n	80047dc <forward_lite_dense_if32of32wf32_lut8+0x274>
 80047f0:	e7f2      	b.n	80047d8 <forward_lite_dense_if32of32wf32_lut8+0x270>
 80047f2:	4649      	mov	r1, r9
 80047f4:	4693      	mov	fp, r2
 80047f6:	4675      	mov	r5, lr
 80047f8:	e7c9      	b.n	800478e <forward_lite_dense_if32of32wf32_lut8+0x226>
 80047fa:	bf00      	nop
 80047fc:	00000000 	.word	0x00000000

08004800 <st_int8_copy>:
 8004800:	4288      	cmp	r0, r1
 8004802:	d021      	beq.n	8004848 <st_int8_copy+0x48>
 8004804:	b302      	cbz	r2, 8004848 <st_int8_copy+0x48>
 8004806:	4288      	cmp	r0, r1
 8004808:	d313      	bcc.n	8004832 <st_int8_copy+0x32>
 800480a:	2a03      	cmp	r2, #3
 800480c:	d81d      	bhi.n	800484a <st_int8_copy+0x4a>
 800480e:	3a01      	subs	r2, #1
 8004810:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004814:	f801 3b01 	strb.w	r3, [r1], #1
 8004818:	b1b2      	cbz	r2, 8004848 <st_int8_copy+0x48>
 800481a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800481e:	f801 3b01 	strb.w	r3, [r1], #1
 8004822:	2a01      	cmp	r2, #1
 8004824:	f000 8088 	beq.w	8004938 <st_int8_copy+0x138>
 8004828:	f810 3b01 	ldrb.w	r3, [r0], #1
 800482c:	f801 3b01 	strb.w	r3, [r1], #1
 8004830:	4770      	bx	lr
 8004832:	1883      	adds	r3, r0, r2
 8004834:	428b      	cmp	r3, r1
 8004836:	d9e8      	bls.n	800480a <st_int8_copy+0xa>
 8004838:	440a      	add	r2, r1
 800483a:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800483e:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004842:	4298      	cmp	r0, r3
 8004844:	d1f9      	bne.n	800483a <st_int8_copy+0x3a>
 8004846:	4770      	bx	lr
 8004848:	4770      	bx	lr
 800484a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800484e:	f001 0e03 	and.w	lr, r1, #3
 8004852:	f1ce 0304 	rsb	r3, lr, #4
 8004856:	eba2 0c03 	sub.w	ip, r2, r3
 800485a:	f000 0803 	and.w	r8, r0, #3
 800485e:	f1ce 0203 	rsb	r2, lr, #3
 8004862:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004866:	f801 3b01 	strb.w	r3, [r1], #1
 800486a:	b182      	cbz	r2, 800488e <st_int8_copy+0x8e>
 800486c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004870:	f801 3b01 	strb.w	r3, [r1], #1
 8004874:	2a01      	cmp	r2, #1
 8004876:	d00a      	beq.n	800488e <st_int8_copy+0x8e>
 8004878:	f810 3b01 	ldrb.w	r3, [r0], #1
 800487c:	f801 3b01 	strb.w	r3, [r1], #1
 8004880:	f1be 0f01 	cmp.w	lr, #1
 8004884:	d003      	beq.n	800488e <st_int8_copy+0x8e>
 8004886:	f810 3b01 	ldrb.w	r3, [r0], #1
 800488a:	f801 3b01 	strb.w	r3, [r1], #1
 800488e:	45c6      	cmp	lr, r8
 8004890:	d02a      	beq.n	80048e8 <st_int8_copy+0xe8>
 8004892:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8004896:	d00a      	beq.n	80048ae <st_int8_copy+0xae>
 8004898:	f850 3b04 	ldr.w	r3, [r0], #4
 800489c:	f850 4b04 	ldr.w	r4, [r0], #4
 80048a0:	f850 5b04 	ldr.w	r5, [r0], #4
 80048a4:	f850 6b04 	ldr.w	r6, [r0], #4
 80048a8:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80048aa:	3a01      	subs	r2, #1
 80048ac:	d1f4      	bne.n	8004898 <st_int8_copy+0x98>
 80048ae:	f01c 0f08 	tst.w	ip, #8
 80048b2:	d004      	beq.n	80048be <st_int8_copy+0xbe>
 80048b4:	f850 3b04 	ldr.w	r3, [r0], #4
 80048b8:	f850 4b04 	ldr.w	r4, [r0], #4
 80048bc:	c118      	stmia	r1!, {r3, r4}
 80048be:	f01c 0f04 	tst.w	ip, #4
 80048c2:	d003      	beq.n	80048cc <st_int8_copy+0xcc>
 80048c4:	f850 3b04 	ldr.w	r3, [r0], #4
 80048c8:	f841 3b04 	str.w	r3, [r1], #4
 80048cc:	f01c 0f02 	tst.w	ip, #2
 80048d0:	d003      	beq.n	80048da <st_int8_copy+0xda>
 80048d2:	f830 3b02 	ldrh.w	r3, [r0], #2
 80048d6:	f821 3b02 	strh.w	r3, [r1], #2
 80048da:	f01c 0f01 	tst.w	ip, #1
 80048de:	d001      	beq.n	80048e4 <st_int8_copy+0xe4>
 80048e0:	7803      	ldrb	r3, [r0, #0]
 80048e2:	700b      	strb	r3, [r1, #0]
 80048e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048e8:	ea5f 199c 	movs.w	r9, ip, lsr #6
 80048ec:	d00e      	beq.n	800490c <st_int8_copy+0x10c>
 80048ee:	4688      	mov	r8, r1
 80048f0:	4686      	mov	lr, r0
 80048f2:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048f6:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048fa:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048fe:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004902:	f1b9 0901 	subs.w	r9, r9, #1
 8004906:	4641      	mov	r1, r8
 8004908:	4670      	mov	r0, lr
 800490a:	d1f0      	bne.n	80048ee <st_int8_copy+0xee>
 800490c:	f01c 0f20 	tst.w	ip, #32
 8004910:	d007      	beq.n	8004922 <st_int8_copy+0x122>
 8004912:	4688      	mov	r8, r1
 8004914:	4686      	mov	lr, r0
 8004916:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800491a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800491e:	4641      	mov	r1, r8
 8004920:	4670      	mov	r0, lr
 8004922:	f01c 0f10 	tst.w	ip, #16
 8004926:	d001      	beq.n	800492c <st_int8_copy+0x12c>
 8004928:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800492a:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800492c:	f01c 0f08 	tst.w	ip, #8
 8004930:	d0c5      	beq.n	80048be <st_int8_copy+0xbe>
 8004932:	c818      	ldmia	r0!, {r3, r4}
 8004934:	c118      	stmia	r1!, {r3, r4}
 8004936:	e7c2      	b.n	80048be <st_int8_copy+0xbe>
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop

0800493c <ai_array_to_buffer_fmt>:
 800493c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004940:	2b02      	cmp	r3, #2
 8004942:	d055      	beq.n	80049f0 <ai_array_to_buffer_fmt+0xb4>
 8004944:	4a2d      	ldr	r2, [pc, #180]	@ (80049fc <ai_array_to_buffer_fmt+0xc0>)
 8004946:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800494a:	4293      	cmp	r3, r2
 800494c:	d010      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 800494e:	dc21      	bgt.n	8004994 <ai_array_to_buffer_fmt+0x58>
 8004950:	4a2b      	ldr	r2, [pc, #172]	@ (8004a00 <ai_array_to_buffer_fmt+0xc4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00c      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 8004956:	dd0f      	ble.n	8004978 <ai_array_to_buffer_fmt+0x3c>
 8004958:	4a2a      	ldr	r2, [pc, #168]	@ (8004a04 <ai_array_to_buffer_fmt+0xc8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d008      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 800495e:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8004962:	4293      	cmp	r3, r2
 8004964:	d004      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 8004966:	4a28      	ldr	r2, [pc, #160]	@ (8004a08 <ai_array_to_buffer_fmt+0xcc>)
 8004968:	4293      	cmp	r3, r2
 800496a:	bf0c      	ite	eq
 800496c:	4613      	moveq	r3, r2
 800496e:	2340      	movne	r3, #64	@ 0x40
 8004970:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004974:	4318      	orrs	r0, r3
 8004976:	4770      	bx	lr
 8004978:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800497c:	4293      	cmp	r3, r2
 800497e:	d0f7      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 8004980:	dd2c      	ble.n	80049dc <ai_array_to_buffer_fmt+0xa0>
 8004982:	4a22      	ldr	r2, [pc, #136]	@ (8004a0c <ai_array_to_buffer_fmt+0xd0>)
 8004984:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004988:	4293      	cmp	r3, r2
 800498a:	bf0c      	ite	eq
 800498c:	4613      	moveq	r3, r2
 800498e:	2340      	movne	r3, #64	@ 0x40
 8004990:	4318      	orrs	r0, r3
 8004992:	4770      	bx	lr
 8004994:	4a1e      	ldr	r2, [pc, #120]	@ (8004a10 <ai_array_to_buffer_fmt+0xd4>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d0ea      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 800499a:	dd10      	ble.n	80049be <ai_array_to_buffer_fmt+0x82>
 800499c:	4a1d      	ldr	r2, [pc, #116]	@ (8004a14 <ai_array_to_buffer_fmt+0xd8>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d0e6      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049a2:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d0e2      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049aa:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80049ae:	4293      	cmp	r3, r2
 80049b0:	bf0c      	ite	eq
 80049b2:	4613      	moveq	r3, r2
 80049b4:	2340      	movne	r3, #64	@ 0x40
 80049b6:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80049ba:	4318      	orrs	r0, r3
 80049bc:	4770      	bx	lr
 80049be:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d0d4      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049c6:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d0d0      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049ce:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80049d2:	4293      	cmp	r3, r2
 80049d4:	bf0c      	ite	eq
 80049d6:	4613      	moveq	r3, r2
 80049d8:	2340      	movne	r3, #64	@ 0x40
 80049da:	e7c9      	b.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049dc:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d0c5      	beq.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049e4:	3280      	adds	r2, #128	@ 0x80
 80049e6:	4293      	cmp	r3, r2
 80049e8:	bf0c      	ite	eq
 80049ea:	4613      	moveq	r3, r2
 80049ec:	2340      	movne	r3, #64	@ 0x40
 80049ee:	e7bf      	b.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049f0:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <ai_array_to_buffer_fmt+0xdc>)
 80049f2:	4003      	ands	r3, r0
 80049f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049f8:	e7ba      	b.n	8004970 <ai_array_to_buffer_fmt+0x34>
 80049fa:	bf00      	nop
 80049fc:	00821040 	.word	0x00821040
 8004a00:	00040840 	.word	0x00040840
 8004a04:	00041040 	.word	0x00041040
 8004a08:	0004084f 	.word	0x0004084f
 8004a0c:	00040447 	.word	0x00040447
 8004a10:	00840447 	.word	0x00840447
 8004a14:	0084084f 	.word	0x0084084f
 8004a18:	00803fff 	.word	0x00803fff

08004a1c <ai_array_get_data_byte_size>:
 8004a1c:	b169      	cbz	r1, 8004a3a <ai_array_get_data_byte_size+0x1e>
 8004a1e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004a22:	fb01 f303 	mul.w	r3, r1, r3
 8004a26:	3307      	adds	r3, #7
 8004a28:	f023 0307 	bic.w	r3, r3, #7
 8004a2c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8004a30:	fa23 f000 	lsr.w	r0, r3, r0
 8004a34:	3007      	adds	r0, #7
 8004a36:	08c0      	lsrs	r0, r0, #3
 8004a38:	4770      	bx	lr
 8004a3a:	4608      	mov	r0, r1
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop

08004a40 <ai_version_get>:
 8004a40:	0212      	lsls	r2, r2, #8
 8004a42:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004a46:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8004a4a:	4770      	bx	lr

08004a4c <get_tensor_byte_size>:
 8004a4c:	b410      	push	{r4}
 8004a4e:	6983      	ldr	r3, [r0, #24]
 8004a50:	68c4      	ldr	r4, [r0, #12]
 8004a52:	6941      	ldr	r1, [r0, #20]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68e0      	ldr	r0, [r4, #12]
 8004a58:	4a07      	ldr	r2, [pc, #28]	@ (8004a78 <get_tensor_byte_size+0x2c>)
 8004a5a:	68c9      	ldr	r1, [r1, #12]
 8004a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a60:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004a64:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004a68:	fb01 f000 	mul.w	r0, r1, r0
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	bf04      	itt	eq
 8004a70:	3007      	addeq	r0, #7
 8004a72:	08c0      	lsreq	r0, r0, #3
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	000400c0 	.word	0x000400c0

08004a7c <__cvt>:
 8004a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a80:	ec57 6b10 	vmov	r6, r7, d0
 8004a84:	2f00      	cmp	r7, #0
 8004a86:	460c      	mov	r4, r1
 8004a88:	4619      	mov	r1, r3
 8004a8a:	463b      	mov	r3, r7
 8004a8c:	bfbb      	ittet	lt
 8004a8e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004a92:	461f      	movlt	r7, r3
 8004a94:	2300      	movge	r3, #0
 8004a96:	232d      	movlt	r3, #45	@ 0x2d
 8004a98:	700b      	strb	r3, [r1, #0]
 8004a9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a9c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004aa0:	4691      	mov	r9, r2
 8004aa2:	f023 0820 	bic.w	r8, r3, #32
 8004aa6:	bfbc      	itt	lt
 8004aa8:	4632      	movlt	r2, r6
 8004aaa:	4616      	movlt	r6, r2
 8004aac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ab0:	d005      	beq.n	8004abe <__cvt+0x42>
 8004ab2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004ab6:	d100      	bne.n	8004aba <__cvt+0x3e>
 8004ab8:	3401      	adds	r4, #1
 8004aba:	2102      	movs	r1, #2
 8004abc:	e000      	b.n	8004ac0 <__cvt+0x44>
 8004abe:	2103      	movs	r1, #3
 8004ac0:	ab03      	add	r3, sp, #12
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	ab02      	add	r3, sp, #8
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	ec47 6b10 	vmov	d0, r6, r7
 8004acc:	4653      	mov	r3, sl
 8004ace:	4622      	mov	r2, r4
 8004ad0:	f000 ff0e 	bl	80058f0 <_dtoa_r>
 8004ad4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004ad8:	4605      	mov	r5, r0
 8004ada:	d119      	bne.n	8004b10 <__cvt+0x94>
 8004adc:	f019 0f01 	tst.w	r9, #1
 8004ae0:	d00e      	beq.n	8004b00 <__cvt+0x84>
 8004ae2:	eb00 0904 	add.w	r9, r0, r4
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2300      	movs	r3, #0
 8004aea:	4630      	mov	r0, r6
 8004aec:	4639      	mov	r1, r7
 8004aee:	f7fb fff3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004af2:	b108      	cbz	r0, 8004af8 <__cvt+0x7c>
 8004af4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004af8:	2230      	movs	r2, #48	@ 0x30
 8004afa:	9b03      	ldr	r3, [sp, #12]
 8004afc:	454b      	cmp	r3, r9
 8004afe:	d31e      	bcc.n	8004b3e <__cvt+0xc2>
 8004b00:	9b03      	ldr	r3, [sp, #12]
 8004b02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004b04:	1b5b      	subs	r3, r3, r5
 8004b06:	4628      	mov	r0, r5
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	b004      	add	sp, #16
 8004b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b14:	eb00 0904 	add.w	r9, r0, r4
 8004b18:	d1e5      	bne.n	8004ae6 <__cvt+0x6a>
 8004b1a:	7803      	ldrb	r3, [r0, #0]
 8004b1c:	2b30      	cmp	r3, #48	@ 0x30
 8004b1e:	d10a      	bne.n	8004b36 <__cvt+0xba>
 8004b20:	2200      	movs	r2, #0
 8004b22:	2300      	movs	r3, #0
 8004b24:	4630      	mov	r0, r6
 8004b26:	4639      	mov	r1, r7
 8004b28:	f7fb ffd6 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b2c:	b918      	cbnz	r0, 8004b36 <__cvt+0xba>
 8004b2e:	f1c4 0401 	rsb	r4, r4, #1
 8004b32:	f8ca 4000 	str.w	r4, [sl]
 8004b36:	f8da 3000 	ldr.w	r3, [sl]
 8004b3a:	4499      	add	r9, r3
 8004b3c:	e7d3      	b.n	8004ae6 <__cvt+0x6a>
 8004b3e:	1c59      	adds	r1, r3, #1
 8004b40:	9103      	str	r1, [sp, #12]
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e7d9      	b.n	8004afa <__cvt+0x7e>

08004b46 <__exponent>:
 8004b46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b48:	2900      	cmp	r1, #0
 8004b4a:	bfba      	itte	lt
 8004b4c:	4249      	neglt	r1, r1
 8004b4e:	232d      	movlt	r3, #45	@ 0x2d
 8004b50:	232b      	movge	r3, #43	@ 0x2b
 8004b52:	2909      	cmp	r1, #9
 8004b54:	7002      	strb	r2, [r0, #0]
 8004b56:	7043      	strb	r3, [r0, #1]
 8004b58:	dd29      	ble.n	8004bae <__exponent+0x68>
 8004b5a:	f10d 0407 	add.w	r4, sp, #7
 8004b5e:	4625      	mov	r5, r4
 8004b60:	270a      	movs	r7, #10
 8004b62:	4622      	mov	r2, r4
 8004b64:	fbb1 f6f7 	udiv	r6, r1, r7
 8004b68:	fb07 1316 	mls	r3, r7, r6, r1
 8004b6c:	3330      	adds	r3, #48	@ 0x30
 8004b6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004b72:	460b      	mov	r3, r1
 8004b74:	2b63      	cmp	r3, #99	@ 0x63
 8004b76:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	dcf1      	bgt.n	8004b62 <__exponent+0x1c>
 8004b7e:	3130      	adds	r1, #48	@ 0x30
 8004b80:	1e93      	subs	r3, r2, #2
 8004b82:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004b86:	1c41      	adds	r1, r0, #1
 8004b88:	461c      	mov	r4, r3
 8004b8a:	42ab      	cmp	r3, r5
 8004b8c:	d30a      	bcc.n	8004ba4 <__exponent+0x5e>
 8004b8e:	f10d 0309 	add.w	r3, sp, #9
 8004b92:	1a9b      	subs	r3, r3, r2
 8004b94:	42a5      	cmp	r5, r4
 8004b96:	bf38      	it	cc
 8004b98:	2300      	movcc	r3, #0
 8004b9a:	1c82      	adds	r2, r0, #2
 8004b9c:	4413      	add	r3, r2
 8004b9e:	1a18      	subs	r0, r3, r0
 8004ba0:	b003      	add	sp, #12
 8004ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ba4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004ba8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004bac:	e7ed      	b.n	8004b8a <__exponent+0x44>
 8004bae:	2330      	movs	r3, #48	@ 0x30
 8004bb0:	3130      	adds	r1, #48	@ 0x30
 8004bb2:	7083      	strb	r3, [r0, #2]
 8004bb4:	70c1      	strb	r1, [r0, #3]
 8004bb6:	1d03      	adds	r3, r0, #4
 8004bb8:	e7f1      	b.n	8004b9e <__exponent+0x58>
	...

08004bbc <_printf_float>:
 8004bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc0:	b08d      	sub	sp, #52	@ 0x34
 8004bc2:	460c      	mov	r4, r1
 8004bc4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004bc8:	4616      	mov	r6, r2
 8004bca:	461f      	mov	r7, r3
 8004bcc:	4605      	mov	r5, r0
 8004bce:	f000 fdf5 	bl	80057bc <_localeconv_r>
 8004bd2:	6803      	ldr	r3, [r0, #0]
 8004bd4:	9306      	str	r3, [sp, #24]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7fb fb52 	bl	8000280 <strlen>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	930a      	str	r3, [sp, #40]	@ 0x28
 8004be0:	f8d8 3000 	ldr.w	r3, [r8]
 8004be4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004be8:	f8d4 b000 	ldr.w	fp, [r4]
 8004bec:	9007      	str	r0, [sp, #28]
 8004bee:	3307      	adds	r3, #7
 8004bf0:	f023 0307 	bic.w	r3, r3, #7
 8004bf4:	ecb3 7b02 	vldmia	r3!, {d7}
 8004bf8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004bfc:	f8c8 3000 	str.w	r3, [r8]
 8004c00:	e9dd 8304 	ldrd	r8, r3, [sp, #16]
 8004c04:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8004c08:	ed84 7b12 	vstr	d7, [r4, #72]	@ 0x48
 8004c0c:	4b9c      	ldr	r3, [pc, #624]	@ (8004e80 <_printf_float+0x2c4>)
 8004c0e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c12:	4640      	mov	r0, r8
 8004c14:	4649      	mov	r1, r9
 8004c16:	f7fb ff91 	bl	8000b3c <__aeabi_dcmpun>
 8004c1a:	bb70      	cbnz	r0, 8004c7a <_printf_float+0xbe>
 8004c1c:	4b98      	ldr	r3, [pc, #608]	@ (8004e80 <_printf_float+0x2c4>)
 8004c1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c22:	4640      	mov	r0, r8
 8004c24:	4649      	mov	r1, r9
 8004c26:	f7fb ff6b 	bl	8000b00 <__aeabi_dcmple>
 8004c2a:	bb30      	cbnz	r0, 8004c7a <_printf_float+0xbe>
 8004c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c30:	2200      	movs	r2, #0
 8004c32:	2300      	movs	r3, #0
 8004c34:	f7fb ff5a 	bl	8000aec <__aeabi_dcmplt>
 8004c38:	b110      	cbz	r0, 8004c40 <_printf_float+0x84>
 8004c3a:	232d      	movs	r3, #45	@ 0x2d
 8004c3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c40:	4a90      	ldr	r2, [pc, #576]	@ (8004e84 <_printf_float+0x2c8>)
 8004c42:	4b91      	ldr	r3, [pc, #580]	@ (8004e88 <_printf_float+0x2cc>)
 8004c44:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004c48:	bf8c      	ite	hi
 8004c4a:	4690      	movhi	r8, r2
 8004c4c:	4698      	movls	r8, r3
 8004c4e:	2303      	movs	r3, #3
 8004c50:	6123      	str	r3, [r4, #16]
 8004c52:	f02b 0304 	bic.w	r3, fp, #4
 8004c56:	6023      	str	r3, [r4, #0]
 8004c58:	f04f 0900 	mov.w	r9, #0
 8004c5c:	9700      	str	r7, [sp, #0]
 8004c5e:	4633      	mov	r3, r6
 8004c60:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c62:	4621      	mov	r1, r4
 8004c64:	4628      	mov	r0, r5
 8004c66:	f000 fa7b 	bl	8005160 <_printf_common>
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	f040 808c 	bne.w	8004d88 <_printf_float+0x1cc>
 8004c70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c74:	b00d      	add	sp, #52	@ 0x34
 8004c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c7e:	4610      	mov	r0, r2
 8004c80:	4619      	mov	r1, r3
 8004c82:	f7fb ff5b 	bl	8000b3c <__aeabi_dcmpun>
 8004c86:	b140      	cbz	r0, 8004c9a <_printf_float+0xde>
 8004c88:	9b05      	ldr	r3, [sp, #20]
 8004c8a:	4a80      	ldr	r2, [pc, #512]	@ (8004e8c <_printf_float+0x2d0>)
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	bfbc      	itt	lt
 8004c90:	232d      	movlt	r3, #45	@ 0x2d
 8004c92:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004c96:	4b7e      	ldr	r3, [pc, #504]	@ (8004e90 <_printf_float+0x2d4>)
 8004c98:	e7d4      	b.n	8004c44 <_printf_float+0x88>
 8004c9a:	6863      	ldr	r3, [r4, #4]
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	f00a 09df 	and.w	r9, sl, #223	@ 0xdf
 8004ca2:	d13b      	bne.n	8004d1c <_printf_float+0x160>
 8004ca4:	2306      	movs	r3, #6
 8004ca6:	6063      	str	r3, [r4, #4]
 8004ca8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004cac:	2300      	movs	r3, #0
 8004cae:	6022      	str	r2, [r4, #0]
 8004cb0:	9303      	str	r3, [sp, #12]
 8004cb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004cb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004cb8:	ab09      	add	r3, sp, #36	@ 0x24
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	6861      	ldr	r1, [r4, #4]
 8004cbe:	ed9d 0b04 	vldr	d0, [sp, #16]
 8004cc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	f7ff fed8 	bl	8004a7c <__cvt>
 8004ccc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004cd0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004cd2:	4680      	mov	r8, r0
 8004cd4:	d129      	bne.n	8004d2a <_printf_float+0x16e>
 8004cd6:	1cc8      	adds	r0, r1, #3
 8004cd8:	db02      	blt.n	8004ce0 <_printf_float+0x124>
 8004cda:	6863      	ldr	r3, [r4, #4]
 8004cdc:	428b      	cmp	r3, r1
 8004cde:	da41      	bge.n	8004d64 <_printf_float+0x1a8>
 8004ce0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ce4:	fa5f fa8a 	uxtb.w	sl, sl
 8004ce8:	3901      	subs	r1, #1
 8004cea:	4652      	mov	r2, sl
 8004cec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004cf0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004cf2:	f7ff ff28 	bl	8004b46 <__exponent>
 8004cf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004cf8:	1813      	adds	r3, r2, r0
 8004cfa:	2a01      	cmp	r2, #1
 8004cfc:	4681      	mov	r9, r0
 8004cfe:	6123      	str	r3, [r4, #16]
 8004d00:	dc02      	bgt.n	8004d08 <_printf_float+0x14c>
 8004d02:	6822      	ldr	r2, [r4, #0]
 8004d04:	07d2      	lsls	r2, r2, #31
 8004d06:	d501      	bpl.n	8004d0c <_printf_float+0x150>
 8004d08:	3301      	adds	r3, #1
 8004d0a:	6123      	str	r3, [r4, #16]
 8004d0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d0a3      	beq.n	8004c5c <_printf_float+0xa0>
 8004d14:	232d      	movs	r3, #45	@ 0x2d
 8004d16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d1a:	e79f      	b.n	8004c5c <_printf_float+0xa0>
 8004d1c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004d20:	d1c2      	bne.n	8004ca8 <_printf_float+0xec>
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1c0      	bne.n	8004ca8 <_printf_float+0xec>
 8004d26:	2301      	movs	r3, #1
 8004d28:	e7bd      	b.n	8004ca6 <_printf_float+0xea>
 8004d2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d2e:	d9db      	bls.n	8004ce8 <_printf_float+0x12c>
 8004d30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004d34:	d118      	bne.n	8004d68 <_printf_float+0x1ac>
 8004d36:	2900      	cmp	r1, #0
 8004d38:	6863      	ldr	r3, [r4, #4]
 8004d3a:	dd0b      	ble.n	8004d54 <_printf_float+0x198>
 8004d3c:	6121      	str	r1, [r4, #16]
 8004d3e:	b913      	cbnz	r3, 8004d46 <_printf_float+0x18a>
 8004d40:	6822      	ldr	r2, [r4, #0]
 8004d42:	07d0      	lsls	r0, r2, #31
 8004d44:	d502      	bpl.n	8004d4c <_printf_float+0x190>
 8004d46:	3301      	adds	r3, #1
 8004d48:	440b      	add	r3, r1
 8004d4a:	6123      	str	r3, [r4, #16]
 8004d4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004d4e:	f04f 0900 	mov.w	r9, #0
 8004d52:	e7db      	b.n	8004d0c <_printf_float+0x150>
 8004d54:	b913      	cbnz	r3, 8004d5c <_printf_float+0x1a0>
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	07d2      	lsls	r2, r2, #31
 8004d5a:	d501      	bpl.n	8004d60 <_printf_float+0x1a4>
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	e7f4      	b.n	8004d4a <_printf_float+0x18e>
 8004d60:	2301      	movs	r3, #1
 8004d62:	e7f2      	b.n	8004d4a <_printf_float+0x18e>
 8004d64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d6a:	428b      	cmp	r3, r1
 8004d6c:	dc05      	bgt.n	8004d7a <_printf_float+0x1be>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	6121      	str	r1, [r4, #16]
 8004d72:	07d8      	lsls	r0, r3, #31
 8004d74:	d5ea      	bpl.n	8004d4c <_printf_float+0x190>
 8004d76:	1c4b      	adds	r3, r1, #1
 8004d78:	e7e7      	b.n	8004d4a <_printf_float+0x18e>
 8004d7a:	2900      	cmp	r1, #0
 8004d7c:	bfd4      	ite	le
 8004d7e:	f1c1 0202 	rsble	r2, r1, #2
 8004d82:	2201      	movgt	r2, #1
 8004d84:	4413      	add	r3, r2
 8004d86:	e7e0      	b.n	8004d4a <_printf_float+0x18e>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	055a      	lsls	r2, r3, #21
 8004d8c:	d407      	bmi.n	8004d9e <_printf_float+0x1e2>
 8004d8e:	6923      	ldr	r3, [r4, #16]
 8004d90:	4642      	mov	r2, r8
 8004d92:	4631      	mov	r1, r6
 8004d94:	4628      	mov	r0, r5
 8004d96:	47b8      	blx	r7
 8004d98:	3001      	adds	r0, #1
 8004d9a:	d12b      	bne.n	8004df4 <_printf_float+0x238>
 8004d9c:	e768      	b.n	8004c70 <_printf_float+0xb4>
 8004d9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004da2:	f240 80dd 	bls.w	8004f60 <_printf_float+0x3a4>
 8004da6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004daa:	2200      	movs	r2, #0
 8004dac:	2300      	movs	r3, #0
 8004dae:	f7fb fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d033      	beq.n	8004e1e <_printf_float+0x262>
 8004db6:	4a37      	ldr	r2, [pc, #220]	@ (8004e94 <_printf_float+0x2d8>)
 8004db8:	2301      	movs	r3, #1
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b8      	blx	r7
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	f43f af55 	beq.w	8004c70 <_printf_float+0xb4>
 8004dc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004dca:	4543      	cmp	r3, r8
 8004dcc:	db02      	blt.n	8004dd4 <_printf_float+0x218>
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	07d8      	lsls	r0, r3, #31
 8004dd2:	d50f      	bpl.n	8004df4 <_printf_float+0x238>
 8004dd4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004dd8:	4631      	mov	r1, r6
 8004dda:	4628      	mov	r0, r5
 8004ddc:	47b8      	blx	r7
 8004dde:	3001      	adds	r0, #1
 8004de0:	f43f af46 	beq.w	8004c70 <_printf_float+0xb4>
 8004de4:	f04f 0900 	mov.w	r9, #0
 8004de8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004dec:	f104 0a1a 	add.w	sl, r4, #26
 8004df0:	45c8      	cmp	r8, r9
 8004df2:	dc09      	bgt.n	8004e08 <_printf_float+0x24c>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	079b      	lsls	r3, r3, #30
 8004df8:	f100 8103 	bmi.w	8005002 <_printf_float+0x446>
 8004dfc:	68e0      	ldr	r0, [r4, #12]
 8004dfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e00:	4298      	cmp	r0, r3
 8004e02:	bfb8      	it	lt
 8004e04:	4618      	movlt	r0, r3
 8004e06:	e735      	b.n	8004c74 <_printf_float+0xb8>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	4652      	mov	r2, sl
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	4628      	mov	r0, r5
 8004e10:	47b8      	blx	r7
 8004e12:	3001      	adds	r0, #1
 8004e14:	f43f af2c 	beq.w	8004c70 <_printf_float+0xb4>
 8004e18:	f109 0901 	add.w	r9, r9, #1
 8004e1c:	e7e8      	b.n	8004df0 <_printf_float+0x234>
 8004e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	dc39      	bgt.n	8004e98 <_printf_float+0x2dc>
 8004e24:	4a1b      	ldr	r2, [pc, #108]	@ (8004e94 <_printf_float+0x2d8>)
 8004e26:	2301      	movs	r3, #1
 8004e28:	4631      	mov	r1, r6
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	47b8      	blx	r7
 8004e2e:	3001      	adds	r0, #1
 8004e30:	f43f af1e 	beq.w	8004c70 <_printf_float+0xb4>
 8004e34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004e38:	ea59 0303 	orrs.w	r3, r9, r3
 8004e3c:	d102      	bne.n	8004e44 <_printf_float+0x288>
 8004e3e:	6823      	ldr	r3, [r4, #0]
 8004e40:	07d9      	lsls	r1, r3, #31
 8004e42:	d5d7      	bpl.n	8004df4 <_printf_float+0x238>
 8004e44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004e48:	4631      	mov	r1, r6
 8004e4a:	4628      	mov	r0, r5
 8004e4c:	47b8      	blx	r7
 8004e4e:	3001      	adds	r0, #1
 8004e50:	f43f af0e 	beq.w	8004c70 <_printf_float+0xb4>
 8004e54:	f04f 0a00 	mov.w	sl, #0
 8004e58:	f104 0b1a 	add.w	fp, r4, #26
 8004e5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e5e:	425b      	negs	r3, r3
 8004e60:	4553      	cmp	r3, sl
 8004e62:	dc01      	bgt.n	8004e68 <_printf_float+0x2ac>
 8004e64:	464b      	mov	r3, r9
 8004e66:	e793      	b.n	8004d90 <_printf_float+0x1d4>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	465a      	mov	r2, fp
 8004e6c:	4631      	mov	r1, r6
 8004e6e:	4628      	mov	r0, r5
 8004e70:	47b8      	blx	r7
 8004e72:	3001      	adds	r0, #1
 8004e74:	f43f aefc 	beq.w	8004c70 <_printf_float+0xb4>
 8004e78:	f10a 0a01 	add.w	sl, sl, #1
 8004e7c:	e7ee      	b.n	8004e5c <_printf_float+0x2a0>
 8004e7e:	bf00      	nop
 8004e80:	7fefffff 	.word	0x7fefffff
 8004e84:	08007c6c 	.word	0x08007c6c
 8004e88:	08007c68 	.word	0x08007c68
 8004e8c:	08007c74 	.word	0x08007c74
 8004e90:	08007c70 	.word	0x08007c70
 8004e94:	08007c78 	.word	0x08007c78
 8004e98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004e9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e9e:	4553      	cmp	r3, sl
 8004ea0:	bfa8      	it	ge
 8004ea2:	4653      	movge	r3, sl
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	4699      	mov	r9, r3
 8004ea8:	dc36      	bgt.n	8004f18 <_printf_float+0x35c>
 8004eaa:	f04f 0b00 	mov.w	fp, #0
 8004eae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004eb2:	f104 021a 	add.w	r2, r4, #26
 8004eb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004eb8:	9304      	str	r3, [sp, #16]
 8004eba:	eba3 0309 	sub.w	r3, r3, r9
 8004ebe:	455b      	cmp	r3, fp
 8004ec0:	dc31      	bgt.n	8004f26 <_printf_float+0x36a>
 8004ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec4:	459a      	cmp	sl, r3
 8004ec6:	dc3a      	bgt.n	8004f3e <_printf_float+0x382>
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	07da      	lsls	r2, r3, #31
 8004ecc:	d437      	bmi.n	8004f3e <_printf_float+0x382>
 8004ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ed0:	ebaa 0903 	sub.w	r9, sl, r3
 8004ed4:	9b04      	ldr	r3, [sp, #16]
 8004ed6:	ebaa 0303 	sub.w	r3, sl, r3
 8004eda:	4599      	cmp	r9, r3
 8004edc:	bfa8      	it	ge
 8004ede:	4699      	movge	r9, r3
 8004ee0:	f1b9 0f00 	cmp.w	r9, #0
 8004ee4:	dc33      	bgt.n	8004f4e <_printf_float+0x392>
 8004ee6:	f04f 0800 	mov.w	r8, #0
 8004eea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004eee:	f104 0b1a 	add.w	fp, r4, #26
 8004ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ef4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ef8:	eba3 0309 	sub.w	r3, r3, r9
 8004efc:	4543      	cmp	r3, r8
 8004efe:	f77f af79 	ble.w	8004df4 <_printf_float+0x238>
 8004f02:	2301      	movs	r3, #1
 8004f04:	465a      	mov	r2, fp
 8004f06:	4631      	mov	r1, r6
 8004f08:	4628      	mov	r0, r5
 8004f0a:	47b8      	blx	r7
 8004f0c:	3001      	adds	r0, #1
 8004f0e:	f43f aeaf 	beq.w	8004c70 <_printf_float+0xb4>
 8004f12:	f108 0801 	add.w	r8, r8, #1
 8004f16:	e7ec      	b.n	8004ef2 <_printf_float+0x336>
 8004f18:	4642      	mov	r2, r8
 8004f1a:	4631      	mov	r1, r6
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	47b8      	blx	r7
 8004f20:	3001      	adds	r0, #1
 8004f22:	d1c2      	bne.n	8004eaa <_printf_float+0x2ee>
 8004f24:	e6a4      	b.n	8004c70 <_printf_float+0xb4>
 8004f26:	2301      	movs	r3, #1
 8004f28:	4631      	mov	r1, r6
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	9204      	str	r2, [sp, #16]
 8004f2e:	47b8      	blx	r7
 8004f30:	3001      	adds	r0, #1
 8004f32:	f43f ae9d 	beq.w	8004c70 <_printf_float+0xb4>
 8004f36:	9a04      	ldr	r2, [sp, #16]
 8004f38:	f10b 0b01 	add.w	fp, fp, #1
 8004f3c:	e7bb      	b.n	8004eb6 <_printf_float+0x2fa>
 8004f3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f42:	4631      	mov	r1, r6
 8004f44:	4628      	mov	r0, r5
 8004f46:	47b8      	blx	r7
 8004f48:	3001      	adds	r0, #1
 8004f4a:	d1c0      	bne.n	8004ece <_printf_float+0x312>
 8004f4c:	e690      	b.n	8004c70 <_printf_float+0xb4>
 8004f4e:	9a04      	ldr	r2, [sp, #16]
 8004f50:	464b      	mov	r3, r9
 8004f52:	4442      	add	r2, r8
 8004f54:	4631      	mov	r1, r6
 8004f56:	4628      	mov	r0, r5
 8004f58:	47b8      	blx	r7
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d1c3      	bne.n	8004ee6 <_printf_float+0x32a>
 8004f5e:	e687      	b.n	8004c70 <_printf_float+0xb4>
 8004f60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004f64:	f1ba 0f01 	cmp.w	sl, #1
 8004f68:	dc01      	bgt.n	8004f6e <_printf_float+0x3b2>
 8004f6a:	07db      	lsls	r3, r3, #31
 8004f6c:	d536      	bpl.n	8004fdc <_printf_float+0x420>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4642      	mov	r2, r8
 8004f72:	4631      	mov	r1, r6
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b8      	blx	r7
 8004f78:	3001      	adds	r0, #1
 8004f7a:	f43f ae79 	beq.w	8004c70 <_printf_float+0xb4>
 8004f7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f82:	4631      	mov	r1, r6
 8004f84:	4628      	mov	r0, r5
 8004f86:	47b8      	blx	r7
 8004f88:	3001      	adds	r0, #1
 8004f8a:	f43f ae71 	beq.w	8004c70 <_printf_float+0xb4>
 8004f8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f92:	2200      	movs	r2, #0
 8004f94:	2300      	movs	r3, #0
 8004f96:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004f9a:	f7fb fd9d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f9e:	b9c0      	cbnz	r0, 8004fd2 <_printf_float+0x416>
 8004fa0:	4653      	mov	r3, sl
 8004fa2:	f108 0201 	add.w	r2, r8, #1
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	d10c      	bne.n	8004fca <_printf_float+0x40e>
 8004fb0:	e65e      	b.n	8004c70 <_printf_float+0xb4>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	465a      	mov	r2, fp
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f43f ae57 	beq.w	8004c70 <_printf_float+0xb4>
 8004fc2:	f108 0801 	add.w	r8, r8, #1
 8004fc6:	45d0      	cmp	r8, sl
 8004fc8:	dbf3      	blt.n	8004fb2 <_printf_float+0x3f6>
 8004fca:	464b      	mov	r3, r9
 8004fcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004fd0:	e6df      	b.n	8004d92 <_printf_float+0x1d6>
 8004fd2:	f04f 0800 	mov.w	r8, #0
 8004fd6:	f104 0b1a 	add.w	fp, r4, #26
 8004fda:	e7f4      	b.n	8004fc6 <_printf_float+0x40a>
 8004fdc:	2301      	movs	r3, #1
 8004fde:	4642      	mov	r2, r8
 8004fe0:	e7e1      	b.n	8004fa6 <_printf_float+0x3ea>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	464a      	mov	r2, r9
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4628      	mov	r0, r5
 8004fea:	47b8      	blx	r7
 8004fec:	3001      	adds	r0, #1
 8004fee:	f43f ae3f 	beq.w	8004c70 <_printf_float+0xb4>
 8004ff2:	f108 0801 	add.w	r8, r8, #1
 8004ff6:	68e3      	ldr	r3, [r4, #12]
 8004ff8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ffa:	1a5b      	subs	r3, r3, r1
 8004ffc:	4543      	cmp	r3, r8
 8004ffe:	dcf0      	bgt.n	8004fe2 <_printf_float+0x426>
 8005000:	e6fc      	b.n	8004dfc <_printf_float+0x240>
 8005002:	f04f 0800 	mov.w	r8, #0
 8005006:	f104 0919 	add.w	r9, r4, #25
 800500a:	e7f4      	b.n	8004ff6 <_printf_float+0x43a>

0800500c <malloc>:
 800500c:	4b02      	ldr	r3, [pc, #8]	@ (8005018 <malloc+0xc>)
 800500e:	4601      	mov	r1, r0
 8005010:	6818      	ldr	r0, [r3, #0]
 8005012:	f000 b825 	b.w	8005060 <_malloc_r>
 8005016:	bf00      	nop
 8005018:	20002a3c 	.word	0x20002a3c

0800501c <sbrk_aligned>:
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	4e0f      	ldr	r6, [pc, #60]	@ (800505c <sbrk_aligned+0x40>)
 8005020:	460c      	mov	r4, r1
 8005022:	6831      	ldr	r1, [r6, #0]
 8005024:	4605      	mov	r5, r0
 8005026:	b911      	cbnz	r1, 800502e <sbrk_aligned+0x12>
 8005028:	f000 fb8a 	bl	8005740 <_sbrk_r>
 800502c:	6030      	str	r0, [r6, #0]
 800502e:	4621      	mov	r1, r4
 8005030:	4628      	mov	r0, r5
 8005032:	f000 fb85 	bl	8005740 <_sbrk_r>
 8005036:	1c43      	adds	r3, r0, #1
 8005038:	d103      	bne.n	8005042 <sbrk_aligned+0x26>
 800503a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800503e:	4620      	mov	r0, r4
 8005040:	bd70      	pop	{r4, r5, r6, pc}
 8005042:	1cc4      	adds	r4, r0, #3
 8005044:	f024 0403 	bic.w	r4, r4, #3
 8005048:	42a0      	cmp	r0, r4
 800504a:	d0f8      	beq.n	800503e <sbrk_aligned+0x22>
 800504c:	1a21      	subs	r1, r4, r0
 800504e:	4628      	mov	r0, r5
 8005050:	f000 fb76 	bl	8005740 <_sbrk_r>
 8005054:	3001      	adds	r0, #1
 8005056:	d1f2      	bne.n	800503e <sbrk_aligned+0x22>
 8005058:	e7ef      	b.n	800503a <sbrk_aligned+0x1e>
 800505a:	bf00      	nop
 800505c:	20002db0 	.word	0x20002db0

08005060 <_malloc_r>:
 8005060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005064:	1ccd      	adds	r5, r1, #3
 8005066:	f025 0503 	bic.w	r5, r5, #3
 800506a:	3508      	adds	r5, #8
 800506c:	2d0c      	cmp	r5, #12
 800506e:	bf38      	it	cc
 8005070:	250c      	movcc	r5, #12
 8005072:	2d00      	cmp	r5, #0
 8005074:	4606      	mov	r6, r0
 8005076:	db01      	blt.n	800507c <_malloc_r+0x1c>
 8005078:	42a9      	cmp	r1, r5
 800507a:	d904      	bls.n	8005086 <_malloc_r+0x26>
 800507c:	230c      	movs	r3, #12
 800507e:	6033      	str	r3, [r6, #0]
 8005080:	2000      	movs	r0, #0
 8005082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005086:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800515c <_malloc_r+0xfc>
 800508a:	f000 f9fd 	bl	8005488 <__malloc_lock>
 800508e:	f8d8 3000 	ldr.w	r3, [r8]
 8005092:	461c      	mov	r4, r3
 8005094:	bb44      	cbnz	r4, 80050e8 <_malloc_r+0x88>
 8005096:	4629      	mov	r1, r5
 8005098:	4630      	mov	r0, r6
 800509a:	f7ff ffbf 	bl	800501c <sbrk_aligned>
 800509e:	1c43      	adds	r3, r0, #1
 80050a0:	4604      	mov	r4, r0
 80050a2:	d158      	bne.n	8005156 <_malloc_r+0xf6>
 80050a4:	f8d8 4000 	ldr.w	r4, [r8]
 80050a8:	4627      	mov	r7, r4
 80050aa:	2f00      	cmp	r7, #0
 80050ac:	d143      	bne.n	8005136 <_malloc_r+0xd6>
 80050ae:	2c00      	cmp	r4, #0
 80050b0:	d04b      	beq.n	800514a <_malloc_r+0xea>
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	4639      	mov	r1, r7
 80050b6:	4630      	mov	r0, r6
 80050b8:	eb04 0903 	add.w	r9, r4, r3
 80050bc:	f000 fb40 	bl	8005740 <_sbrk_r>
 80050c0:	4581      	cmp	r9, r0
 80050c2:	d142      	bne.n	800514a <_malloc_r+0xea>
 80050c4:	6821      	ldr	r1, [r4, #0]
 80050c6:	1a6d      	subs	r5, r5, r1
 80050c8:	4629      	mov	r1, r5
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7ff ffa6 	bl	800501c <sbrk_aligned>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d03a      	beq.n	800514a <_malloc_r+0xea>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	442b      	add	r3, r5
 80050d8:	6023      	str	r3, [r4, #0]
 80050da:	f8d8 3000 	ldr.w	r3, [r8]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	bb62      	cbnz	r2, 800513c <_malloc_r+0xdc>
 80050e2:	f8c8 7000 	str.w	r7, [r8]
 80050e6:	e00f      	b.n	8005108 <_malloc_r+0xa8>
 80050e8:	6822      	ldr	r2, [r4, #0]
 80050ea:	1b52      	subs	r2, r2, r5
 80050ec:	d420      	bmi.n	8005130 <_malloc_r+0xd0>
 80050ee:	2a0b      	cmp	r2, #11
 80050f0:	d917      	bls.n	8005122 <_malloc_r+0xc2>
 80050f2:	1961      	adds	r1, r4, r5
 80050f4:	42a3      	cmp	r3, r4
 80050f6:	6025      	str	r5, [r4, #0]
 80050f8:	bf18      	it	ne
 80050fa:	6059      	strne	r1, [r3, #4]
 80050fc:	6863      	ldr	r3, [r4, #4]
 80050fe:	bf08      	it	eq
 8005100:	f8c8 1000 	streq.w	r1, [r8]
 8005104:	5162      	str	r2, [r4, r5]
 8005106:	604b      	str	r3, [r1, #4]
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f9c3 	bl	8005494 <__malloc_unlock>
 800510e:	f104 000b 	add.w	r0, r4, #11
 8005112:	1d23      	adds	r3, r4, #4
 8005114:	f020 0007 	bic.w	r0, r0, #7
 8005118:	1ac2      	subs	r2, r0, r3
 800511a:	bf1c      	itt	ne
 800511c:	1a1b      	subne	r3, r3, r0
 800511e:	50a3      	strne	r3, [r4, r2]
 8005120:	e7af      	b.n	8005082 <_malloc_r+0x22>
 8005122:	6862      	ldr	r2, [r4, #4]
 8005124:	42a3      	cmp	r3, r4
 8005126:	bf0c      	ite	eq
 8005128:	f8c8 2000 	streq.w	r2, [r8]
 800512c:	605a      	strne	r2, [r3, #4]
 800512e:	e7eb      	b.n	8005108 <_malloc_r+0xa8>
 8005130:	4623      	mov	r3, r4
 8005132:	6864      	ldr	r4, [r4, #4]
 8005134:	e7ae      	b.n	8005094 <_malloc_r+0x34>
 8005136:	463c      	mov	r4, r7
 8005138:	687f      	ldr	r7, [r7, #4]
 800513a:	e7b6      	b.n	80050aa <_malloc_r+0x4a>
 800513c:	461a      	mov	r2, r3
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	42a3      	cmp	r3, r4
 8005142:	d1fb      	bne.n	800513c <_malloc_r+0xdc>
 8005144:	2300      	movs	r3, #0
 8005146:	6053      	str	r3, [r2, #4]
 8005148:	e7de      	b.n	8005108 <_malloc_r+0xa8>
 800514a:	230c      	movs	r3, #12
 800514c:	6033      	str	r3, [r6, #0]
 800514e:	4630      	mov	r0, r6
 8005150:	f000 f9a0 	bl	8005494 <__malloc_unlock>
 8005154:	e794      	b.n	8005080 <_malloc_r+0x20>
 8005156:	6005      	str	r5, [r0, #0]
 8005158:	e7d6      	b.n	8005108 <_malloc_r+0xa8>
 800515a:	bf00      	nop
 800515c:	20002db4 	.word	0x20002db4

08005160 <_printf_common>:
 8005160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005164:	4616      	mov	r6, r2
 8005166:	4698      	mov	r8, r3
 8005168:	688a      	ldr	r2, [r1, #8]
 800516a:	690b      	ldr	r3, [r1, #16]
 800516c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005170:	4293      	cmp	r3, r2
 8005172:	bfb8      	it	lt
 8005174:	4613      	movlt	r3, r2
 8005176:	6033      	str	r3, [r6, #0]
 8005178:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800517c:	4607      	mov	r7, r0
 800517e:	460c      	mov	r4, r1
 8005180:	b10a      	cbz	r2, 8005186 <_printf_common+0x26>
 8005182:	3301      	adds	r3, #1
 8005184:	6033      	str	r3, [r6, #0]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	0699      	lsls	r1, r3, #26
 800518a:	bf42      	ittt	mi
 800518c:	6833      	ldrmi	r3, [r6, #0]
 800518e:	3302      	addmi	r3, #2
 8005190:	6033      	strmi	r3, [r6, #0]
 8005192:	6825      	ldr	r5, [r4, #0]
 8005194:	f015 0506 	ands.w	r5, r5, #6
 8005198:	d106      	bne.n	80051a8 <_printf_common+0x48>
 800519a:	f104 0a19 	add.w	sl, r4, #25
 800519e:	68e3      	ldr	r3, [r4, #12]
 80051a0:	6832      	ldr	r2, [r6, #0]
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	42ab      	cmp	r3, r5
 80051a6:	dc26      	bgt.n	80051f6 <_printf_common+0x96>
 80051a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051ac:	6822      	ldr	r2, [r4, #0]
 80051ae:	3b00      	subs	r3, #0
 80051b0:	bf18      	it	ne
 80051b2:	2301      	movne	r3, #1
 80051b4:	0692      	lsls	r2, r2, #26
 80051b6:	d42b      	bmi.n	8005210 <_printf_common+0xb0>
 80051b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051bc:	4641      	mov	r1, r8
 80051be:	4638      	mov	r0, r7
 80051c0:	47c8      	blx	r9
 80051c2:	3001      	adds	r0, #1
 80051c4:	d01e      	beq.n	8005204 <_printf_common+0xa4>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	6922      	ldr	r2, [r4, #16]
 80051ca:	f003 0306 	and.w	r3, r3, #6
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	bf02      	ittt	eq
 80051d2:	68e5      	ldreq	r5, [r4, #12]
 80051d4:	6833      	ldreq	r3, [r6, #0]
 80051d6:	1aed      	subeq	r5, r5, r3
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	bf0c      	ite	eq
 80051dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051e0:	2500      	movne	r5, #0
 80051e2:	4293      	cmp	r3, r2
 80051e4:	bfc4      	itt	gt
 80051e6:	1a9b      	subgt	r3, r3, r2
 80051e8:	18ed      	addgt	r5, r5, r3
 80051ea:	2600      	movs	r6, #0
 80051ec:	341a      	adds	r4, #26
 80051ee:	42b5      	cmp	r5, r6
 80051f0:	d11a      	bne.n	8005228 <_printf_common+0xc8>
 80051f2:	2000      	movs	r0, #0
 80051f4:	e008      	b.n	8005208 <_printf_common+0xa8>
 80051f6:	2301      	movs	r3, #1
 80051f8:	4652      	mov	r2, sl
 80051fa:	4641      	mov	r1, r8
 80051fc:	4638      	mov	r0, r7
 80051fe:	47c8      	blx	r9
 8005200:	3001      	adds	r0, #1
 8005202:	d103      	bne.n	800520c <_printf_common+0xac>
 8005204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800520c:	3501      	adds	r5, #1
 800520e:	e7c6      	b.n	800519e <_printf_common+0x3e>
 8005210:	18e1      	adds	r1, r4, r3
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	2030      	movs	r0, #48	@ 0x30
 8005216:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800521a:	4422      	add	r2, r4
 800521c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005220:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005224:	3302      	adds	r3, #2
 8005226:	e7c7      	b.n	80051b8 <_printf_common+0x58>
 8005228:	2301      	movs	r3, #1
 800522a:	4622      	mov	r2, r4
 800522c:	4641      	mov	r1, r8
 800522e:	4638      	mov	r0, r7
 8005230:	47c8      	blx	r9
 8005232:	3001      	adds	r0, #1
 8005234:	d0e6      	beq.n	8005204 <_printf_common+0xa4>
 8005236:	3601      	adds	r6, #1
 8005238:	e7d9      	b.n	80051ee <_printf_common+0x8e>
	...

0800523c <_printf_i>:
 800523c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005240:	7e0d      	ldrb	r5, [r1, #24]
 8005242:	b085      	sub	sp, #20
 8005244:	2d78      	cmp	r5, #120	@ 0x78
 8005246:	4690      	mov	r8, r2
 8005248:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800524a:	4607      	mov	r7, r0
 800524c:	460c      	mov	r4, r1
 800524e:	4699      	mov	r9, r3
 8005250:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005254:	d807      	bhi.n	8005266 <_printf_i+0x2a>
 8005256:	2d62      	cmp	r5, #98	@ 0x62
 8005258:	d80a      	bhi.n	8005270 <_printf_i+0x34>
 800525a:	2d00      	cmp	r5, #0
 800525c:	f000 80d7 	beq.w	800540e <_printf_i+0x1d2>
 8005260:	2d58      	cmp	r5, #88	@ 0x58
 8005262:	f000 80bc 	beq.w	80053de <_printf_i+0x1a2>
 8005266:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800526a:	f884 5042 	strb.w	r5, [r4, #66]	@ 0x42
 800526e:	e03b      	b.n	80052e8 <_printf_i+0xac>
 8005270:	f1a5 0363 	sub.w	r3, r5, #99	@ 0x63
 8005274:	2b15      	cmp	r3, #21
 8005276:	d8f6      	bhi.n	8005266 <_printf_i+0x2a>
 8005278:	a101      	add	r1, pc, #4	@ (adr r1, 8005280 <_printf_i+0x44>)
 800527a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800527e:	bf00      	nop
 8005280:	080052d9 	.word	0x080052d9
 8005284:	080052ed 	.word	0x080052ed
 8005288:	08005267 	.word	0x08005267
 800528c:	08005267 	.word	0x08005267
 8005290:	08005267 	.word	0x08005267
 8005294:	08005267 	.word	0x08005267
 8005298:	080052ed 	.word	0x080052ed
 800529c:	08005267 	.word	0x08005267
 80052a0:	08005267 	.word	0x08005267
 80052a4:	08005267 	.word	0x08005267
 80052a8:	08005267 	.word	0x08005267
 80052ac:	080053f5 	.word	0x080053f5
 80052b0:	08005317 	.word	0x08005317
 80052b4:	080053a7 	.word	0x080053a7
 80052b8:	08005267 	.word	0x08005267
 80052bc:	08005267 	.word	0x08005267
 80052c0:	08005417 	.word	0x08005417
 80052c4:	08005267 	.word	0x08005267
 80052c8:	08005317 	.word	0x08005317
 80052cc:	08005267 	.word	0x08005267
 80052d0:	08005267 	.word	0x08005267
 80052d4:	080053af 	.word	0x080053af
 80052d8:	6833      	ldr	r3, [r6, #0]
 80052da:	1d1a      	adds	r2, r3, #4
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6032      	str	r2, [r6, #0]
 80052e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052e8:	2301      	movs	r3, #1
 80052ea:	e0a1      	b.n	8005430 <_printf_i+0x1f4>
 80052ec:	6833      	ldr	r3, [r6, #0]
 80052ee:	6820      	ldr	r0, [r4, #0]
 80052f0:	1d19      	adds	r1, r3, #4
 80052f2:	6031      	str	r1, [r6, #0]
 80052f4:	0606      	lsls	r6, r0, #24
 80052f6:	d501      	bpl.n	80052fc <_printf_i+0xc0>
 80052f8:	681d      	ldr	r5, [r3, #0]
 80052fa:	e003      	b.n	8005304 <_printf_i+0xc8>
 80052fc:	0645      	lsls	r5, r0, #25
 80052fe:	d5fb      	bpl.n	80052f8 <_printf_i+0xbc>
 8005300:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005304:	2d00      	cmp	r5, #0
 8005306:	da03      	bge.n	8005310 <_printf_i+0xd4>
 8005308:	232d      	movs	r3, #45	@ 0x2d
 800530a:	426d      	negs	r5, r5
 800530c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005310:	485b      	ldr	r0, [pc, #364]	@ (8005480 <_printf_i+0x244>)
 8005312:	230a      	movs	r3, #10
 8005314:	e011      	b.n	800533a <_printf_i+0xfe>
 8005316:	6821      	ldr	r1, [r4, #0]
 8005318:	6833      	ldr	r3, [r6, #0]
 800531a:	0608      	lsls	r0, r1, #24
 800531c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005320:	d402      	bmi.n	8005328 <_printf_i+0xec>
 8005322:	0649      	lsls	r1, r1, #25
 8005324:	bf48      	it	mi
 8005326:	b2ad      	uxthmi	r5, r5
 8005328:	6033      	str	r3, [r6, #0]
 800532a:	7e23      	ldrb	r3, [r4, #24]
 800532c:	4854      	ldr	r0, [pc, #336]	@ (8005480 <_printf_i+0x244>)
 800532e:	2b6f      	cmp	r3, #111	@ 0x6f
 8005330:	d15c      	bne.n	80053ec <_printf_i+0x1b0>
 8005332:	2308      	movs	r3, #8
 8005334:	2100      	movs	r1, #0
 8005336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800533a:	6866      	ldr	r6, [r4, #4]
 800533c:	60a6      	str	r6, [r4, #8]
 800533e:	2e00      	cmp	r6, #0
 8005340:	db05      	blt.n	800534e <_printf_i+0x112>
 8005342:	6821      	ldr	r1, [r4, #0]
 8005344:	432e      	orrs	r6, r5
 8005346:	f021 0104 	bic.w	r1, r1, #4
 800534a:	6021      	str	r1, [r4, #0]
 800534c:	d050      	beq.n	80053f0 <_printf_i+0x1b4>
 800534e:	4616      	mov	r6, r2
 8005350:	fbb5 f1f3 	udiv	r1, r5, r3
 8005354:	fb03 5c11 	mls	ip, r3, r1, r5
 8005358:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800535c:	f806 cd01 	strb.w	ip, [r6, #-1]!
 8005360:	46ac      	mov	ip, r5
 8005362:	4563      	cmp	r3, ip
 8005364:	460d      	mov	r5, r1
 8005366:	d9f3      	bls.n	8005350 <_printf_i+0x114>
 8005368:	2b08      	cmp	r3, #8
 800536a:	d10b      	bne.n	8005384 <_printf_i+0x148>
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	07db      	lsls	r3, r3, #31
 8005370:	d508      	bpl.n	8005384 <_printf_i+0x148>
 8005372:	6923      	ldr	r3, [r4, #16]
 8005374:	6861      	ldr	r1, [r4, #4]
 8005376:	4299      	cmp	r1, r3
 8005378:	bfde      	ittt	le
 800537a:	2330      	movle	r3, #48	@ 0x30
 800537c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005380:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005384:	1b92      	subs	r2, r2, r6
 8005386:	6122      	str	r2, [r4, #16]
 8005388:	f8cd 9000 	str.w	r9, [sp]
 800538c:	4643      	mov	r3, r8
 800538e:	aa03      	add	r2, sp, #12
 8005390:	4621      	mov	r1, r4
 8005392:	4638      	mov	r0, r7
 8005394:	f7ff fee4 	bl	8005160 <_printf_common>
 8005398:	3001      	adds	r0, #1
 800539a:	d14e      	bne.n	800543a <_printf_i+0x1fe>
 800539c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053a0:	b005      	add	sp, #20
 80053a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	f043 0320 	orr.w	r3, r3, #32
 80053ac:	6023      	str	r3, [r4, #0]
 80053ae:	4835      	ldr	r0, [pc, #212]	@ (8005484 <_printf_i+0x248>)
 80053b0:	2578      	movs	r5, #120	@ 0x78
 80053b2:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	6831      	ldr	r1, [r6, #0]
 80053ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053be:	f851 5b04 	ldr.w	r5, [r1], #4
 80053c2:	d103      	bne.n	80053cc <_printf_i+0x190>
 80053c4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80053c8:	bf18      	it	ne
 80053ca:	b2ad      	uxthne	r5, r5
 80053cc:	6031      	str	r1, [r6, #0]
 80053ce:	07d9      	lsls	r1, r3, #31
 80053d0:	bf44      	itt	mi
 80053d2:	f043 0320 	orrmi.w	r3, r3, #32
 80053d6:	6023      	strmi	r3, [r4, #0]
 80053d8:	b11d      	cbz	r5, 80053e2 <_printf_i+0x1a6>
 80053da:	2310      	movs	r3, #16
 80053dc:	e7aa      	b.n	8005334 <_printf_i+0xf8>
 80053de:	4828      	ldr	r0, [pc, #160]	@ (8005480 <_printf_i+0x244>)
 80053e0:	e7e7      	b.n	80053b2 <_printf_i+0x176>
 80053e2:	6823      	ldr	r3, [r4, #0]
 80053e4:	f023 0320 	bic.w	r3, r3, #32
 80053e8:	6023      	str	r3, [r4, #0]
 80053ea:	e7f6      	b.n	80053da <_printf_i+0x19e>
 80053ec:	230a      	movs	r3, #10
 80053ee:	e7a1      	b.n	8005334 <_printf_i+0xf8>
 80053f0:	4616      	mov	r6, r2
 80053f2:	e7b9      	b.n	8005368 <_printf_i+0x12c>
 80053f4:	6833      	ldr	r3, [r6, #0]
 80053f6:	6825      	ldr	r5, [r4, #0]
 80053f8:	6961      	ldr	r1, [r4, #20]
 80053fa:	1d18      	adds	r0, r3, #4
 80053fc:	6030      	str	r0, [r6, #0]
 80053fe:	062e      	lsls	r6, r5, #24
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	d501      	bpl.n	8005408 <_printf_i+0x1cc>
 8005404:	6019      	str	r1, [r3, #0]
 8005406:	e002      	b.n	800540e <_printf_i+0x1d2>
 8005408:	0668      	lsls	r0, r5, #25
 800540a:	d5fb      	bpl.n	8005404 <_printf_i+0x1c8>
 800540c:	8019      	strh	r1, [r3, #0]
 800540e:	2300      	movs	r3, #0
 8005410:	6123      	str	r3, [r4, #16]
 8005412:	4616      	mov	r6, r2
 8005414:	e7b8      	b.n	8005388 <_printf_i+0x14c>
 8005416:	6833      	ldr	r3, [r6, #0]
 8005418:	1d1a      	adds	r2, r3, #4
 800541a:	6032      	str	r2, [r6, #0]
 800541c:	681e      	ldr	r6, [r3, #0]
 800541e:	6862      	ldr	r2, [r4, #4]
 8005420:	2100      	movs	r1, #0
 8005422:	4630      	mov	r0, r6
 8005424:	f7fa fedc 	bl	80001e0 <memchr>
 8005428:	b108      	cbz	r0, 800542e <_printf_i+0x1f2>
 800542a:	1b80      	subs	r0, r0, r6
 800542c:	6060      	str	r0, [r4, #4]
 800542e:	6863      	ldr	r3, [r4, #4]
 8005430:	6123      	str	r3, [r4, #16]
 8005432:	2300      	movs	r3, #0
 8005434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005438:	e7a6      	b.n	8005388 <_printf_i+0x14c>
 800543a:	6923      	ldr	r3, [r4, #16]
 800543c:	4632      	mov	r2, r6
 800543e:	4641      	mov	r1, r8
 8005440:	4638      	mov	r0, r7
 8005442:	47c8      	blx	r9
 8005444:	3001      	adds	r0, #1
 8005446:	d0a9      	beq.n	800539c <_printf_i+0x160>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	079b      	lsls	r3, r3, #30
 800544c:	d413      	bmi.n	8005476 <_printf_i+0x23a>
 800544e:	68e0      	ldr	r0, [r4, #12]
 8005450:	9b03      	ldr	r3, [sp, #12]
 8005452:	4298      	cmp	r0, r3
 8005454:	bfb8      	it	lt
 8005456:	4618      	movlt	r0, r3
 8005458:	e7a2      	b.n	80053a0 <_printf_i+0x164>
 800545a:	2301      	movs	r3, #1
 800545c:	4632      	mov	r2, r6
 800545e:	4641      	mov	r1, r8
 8005460:	4638      	mov	r0, r7
 8005462:	47c8      	blx	r9
 8005464:	3001      	adds	r0, #1
 8005466:	d099      	beq.n	800539c <_printf_i+0x160>
 8005468:	3501      	adds	r5, #1
 800546a:	68e3      	ldr	r3, [r4, #12]
 800546c:	9903      	ldr	r1, [sp, #12]
 800546e:	1a5b      	subs	r3, r3, r1
 8005470:	42ab      	cmp	r3, r5
 8005472:	dcf2      	bgt.n	800545a <_printf_i+0x21e>
 8005474:	e7eb      	b.n	800544e <_printf_i+0x212>
 8005476:	2500      	movs	r5, #0
 8005478:	f104 0619 	add.w	r6, r4, #25
 800547c:	e7f5      	b.n	800546a <_printf_i+0x22e>
 800547e:	bf00      	nop
 8005480:	08007c7a 	.word	0x08007c7a
 8005484:	08007c8b 	.word	0x08007c8b

08005488 <__malloc_lock>:
 8005488:	4801      	ldr	r0, [pc, #4]	@ (8005490 <__malloc_lock+0x8>)
 800548a:	f000 b994 	b.w	80057b6 <__retarget_lock_acquire_recursive>
 800548e:	bf00      	nop
 8005490:	20002ef4 	.word	0x20002ef4

08005494 <__malloc_unlock>:
 8005494:	4801      	ldr	r0, [pc, #4]	@ (800549c <__malloc_unlock+0x8>)
 8005496:	f000 b98f 	b.w	80057b8 <__retarget_lock_release_recursive>
 800549a:	bf00      	nop
 800549c:	20002ef4 	.word	0x20002ef4

080054a0 <std>:
 80054a0:	2300      	movs	r3, #0
 80054a2:	b510      	push	{r4, lr}
 80054a4:	4604      	mov	r4, r0
 80054a6:	e9c0 3300 	strd	r3, r3, [r0]
 80054aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80054ae:	6083      	str	r3, [r0, #8]
 80054b0:	8181      	strh	r1, [r0, #12]
 80054b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80054b4:	81c2      	strh	r2, [r0, #14]
 80054b6:	6183      	str	r3, [r0, #24]
 80054b8:	4619      	mov	r1, r3
 80054ba:	2208      	movs	r2, #8
 80054bc:	305c      	adds	r0, #92	@ 0x5c
 80054be:	f000 f936 	bl	800572e <memset>
 80054c2:	4b0d      	ldr	r3, [pc, #52]	@ (80054f8 <std+0x58>)
 80054c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80054c6:	4b0d      	ldr	r3, [pc, #52]	@ (80054fc <std+0x5c>)
 80054c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80054ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005500 <std+0x60>)
 80054cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80054ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005504 <std+0x64>)
 80054d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80054d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <std+0x68>)
 80054d4:	6224      	str	r4, [r4, #32]
 80054d6:	429c      	cmp	r4, r3
 80054d8:	d006      	beq.n	80054e8 <std+0x48>
 80054da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80054de:	4294      	cmp	r4, r2
 80054e0:	d002      	beq.n	80054e8 <std+0x48>
 80054e2:	33d0      	adds	r3, #208	@ 0xd0
 80054e4:	429c      	cmp	r4, r3
 80054e6:	d105      	bne.n	80054f4 <std+0x54>
 80054e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80054ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054f0:	f000 b960 	b.w	80057b4 <__retarget_lock_init_recursive>
 80054f4:	bd10      	pop	{r4, pc}
 80054f6:	bf00      	nop
 80054f8:	08007061 	.word	0x08007061
 80054fc:	08007083 	.word	0x08007083
 8005500:	080070bb 	.word	0x080070bb
 8005504:	080070e1 	.word	0x080070e1
 8005508:	20002db8 	.word	0x20002db8

0800550c <stdio_exit_handler>:
 800550c:	4a02      	ldr	r2, [pc, #8]	@ (8005518 <stdio_exit_handler+0xc>)
 800550e:	4903      	ldr	r1, [pc, #12]	@ (800551c <stdio_exit_handler+0x10>)
 8005510:	4803      	ldr	r0, [pc, #12]	@ (8005520 <stdio_exit_handler+0x14>)
 8005512:	f000 b8d5 	b.w	80056c0 <_fwalk_sglue>
 8005516:	bf00      	nop
 8005518:	20002a30 	.word	0x20002a30
 800551c:	080068f1 	.word	0x080068f1
 8005520:	20002a40 	.word	0x20002a40

08005524 <cleanup_stdio>:
 8005524:	6841      	ldr	r1, [r0, #4]
 8005526:	4b0c      	ldr	r3, [pc, #48]	@ (8005558 <cleanup_stdio+0x34>)
 8005528:	4299      	cmp	r1, r3
 800552a:	b510      	push	{r4, lr}
 800552c:	4604      	mov	r4, r0
 800552e:	d001      	beq.n	8005534 <cleanup_stdio+0x10>
 8005530:	f001 f9de 	bl	80068f0 <_fflush_r>
 8005534:	68a1      	ldr	r1, [r4, #8]
 8005536:	4b09      	ldr	r3, [pc, #36]	@ (800555c <cleanup_stdio+0x38>)
 8005538:	4299      	cmp	r1, r3
 800553a:	d002      	beq.n	8005542 <cleanup_stdio+0x1e>
 800553c:	4620      	mov	r0, r4
 800553e:	f001 f9d7 	bl	80068f0 <_fflush_r>
 8005542:	68e1      	ldr	r1, [r4, #12]
 8005544:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <cleanup_stdio+0x3c>)
 8005546:	4299      	cmp	r1, r3
 8005548:	d004      	beq.n	8005554 <cleanup_stdio+0x30>
 800554a:	4620      	mov	r0, r4
 800554c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005550:	f001 b9ce 	b.w	80068f0 <_fflush_r>
 8005554:	bd10      	pop	{r4, pc}
 8005556:	bf00      	nop
 8005558:	20002db8 	.word	0x20002db8
 800555c:	20002e20 	.word	0x20002e20
 8005560:	20002e88 	.word	0x20002e88

08005564 <global_stdio_init.part.0>:
 8005564:	4b0c      	ldr	r3, [pc, #48]	@ (8005598 <global_stdio_init.part.0+0x34>)
 8005566:	4a0d      	ldr	r2, [pc, #52]	@ (800559c <global_stdio_init.part.0+0x38>)
 8005568:	480d      	ldr	r0, [pc, #52]	@ (80055a0 <global_stdio_init.part.0+0x3c>)
 800556a:	b510      	push	{r4, lr}
 800556c:	2104      	movs	r1, #4
 800556e:	601a      	str	r2, [r3, #0]
 8005570:	2200      	movs	r2, #0
 8005572:	f7ff ff95 	bl	80054a0 <std>
 8005576:	4b0a      	ldr	r3, [pc, #40]	@ (80055a0 <global_stdio_init.part.0+0x3c>)
 8005578:	2201      	movs	r2, #1
 800557a:	461c      	mov	r4, r3
 800557c:	2109      	movs	r1, #9
 800557e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8005582:	f7ff ff8d 	bl	80054a0 <std>
 8005586:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800558a:	2202      	movs	r2, #2
 800558c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005590:	2112      	movs	r1, #18
 8005592:	f7ff bf85 	b.w	80054a0 <std>
 8005596:	bf00      	nop
 8005598:	20002ef0 	.word	0x20002ef0
 800559c:	0800550d 	.word	0x0800550d
 80055a0:	20002db8 	.word	0x20002db8

080055a4 <__sfp_lock_acquire>:
 80055a4:	4801      	ldr	r0, [pc, #4]	@ (80055ac <__sfp_lock_acquire+0x8>)
 80055a6:	f000 b906 	b.w	80057b6 <__retarget_lock_acquire_recursive>
 80055aa:	bf00      	nop
 80055ac:	20002ef5 	.word	0x20002ef5

080055b0 <__sfp_lock_release>:
 80055b0:	4801      	ldr	r0, [pc, #4]	@ (80055b8 <__sfp_lock_release+0x8>)
 80055b2:	f000 b901 	b.w	80057b8 <__retarget_lock_release_recursive>
 80055b6:	bf00      	nop
 80055b8:	20002ef5 	.word	0x20002ef5

080055bc <__sinit>:
 80055bc:	b510      	push	{r4, lr}
 80055be:	4604      	mov	r4, r0
 80055c0:	f7ff fff0 	bl	80055a4 <__sfp_lock_acquire>
 80055c4:	6a23      	ldr	r3, [r4, #32]
 80055c6:	b11b      	cbz	r3, 80055d0 <__sinit+0x14>
 80055c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055cc:	f7ff bff0 	b.w	80055b0 <__sfp_lock_release>
 80055d0:	4b04      	ldr	r3, [pc, #16]	@ (80055e4 <__sinit+0x28>)
 80055d2:	6223      	str	r3, [r4, #32]
 80055d4:	4b04      	ldr	r3, [pc, #16]	@ (80055e8 <__sinit+0x2c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1f5      	bne.n	80055c8 <__sinit+0xc>
 80055dc:	f7ff ffc2 	bl	8005564 <global_stdio_init.part.0>
 80055e0:	e7f2      	b.n	80055c8 <__sinit+0xc>
 80055e2:	bf00      	nop
 80055e4:	08005525 	.word	0x08005525
 80055e8:	20002ef0 	.word	0x20002ef0

080055ec <_vsniprintf_r>:
 80055ec:	b530      	push	{r4, r5, lr}
 80055ee:	4614      	mov	r4, r2
 80055f0:	2c00      	cmp	r4, #0
 80055f2:	b09b      	sub	sp, #108	@ 0x6c
 80055f4:	4605      	mov	r5, r0
 80055f6:	461a      	mov	r2, r3
 80055f8:	da05      	bge.n	8005606 <_vsniprintf_r+0x1a>
 80055fa:	238b      	movs	r3, #139	@ 0x8b
 80055fc:	6003      	str	r3, [r0, #0]
 80055fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005602:	b01b      	add	sp, #108	@ 0x6c
 8005604:	bd30      	pop	{r4, r5, pc}
 8005606:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800560a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	9319      	str	r3, [sp, #100]	@ 0x64
 8005614:	bf14      	ite	ne
 8005616:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800561a:	4623      	moveq	r3, r4
 800561c:	9302      	str	r3, [sp, #8]
 800561e:	9305      	str	r3, [sp, #20]
 8005620:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005624:	9100      	str	r1, [sp, #0]
 8005626:	9104      	str	r1, [sp, #16]
 8005628:	f8ad 300e 	strh.w	r3, [sp, #14]
 800562c:	4669      	mov	r1, sp
 800562e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005630:	f000 ffe4 	bl	80065fc <_svfiprintf_r>
 8005634:	1c43      	adds	r3, r0, #1
 8005636:	bfbc      	itt	lt
 8005638:	238b      	movlt	r3, #139	@ 0x8b
 800563a:	602b      	strlt	r3, [r5, #0]
 800563c:	2c00      	cmp	r4, #0
 800563e:	d0e0      	beq.n	8005602 <_vsniprintf_r+0x16>
 8005640:	9b00      	ldr	r3, [sp, #0]
 8005642:	2200      	movs	r2, #0
 8005644:	701a      	strb	r2, [r3, #0]
 8005646:	e7dc      	b.n	8005602 <_vsniprintf_r+0x16>

08005648 <vsniprintf>:
 8005648:	b507      	push	{r0, r1, r2, lr}
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	460a      	mov	r2, r1
 8005650:	4601      	mov	r1, r0
 8005652:	4803      	ldr	r0, [pc, #12]	@ (8005660 <vsniprintf+0x18>)
 8005654:	6800      	ldr	r0, [r0, #0]
 8005656:	f7ff ffc9 	bl	80055ec <_vsniprintf_r>
 800565a:	b003      	add	sp, #12
 800565c:	bd00      	pop	{pc}
 800565e:	bf00      	nop
 8005660:	20002a3c 	.word	0x20002a3c

08005664 <_realloc_r>:
 8005664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005668:	4607      	mov	r7, r0
 800566a:	4614      	mov	r4, r2
 800566c:	460d      	mov	r5, r1
 800566e:	b921      	cbnz	r1, 800567a <_realloc_r+0x16>
 8005670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005674:	4611      	mov	r1, r2
 8005676:	f7ff bcf3 	b.w	8005060 <_malloc_r>
 800567a:	b92a      	cbnz	r2, 8005688 <_realloc_r+0x24>
 800567c:	f000 ff14 	bl	80064a8 <_free_r>
 8005680:	4625      	mov	r5, r4
 8005682:	4628      	mov	r0, r5
 8005684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005688:	f001 fce2 	bl	8007050 <_malloc_usable_size_r>
 800568c:	4284      	cmp	r4, r0
 800568e:	4606      	mov	r6, r0
 8005690:	d802      	bhi.n	8005698 <_realloc_r+0x34>
 8005692:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005696:	d8f4      	bhi.n	8005682 <_realloc_r+0x1e>
 8005698:	4621      	mov	r1, r4
 800569a:	4638      	mov	r0, r7
 800569c:	f7ff fce0 	bl	8005060 <_malloc_r>
 80056a0:	4680      	mov	r8, r0
 80056a2:	b908      	cbnz	r0, 80056a8 <_realloc_r+0x44>
 80056a4:	4645      	mov	r5, r8
 80056a6:	e7ec      	b.n	8005682 <_realloc_r+0x1e>
 80056a8:	42b4      	cmp	r4, r6
 80056aa:	4622      	mov	r2, r4
 80056ac:	4629      	mov	r1, r5
 80056ae:	bf28      	it	cs
 80056b0:	4632      	movcs	r2, r6
 80056b2:	f000 f887 	bl	80057c4 <memcpy>
 80056b6:	4629      	mov	r1, r5
 80056b8:	4638      	mov	r0, r7
 80056ba:	f000 fef5 	bl	80064a8 <_free_r>
 80056be:	e7f1      	b.n	80056a4 <_realloc_r+0x40>

080056c0 <_fwalk_sglue>:
 80056c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056c4:	4607      	mov	r7, r0
 80056c6:	4688      	mov	r8, r1
 80056c8:	4614      	mov	r4, r2
 80056ca:	2600      	movs	r6, #0
 80056cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056d0:	f1b9 0901 	subs.w	r9, r9, #1
 80056d4:	d505      	bpl.n	80056e2 <_fwalk_sglue+0x22>
 80056d6:	6824      	ldr	r4, [r4, #0]
 80056d8:	2c00      	cmp	r4, #0
 80056da:	d1f7      	bne.n	80056cc <_fwalk_sglue+0xc>
 80056dc:	4630      	mov	r0, r6
 80056de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056e2:	89ab      	ldrh	r3, [r5, #12]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d907      	bls.n	80056f8 <_fwalk_sglue+0x38>
 80056e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056ec:	3301      	adds	r3, #1
 80056ee:	d003      	beq.n	80056f8 <_fwalk_sglue+0x38>
 80056f0:	4629      	mov	r1, r5
 80056f2:	4638      	mov	r0, r7
 80056f4:	47c0      	blx	r8
 80056f6:	4306      	orrs	r6, r0
 80056f8:	3568      	adds	r5, #104	@ 0x68
 80056fa:	e7e9      	b.n	80056d0 <_fwalk_sglue+0x10>

080056fc <memmove>:
 80056fc:	4288      	cmp	r0, r1
 80056fe:	b510      	push	{r4, lr}
 8005700:	eb01 0402 	add.w	r4, r1, r2
 8005704:	d902      	bls.n	800570c <memmove+0x10>
 8005706:	4284      	cmp	r4, r0
 8005708:	4623      	mov	r3, r4
 800570a:	d807      	bhi.n	800571c <memmove+0x20>
 800570c:	1e43      	subs	r3, r0, #1
 800570e:	42a1      	cmp	r1, r4
 8005710:	d007      	beq.n	8005722 <memmove+0x26>
 8005712:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005716:	f803 2f01 	strb.w	r2, [r3, #1]!
 800571a:	e7f8      	b.n	800570e <memmove+0x12>
 800571c:	4402      	add	r2, r0
 800571e:	4282      	cmp	r2, r0
 8005720:	d100      	bne.n	8005724 <memmove+0x28>
 8005722:	bd10      	pop	{r4, pc}
 8005724:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005728:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800572c:	e7f7      	b.n	800571e <memmove+0x22>

0800572e <memset>:
 800572e:	4402      	add	r2, r0
 8005730:	4603      	mov	r3, r0
 8005732:	4293      	cmp	r3, r2
 8005734:	d100      	bne.n	8005738 <memset+0xa>
 8005736:	4770      	bx	lr
 8005738:	f803 1b01 	strb.w	r1, [r3], #1
 800573c:	e7f9      	b.n	8005732 <memset+0x4>
	...

08005740 <_sbrk_r>:
 8005740:	b538      	push	{r3, r4, r5, lr}
 8005742:	4d06      	ldr	r5, [pc, #24]	@ (800575c <_sbrk_r+0x1c>)
 8005744:	2300      	movs	r3, #0
 8005746:	4604      	mov	r4, r0
 8005748:	4608      	mov	r0, r1
 800574a:	602b      	str	r3, [r5, #0]
 800574c:	f7fb fee0 	bl	8001510 <_sbrk>
 8005750:	1c43      	adds	r3, r0, #1
 8005752:	d102      	bne.n	800575a <_sbrk_r+0x1a>
 8005754:	682b      	ldr	r3, [r5, #0]
 8005756:	b103      	cbz	r3, 800575a <_sbrk_r+0x1a>
 8005758:	6023      	str	r3, [r4, #0]
 800575a:	bd38      	pop	{r3, r4, r5, pc}
 800575c:	20002ef8 	.word	0x20002ef8

08005760 <__errno>:
 8005760:	4b01      	ldr	r3, [pc, #4]	@ (8005768 <__errno+0x8>)
 8005762:	6818      	ldr	r0, [r3, #0]
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	20002a3c 	.word	0x20002a3c

0800576c <__libc_init_array>:
 800576c:	b570      	push	{r4, r5, r6, lr}
 800576e:	4b0d      	ldr	r3, [pc, #52]	@ (80057a4 <__libc_init_array+0x38>)
 8005770:	4d0d      	ldr	r5, [pc, #52]	@ (80057a8 <__libc_init_array+0x3c>)
 8005772:	1b5b      	subs	r3, r3, r5
 8005774:	109c      	asrs	r4, r3, #2
 8005776:	2600      	movs	r6, #0
 8005778:	42a6      	cmp	r6, r4
 800577a:	d109      	bne.n	8005790 <__libc_init_array+0x24>
 800577c:	f002 f83a 	bl	80077f4 <_init>
 8005780:	4d0a      	ldr	r5, [pc, #40]	@ (80057ac <__libc_init_array+0x40>)
 8005782:	4b0b      	ldr	r3, [pc, #44]	@ (80057b0 <__libc_init_array+0x44>)
 8005784:	1b5b      	subs	r3, r3, r5
 8005786:	109c      	asrs	r4, r3, #2
 8005788:	2600      	movs	r6, #0
 800578a:	42a6      	cmp	r6, r4
 800578c:	d105      	bne.n	800579a <__libc_init_array+0x2e>
 800578e:	bd70      	pop	{r4, r5, r6, pc}
 8005790:	f855 3b04 	ldr.w	r3, [r5], #4
 8005794:	4798      	blx	r3
 8005796:	3601      	adds	r6, #1
 8005798:	e7ee      	b.n	8005778 <__libc_init_array+0xc>
 800579a:	f855 3b04 	ldr.w	r3, [r5], #4
 800579e:	4798      	blx	r3
 80057a0:	3601      	adds	r6, #1
 80057a2:	e7f2      	b.n	800578a <__libc_init_array+0x1e>
 80057a4:	08007fe4 	.word	0x08007fe4
 80057a8:	08007fe4 	.word	0x08007fe4
 80057ac:	08007fe4 	.word	0x08007fe4
 80057b0:	08007fe8 	.word	0x08007fe8

080057b4 <__retarget_lock_init_recursive>:
 80057b4:	4770      	bx	lr

080057b6 <__retarget_lock_acquire_recursive>:
 80057b6:	4770      	bx	lr

080057b8 <__retarget_lock_release_recursive>:
 80057b8:	4770      	bx	lr
	...

080057bc <_localeconv_r>:
 80057bc:	4800      	ldr	r0, [pc, #0]	@ (80057c0 <_localeconv_r+0x4>)
 80057be:	4770      	bx	lr
 80057c0:	20002b7c 	.word	0x20002b7c

080057c4 <memcpy>:
 80057c4:	440a      	add	r2, r1
 80057c6:	4291      	cmp	r1, r2
 80057c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80057cc:	d100      	bne.n	80057d0 <memcpy+0xc>
 80057ce:	4770      	bx	lr
 80057d0:	b510      	push	{r4, lr}
 80057d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057da:	4291      	cmp	r1, r2
 80057dc:	d1f9      	bne.n	80057d2 <memcpy+0xe>
 80057de:	bd10      	pop	{r4, pc}

080057e0 <quorem>:
 80057e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e4:	6903      	ldr	r3, [r0, #16]
 80057e6:	690c      	ldr	r4, [r1, #16]
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	4607      	mov	r7, r0
 80057ec:	db7e      	blt.n	80058ec <quorem+0x10c>
 80057ee:	3c01      	subs	r4, #1
 80057f0:	f101 0814 	add.w	r8, r1, #20
 80057f4:	00a3      	lsls	r3, r4, #2
 80057f6:	f100 0514 	add.w	r5, r0, #20
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005800:	9301      	str	r3, [sp, #4]
 8005802:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005806:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800580a:	3301      	adds	r3, #1
 800580c:	429a      	cmp	r2, r3
 800580e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005812:	fbb2 f6f3 	udiv	r6, r2, r3
 8005816:	d32e      	bcc.n	8005876 <quorem+0x96>
 8005818:	f04f 0a00 	mov.w	sl, #0
 800581c:	46c4      	mov	ip, r8
 800581e:	46ae      	mov	lr, r5
 8005820:	46d3      	mov	fp, sl
 8005822:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005826:	b298      	uxth	r0, r3
 8005828:	fb06 a000 	mla	r0, r6, r0, sl
 800582c:	0c02      	lsrs	r2, r0, #16
 800582e:	0c1b      	lsrs	r3, r3, #16
 8005830:	fb06 2303 	mla	r3, r6, r3, r2
 8005834:	f8de 2000 	ldr.w	r2, [lr]
 8005838:	b280      	uxth	r0, r0
 800583a:	b292      	uxth	r2, r2
 800583c:	1a12      	subs	r2, r2, r0
 800583e:	445a      	add	r2, fp
 8005840:	f8de 0000 	ldr.w	r0, [lr]
 8005844:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005848:	b29b      	uxth	r3, r3
 800584a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800584e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005852:	b292      	uxth	r2, r2
 8005854:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005858:	45e1      	cmp	r9, ip
 800585a:	f84e 2b04 	str.w	r2, [lr], #4
 800585e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005862:	d2de      	bcs.n	8005822 <quorem+0x42>
 8005864:	9b00      	ldr	r3, [sp, #0]
 8005866:	58eb      	ldr	r3, [r5, r3]
 8005868:	b92b      	cbnz	r3, 8005876 <quorem+0x96>
 800586a:	9b01      	ldr	r3, [sp, #4]
 800586c:	3b04      	subs	r3, #4
 800586e:	429d      	cmp	r5, r3
 8005870:	461a      	mov	r2, r3
 8005872:	d32f      	bcc.n	80058d4 <quorem+0xf4>
 8005874:	613c      	str	r4, [r7, #16]
 8005876:	4638      	mov	r0, r7
 8005878:	f001 fade 	bl	8006e38 <__mcmp>
 800587c:	2800      	cmp	r0, #0
 800587e:	db25      	blt.n	80058cc <quorem+0xec>
 8005880:	4629      	mov	r1, r5
 8005882:	2000      	movs	r0, #0
 8005884:	f858 2b04 	ldr.w	r2, [r8], #4
 8005888:	f8d1 c000 	ldr.w	ip, [r1]
 800588c:	fa1f fe82 	uxth.w	lr, r2
 8005890:	fa1f f38c 	uxth.w	r3, ip
 8005894:	eba3 030e 	sub.w	r3, r3, lr
 8005898:	4403      	add	r3, r0
 800589a:	0c12      	lsrs	r2, r2, #16
 800589c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80058a0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058aa:	45c1      	cmp	r9, r8
 80058ac:	f841 3b04 	str.w	r3, [r1], #4
 80058b0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80058b4:	d2e6      	bcs.n	8005884 <quorem+0xa4>
 80058b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058be:	b922      	cbnz	r2, 80058ca <quorem+0xea>
 80058c0:	3b04      	subs	r3, #4
 80058c2:	429d      	cmp	r5, r3
 80058c4:	461a      	mov	r2, r3
 80058c6:	d30b      	bcc.n	80058e0 <quorem+0x100>
 80058c8:	613c      	str	r4, [r7, #16]
 80058ca:	3601      	adds	r6, #1
 80058cc:	4630      	mov	r0, r6
 80058ce:	b003      	add	sp, #12
 80058d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d4:	6812      	ldr	r2, [r2, #0]
 80058d6:	3b04      	subs	r3, #4
 80058d8:	2a00      	cmp	r2, #0
 80058da:	d1cb      	bne.n	8005874 <quorem+0x94>
 80058dc:	3c01      	subs	r4, #1
 80058de:	e7c6      	b.n	800586e <quorem+0x8e>
 80058e0:	6812      	ldr	r2, [r2, #0]
 80058e2:	3b04      	subs	r3, #4
 80058e4:	2a00      	cmp	r2, #0
 80058e6:	d1ef      	bne.n	80058c8 <quorem+0xe8>
 80058e8:	3c01      	subs	r4, #1
 80058ea:	e7ea      	b.n	80058c2 <quorem+0xe2>
 80058ec:	2000      	movs	r0, #0
 80058ee:	e7ee      	b.n	80058ce <quorem+0xee>

080058f0 <_dtoa_r>:
 80058f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f4:	b099      	sub	sp, #100	@ 0x64
 80058f6:	ed8d 0b0e 	vstr	d0, [sp, #56]	@ 0x38
 80058fa:	920c      	str	r2, [sp, #48]	@ 0x30
 80058fc:	69c2      	ldr	r2, [r0, #28]
 80058fe:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8005900:	910a      	str	r1, [sp, #40]	@ 0x28
 8005902:	ec57 6b10 	vmov	r6, r7, d0
 8005906:	4681      	mov	r9, r0
 8005908:	9313      	str	r3, [sp, #76]	@ 0x4c
 800590a:	b982      	cbnz	r2, 800592e <_dtoa_r+0x3e>
 800590c:	2010      	movs	r0, #16
 800590e:	f7ff fb7d 	bl	800500c <malloc>
 8005912:	4602      	mov	r2, r0
 8005914:	f8c9 001c 	str.w	r0, [r9, #28]
 8005918:	b920      	cbnz	r0, 8005924 <_dtoa_r+0x34>
 800591a:	4bab      	ldr	r3, [pc, #684]	@ (8005bc8 <_dtoa_r+0x2d8>)
 800591c:	21ef      	movs	r1, #239	@ 0xef
 800591e:	48ab      	ldr	r0, [pc, #684]	@ (8005bcc <_dtoa_r+0x2dc>)
 8005920:	f001 fc28 	bl	8007174 <__assert_func>
 8005924:	2300      	movs	r3, #0
 8005926:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800592a:	6003      	str	r3, [r0, #0]
 800592c:	60c3      	str	r3, [r0, #12]
 800592e:	6811      	ldr	r1, [r2, #0]
 8005930:	b159      	cbz	r1, 800594a <_dtoa_r+0x5a>
 8005932:	6852      	ldr	r2, [r2, #4]
 8005934:	604a      	str	r2, [r1, #4]
 8005936:	2301      	movs	r3, #1
 8005938:	4093      	lsls	r3, r2
 800593a:	608b      	str	r3, [r1, #8]
 800593c:	4648      	mov	r0, r9
 800593e:	f001 f83d 	bl	80069bc <_Bfree>
 8005942:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005946:	2200      	movs	r2, #0
 8005948:	601a      	str	r2, [r3, #0]
 800594a:	f1b7 0800 	subs.w	r8, r7, #0
 800594e:	bfb5      	itete	lt
 8005950:	2301      	movlt	r3, #1
 8005952:	2300      	movge	r3, #0
 8005954:	6023      	strlt	r3, [r4, #0]
 8005956:	6023      	strge	r3, [r4, #0]
 8005958:	4b9d      	ldr	r3, [pc, #628]	@ (8005bd0 <_dtoa_r+0x2e0>)
 800595a:	bfbc      	itt	lt
 800595c:	f028 4800 	biclt.w	r8, r8, #2147483648	@ 0x80000000
 8005960:	f8cd 803c 	strlt.w	r8, [sp, #60]	@ 0x3c
 8005964:	ea33 0308 	bics.w	r3, r3, r8
 8005968:	d11a      	bne.n	80059a0 <_dtoa_r+0xb0>
 800596a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800596c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 8005970:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005974:	ea58 0806 	orrs.w	r8, r8, r6
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	f000 8568 	beq.w	800644e <_dtoa_r+0xb5e>
 800597e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005980:	b953      	cbnz	r3, 8005998 <_dtoa_r+0xa8>
 8005982:	4b94      	ldr	r3, [pc, #592]	@ (8005bd4 <_dtoa_r+0x2e4>)
 8005984:	e021      	b.n	80059ca <_dtoa_r+0xda>
 8005986:	4b94      	ldr	r3, [pc, #592]	@ (8005bd8 <_dtoa_r+0x2e8>)
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	3308      	adds	r3, #8
 800598c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	9800      	ldr	r0, [sp, #0]
 8005992:	b019      	add	sp, #100	@ 0x64
 8005994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005998:	4b8e      	ldr	r3, [pc, #568]	@ (8005bd4 <_dtoa_r+0x2e4>)
 800599a:	9300      	str	r3, [sp, #0]
 800599c:	3303      	adds	r3, #3
 800599e:	e7f5      	b.n	800598c <_dtoa_r+0x9c>
 80059a0:	ed9d 7b0e 	vldr	d7, [sp, #56]	@ 0x38
 80059a4:	2200      	movs	r2, #0
 80059a6:	ec51 0b17 	vmov	r0, r1, d7
 80059aa:	2300      	movs	r3, #0
 80059ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80059b0:	f7fb f892 	bl	8000ad8 <__aeabi_dcmpeq>
 80059b4:	4682      	mov	sl, r0
 80059b6:	b150      	cbz	r0, 80059ce <_dtoa_r+0xde>
 80059b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80059ba:	2301      	movs	r3, #1
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80059c0:	b113      	cbz	r3, 80059c8 <_dtoa_r+0xd8>
 80059c2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80059c4:	4b85      	ldr	r3, [pc, #532]	@ (8005bdc <_dtoa_r+0x2ec>)
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	4b85      	ldr	r3, [pc, #532]	@ (8005be0 <_dtoa_r+0x2f0>)
 80059ca:	9300      	str	r3, [sp, #0]
 80059cc:	e7e0      	b.n	8005990 <_dtoa_r+0xa0>
 80059ce:	ed9d 0b06 	vldr	d0, [sp, #24]
 80059d2:	aa16      	add	r2, sp, #88	@ 0x58
 80059d4:	a917      	add	r1, sp, #92	@ 0x5c
 80059d6:	4648      	mov	r0, r9
 80059d8:	f001 fae2 	bl	8006fa0 <__d2b>
 80059dc:	ea5f 5418 	movs.w	r4, r8, lsr #20
 80059e0:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80059e2:	9001      	str	r0, [sp, #4]
 80059e4:	d079      	beq.n	8005ada <_dtoa_r+0x1ea>
 80059e6:	9b07      	ldr	r3, [sp, #28]
 80059e8:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 80059ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80059f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80059fc:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8005a00:	4619      	mov	r1, r3
 8005a02:	2200      	movs	r2, #0
 8005a04:	4b77      	ldr	r3, [pc, #476]	@ (8005be4 <_dtoa_r+0x2f4>)
 8005a06:	f7fa fc47 	bl	8000298 <__aeabi_dsub>
 8005a0a:	a369      	add	r3, pc, #420	@ (adr r3, 8005bb0 <_dtoa_r+0x2c0>)
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f7fa fdfa 	bl	8000608 <__aeabi_dmul>
 8005a14:	a368      	add	r3, pc, #416	@ (adr r3, 8005bb8 <_dtoa_r+0x2c8>)
 8005a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1a:	f7fa fc3f 	bl	800029c <__adddf3>
 8005a1e:	4606      	mov	r6, r0
 8005a20:	4620      	mov	r0, r4
 8005a22:	460f      	mov	r7, r1
 8005a24:	f7fa fd86 	bl	8000534 <__aeabi_i2d>
 8005a28:	a365      	add	r3, pc, #404	@ (adr r3, 8005bc0 <_dtoa_r+0x2d0>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f7fa fdeb 	bl	8000608 <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4630      	mov	r0, r6
 8005a38:	4639      	mov	r1, r7
 8005a3a:	f7fa fc2f 	bl	800029c <__adddf3>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	f7fb f891 	bl	8000b68 <__aeabi_d2iz>
 8005a46:	2200      	movs	r2, #0
 8005a48:	4680      	mov	r8, r0
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	4639      	mov	r1, r7
 8005a50:	f7fb f84c 	bl	8000aec <__aeabi_dcmplt>
 8005a54:	b148      	cbz	r0, 8005a6a <_dtoa_r+0x17a>
 8005a56:	4640      	mov	r0, r8
 8005a58:	f7fa fd6c 	bl	8000534 <__aeabi_i2d>
 8005a5c:	4632      	mov	r2, r6
 8005a5e:	463b      	mov	r3, r7
 8005a60:	f7fb f83a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a64:	b908      	cbnz	r0, 8005a6a <_dtoa_r+0x17a>
 8005a66:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005a6a:	f1b8 0f16 	cmp.w	r8, #22
 8005a6e:	d851      	bhi.n	8005b14 <_dtoa_r+0x224>
 8005a70:	4b5d      	ldr	r3, [pc, #372]	@ (8005be8 <_dtoa_r+0x2f8>)
 8005a72:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a7e:	f7fb f835 	bl	8000aec <__aeabi_dcmplt>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	d048      	beq.n	8005b18 <_dtoa_r+0x228>
 8005a86:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	9312      	str	r3, [sp, #72]	@ 0x48
 8005a8e:	1b2d      	subs	r5, r5, r4
 8005a90:	1e6b      	subs	r3, r5, #1
 8005a92:	9308      	str	r3, [sp, #32]
 8005a94:	bf43      	ittte	mi
 8005a96:	2300      	movmi	r3, #0
 8005a98:	f1c5 0701 	rsbmi	r7, r5, #1
 8005a9c:	9308      	strmi	r3, [sp, #32]
 8005a9e:	2700      	movpl	r7, #0
 8005aa0:	f1b8 0f00 	cmp.w	r8, #0
 8005aa4:	db3a      	blt.n	8005b1c <_dtoa_r+0x22c>
 8005aa6:	9b08      	ldr	r3, [sp, #32]
 8005aa8:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 8005aac:	4443      	add	r3, r8
 8005aae:	9308      	str	r3, [sp, #32]
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ab6:	2b09      	cmp	r3, #9
 8005ab8:	d862      	bhi.n	8005b80 <_dtoa_r+0x290>
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	bfc4      	itt	gt
 8005abe:	3b04      	subgt	r3, #4
 8005ac0:	930a      	strgt	r3, [sp, #40]	@ 0x28
 8005ac2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ac4:	f1a3 0302 	sub.w	r3, r3, #2
 8005ac8:	bfcc      	ite	gt
 8005aca:	2400      	movgt	r4, #0
 8005acc:	2401      	movle	r4, #1
 8005ace:	2b03      	cmp	r3, #3
 8005ad0:	d862      	bhi.n	8005b98 <_dtoa_r+0x2a8>
 8005ad2:	e8df f003 	tbb	[pc, r3]
 8005ad6:	5351      	.short	0x5351
 8005ad8:	2b36      	.short	0x2b36
 8005ada:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8005adc:	442c      	add	r4, r5
 8005ade:	f204 4332 	addw	r3, r4, #1074	@ 0x432
 8005ae2:	2b20      	cmp	r3, #32
 8005ae4:	bfc1      	itttt	gt
 8005ae6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005aea:	fa08 f803 	lslgt.w	r8, r8, r3
 8005aee:	f204 4312 	addwgt	r3, r4, #1042	@ 0x412
 8005af2:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005af6:	bfd6      	itet	le
 8005af8:	f1c3 0320 	rsble	r3, r3, #32
 8005afc:	ea48 0003 	orrgt.w	r0, r8, r3
 8005b00:	fa06 f003 	lslle.w	r0, r6, r3
 8005b04:	f7fa fd06 	bl	8000514 <__aeabi_ui2d>
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005b0e:	3c01      	subs	r4, #1
 8005b10:	9214      	str	r2, [sp, #80]	@ 0x50
 8005b12:	e775      	b.n	8005a00 <_dtoa_r+0x110>
 8005b14:	2301      	movs	r3, #1
 8005b16:	e7b9      	b.n	8005a8c <_dtoa_r+0x19c>
 8005b18:	9012      	str	r0, [sp, #72]	@ 0x48
 8005b1a:	e7b8      	b.n	8005a8e <_dtoa_r+0x19e>
 8005b1c:	f1c8 0300 	rsb	r3, r8, #0
 8005b20:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b22:	2300      	movs	r3, #0
 8005b24:	eba7 0708 	sub.w	r7, r7, r8
 8005b28:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b2a:	e7c3      	b.n	8005ab4 <_dtoa_r+0x1c4>
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b32:	4443      	add	r3, r8
 8005b34:	9305      	str	r3, [sp, #20]
 8005b36:	3301      	adds	r3, #1
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	9304      	str	r3, [sp, #16]
 8005b3c:	bfb8      	it	lt
 8005b3e:	2301      	movlt	r3, #1
 8005b40:	e006      	b.n	8005b50 <_dtoa_r+0x260>
 8005b42:	2301      	movs	r3, #1
 8005b44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	dd28      	ble.n	8005b9e <_dtoa_r+0x2ae>
 8005b4c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005b50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005b54:	2100      	movs	r1, #0
 8005b56:	2204      	movs	r2, #4
 8005b58:	f102 0514 	add.w	r5, r2, #20
 8005b5c:	429d      	cmp	r5, r3
 8005b5e:	d923      	bls.n	8005ba8 <_dtoa_r+0x2b8>
 8005b60:	6041      	str	r1, [r0, #4]
 8005b62:	4648      	mov	r0, r9
 8005b64:	f000 feec 	bl	8006940 <_Balloc>
 8005b68:	9000      	str	r0, [sp, #0]
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	d140      	bne.n	8005bf0 <_dtoa_r+0x300>
 8005b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8005bec <_dtoa_r+0x2fc>)
 8005b70:	4602      	mov	r2, r0
 8005b72:	f240 11af 	movw	r1, #431	@ 0x1af
 8005b76:	e6d2      	b.n	800591e <_dtoa_r+0x2e>
 8005b78:	2300      	movs	r3, #0
 8005b7a:	e7e3      	b.n	8005b44 <_dtoa_r+0x254>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	e7d6      	b.n	8005b2e <_dtoa_r+0x23e>
 8005b80:	2401      	movs	r4, #1
 8005b82:	2300      	movs	r3, #0
 8005b84:	e9cd 340a 	strd	r3, r4, [sp, #40]	@ 0x28
 8005b88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b8c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005b90:	2200      	movs	r2, #0
 8005b92:	2312      	movs	r3, #18
 8005b94:	920c      	str	r2, [sp, #48]	@ 0x30
 8005b96:	e7db      	b.n	8005b50 <_dtoa_r+0x260>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b9c:	e7f4      	b.n	8005b88 <_dtoa_r+0x298>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	e7f5      	b.n	8005b94 <_dtoa_r+0x2a4>
 8005ba8:	3101      	adds	r1, #1
 8005baa:	0052      	lsls	r2, r2, #1
 8005bac:	e7d4      	b.n	8005b58 <_dtoa_r+0x268>
 8005bae:	bf00      	nop
 8005bb0:	636f4361 	.word	0x636f4361
 8005bb4:	3fd287a7 	.word	0x3fd287a7
 8005bb8:	8b60c8b3 	.word	0x8b60c8b3
 8005bbc:	3fc68a28 	.word	0x3fc68a28
 8005bc0:	509f79fb 	.word	0x509f79fb
 8005bc4:	3fd34413 	.word	0x3fd34413
 8005bc8:	08007ca9 	.word	0x08007ca9
 8005bcc:	08007cc0 	.word	0x08007cc0
 8005bd0:	7ff00000 	.word	0x7ff00000
 8005bd4:	08007ca5 	.word	0x08007ca5
 8005bd8:	08007c9c 	.word	0x08007c9c
 8005bdc:	08007c79 	.word	0x08007c79
 8005be0:	08007c78 	.word	0x08007c78
 8005be4:	3ff80000 	.word	0x3ff80000
 8005be8:	08007e10 	.word	0x08007e10
 8005bec:	08007d18 	.word	0x08007d18
 8005bf0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005bf4:	9a00      	ldr	r2, [sp, #0]
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	9b04      	ldr	r3, [sp, #16]
 8005bfa:	2b0e      	cmp	r3, #14
 8005bfc:	f200 80a1 	bhi.w	8005d42 <_dtoa_r+0x452>
 8005c00:	2c00      	cmp	r4, #0
 8005c02:	f000 809e 	beq.w	8005d42 <_dtoa_r+0x452>
 8005c06:	f1b8 0f00 	cmp.w	r8, #0
 8005c0a:	dd36      	ble.n	8005c7a <_dtoa_r+0x38a>
 8005c0c:	4b9e      	ldr	r3, [pc, #632]	@ (8005e88 <_dtoa_r+0x598>)
 8005c0e:	f008 020f 	and.w	r2, r8, #15
 8005c12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c16:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005c1a:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8005c1e:	ea4f 1528 	mov.w	r5, r8, asr #4
 8005c22:	d016      	beq.n	8005c52 <_dtoa_r+0x362>
 8005c24:	4b99      	ldr	r3, [pc, #612]	@ (8005e8c <_dtoa_r+0x59c>)
 8005c26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c2e:	f7fa fe15 	bl	800085c <__aeabi_ddiv>
 8005c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c36:	f005 050f 	and.w	r5, r5, #15
 8005c3a:	2403      	movs	r4, #3
 8005c3c:	4e93      	ldr	r6, [pc, #588]	@ (8005e8c <_dtoa_r+0x59c>)
 8005c3e:	b975      	cbnz	r5, 8005c5e <_dtoa_r+0x36e>
 8005c40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c44:	4652      	mov	r2, sl
 8005c46:	465b      	mov	r3, fp
 8005c48:	f7fa fe08 	bl	800085c <__aeabi_ddiv>
 8005c4c:	4682      	mov	sl, r0
 8005c4e:	468b      	mov	fp, r1
 8005c50:	e02d      	b.n	8005cae <_dtoa_r+0x3be>
 8005c52:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005c56:	2402      	movs	r4, #2
 8005c58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c5c:	e7ee      	b.n	8005c3c <_dtoa_r+0x34c>
 8005c5e:	07e9      	lsls	r1, r5, #31
 8005c60:	d508      	bpl.n	8005c74 <_dtoa_r+0x384>
 8005c62:	4650      	mov	r0, sl
 8005c64:	4659      	mov	r1, fp
 8005c66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c6a:	f7fa fccd 	bl	8000608 <__aeabi_dmul>
 8005c6e:	3401      	adds	r4, #1
 8005c70:	4682      	mov	sl, r0
 8005c72:	468b      	mov	fp, r1
 8005c74:	106d      	asrs	r5, r5, #1
 8005c76:	3608      	adds	r6, #8
 8005c78:	e7e1      	b.n	8005c3e <_dtoa_r+0x34e>
 8005c7a:	f000 80ad 	beq.w	8005dd8 <_dtoa_r+0x4e8>
 8005c7e:	f1c8 0500 	rsb	r5, r8, #0
 8005c82:	4b81      	ldr	r3, [pc, #516]	@ (8005e88 <_dtoa_r+0x598>)
 8005c84:	4e81      	ldr	r6, [pc, #516]	@ (8005e8c <_dtoa_r+0x59c>)
 8005c86:	f005 020f 	and.w	r2, r5, #15
 8005c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c96:	f7fa fcb7 	bl	8000608 <__aeabi_dmul>
 8005c9a:	112d      	asrs	r5, r5, #4
 8005c9c:	4682      	mov	sl, r0
 8005c9e:	468b      	mov	fp, r1
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	2402      	movs	r4, #2
 8005ca4:	2d00      	cmp	r5, #0
 8005ca6:	f040 808c 	bne.w	8005dc2 <_dtoa_r+0x4d2>
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1ce      	bne.n	8005c4c <_dtoa_r+0x35c>
 8005cae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 8095 	beq.w	8005de0 <_dtoa_r+0x4f0>
 8005cb6:	4b76      	ldr	r3, [pc, #472]	@ (8005e90 <_dtoa_r+0x5a0>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	4650      	mov	r0, sl
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	f7fa ff15 	bl	8000aec <__aeabi_dcmplt>
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	f000 808c 	beq.w	8005de0 <_dtoa_r+0x4f0>
 8005cc8:	9b04      	ldr	r3, [sp, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f000 8088 	beq.w	8005de0 <_dtoa_r+0x4f0>
 8005cd0:	9b05      	ldr	r3, [sp, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	dd35      	ble.n	8005d42 <_dtoa_r+0x452>
 8005cd6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8005cda:	9302      	str	r3, [sp, #8]
 8005cdc:	4650      	mov	r0, sl
 8005cde:	4659      	mov	r1, fp
 8005ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8005e94 <_dtoa_r+0x5a4>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f7fa fc90 	bl	8000608 <__aeabi_dmul>
 8005ce8:	9e05      	ldr	r6, [sp, #20]
 8005cea:	4682      	mov	sl, r0
 8005cec:	468b      	mov	fp, r1
 8005cee:	3401      	adds	r4, #1
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f7fa fc1f 	bl	8000534 <__aeabi_i2d>
 8005cf6:	4652      	mov	r2, sl
 8005cf8:	465b      	mov	r3, fp
 8005cfa:	f7fa fc85 	bl	8000608 <__aeabi_dmul>
 8005cfe:	4b66      	ldr	r3, [pc, #408]	@ (8005e98 <_dtoa_r+0x5a8>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	f7fa facb 	bl	800029c <__adddf3>
 8005d06:	4604      	mov	r4, r0
 8005d08:	f1a1 7550 	sub.w	r5, r1, #54525952	@ 0x3400000
 8005d0c:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 8005d10:	2e00      	cmp	r6, #0
 8005d12:	d169      	bne.n	8005de8 <_dtoa_r+0x4f8>
 8005d14:	4b61      	ldr	r3, [pc, #388]	@ (8005e9c <_dtoa_r+0x5ac>)
 8005d16:	2200      	movs	r2, #0
 8005d18:	4650      	mov	r0, sl
 8005d1a:	4659      	mov	r1, fp
 8005d1c:	f7fa fabc 	bl	8000298 <__aeabi_dsub>
 8005d20:	4622      	mov	r2, r4
 8005d22:	462b      	mov	r3, r5
 8005d24:	4682      	mov	sl, r0
 8005d26:	468b      	mov	fp, r1
 8005d28:	f7fa fefe 	bl	8000b28 <__aeabi_dcmpgt>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	f040 8294 	bne.w	800625a <_dtoa_r+0x96a>
 8005d32:	4622      	mov	r2, r4
 8005d34:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8005d38:	4650      	mov	r0, sl
 8005d3a:	4659      	mov	r1, fp
 8005d3c:	f7fa fed6 	bl	8000aec <__aeabi_dcmplt>
 8005d40:	bb20      	cbnz	r0, 8005d8c <_dtoa_r+0x49c>
 8005d42:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f2c0 8160 	blt.w	800600a <_dtoa_r+0x71a>
 8005d4a:	f1b8 0f0e 	cmp.w	r8, #14
 8005d4e:	f300 815c 	bgt.w	800600a <_dtoa_r+0x71a>
 8005d52:	4b4d      	ldr	r3, [pc, #308]	@ (8005e88 <_dtoa_r+0x598>)
 8005d54:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005d58:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8005d5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f280 80ee 	bge.w	8005f40 <_dtoa_r+0x650>
 8005d64:	9b04      	ldr	r3, [sp, #16]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f300 80ea 	bgt.w	8005f40 <_dtoa_r+0x650>
 8005d6c:	d10e      	bne.n	8005d8c <_dtoa_r+0x49c>
 8005d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8005e9c <_dtoa_r+0x5ac>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	4650      	mov	r0, sl
 8005d74:	4659      	mov	r1, fp
 8005d76:	f7fa fc47 	bl	8000608 <__aeabi_dmul>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d82:	f7fa febd 	bl	8000b00 <__aeabi_dcmple>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	f000 826a 	beq.w	8006260 <_dtoa_r+0x970>
 8005d8c:	2500      	movs	r5, #0
 8005d8e:	462c      	mov	r4, r5
 8005d90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d92:	9e00      	ldr	r6, [sp, #0]
 8005d94:	43db      	mvns	r3, r3
 8005d96:	9302      	str	r3, [sp, #8]
 8005d98:	4627      	mov	r7, r4
 8005d9a:	2400      	movs	r4, #0
 8005d9c:	4629      	mov	r1, r5
 8005d9e:	4648      	mov	r0, r9
 8005da0:	f000 fe0c 	bl	80069bc <_Bfree>
 8005da4:	2f00      	cmp	r7, #0
 8005da6:	f000 80c1 	beq.w	8005f2c <_dtoa_r+0x63c>
 8005daa:	b12c      	cbz	r4, 8005db8 <_dtoa_r+0x4c8>
 8005dac:	42bc      	cmp	r4, r7
 8005dae:	d003      	beq.n	8005db8 <_dtoa_r+0x4c8>
 8005db0:	4621      	mov	r1, r4
 8005db2:	4648      	mov	r0, r9
 8005db4:	f000 fe02 	bl	80069bc <_Bfree>
 8005db8:	4639      	mov	r1, r7
 8005dba:	4648      	mov	r0, r9
 8005dbc:	f000 fdfe 	bl	80069bc <_Bfree>
 8005dc0:	e0b4      	b.n	8005f2c <_dtoa_r+0x63c>
 8005dc2:	07ea      	lsls	r2, r5, #31
 8005dc4:	d505      	bpl.n	8005dd2 <_dtoa_r+0x4e2>
 8005dc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005dca:	f7fa fc1d 	bl	8000608 <__aeabi_dmul>
 8005dce:	3401      	adds	r4, #1
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	106d      	asrs	r5, r5, #1
 8005dd4:	3608      	adds	r6, #8
 8005dd6:	e765      	b.n	8005ca4 <_dtoa_r+0x3b4>
 8005dd8:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005ddc:	2402      	movs	r4, #2
 8005dde:	e766      	b.n	8005cae <_dtoa_r+0x3be>
 8005de0:	9e04      	ldr	r6, [sp, #16]
 8005de2:	f8cd 8008 	str.w	r8, [sp, #8]
 8005de6:	e783      	b.n	8005cf0 <_dtoa_r+0x400>
 8005de8:	4b27      	ldr	r3, [pc, #156]	@ (8005e88 <_dtoa_r+0x598>)
 8005dea:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005dee:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005df2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d055      	beq.n	8005ea4 <_dtoa_r+0x5b4>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	4928      	ldr	r1, [pc, #160]	@ (8005ea0 <_dtoa_r+0x5b0>)
 8005e00:	f7fa fd2c 	bl	800085c <__aeabi_ddiv>
 8005e04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e08:	f7fa fa46 	bl	8000298 <__aeabi_dsub>
 8005e0c:	9b00      	ldr	r3, [sp, #0]
 8005e0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e12:	199d      	adds	r5, r3, r6
 8005e14:	461e      	mov	r6, r3
 8005e16:	4659      	mov	r1, fp
 8005e18:	4650      	mov	r0, sl
 8005e1a:	f7fa fea5 	bl	8000b68 <__aeabi_d2iz>
 8005e1e:	4604      	mov	r4, r0
 8005e20:	f7fa fb88 	bl	8000534 <__aeabi_i2d>
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	4650      	mov	r0, sl
 8005e2a:	4659      	mov	r1, fp
 8005e2c:	f7fa fa34 	bl	8000298 <__aeabi_dsub>
 8005e30:	3430      	adds	r4, #48	@ 0x30
 8005e32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e36:	f806 4b01 	strb.w	r4, [r6], #1
 8005e3a:	4682      	mov	sl, r0
 8005e3c:	468b      	mov	fp, r1
 8005e3e:	f7fa fe55 	bl	8000aec <__aeabi_dcmplt>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d172      	bne.n	8005f2c <_dtoa_r+0x63c>
 8005e46:	4652      	mov	r2, sl
 8005e48:	465b      	mov	r3, fp
 8005e4a:	4911      	ldr	r1, [pc, #68]	@ (8005e90 <_dtoa_r+0x5a0>)
 8005e4c:	2000      	movs	r0, #0
 8005e4e:	f7fa fa23 	bl	8000298 <__aeabi_dsub>
 8005e52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e56:	f7fa fe49 	bl	8000aec <__aeabi_dcmplt>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	f040 80b6 	bne.w	8005fcc <_dtoa_r+0x6dc>
 8005e60:	42ae      	cmp	r6, r5
 8005e62:	f43f af6e 	beq.w	8005d42 <_dtoa_r+0x452>
 8005e66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e94 <_dtoa_r+0x5a4>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f7fa fbcb 	bl	8000608 <__aeabi_dmul>
 8005e72:	4b08      	ldr	r3, [pc, #32]	@ (8005e94 <_dtoa_r+0x5a4>)
 8005e74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e78:	2200      	movs	r2, #0
 8005e7a:	4650      	mov	r0, sl
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	f7fa fbc3 	bl	8000608 <__aeabi_dmul>
 8005e82:	4682      	mov	sl, r0
 8005e84:	468b      	mov	fp, r1
 8005e86:	e7c6      	b.n	8005e16 <_dtoa_r+0x526>
 8005e88:	08007e10 	.word	0x08007e10
 8005e8c:	08007de8 	.word	0x08007de8
 8005e90:	3ff00000 	.word	0x3ff00000
 8005e94:	40240000 	.word	0x40240000
 8005e98:	401c0000 	.word	0x401c0000
 8005e9c:	40140000 	.word	0x40140000
 8005ea0:	3fe00000 	.word	0x3fe00000
 8005ea4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ea8:	f7fa fbae 	bl	8000608 <__aeabi_dmul>
 8005eac:	9b00      	ldr	r3, [sp, #0]
 8005eae:	9d00      	ldr	r5, [sp, #0]
 8005eb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005eb4:	4433      	add	r3, r6
 8005eb6:	9315      	str	r3, [sp, #84]	@ 0x54
 8005eb8:	4659      	mov	r1, fp
 8005eba:	4650      	mov	r0, sl
 8005ebc:	f7fa fe54 	bl	8000b68 <__aeabi_d2iz>
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	f7fa fb37 	bl	8000534 <__aeabi_i2d>
 8005ec6:	3430      	adds	r4, #48	@ 0x30
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4602      	mov	r2, r0
 8005ecc:	4659      	mov	r1, fp
 8005ece:	4650      	mov	r0, sl
 8005ed0:	f7fa f9e2 	bl	8000298 <__aeabi_dsub>
 8005ed4:	f805 4b01 	strb.w	r4, [r5], #1
 8005ed8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005eda:	429d      	cmp	r5, r3
 8005edc:	4682      	mov	sl, r0
 8005ede:	468b      	mov	fp, r1
 8005ee0:	d127      	bne.n	8005f32 <_dtoa_r+0x642>
 8005ee2:	9b00      	ldr	r3, [sp, #0]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005eea:	441e      	add	r6, r3
 8005eec:	4bb3      	ldr	r3, [pc, #716]	@ (80061bc <_dtoa_r+0x8cc>)
 8005eee:	f7fa f9d5 	bl	800029c <__adddf3>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	4650      	mov	r0, sl
 8005ef8:	4659      	mov	r1, fp
 8005efa:	f7fa fe15 	bl	8000b28 <__aeabi_dcmpgt>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	d164      	bne.n	8005fcc <_dtoa_r+0x6dc>
 8005f02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005f06:	49ad      	ldr	r1, [pc, #692]	@ (80061bc <_dtoa_r+0x8cc>)
 8005f08:	2000      	movs	r0, #0
 8005f0a:	f7fa f9c5 	bl	8000298 <__aeabi_dsub>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4650      	mov	r0, sl
 8005f14:	4659      	mov	r1, fp
 8005f16:	f7fa fde9 	bl	8000aec <__aeabi_dcmplt>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	f43f af11 	beq.w	8005d42 <_dtoa_r+0x452>
 8005f20:	4633      	mov	r3, r6
 8005f22:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005f26:	2a30      	cmp	r2, #48	@ 0x30
 8005f28:	d0fa      	beq.n	8005f20 <_dtoa_r+0x630>
 8005f2a:	461e      	mov	r6, r3
 8005f2c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005f30:	e03a      	b.n	8005fa8 <_dtoa_r+0x6b8>
 8005f32:	4ba3      	ldr	r3, [pc, #652]	@ (80061c0 <_dtoa_r+0x8d0>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	f7fa fb67 	bl	8000608 <__aeabi_dmul>
 8005f3a:	4682      	mov	sl, r0
 8005f3c:	468b      	mov	fp, r1
 8005f3e:	e7bb      	b.n	8005eb8 <_dtoa_r+0x5c8>
 8005f40:	9e00      	ldr	r6, [sp, #0]
 8005f42:	4652      	mov	r2, sl
 8005f44:	465b      	mov	r3, fp
 8005f46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f4a:	f7fa fc87 	bl	800085c <__aeabi_ddiv>
 8005f4e:	f7fa fe0b 	bl	8000b68 <__aeabi_d2iz>
 8005f52:	4607      	mov	r7, r0
 8005f54:	f7fa faee 	bl	8000534 <__aeabi_i2d>
 8005f58:	4652      	mov	r2, sl
 8005f5a:	465b      	mov	r3, fp
 8005f5c:	f7fa fb54 	bl	8000608 <__aeabi_dmul>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f68:	f7fa f996 	bl	8000298 <__aeabi_dsub>
 8005f6c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8005f70:	9c00      	ldr	r4, [sp, #0]
 8005f72:	f806 cb01 	strb.w	ip, [r6], #1
 8005f76:	eba6 0c04 	sub.w	ip, r6, r4
 8005f7a:	9c04      	ldr	r4, [sp, #16]
 8005f7c:	4564      	cmp	r4, ip
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	d133      	bne.n	8005fec <_dtoa_r+0x6fc>
 8005f84:	f7fa f98a 	bl	800029c <__adddf3>
 8005f88:	4652      	mov	r2, sl
 8005f8a:	465b      	mov	r3, fp
 8005f8c:	4604      	mov	r4, r0
 8005f8e:	460d      	mov	r5, r1
 8005f90:	f7fa fdca 	bl	8000b28 <__aeabi_dcmpgt>
 8005f94:	b9c0      	cbnz	r0, 8005fc8 <_dtoa_r+0x6d8>
 8005f96:	4652      	mov	r2, sl
 8005f98:	465b      	mov	r3, fp
 8005f9a:	4620      	mov	r0, r4
 8005f9c:	4629      	mov	r1, r5
 8005f9e:	f7fa fd9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fa2:	b108      	cbz	r0, 8005fa8 <_dtoa_r+0x6b8>
 8005fa4:	07fb      	lsls	r3, r7, #31
 8005fa6:	d40f      	bmi.n	8005fc8 <_dtoa_r+0x6d8>
 8005fa8:	9901      	ldr	r1, [sp, #4]
 8005faa:	4648      	mov	r0, r9
 8005fac:	f000 fd06 	bl	80069bc <_Bfree>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005fb4:	7033      	strb	r3, [r6, #0]
 8005fb6:	f108 0301 	add.w	r3, r8, #1
 8005fba:	6013      	str	r3, [r2, #0]
 8005fbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	f43f ace6 	beq.w	8005990 <_dtoa_r+0xa0>
 8005fc4:	601e      	str	r6, [r3, #0]
 8005fc6:	e4e3      	b.n	8005990 <_dtoa_r+0xa0>
 8005fc8:	f8cd 8008 	str.w	r8, [sp, #8]
 8005fcc:	4633      	mov	r3, r6
 8005fce:	461e      	mov	r6, r3
 8005fd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fd4:	2a39      	cmp	r2, #57	@ 0x39
 8005fd6:	d106      	bne.n	8005fe6 <_dtoa_r+0x6f6>
 8005fd8:	9a00      	ldr	r2, [sp, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d1f7      	bne.n	8005fce <_dtoa_r+0x6de>
 8005fde:	9a02      	ldr	r2, [sp, #8]
 8005fe0:	3201      	adds	r2, #1
 8005fe2:	9202      	str	r2, [sp, #8]
 8005fe4:	2230      	movs	r2, #48	@ 0x30
 8005fe6:	3201      	adds	r2, #1
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	e79f      	b.n	8005f2c <_dtoa_r+0x63c>
 8005fec:	4b74      	ldr	r3, [pc, #464]	@ (80061c0 <_dtoa_r+0x8d0>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f7fa fb0a 	bl	8000608 <__aeabi_dmul>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2300      	movs	r3, #0
 8006000:	f7fa fd6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006004:	2800      	cmp	r0, #0
 8006006:	d09c      	beq.n	8005f42 <_dtoa_r+0x652>
 8006008:	e7ce      	b.n	8005fa8 <_dtoa_r+0x6b8>
 800600a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800600c:	2a00      	cmp	r2, #0
 800600e:	f000 80e3 	beq.w	80061d8 <_dtoa_r+0x8e8>
 8006012:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006014:	2a01      	cmp	r2, #1
 8006016:	f300 80c2 	bgt.w	800619e <_dtoa_r+0x8ae>
 800601a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800601c:	2a00      	cmp	r2, #0
 800601e:	f000 80ba 	beq.w	8006196 <_dtoa_r+0x8a6>
 8006022:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006026:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006028:	463e      	mov	r6, r7
 800602a:	9a08      	ldr	r2, [sp, #32]
 800602c:	2101      	movs	r1, #1
 800602e:	441a      	add	r2, r3
 8006030:	4648      	mov	r0, r9
 8006032:	441f      	add	r7, r3
 8006034:	9208      	str	r2, [sp, #32]
 8006036:	f000 fd75 	bl	8006b24 <__i2b>
 800603a:	4604      	mov	r4, r0
 800603c:	b156      	cbz	r6, 8006054 <_dtoa_r+0x764>
 800603e:	9b08      	ldr	r3, [sp, #32]
 8006040:	2b00      	cmp	r3, #0
 8006042:	dd07      	ble.n	8006054 <_dtoa_r+0x764>
 8006044:	42b3      	cmp	r3, r6
 8006046:	9a08      	ldr	r2, [sp, #32]
 8006048:	bfa8      	it	ge
 800604a:	4633      	movge	r3, r6
 800604c:	1aff      	subs	r7, r7, r3
 800604e:	1af6      	subs	r6, r6, r3
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	9308      	str	r3, [sp, #32]
 8006054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006056:	b30b      	cbz	r3, 800609c <_dtoa_r+0x7ac>
 8006058:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800605a:	2b00      	cmp	r3, #0
 800605c:	f000 80c3 	beq.w	80061e6 <_dtoa_r+0x8f6>
 8006060:	2d00      	cmp	r5, #0
 8006062:	f000 80bd 	beq.w	80061e0 <_dtoa_r+0x8f0>
 8006066:	4621      	mov	r1, r4
 8006068:	462a      	mov	r2, r5
 800606a:	4648      	mov	r0, r9
 800606c:	f000 fe1a 	bl	8006ca4 <__pow5mult>
 8006070:	9a01      	ldr	r2, [sp, #4]
 8006072:	4601      	mov	r1, r0
 8006074:	4604      	mov	r4, r0
 8006076:	4648      	mov	r0, r9
 8006078:	f000 fd6a 	bl	8006b50 <__multiply>
 800607c:	9901      	ldr	r1, [sp, #4]
 800607e:	4682      	mov	sl, r0
 8006080:	4648      	mov	r0, r9
 8006082:	f000 fc9b 	bl	80069bc <_Bfree>
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	1b5b      	subs	r3, r3, r5
 800608a:	9309      	str	r3, [sp, #36]	@ 0x24
 800608c:	f000 80ae 	beq.w	80061ec <_dtoa_r+0x8fc>
 8006090:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006092:	4651      	mov	r1, sl
 8006094:	4648      	mov	r0, r9
 8006096:	f000 fe05 	bl	8006ca4 <__pow5mult>
 800609a:	9001      	str	r0, [sp, #4]
 800609c:	2101      	movs	r1, #1
 800609e:	4648      	mov	r0, r9
 80060a0:	f000 fd40 	bl	8006b24 <__i2b>
 80060a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060a6:	4605      	mov	r5, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 81d7 	beq.w	800645c <_dtoa_r+0xb6c>
 80060ae:	461a      	mov	r2, r3
 80060b0:	4601      	mov	r1, r0
 80060b2:	4648      	mov	r0, r9
 80060b4:	f000 fdf6 	bl	8006ca4 <__pow5mult>
 80060b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	4605      	mov	r5, r0
 80060be:	f300 809d 	bgt.w	80061fc <_dtoa_r+0x90c>
 80060c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f040 8094 	bne.w	80061f2 <_dtoa_r+0x902>
 80060ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f040 808e 	bne.w	80061f2 <_dtoa_r+0x902>
 80060d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80060d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80060dc:	0d1b      	lsrs	r3, r3, #20
 80060de:	051b      	lsls	r3, r3, #20
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 8089 	beq.w	80061f8 <_dtoa_r+0x908>
 80060e6:	9b08      	ldr	r3, [sp, #32]
 80060e8:	3301      	adds	r3, #1
 80060ea:	3701      	adds	r7, #1
 80060ec:	9308      	str	r3, [sp, #32]
 80060ee:	f04f 0a01 	mov.w	sl, #1
 80060f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 81b7 	beq.w	8006468 <_dtoa_r+0xb78>
 80060fa:	692b      	ldr	r3, [r5, #16]
 80060fc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006100:	6918      	ldr	r0, [r3, #16]
 8006102:	f000 fcc3 	bl	8006a8c <__hi0bits>
 8006106:	f1c0 0020 	rsb	r0, r0, #32
 800610a:	9b08      	ldr	r3, [sp, #32]
 800610c:	4418      	add	r0, r3
 800610e:	f010 001f 	ands.w	r0, r0, #31
 8006112:	d07e      	beq.n	8006212 <_dtoa_r+0x922>
 8006114:	f1c0 0320 	rsb	r3, r0, #32
 8006118:	2b04      	cmp	r3, #4
 800611a:	dd72      	ble.n	8006202 <_dtoa_r+0x912>
 800611c:	9b08      	ldr	r3, [sp, #32]
 800611e:	f1c0 001c 	rsb	r0, r0, #28
 8006122:	4403      	add	r3, r0
 8006124:	4407      	add	r7, r0
 8006126:	4406      	add	r6, r0
 8006128:	9308      	str	r3, [sp, #32]
 800612a:	2f00      	cmp	r7, #0
 800612c:	dd05      	ble.n	800613a <_dtoa_r+0x84a>
 800612e:	9901      	ldr	r1, [sp, #4]
 8006130:	463a      	mov	r2, r7
 8006132:	4648      	mov	r0, r9
 8006134:	f000 fe12 	bl	8006d5c <__lshift>
 8006138:	9001      	str	r0, [sp, #4]
 800613a:	9b08      	ldr	r3, [sp, #32]
 800613c:	2b00      	cmp	r3, #0
 800613e:	dd05      	ble.n	800614c <_dtoa_r+0x85c>
 8006140:	4629      	mov	r1, r5
 8006142:	461a      	mov	r2, r3
 8006144:	4648      	mov	r0, r9
 8006146:	f000 fe09 	bl	8006d5c <__lshift>
 800614a:	4605      	mov	r5, r0
 800614c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800614e:	2b00      	cmp	r3, #0
 8006150:	d061      	beq.n	8006216 <_dtoa_r+0x926>
 8006152:	9801      	ldr	r0, [sp, #4]
 8006154:	4629      	mov	r1, r5
 8006156:	f000 fe6f 	bl	8006e38 <__mcmp>
 800615a:	2800      	cmp	r0, #0
 800615c:	da5b      	bge.n	8006216 <_dtoa_r+0x926>
 800615e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8006162:	9302      	str	r3, [sp, #8]
 8006164:	9901      	ldr	r1, [sp, #4]
 8006166:	2300      	movs	r3, #0
 8006168:	220a      	movs	r2, #10
 800616a:	4648      	mov	r0, r9
 800616c:	f000 fc48 	bl	8006a00 <__multadd>
 8006170:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006172:	9001      	str	r0, [sp, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	f000 8179 	beq.w	800646c <_dtoa_r+0xb7c>
 800617a:	2300      	movs	r3, #0
 800617c:	4621      	mov	r1, r4
 800617e:	220a      	movs	r2, #10
 8006180:	4648      	mov	r0, r9
 8006182:	f000 fc3d 	bl	8006a00 <__multadd>
 8006186:	9b05      	ldr	r3, [sp, #20]
 8006188:	2b00      	cmp	r3, #0
 800618a:	4604      	mov	r4, r0
 800618c:	dc72      	bgt.n	8006274 <_dtoa_r+0x984>
 800618e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006190:	2b02      	cmp	r3, #2
 8006192:	dc49      	bgt.n	8006228 <_dtoa_r+0x938>
 8006194:	e06e      	b.n	8006274 <_dtoa_r+0x984>
 8006196:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006198:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800619c:	e743      	b.n	8006026 <_dtoa_r+0x736>
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	1e5d      	subs	r5, r3, #1
 80061a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a4:	42ab      	cmp	r3, r5
 80061a6:	db0d      	blt.n	80061c4 <_dtoa_r+0x8d4>
 80061a8:	1b5d      	subs	r5, r3, r5
 80061aa:	9b04      	ldr	r3, [sp, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f6bf af3b 	bge.w	8006028 <_dtoa_r+0x738>
 80061b2:	9b04      	ldr	r3, [sp, #16]
 80061b4:	1afe      	subs	r6, r7, r3
 80061b6:	2300      	movs	r3, #0
 80061b8:	e737      	b.n	800602a <_dtoa_r+0x73a>
 80061ba:	bf00      	nop
 80061bc:	3fe00000 	.word	0x3fe00000
 80061c0:	40240000 	.word	0x40240000
 80061c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80061c8:	9509      	str	r5, [sp, #36]	@ 0x24
 80061ca:	1aeb      	subs	r3, r5, r3
 80061cc:	441a      	add	r2, r3
 80061ce:	920d      	str	r2, [sp, #52]	@ 0x34
 80061d0:	9b04      	ldr	r3, [sp, #16]
 80061d2:	463e      	mov	r6, r7
 80061d4:	2500      	movs	r5, #0
 80061d6:	e728      	b.n	800602a <_dtoa_r+0x73a>
 80061d8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80061da:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80061dc:	463e      	mov	r6, r7
 80061de:	e72d      	b.n	800603c <_dtoa_r+0x74c>
 80061e0:	f8dd a004 	ldr.w	sl, [sp, #4]
 80061e4:	e754      	b.n	8006090 <_dtoa_r+0x7a0>
 80061e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061e8:	9901      	ldr	r1, [sp, #4]
 80061ea:	e753      	b.n	8006094 <_dtoa_r+0x7a4>
 80061ec:	f8cd a004 	str.w	sl, [sp, #4]
 80061f0:	e754      	b.n	800609c <_dtoa_r+0x7ac>
 80061f2:	f04f 0a00 	mov.w	sl, #0
 80061f6:	e77c      	b.n	80060f2 <_dtoa_r+0x802>
 80061f8:	469a      	mov	sl, r3
 80061fa:	e77a      	b.n	80060f2 <_dtoa_r+0x802>
 80061fc:	f04f 0a00 	mov.w	sl, #0
 8006200:	e77b      	b.n	80060fa <_dtoa_r+0x80a>
 8006202:	d092      	beq.n	800612a <_dtoa_r+0x83a>
 8006204:	9a08      	ldr	r2, [sp, #32]
 8006206:	331c      	adds	r3, #28
 8006208:	441a      	add	r2, r3
 800620a:	441f      	add	r7, r3
 800620c:	441e      	add	r6, r3
 800620e:	9208      	str	r2, [sp, #32]
 8006210:	e78b      	b.n	800612a <_dtoa_r+0x83a>
 8006212:	4603      	mov	r3, r0
 8006214:	e7f6      	b.n	8006204 <_dtoa_r+0x914>
 8006216:	9b04      	ldr	r3, [sp, #16]
 8006218:	f8cd 8008 	str.w	r8, [sp, #8]
 800621c:	2b00      	cmp	r3, #0
 800621e:	dc23      	bgt.n	8006268 <_dtoa_r+0x978>
 8006220:	9305      	str	r3, [sp, #20]
 8006222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006224:	2b02      	cmp	r3, #2
 8006226:	dd21      	ble.n	800626c <_dtoa_r+0x97c>
 8006228:	9b05      	ldr	r3, [sp, #20]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f47f adb0 	bne.w	8005d90 <_dtoa_r+0x4a0>
 8006230:	4629      	mov	r1, r5
 8006232:	2205      	movs	r2, #5
 8006234:	4648      	mov	r0, r9
 8006236:	f000 fbe3 	bl	8006a00 <__multadd>
 800623a:	4601      	mov	r1, r0
 800623c:	4605      	mov	r5, r0
 800623e:	9801      	ldr	r0, [sp, #4]
 8006240:	f000 fdfa 	bl	8006e38 <__mcmp>
 8006244:	2800      	cmp	r0, #0
 8006246:	f77f ada3 	ble.w	8005d90 <_dtoa_r+0x4a0>
 800624a:	9e00      	ldr	r6, [sp, #0]
 800624c:	2331      	movs	r3, #49	@ 0x31
 800624e:	f806 3b01 	strb.w	r3, [r6], #1
 8006252:	9b02      	ldr	r3, [sp, #8]
 8006254:	3301      	adds	r3, #1
 8006256:	9302      	str	r3, [sp, #8]
 8006258:	e59e      	b.n	8005d98 <_dtoa_r+0x4a8>
 800625a:	4635      	mov	r5, r6
 800625c:	462c      	mov	r4, r5
 800625e:	e7f4      	b.n	800624a <_dtoa_r+0x95a>
 8006260:	9d04      	ldr	r5, [sp, #16]
 8006262:	f8cd 8008 	str.w	r8, [sp, #8]
 8006266:	e7f9      	b.n	800625c <_dtoa_r+0x96c>
 8006268:	9b04      	ldr	r3, [sp, #16]
 800626a:	9305      	str	r3, [sp, #20]
 800626c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 8100 	beq.w	8006474 <_dtoa_r+0xb84>
 8006274:	2e00      	cmp	r6, #0
 8006276:	dd05      	ble.n	8006284 <_dtoa_r+0x994>
 8006278:	4621      	mov	r1, r4
 800627a:	4632      	mov	r2, r6
 800627c:	4648      	mov	r0, r9
 800627e:	f000 fd6d 	bl	8006d5c <__lshift>
 8006282:	4604      	mov	r4, r0
 8006284:	f1ba 0f00 	cmp.w	sl, #0
 8006288:	d05a      	beq.n	8006340 <_dtoa_r+0xa50>
 800628a:	6861      	ldr	r1, [r4, #4]
 800628c:	4648      	mov	r0, r9
 800628e:	f000 fb57 	bl	8006940 <_Balloc>
 8006292:	4606      	mov	r6, r0
 8006294:	b928      	cbnz	r0, 80062a2 <_dtoa_r+0x9b2>
 8006296:	4b82      	ldr	r3, [pc, #520]	@ (80064a0 <_dtoa_r+0xbb0>)
 8006298:	4602      	mov	r2, r0
 800629a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800629e:	f7ff bb3e 	b.w	800591e <_dtoa_r+0x2e>
 80062a2:	6922      	ldr	r2, [r4, #16]
 80062a4:	3202      	adds	r2, #2
 80062a6:	0092      	lsls	r2, r2, #2
 80062a8:	f104 010c 	add.w	r1, r4, #12
 80062ac:	300c      	adds	r0, #12
 80062ae:	f7ff fa89 	bl	80057c4 <memcpy>
 80062b2:	2201      	movs	r2, #1
 80062b4:	4631      	mov	r1, r6
 80062b6:	4648      	mov	r0, r9
 80062b8:	f000 fd50 	bl	8006d5c <__lshift>
 80062bc:	4607      	mov	r7, r0
 80062be:	9b00      	ldr	r3, [sp, #0]
 80062c0:	9a00      	ldr	r2, [sp, #0]
 80062c2:	f103 0b01 	add.w	fp, r3, #1
 80062c6:	9b05      	ldr	r3, [sp, #20]
 80062c8:	4413      	add	r3, r2
 80062ca:	9306      	str	r3, [sp, #24]
 80062cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	9308      	str	r3, [sp, #32]
 80062d4:	f10b 33ff 	add.w	r3, fp, #4294967295	@ 0xffffffff
 80062d8:	4629      	mov	r1, r5
 80062da:	9801      	ldr	r0, [sp, #4]
 80062dc:	9304      	str	r3, [sp, #16]
 80062de:	f7ff fa7f 	bl	80057e0 <quorem>
 80062e2:	4621      	mov	r1, r4
 80062e4:	9005      	str	r0, [sp, #20]
 80062e6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80062ea:	9801      	ldr	r0, [sp, #4]
 80062ec:	f000 fda4 	bl	8006e38 <__mcmp>
 80062f0:	463a      	mov	r2, r7
 80062f2:	4680      	mov	r8, r0
 80062f4:	4629      	mov	r1, r5
 80062f6:	4648      	mov	r0, r9
 80062f8:	f000 fdba 	bl	8006e70 <__mdiff>
 80062fc:	68c2      	ldr	r2, [r0, #12]
 80062fe:	4606      	mov	r6, r0
 8006300:	bb02      	cbnz	r2, 8006344 <_dtoa_r+0xa54>
 8006302:	4601      	mov	r1, r0
 8006304:	9801      	ldr	r0, [sp, #4]
 8006306:	f000 fd97 	bl	8006e38 <__mcmp>
 800630a:	4602      	mov	r2, r0
 800630c:	4631      	mov	r1, r6
 800630e:	4648      	mov	r0, r9
 8006310:	9209      	str	r2, [sp, #36]	@ 0x24
 8006312:	f000 fb53 	bl	80069bc <_Bfree>
 8006316:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 800631a:	ea42 0103 	orr.w	r1, r2, r3
 800631e:	9b08      	ldr	r3, [sp, #32]
 8006320:	4319      	orrs	r1, r3
 8006322:	465e      	mov	r6, fp
 8006324:	d110      	bne.n	8006348 <_dtoa_r+0xa58>
 8006326:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800632a:	d02b      	beq.n	8006384 <_dtoa_r+0xa94>
 800632c:	f1b8 0f00 	cmp.w	r8, #0
 8006330:	dd02      	ble.n	8006338 <_dtoa_r+0xa48>
 8006332:	9b05      	ldr	r3, [sp, #20]
 8006334:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006338:	9b04      	ldr	r3, [sp, #16]
 800633a:	f883 a000 	strb.w	sl, [r3]
 800633e:	e52d      	b.n	8005d9c <_dtoa_r+0x4ac>
 8006340:	4627      	mov	r7, r4
 8006342:	e7bc      	b.n	80062be <_dtoa_r+0x9ce>
 8006344:	2201      	movs	r2, #1
 8006346:	e7e1      	b.n	800630c <_dtoa_r+0xa1c>
 8006348:	f1b8 0f00 	cmp.w	r8, #0
 800634c:	db06      	blt.n	800635c <_dtoa_r+0xa6c>
 800634e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006350:	ea48 0803 	orr.w	r8, r8, r3
 8006354:	9b08      	ldr	r3, [sp, #32]
 8006356:	ea58 0803 	orrs.w	r8, r8, r3
 800635a:	d120      	bne.n	800639e <_dtoa_r+0xaae>
 800635c:	2a00      	cmp	r2, #0
 800635e:	ddeb      	ble.n	8006338 <_dtoa_r+0xa48>
 8006360:	9901      	ldr	r1, [sp, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	4648      	mov	r0, r9
 8006366:	f000 fcf9 	bl	8006d5c <__lshift>
 800636a:	4629      	mov	r1, r5
 800636c:	9001      	str	r0, [sp, #4]
 800636e:	f000 fd63 	bl	8006e38 <__mcmp>
 8006372:	2800      	cmp	r0, #0
 8006374:	dc03      	bgt.n	800637e <_dtoa_r+0xa8e>
 8006376:	d1df      	bne.n	8006338 <_dtoa_r+0xa48>
 8006378:	f01a 0f01 	tst.w	sl, #1
 800637c:	d0dc      	beq.n	8006338 <_dtoa_r+0xa48>
 800637e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006382:	d1d6      	bne.n	8006332 <_dtoa_r+0xa42>
 8006384:	9a04      	ldr	r2, [sp, #16]
 8006386:	2339      	movs	r3, #57	@ 0x39
 8006388:	7013      	strb	r3, [r2, #0]
 800638a:	4633      	mov	r3, r6
 800638c:	461e      	mov	r6, r3
 800638e:	3b01      	subs	r3, #1
 8006390:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006394:	2a39      	cmp	r2, #57	@ 0x39
 8006396:	d052      	beq.n	800643e <_dtoa_r+0xb4e>
 8006398:	3201      	adds	r2, #1
 800639a:	701a      	strb	r2, [r3, #0]
 800639c:	e4fe      	b.n	8005d9c <_dtoa_r+0x4ac>
 800639e:	2a00      	cmp	r2, #0
 80063a0:	dd07      	ble.n	80063b2 <_dtoa_r+0xac2>
 80063a2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80063a6:	d0ed      	beq.n	8006384 <_dtoa_r+0xa94>
 80063a8:	9a04      	ldr	r2, [sp, #16]
 80063aa:	f10a 0301 	add.w	r3, sl, #1
 80063ae:	7013      	strb	r3, [r2, #0]
 80063b0:	e4f4      	b.n	8005d9c <_dtoa_r+0x4ac>
 80063b2:	9b06      	ldr	r3, [sp, #24]
 80063b4:	f80b ac01 	strb.w	sl, [fp, #-1]
 80063b8:	455b      	cmp	r3, fp
 80063ba:	d02a      	beq.n	8006412 <_dtoa_r+0xb22>
 80063bc:	9901      	ldr	r1, [sp, #4]
 80063be:	2300      	movs	r3, #0
 80063c0:	220a      	movs	r2, #10
 80063c2:	4648      	mov	r0, r9
 80063c4:	f000 fb1c 	bl	8006a00 <__multadd>
 80063c8:	42bc      	cmp	r4, r7
 80063ca:	9001      	str	r0, [sp, #4]
 80063cc:	f04f 0300 	mov.w	r3, #0
 80063d0:	f04f 020a 	mov.w	r2, #10
 80063d4:	4621      	mov	r1, r4
 80063d6:	4648      	mov	r0, r9
 80063d8:	d106      	bne.n	80063e8 <_dtoa_r+0xaf8>
 80063da:	f000 fb11 	bl	8006a00 <__multadd>
 80063de:	4604      	mov	r4, r0
 80063e0:	4607      	mov	r7, r0
 80063e2:	f10b 0b01 	add.w	fp, fp, #1
 80063e6:	e775      	b.n	80062d4 <_dtoa_r+0x9e4>
 80063e8:	f000 fb0a 	bl	8006a00 <__multadd>
 80063ec:	4639      	mov	r1, r7
 80063ee:	4604      	mov	r4, r0
 80063f0:	2300      	movs	r3, #0
 80063f2:	220a      	movs	r2, #10
 80063f4:	4648      	mov	r0, r9
 80063f6:	f000 fb03 	bl	8006a00 <__multadd>
 80063fa:	4607      	mov	r7, r0
 80063fc:	e7f1      	b.n	80063e2 <_dtoa_r+0xaf2>
 80063fe:	9b05      	ldr	r3, [sp, #20]
 8006400:	1e5e      	subs	r6, r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	9b00      	ldr	r3, [sp, #0]
 8006406:	bfd8      	it	le
 8006408:	2600      	movle	r6, #0
 800640a:	1c5a      	adds	r2, r3, #1
 800640c:	4627      	mov	r7, r4
 800640e:	4416      	add	r6, r2
 8006410:	2400      	movs	r4, #0
 8006412:	9901      	ldr	r1, [sp, #4]
 8006414:	2201      	movs	r2, #1
 8006416:	4648      	mov	r0, r9
 8006418:	f000 fca0 	bl	8006d5c <__lshift>
 800641c:	4629      	mov	r1, r5
 800641e:	9001      	str	r0, [sp, #4]
 8006420:	f000 fd0a 	bl	8006e38 <__mcmp>
 8006424:	2800      	cmp	r0, #0
 8006426:	dcb0      	bgt.n	800638a <_dtoa_r+0xa9a>
 8006428:	d102      	bne.n	8006430 <_dtoa_r+0xb40>
 800642a:	f01a 0f01 	tst.w	sl, #1
 800642e:	d1ac      	bne.n	800638a <_dtoa_r+0xa9a>
 8006430:	4633      	mov	r3, r6
 8006432:	461e      	mov	r6, r3
 8006434:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006438:	2a30      	cmp	r2, #48	@ 0x30
 800643a:	d0fa      	beq.n	8006432 <_dtoa_r+0xb42>
 800643c:	e4ae      	b.n	8005d9c <_dtoa_r+0x4ac>
 800643e:	9a00      	ldr	r2, [sp, #0]
 8006440:	429a      	cmp	r2, r3
 8006442:	d1a3      	bne.n	800638c <_dtoa_r+0xa9c>
 8006444:	9b02      	ldr	r3, [sp, #8]
 8006446:	3301      	adds	r3, #1
 8006448:	9302      	str	r3, [sp, #8]
 800644a:	2331      	movs	r3, #49	@ 0x31
 800644c:	e7af      	b.n	80063ae <_dtoa_r+0xabe>
 800644e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006450:	2b00      	cmp	r3, #0
 8006452:	f47f aa98 	bne.w	8005986 <_dtoa_r+0x96>
 8006456:	4b13      	ldr	r3, [pc, #76]	@ (80064a4 <_dtoa_r+0xbb4>)
 8006458:	f7ff bab7 	b.w	80059ca <_dtoa_r+0xda>
 800645c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800645e:	2b01      	cmp	r3, #1
 8006460:	f77f ae2f 	ble.w	80060c2 <_dtoa_r+0x7d2>
 8006464:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8006468:	2001      	movs	r0, #1
 800646a:	e64e      	b.n	800610a <_dtoa_r+0x81a>
 800646c:	9b05      	ldr	r3, [sp, #20]
 800646e:	2b00      	cmp	r3, #0
 8006470:	f77f aed7 	ble.w	8006222 <_dtoa_r+0x932>
 8006474:	9e00      	ldr	r6, [sp, #0]
 8006476:	9801      	ldr	r0, [sp, #4]
 8006478:	4629      	mov	r1, r5
 800647a:	f7ff f9b1 	bl	80057e0 <quorem>
 800647e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006482:	9b00      	ldr	r3, [sp, #0]
 8006484:	f806 ab01 	strb.w	sl, [r6], #1
 8006488:	1af2      	subs	r2, r6, r3
 800648a:	9b05      	ldr	r3, [sp, #20]
 800648c:	4293      	cmp	r3, r2
 800648e:	ddb6      	ble.n	80063fe <_dtoa_r+0xb0e>
 8006490:	9901      	ldr	r1, [sp, #4]
 8006492:	2300      	movs	r3, #0
 8006494:	220a      	movs	r2, #10
 8006496:	4648      	mov	r0, r9
 8006498:	f000 fab2 	bl	8006a00 <__multadd>
 800649c:	9001      	str	r0, [sp, #4]
 800649e:	e7ea      	b.n	8006476 <_dtoa_r+0xb86>
 80064a0:	08007d18 	.word	0x08007d18
 80064a4:	08007c9c 	.word	0x08007c9c

080064a8 <_free_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4605      	mov	r5, r0
 80064ac:	2900      	cmp	r1, #0
 80064ae:	d041      	beq.n	8006534 <_free_r+0x8c>
 80064b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064b4:	1f0c      	subs	r4, r1, #4
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	bfb8      	it	lt
 80064ba:	18e4      	addlt	r4, r4, r3
 80064bc:	f7fe ffe4 	bl	8005488 <__malloc_lock>
 80064c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006538 <_free_r+0x90>)
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	b933      	cbnz	r3, 80064d4 <_free_r+0x2c>
 80064c6:	6063      	str	r3, [r4, #4]
 80064c8:	6014      	str	r4, [r2, #0]
 80064ca:	4628      	mov	r0, r5
 80064cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064d0:	f7fe bfe0 	b.w	8005494 <__malloc_unlock>
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	d908      	bls.n	80064ea <_free_r+0x42>
 80064d8:	6820      	ldr	r0, [r4, #0]
 80064da:	1821      	adds	r1, r4, r0
 80064dc:	428b      	cmp	r3, r1
 80064de:	bf01      	itttt	eq
 80064e0:	6819      	ldreq	r1, [r3, #0]
 80064e2:	685b      	ldreq	r3, [r3, #4]
 80064e4:	1809      	addeq	r1, r1, r0
 80064e6:	6021      	streq	r1, [r4, #0]
 80064e8:	e7ed      	b.n	80064c6 <_free_r+0x1e>
 80064ea:	461a      	mov	r2, r3
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	b10b      	cbz	r3, 80064f4 <_free_r+0x4c>
 80064f0:	42a3      	cmp	r3, r4
 80064f2:	d9fa      	bls.n	80064ea <_free_r+0x42>
 80064f4:	6811      	ldr	r1, [r2, #0]
 80064f6:	1850      	adds	r0, r2, r1
 80064f8:	42a0      	cmp	r0, r4
 80064fa:	d10b      	bne.n	8006514 <_free_r+0x6c>
 80064fc:	6820      	ldr	r0, [r4, #0]
 80064fe:	4401      	add	r1, r0
 8006500:	1850      	adds	r0, r2, r1
 8006502:	4283      	cmp	r3, r0
 8006504:	6011      	str	r1, [r2, #0]
 8006506:	d1e0      	bne.n	80064ca <_free_r+0x22>
 8006508:	6818      	ldr	r0, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	6053      	str	r3, [r2, #4]
 800650e:	4408      	add	r0, r1
 8006510:	6010      	str	r0, [r2, #0]
 8006512:	e7da      	b.n	80064ca <_free_r+0x22>
 8006514:	d902      	bls.n	800651c <_free_r+0x74>
 8006516:	230c      	movs	r3, #12
 8006518:	602b      	str	r3, [r5, #0]
 800651a:	e7d6      	b.n	80064ca <_free_r+0x22>
 800651c:	6820      	ldr	r0, [r4, #0]
 800651e:	1821      	adds	r1, r4, r0
 8006520:	428b      	cmp	r3, r1
 8006522:	bf04      	itt	eq
 8006524:	6819      	ldreq	r1, [r3, #0]
 8006526:	685b      	ldreq	r3, [r3, #4]
 8006528:	6063      	str	r3, [r4, #4]
 800652a:	bf04      	itt	eq
 800652c:	1809      	addeq	r1, r1, r0
 800652e:	6021      	streq	r1, [r4, #0]
 8006530:	6054      	str	r4, [r2, #4]
 8006532:	e7ca      	b.n	80064ca <_free_r+0x22>
 8006534:	bd38      	pop	{r3, r4, r5, pc}
 8006536:	bf00      	nop
 8006538:	20002db4 	.word	0x20002db4

0800653c <__ssputs_r>:
 800653c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006540:	688e      	ldr	r6, [r1, #8]
 8006542:	461f      	mov	r7, r3
 8006544:	42be      	cmp	r6, r7
 8006546:	4682      	mov	sl, r0
 8006548:	460c      	mov	r4, r1
 800654a:	4690      	mov	r8, r2
 800654c:	4633      	mov	r3, r6
 800654e:	d853      	bhi.n	80065f8 <__ssputs_r+0xbc>
 8006550:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8006554:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8006558:	d02b      	beq.n	80065b2 <__ssputs_r+0x76>
 800655a:	6965      	ldr	r5, [r4, #20]
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	6909      	ldr	r1, [r1, #16]
 8006560:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006564:	eba3 0901 	sub.w	r9, r3, r1
 8006568:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800656c:	1c7b      	adds	r3, r7, #1
 800656e:	106d      	asrs	r5, r5, #1
 8006570:	444b      	add	r3, r9
 8006572:	42ab      	cmp	r3, r5
 8006574:	462a      	mov	r2, r5
 8006576:	bf84      	itt	hi
 8006578:	461d      	movhi	r5, r3
 800657a:	462a      	movhi	r2, r5
 800657c:	0543      	lsls	r3, r0, #21
 800657e:	d527      	bpl.n	80065d0 <__ssputs_r+0x94>
 8006580:	4611      	mov	r1, r2
 8006582:	4650      	mov	r0, sl
 8006584:	f7fe fd6c 	bl	8005060 <_malloc_r>
 8006588:	4606      	mov	r6, r0
 800658a:	b358      	cbz	r0, 80065e4 <__ssputs_r+0xa8>
 800658c:	6921      	ldr	r1, [r4, #16]
 800658e:	464a      	mov	r2, r9
 8006590:	f7ff f918 	bl	80057c4 <memcpy>
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800659a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800659e:	81a3      	strh	r3, [r4, #12]
 80065a0:	6126      	str	r6, [r4, #16]
 80065a2:	6165      	str	r5, [r4, #20]
 80065a4:	444e      	add	r6, r9
 80065a6:	eba5 0509 	sub.w	r5, r5, r9
 80065aa:	6026      	str	r6, [r4, #0]
 80065ac:	60a5      	str	r5, [r4, #8]
 80065ae:	463e      	mov	r6, r7
 80065b0:	463b      	mov	r3, r7
 80065b2:	461f      	mov	r7, r3
 80065b4:	6820      	ldr	r0, [r4, #0]
 80065b6:	463a      	mov	r2, r7
 80065b8:	4641      	mov	r1, r8
 80065ba:	f7ff f89f 	bl	80056fc <memmove>
 80065be:	68a3      	ldr	r3, [r4, #8]
 80065c0:	1b9b      	subs	r3, r3, r6
 80065c2:	60a3      	str	r3, [r4, #8]
 80065c4:	6823      	ldr	r3, [r4, #0]
 80065c6:	443b      	add	r3, r7
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	2000      	movs	r0, #0
 80065cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065d0:	4650      	mov	r0, sl
 80065d2:	f7ff f847 	bl	8005664 <_realloc_r>
 80065d6:	4606      	mov	r6, r0
 80065d8:	2800      	cmp	r0, #0
 80065da:	d1e1      	bne.n	80065a0 <__ssputs_r+0x64>
 80065dc:	6921      	ldr	r1, [r4, #16]
 80065de:	4650      	mov	r0, sl
 80065e0:	f7ff ff62 	bl	80064a8 <_free_r>
 80065e4:	230c      	movs	r3, #12
 80065e6:	f8ca 3000 	str.w	r3, [sl]
 80065ea:	89a3      	ldrh	r3, [r4, #12]
 80065ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065f0:	81a3      	strh	r3, [r4, #12]
 80065f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065f6:	e7e9      	b.n	80065cc <__ssputs_r+0x90>
 80065f8:	463e      	mov	r6, r7
 80065fa:	e7db      	b.n	80065b4 <__ssputs_r+0x78>

080065fc <_svfiprintf_r>:
 80065fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006600:	461f      	mov	r7, r3
 8006602:	898b      	ldrh	r3, [r1, #12]
 8006604:	061b      	lsls	r3, r3, #24
 8006606:	b09c      	sub	sp, #112	@ 0x70
 8006608:	4606      	mov	r6, r0
 800660a:	460d      	mov	r5, r1
 800660c:	4614      	mov	r4, r2
 800660e:	d510      	bpl.n	8006632 <_svfiprintf_r+0x36>
 8006610:	690b      	ldr	r3, [r1, #16]
 8006612:	b973      	cbnz	r3, 8006632 <_svfiprintf_r+0x36>
 8006614:	2140      	movs	r1, #64	@ 0x40
 8006616:	f7fe fd23 	bl	8005060 <_malloc_r>
 800661a:	6028      	str	r0, [r5, #0]
 800661c:	6128      	str	r0, [r5, #16]
 800661e:	b930      	cbnz	r0, 800662e <_svfiprintf_r+0x32>
 8006620:	230c      	movs	r3, #12
 8006622:	6033      	str	r3, [r6, #0]
 8006624:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006628:	b01c      	add	sp, #112	@ 0x70
 800662a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800662e:	2340      	movs	r3, #64	@ 0x40
 8006630:	616b      	str	r3, [r5, #20]
 8006632:	2300      	movs	r3, #0
 8006634:	9309      	str	r3, [sp, #36]	@ 0x24
 8006636:	2320      	movs	r3, #32
 8006638:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800663c:	9703      	str	r7, [sp, #12]
 800663e:	2330      	movs	r3, #48	@ 0x30
 8006640:	4f65      	ldr	r7, [pc, #404]	@ (80067d8 <_svfiprintf_r+0x1dc>)
 8006642:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006646:	f04f 0801 	mov.w	r8, #1
 800664a:	4623      	mov	r3, r4
 800664c:	4699      	mov	r9, r3
 800664e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006652:	b10a      	cbz	r2, 8006658 <_svfiprintf_r+0x5c>
 8006654:	2a25      	cmp	r2, #37	@ 0x25
 8006656:	d1f9      	bne.n	800664c <_svfiprintf_r+0x50>
 8006658:	ebb9 0a04 	subs.w	sl, r9, r4
 800665c:	d00b      	beq.n	8006676 <_svfiprintf_r+0x7a>
 800665e:	4653      	mov	r3, sl
 8006660:	4622      	mov	r2, r4
 8006662:	4629      	mov	r1, r5
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff ff69 	bl	800653c <__ssputs_r>
 800666a:	3001      	adds	r0, #1
 800666c:	f000 80a4 	beq.w	80067b8 <_svfiprintf_r+0x1bc>
 8006670:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006672:	4452      	add	r2, sl
 8006674:	9209      	str	r2, [sp, #36]	@ 0x24
 8006676:	f899 3000 	ldrb.w	r3, [r9]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 809c 	beq.w	80067b8 <_svfiprintf_r+0x1bc>
 8006680:	2300      	movs	r3, #0
 8006682:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800668a:	f109 0901 	add.w	r9, r9, #1
 800668e:	9304      	str	r3, [sp, #16]
 8006690:	9307      	str	r3, [sp, #28]
 8006692:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006696:	931a      	str	r3, [sp, #104]	@ 0x68
 8006698:	464c      	mov	r4, r9
 800669a:	484f      	ldr	r0, [pc, #316]	@ (80067d8 <_svfiprintf_r+0x1dc>)
 800669c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a0:	2205      	movs	r2, #5
 80066a2:	f7f9 fd9d 	bl	80001e0 <memchr>
 80066a6:	9b04      	ldr	r3, [sp, #16]
 80066a8:	b9d0      	cbnz	r0, 80066e0 <_svfiprintf_r+0xe4>
 80066aa:	06d8      	lsls	r0, r3, #27
 80066ac:	bf44      	itt	mi
 80066ae:	2220      	movmi	r2, #32
 80066b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 80066b4:	0719      	lsls	r1, r3, #28
 80066b6:	bf44      	itt	mi
 80066b8:	222b      	movmi	r2, #43	@ 0x2b
 80066ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 80066be:	f899 2000 	ldrb.w	r2, [r9]
 80066c2:	2a2a      	cmp	r2, #42	@ 0x2a
 80066c4:	d013      	beq.n	80066ee <_svfiprintf_r+0xf2>
 80066c6:	9a07      	ldr	r2, [sp, #28]
 80066c8:	464c      	mov	r4, r9
 80066ca:	2000      	movs	r0, #0
 80066cc:	f04f 0c0a 	mov.w	ip, #10
 80066d0:	4621      	mov	r1, r4
 80066d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066d6:	3b30      	subs	r3, #48	@ 0x30
 80066d8:	2b09      	cmp	r3, #9
 80066da:	d949      	bls.n	8006770 <_svfiprintf_r+0x174>
 80066dc:	b968      	cbnz	r0, 80066fa <_svfiprintf_r+0xfe>
 80066de:	e013      	b.n	8006708 <_svfiprintf_r+0x10c>
 80066e0:	1bc0      	subs	r0, r0, r7
 80066e2:	fa08 f000 	lsl.w	r0, r8, r0
 80066e6:	4318      	orrs	r0, r3
 80066e8:	9004      	str	r0, [sp, #16]
 80066ea:	46a1      	mov	r9, r4
 80066ec:	e7d4      	b.n	8006698 <_svfiprintf_r+0x9c>
 80066ee:	9a03      	ldr	r2, [sp, #12]
 80066f0:	1d11      	adds	r1, r2, #4
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	9103      	str	r1, [sp, #12]
 80066f6:	2a00      	cmp	r2, #0
 80066f8:	db01      	blt.n	80066fe <_svfiprintf_r+0x102>
 80066fa:	9207      	str	r2, [sp, #28]
 80066fc:	e004      	b.n	8006708 <_svfiprintf_r+0x10c>
 80066fe:	4252      	negs	r2, r2
 8006700:	f043 0302 	orr.w	r3, r3, #2
 8006704:	9207      	str	r2, [sp, #28]
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	7823      	ldrb	r3, [r4, #0]
 800670a:	2b2e      	cmp	r3, #46	@ 0x2e
 800670c:	d10a      	bne.n	8006724 <_svfiprintf_r+0x128>
 800670e:	7863      	ldrb	r3, [r4, #1]
 8006710:	2b2a      	cmp	r3, #42	@ 0x2a
 8006712:	d132      	bne.n	800677a <_svfiprintf_r+0x17e>
 8006714:	9b03      	ldr	r3, [sp, #12]
 8006716:	1d1a      	adds	r2, r3, #4
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	9203      	str	r2, [sp, #12]
 800671c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006720:	3402      	adds	r4, #2
 8006722:	9305      	str	r3, [sp, #20]
 8006724:	f8df 90c0 	ldr.w	r9, [pc, #192]	@ 80067e8 <_svfiprintf_r+0x1ec>
 8006728:	7821      	ldrb	r1, [r4, #0]
 800672a:	2203      	movs	r2, #3
 800672c:	4648      	mov	r0, r9
 800672e:	f7f9 fd57 	bl	80001e0 <memchr>
 8006732:	b138      	cbz	r0, 8006744 <_svfiprintf_r+0x148>
 8006734:	9b04      	ldr	r3, [sp, #16]
 8006736:	eba0 0009 	sub.w	r0, r0, r9
 800673a:	2240      	movs	r2, #64	@ 0x40
 800673c:	4082      	lsls	r2, r0
 800673e:	4313      	orrs	r3, r2
 8006740:	3401      	adds	r4, #1
 8006742:	9304      	str	r3, [sp, #16]
 8006744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006748:	4824      	ldr	r0, [pc, #144]	@ (80067dc <_svfiprintf_r+0x1e0>)
 800674a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800674e:	2206      	movs	r2, #6
 8006750:	f7f9 fd46 	bl	80001e0 <memchr>
 8006754:	2800      	cmp	r0, #0
 8006756:	d035      	beq.n	80067c4 <_svfiprintf_r+0x1c8>
 8006758:	4821      	ldr	r0, [pc, #132]	@ (80067e0 <_svfiprintf_r+0x1e4>)
 800675a:	bb18      	cbnz	r0, 80067a4 <_svfiprintf_r+0x1a8>
 800675c:	9b03      	ldr	r3, [sp, #12]
 800675e:	3307      	adds	r3, #7
 8006760:	f023 0307 	bic.w	r3, r3, #7
 8006764:	3308      	adds	r3, #8
 8006766:	9303      	str	r3, [sp, #12]
 8006768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800676a:	4403      	add	r3, r0
 800676c:	9309      	str	r3, [sp, #36]	@ 0x24
 800676e:	e76c      	b.n	800664a <_svfiprintf_r+0x4e>
 8006770:	fb0c 3202 	mla	r2, ip, r2, r3
 8006774:	460c      	mov	r4, r1
 8006776:	2001      	movs	r0, #1
 8006778:	e7aa      	b.n	80066d0 <_svfiprintf_r+0xd4>
 800677a:	2300      	movs	r3, #0
 800677c:	3401      	adds	r4, #1
 800677e:	9305      	str	r3, [sp, #20]
 8006780:	4619      	mov	r1, r3
 8006782:	f04f 0c0a 	mov.w	ip, #10
 8006786:	4620      	mov	r0, r4
 8006788:	f810 2b01 	ldrb.w	r2, [r0], #1
 800678c:	3a30      	subs	r2, #48	@ 0x30
 800678e:	2a09      	cmp	r2, #9
 8006790:	d903      	bls.n	800679a <_svfiprintf_r+0x19e>
 8006792:	2b00      	cmp	r3, #0
 8006794:	d0c6      	beq.n	8006724 <_svfiprintf_r+0x128>
 8006796:	9105      	str	r1, [sp, #20]
 8006798:	e7c4      	b.n	8006724 <_svfiprintf_r+0x128>
 800679a:	fb0c 2101 	mla	r1, ip, r1, r2
 800679e:	4604      	mov	r4, r0
 80067a0:	2301      	movs	r3, #1
 80067a2:	e7f0      	b.n	8006786 <_svfiprintf_r+0x18a>
 80067a4:	ab03      	add	r3, sp, #12
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	462a      	mov	r2, r5
 80067aa:	4b0e      	ldr	r3, [pc, #56]	@ (80067e4 <_svfiprintf_r+0x1e8>)
 80067ac:	a904      	add	r1, sp, #16
 80067ae:	4630      	mov	r0, r6
 80067b0:	f7fe fa04 	bl	8004bbc <_printf_float>
 80067b4:	1c42      	adds	r2, r0, #1
 80067b6:	d1d7      	bne.n	8006768 <_svfiprintf_r+0x16c>
 80067b8:	89ab      	ldrh	r3, [r5, #12]
 80067ba:	065b      	lsls	r3, r3, #25
 80067bc:	f53f af32 	bmi.w	8006624 <_svfiprintf_r+0x28>
 80067c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067c2:	e731      	b.n	8006628 <_svfiprintf_r+0x2c>
 80067c4:	ab03      	add	r3, sp, #12
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	462a      	mov	r2, r5
 80067ca:	4b06      	ldr	r3, [pc, #24]	@ (80067e4 <_svfiprintf_r+0x1e8>)
 80067cc:	a904      	add	r1, sp, #16
 80067ce:	4630      	mov	r0, r6
 80067d0:	f7fe fd34 	bl	800523c <_printf_i>
 80067d4:	e7ee      	b.n	80067b4 <_svfiprintf_r+0x1b8>
 80067d6:	bf00      	nop
 80067d8:	08007d29 	.word	0x08007d29
 80067dc:	08007d33 	.word	0x08007d33
 80067e0:	08004bbd 	.word	0x08004bbd
 80067e4:	0800653d 	.word	0x0800653d
 80067e8:	08007d2f 	.word	0x08007d2f

080067ec <__sflush_r>:
 80067ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80067f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f4:	0716      	lsls	r6, r2, #28
 80067f6:	4605      	mov	r5, r0
 80067f8:	460c      	mov	r4, r1
 80067fa:	d451      	bmi.n	80068a0 <__sflush_r+0xb4>
 80067fc:	684b      	ldr	r3, [r1, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	dc02      	bgt.n	8006808 <__sflush_r+0x1c>
 8006802:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006804:	2b00      	cmp	r3, #0
 8006806:	dd49      	ble.n	800689c <__sflush_r+0xb0>
 8006808:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800680a:	2e00      	cmp	r6, #0
 800680c:	d046      	beq.n	800689c <__sflush_r+0xb0>
 800680e:	2300      	movs	r3, #0
 8006810:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006814:	682f      	ldr	r7, [r5, #0]
 8006816:	602b      	str	r3, [r5, #0]
 8006818:	d031      	beq.n	800687e <__sflush_r+0x92>
 800681a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800681c:	89a3      	ldrh	r3, [r4, #12]
 800681e:	0759      	lsls	r1, r3, #29
 8006820:	d505      	bpl.n	800682e <__sflush_r+0x42>
 8006822:	6863      	ldr	r3, [r4, #4]
 8006824:	1ad2      	subs	r2, r2, r3
 8006826:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006828:	b10b      	cbz	r3, 800682e <__sflush_r+0x42>
 800682a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800682c:	1ad2      	subs	r2, r2, r3
 800682e:	2300      	movs	r3, #0
 8006830:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006832:	6a21      	ldr	r1, [r4, #32]
 8006834:	4628      	mov	r0, r5
 8006836:	47b0      	blx	r6
 8006838:	1c42      	adds	r2, r0, #1
 800683a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800683e:	d106      	bne.n	800684e <__sflush_r+0x62>
 8006840:	6829      	ldr	r1, [r5, #0]
 8006842:	291d      	cmp	r1, #29
 8006844:	d846      	bhi.n	80068d4 <__sflush_r+0xe8>
 8006846:	4a29      	ldr	r2, [pc, #164]	@ (80068ec <__sflush_r+0x100>)
 8006848:	40ca      	lsrs	r2, r1
 800684a:	07d6      	lsls	r6, r2, #31
 800684c:	d542      	bpl.n	80068d4 <__sflush_r+0xe8>
 800684e:	2200      	movs	r2, #0
 8006850:	6062      	str	r2, [r4, #4]
 8006852:	04d9      	lsls	r1, r3, #19
 8006854:	6922      	ldr	r2, [r4, #16]
 8006856:	6022      	str	r2, [r4, #0]
 8006858:	d504      	bpl.n	8006864 <__sflush_r+0x78>
 800685a:	1c42      	adds	r2, r0, #1
 800685c:	d101      	bne.n	8006862 <__sflush_r+0x76>
 800685e:	682b      	ldr	r3, [r5, #0]
 8006860:	b903      	cbnz	r3, 8006864 <__sflush_r+0x78>
 8006862:	6560      	str	r0, [r4, #84]	@ 0x54
 8006864:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006866:	602f      	str	r7, [r5, #0]
 8006868:	b1c1      	cbz	r1, 800689c <__sflush_r+0xb0>
 800686a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800686e:	4299      	cmp	r1, r3
 8006870:	d002      	beq.n	8006878 <__sflush_r+0x8c>
 8006872:	4628      	mov	r0, r5
 8006874:	f7ff fe18 	bl	80064a8 <_free_r>
 8006878:	2300      	movs	r3, #0
 800687a:	6363      	str	r3, [r4, #52]	@ 0x34
 800687c:	e00e      	b.n	800689c <__sflush_r+0xb0>
 800687e:	6a21      	ldr	r1, [r4, #32]
 8006880:	2301      	movs	r3, #1
 8006882:	4628      	mov	r0, r5
 8006884:	47b0      	blx	r6
 8006886:	4602      	mov	r2, r0
 8006888:	1c50      	adds	r0, r2, #1
 800688a:	d1c7      	bne.n	800681c <__sflush_r+0x30>
 800688c:	682b      	ldr	r3, [r5, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d0c4      	beq.n	800681c <__sflush_r+0x30>
 8006892:	2b1d      	cmp	r3, #29
 8006894:	d001      	beq.n	800689a <__sflush_r+0xae>
 8006896:	2b16      	cmp	r3, #22
 8006898:	d11a      	bne.n	80068d0 <__sflush_r+0xe4>
 800689a:	602f      	str	r7, [r5, #0]
 800689c:	2000      	movs	r0, #0
 800689e:	e01e      	b.n	80068de <__sflush_r+0xf2>
 80068a0:	690f      	ldr	r7, [r1, #16]
 80068a2:	2f00      	cmp	r7, #0
 80068a4:	d0fa      	beq.n	800689c <__sflush_r+0xb0>
 80068a6:	0793      	lsls	r3, r2, #30
 80068a8:	680e      	ldr	r6, [r1, #0]
 80068aa:	bf08      	it	eq
 80068ac:	694b      	ldreq	r3, [r1, #20]
 80068ae:	600f      	str	r7, [r1, #0]
 80068b0:	bf18      	it	ne
 80068b2:	2300      	movne	r3, #0
 80068b4:	eba6 0807 	sub.w	r8, r6, r7
 80068b8:	608b      	str	r3, [r1, #8]
 80068ba:	f1b8 0f00 	cmp.w	r8, #0
 80068be:	dded      	ble.n	800689c <__sflush_r+0xb0>
 80068c0:	6a21      	ldr	r1, [r4, #32]
 80068c2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80068c4:	4643      	mov	r3, r8
 80068c6:	463a      	mov	r2, r7
 80068c8:	4628      	mov	r0, r5
 80068ca:	47b0      	blx	r6
 80068cc:	2800      	cmp	r0, #0
 80068ce:	dc08      	bgt.n	80068e2 <__sflush_r+0xf6>
 80068d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068d8:	81a3      	strh	r3, [r4, #12]
 80068da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e2:	4407      	add	r7, r0
 80068e4:	eba8 0800 	sub.w	r8, r8, r0
 80068e8:	e7e7      	b.n	80068ba <__sflush_r+0xce>
 80068ea:	bf00      	nop
 80068ec:	20400001 	.word	0x20400001

080068f0 <_fflush_r>:
 80068f0:	b538      	push	{r3, r4, r5, lr}
 80068f2:	690b      	ldr	r3, [r1, #16]
 80068f4:	4605      	mov	r5, r0
 80068f6:	460c      	mov	r4, r1
 80068f8:	b913      	cbnz	r3, 8006900 <_fflush_r+0x10>
 80068fa:	2500      	movs	r5, #0
 80068fc:	4628      	mov	r0, r5
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	b118      	cbz	r0, 800690a <_fflush_r+0x1a>
 8006902:	6a03      	ldr	r3, [r0, #32]
 8006904:	b90b      	cbnz	r3, 800690a <_fflush_r+0x1a>
 8006906:	f7fe fe59 	bl	80055bc <__sinit>
 800690a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f3      	beq.n	80068fa <_fflush_r+0xa>
 8006912:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006914:	07d0      	lsls	r0, r2, #31
 8006916:	d404      	bmi.n	8006922 <_fflush_r+0x32>
 8006918:	0599      	lsls	r1, r3, #22
 800691a:	d402      	bmi.n	8006922 <_fflush_r+0x32>
 800691c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800691e:	f7fe ff4a 	bl	80057b6 <__retarget_lock_acquire_recursive>
 8006922:	4628      	mov	r0, r5
 8006924:	4621      	mov	r1, r4
 8006926:	f7ff ff61 	bl	80067ec <__sflush_r>
 800692a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800692c:	07da      	lsls	r2, r3, #31
 800692e:	4605      	mov	r5, r0
 8006930:	d4e4      	bmi.n	80068fc <_fflush_r+0xc>
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	059b      	lsls	r3, r3, #22
 8006936:	d4e1      	bmi.n	80068fc <_fflush_r+0xc>
 8006938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800693a:	f7fe ff3d 	bl	80057b8 <__retarget_lock_release_recursive>
 800693e:	e7dd      	b.n	80068fc <_fflush_r+0xc>

08006940 <_Balloc>:
 8006940:	b570      	push	{r4, r5, r6, lr}
 8006942:	69c4      	ldr	r4, [r0, #28]
 8006944:	4605      	mov	r5, r0
 8006946:	460e      	mov	r6, r1
 8006948:	b984      	cbnz	r4, 800696c <_Balloc+0x2c>
 800694a:	2010      	movs	r0, #16
 800694c:	f7fe fb5e 	bl	800500c <malloc>
 8006950:	4604      	mov	r4, r0
 8006952:	61e8      	str	r0, [r5, #28]
 8006954:	b928      	cbnz	r0, 8006962 <_Balloc+0x22>
 8006956:	4602      	mov	r2, r0
 8006958:	4b16      	ldr	r3, [pc, #88]	@ (80069b4 <_Balloc+0x74>)
 800695a:	4817      	ldr	r0, [pc, #92]	@ (80069b8 <_Balloc+0x78>)
 800695c:	216b      	movs	r1, #107	@ 0x6b
 800695e:	f000 fc09 	bl	8007174 <__assert_func>
 8006962:	2300      	movs	r3, #0
 8006964:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8006968:	6003      	str	r3, [r0, #0]
 800696a:	60c3      	str	r3, [r0, #12]
 800696c:	68e3      	ldr	r3, [r4, #12]
 800696e:	b953      	cbnz	r3, 8006986 <_Balloc+0x46>
 8006970:	2221      	movs	r2, #33	@ 0x21
 8006972:	2104      	movs	r1, #4
 8006974:	4628      	mov	r0, r5
 8006976:	f000 fc1b 	bl	80071b0 <_calloc_r>
 800697a:	69eb      	ldr	r3, [r5, #28]
 800697c:	60e0      	str	r0, [r4, #12]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	b90b      	cbnz	r3, 8006986 <_Balloc+0x46>
 8006982:	2000      	movs	r0, #0
 8006984:	bd70      	pop	{r4, r5, r6, pc}
 8006986:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800698a:	b130      	cbz	r0, 800699a <_Balloc+0x5a>
 800698c:	6802      	ldr	r2, [r0, #0]
 800698e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006992:	2300      	movs	r3, #0
 8006994:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006998:	e7f4      	b.n	8006984 <_Balloc+0x44>
 800699a:	2101      	movs	r1, #1
 800699c:	fa01 f406 	lsl.w	r4, r1, r6
 80069a0:	1d62      	adds	r2, r4, #5
 80069a2:	0092      	lsls	r2, r2, #2
 80069a4:	4628      	mov	r0, r5
 80069a6:	f000 fc03 	bl	80071b0 <_calloc_r>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d0e9      	beq.n	8006982 <_Balloc+0x42>
 80069ae:	e9c0 6401 	strd	r6, r4, [r0, #4]
 80069b2:	e7ee      	b.n	8006992 <_Balloc+0x52>
 80069b4:	08007ca9 	.word	0x08007ca9
 80069b8:	08007d3a 	.word	0x08007d3a

080069bc <_Bfree>:
 80069bc:	b570      	push	{r4, r5, r6, lr}
 80069be:	69c6      	ldr	r6, [r0, #28]
 80069c0:	4605      	mov	r5, r0
 80069c2:	460c      	mov	r4, r1
 80069c4:	b976      	cbnz	r6, 80069e4 <_Bfree+0x28>
 80069c6:	2010      	movs	r0, #16
 80069c8:	f7fe fb20 	bl	800500c <malloc>
 80069cc:	4602      	mov	r2, r0
 80069ce:	61e8      	str	r0, [r5, #28]
 80069d0:	b920      	cbnz	r0, 80069dc <_Bfree+0x20>
 80069d2:	4b09      	ldr	r3, [pc, #36]	@ (80069f8 <_Bfree+0x3c>)
 80069d4:	4809      	ldr	r0, [pc, #36]	@ (80069fc <_Bfree+0x40>)
 80069d6:	218f      	movs	r1, #143	@ 0x8f
 80069d8:	f000 fbcc 	bl	8007174 <__assert_func>
 80069dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069e0:	6006      	str	r6, [r0, #0]
 80069e2:	60c6      	str	r6, [r0, #12]
 80069e4:	b13c      	cbz	r4, 80069f6 <_Bfree+0x3a>
 80069e6:	69eb      	ldr	r3, [r5, #28]
 80069e8:	6862      	ldr	r2, [r4, #4]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069f0:	6021      	str	r1, [r4, #0]
 80069f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069f6:	bd70      	pop	{r4, r5, r6, pc}
 80069f8:	08007ca9 	.word	0x08007ca9
 80069fc:	08007d3a 	.word	0x08007d3a

08006a00 <__multadd>:
 8006a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a04:	690d      	ldr	r5, [r1, #16]
 8006a06:	4607      	mov	r7, r0
 8006a08:	460c      	mov	r4, r1
 8006a0a:	461e      	mov	r6, r3
 8006a0c:	f101 0c14 	add.w	ip, r1, #20
 8006a10:	2000      	movs	r0, #0
 8006a12:	f8dc 3000 	ldr.w	r3, [ip]
 8006a16:	b299      	uxth	r1, r3
 8006a18:	fb02 6101 	mla	r1, r2, r1, r6
 8006a1c:	0c1e      	lsrs	r6, r3, #16
 8006a1e:	0c0b      	lsrs	r3, r1, #16
 8006a20:	fb02 3306 	mla	r3, r2, r6, r3
 8006a24:	b289      	uxth	r1, r1
 8006a26:	3001      	adds	r0, #1
 8006a28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a2c:	4285      	cmp	r5, r0
 8006a2e:	f84c 1b04 	str.w	r1, [ip], #4
 8006a32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a36:	dcec      	bgt.n	8006a12 <__multadd+0x12>
 8006a38:	b30e      	cbz	r6, 8006a7e <__multadd+0x7e>
 8006a3a:	68a3      	ldr	r3, [r4, #8]
 8006a3c:	42ab      	cmp	r3, r5
 8006a3e:	dc19      	bgt.n	8006a74 <__multadd+0x74>
 8006a40:	6861      	ldr	r1, [r4, #4]
 8006a42:	4638      	mov	r0, r7
 8006a44:	3101      	adds	r1, #1
 8006a46:	f7ff ff7b 	bl	8006940 <_Balloc>
 8006a4a:	4680      	mov	r8, r0
 8006a4c:	b928      	cbnz	r0, 8006a5a <__multadd+0x5a>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	4b0c      	ldr	r3, [pc, #48]	@ (8006a84 <__multadd+0x84>)
 8006a52:	480d      	ldr	r0, [pc, #52]	@ (8006a88 <__multadd+0x88>)
 8006a54:	21ba      	movs	r1, #186	@ 0xba
 8006a56:	f000 fb8d 	bl	8007174 <__assert_func>
 8006a5a:	6922      	ldr	r2, [r4, #16]
 8006a5c:	3202      	adds	r2, #2
 8006a5e:	f104 010c 	add.w	r1, r4, #12
 8006a62:	0092      	lsls	r2, r2, #2
 8006a64:	300c      	adds	r0, #12
 8006a66:	f7fe fead 	bl	80057c4 <memcpy>
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f7ff ffa5 	bl	80069bc <_Bfree>
 8006a72:	4644      	mov	r4, r8
 8006a74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a78:	3501      	adds	r5, #1
 8006a7a:	615e      	str	r6, [r3, #20]
 8006a7c:	6125      	str	r5, [r4, #16]
 8006a7e:	4620      	mov	r0, r4
 8006a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a84:	08007d18 	.word	0x08007d18
 8006a88:	08007d3a 	.word	0x08007d3a

08006a8c <__hi0bits>:
 8006a8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006a90:	4603      	mov	r3, r0
 8006a92:	bf36      	itet	cc
 8006a94:	0403      	lslcc	r3, r0, #16
 8006a96:	2000      	movcs	r0, #0
 8006a98:	2010      	movcc	r0, #16
 8006a9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a9e:	bf3c      	itt	cc
 8006aa0:	021b      	lslcc	r3, r3, #8
 8006aa2:	3008      	addcc	r0, #8
 8006aa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aa8:	bf3c      	itt	cc
 8006aaa:	011b      	lslcc	r3, r3, #4
 8006aac:	3004      	addcc	r0, #4
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab2:	bf3c      	itt	cc
 8006ab4:	009b      	lslcc	r3, r3, #2
 8006ab6:	3002      	addcc	r0, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	db05      	blt.n	8006ac8 <__hi0bits+0x3c>
 8006abc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006ac0:	f100 0001 	add.w	r0, r0, #1
 8006ac4:	bf08      	it	eq
 8006ac6:	2020      	moveq	r0, #32
 8006ac8:	4770      	bx	lr

08006aca <__lo0bits>:
 8006aca:	6803      	ldr	r3, [r0, #0]
 8006acc:	4602      	mov	r2, r0
 8006ace:	f013 0007 	ands.w	r0, r3, #7
 8006ad2:	d00b      	beq.n	8006aec <__lo0bits+0x22>
 8006ad4:	07d9      	lsls	r1, r3, #31
 8006ad6:	d421      	bmi.n	8006b1c <__lo0bits+0x52>
 8006ad8:	0798      	lsls	r0, r3, #30
 8006ada:	bf49      	itett	mi
 8006adc:	085b      	lsrmi	r3, r3, #1
 8006ade:	089b      	lsrpl	r3, r3, #2
 8006ae0:	2001      	movmi	r0, #1
 8006ae2:	6013      	strmi	r3, [r2, #0]
 8006ae4:	bf5c      	itt	pl
 8006ae6:	6013      	strpl	r3, [r2, #0]
 8006ae8:	2002      	movpl	r0, #2
 8006aea:	4770      	bx	lr
 8006aec:	b299      	uxth	r1, r3
 8006aee:	b909      	cbnz	r1, 8006af4 <__lo0bits+0x2a>
 8006af0:	0c1b      	lsrs	r3, r3, #16
 8006af2:	2010      	movs	r0, #16
 8006af4:	b2d9      	uxtb	r1, r3
 8006af6:	b909      	cbnz	r1, 8006afc <__lo0bits+0x32>
 8006af8:	3008      	adds	r0, #8
 8006afa:	0a1b      	lsrs	r3, r3, #8
 8006afc:	0719      	lsls	r1, r3, #28
 8006afe:	bf04      	itt	eq
 8006b00:	091b      	lsreq	r3, r3, #4
 8006b02:	3004      	addeq	r0, #4
 8006b04:	0799      	lsls	r1, r3, #30
 8006b06:	bf04      	itt	eq
 8006b08:	089b      	lsreq	r3, r3, #2
 8006b0a:	3002      	addeq	r0, #2
 8006b0c:	07d9      	lsls	r1, r3, #31
 8006b0e:	d403      	bmi.n	8006b18 <__lo0bits+0x4e>
 8006b10:	085b      	lsrs	r3, r3, #1
 8006b12:	f100 0001 	add.w	r0, r0, #1
 8006b16:	d003      	beq.n	8006b20 <__lo0bits+0x56>
 8006b18:	6013      	str	r3, [r2, #0]
 8006b1a:	4770      	bx	lr
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	4770      	bx	lr
 8006b20:	2020      	movs	r0, #32
 8006b22:	4770      	bx	lr

08006b24 <__i2b>:
 8006b24:	b510      	push	{r4, lr}
 8006b26:	460c      	mov	r4, r1
 8006b28:	2101      	movs	r1, #1
 8006b2a:	f7ff ff09 	bl	8006940 <_Balloc>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	b928      	cbnz	r0, 8006b3e <__i2b+0x1a>
 8006b32:	4b05      	ldr	r3, [pc, #20]	@ (8006b48 <__i2b+0x24>)
 8006b34:	4805      	ldr	r0, [pc, #20]	@ (8006b4c <__i2b+0x28>)
 8006b36:	f240 1145 	movw	r1, #325	@ 0x145
 8006b3a:	f000 fb1b 	bl	8007174 <__assert_func>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	6144      	str	r4, [r0, #20]
 8006b42:	6103      	str	r3, [r0, #16]
 8006b44:	bd10      	pop	{r4, pc}
 8006b46:	bf00      	nop
 8006b48:	08007d18 	.word	0x08007d18
 8006b4c:	08007d3a 	.word	0x08007d3a

08006b50 <__multiply>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	f8d1 9010 	ldr.w	r9, [r1, #16]
 8006b58:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8006b5c:	45d1      	cmp	r9, sl
 8006b5e:	b085      	sub	sp, #20
 8006b60:	4688      	mov	r8, r1
 8006b62:	4614      	mov	r4, r2
 8006b64:	db04      	blt.n	8006b70 <__multiply+0x20>
 8006b66:	4653      	mov	r3, sl
 8006b68:	460c      	mov	r4, r1
 8006b6a:	46ca      	mov	sl, r9
 8006b6c:	4690      	mov	r8, r2
 8006b6e:	4699      	mov	r9, r3
 8006b70:	68a3      	ldr	r3, [r4, #8]
 8006b72:	6861      	ldr	r1, [r4, #4]
 8006b74:	eb0a 0609 	add.w	r6, sl, r9
 8006b78:	42b3      	cmp	r3, r6
 8006b7a:	bfb8      	it	lt
 8006b7c:	3101      	addlt	r1, #1
 8006b7e:	f7ff fedf 	bl	8006940 <_Balloc>
 8006b82:	b930      	cbnz	r0, 8006b92 <__multiply+0x42>
 8006b84:	4602      	mov	r2, r0
 8006b86:	4b45      	ldr	r3, [pc, #276]	@ (8006c9c <__multiply+0x14c>)
 8006b88:	4845      	ldr	r0, [pc, #276]	@ (8006ca0 <__multiply+0x150>)
 8006b8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006b8e:	f000 faf1 	bl	8007174 <__assert_func>
 8006b92:	f100 0514 	add.w	r5, r0, #20
 8006b96:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 8006b9a:	462b      	mov	r3, r5
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	42bb      	cmp	r3, r7
 8006ba0:	d31f      	bcc.n	8006be2 <__multiply+0x92>
 8006ba2:	f104 0c14 	add.w	ip, r4, #20
 8006ba6:	f108 0114 	add.w	r1, r8, #20
 8006baa:	eb0c 038a 	add.w	r3, ip, sl, lsl #2
 8006bae:	eb01 0289 	add.w	r2, r1, r9, lsl #2
 8006bb2:	9202      	str	r2, [sp, #8]
 8006bb4:	1b1a      	subs	r2, r3, r4
 8006bb6:	3a15      	subs	r2, #21
 8006bb8:	f022 0203 	bic.w	r2, r2, #3
 8006bbc:	3415      	adds	r4, #21
 8006bbe:	429c      	cmp	r4, r3
 8006bc0:	bf88      	it	hi
 8006bc2:	2200      	movhi	r2, #0
 8006bc4:	9201      	str	r2, [sp, #4]
 8006bc6:	9a02      	ldr	r2, [sp, #8]
 8006bc8:	9103      	str	r1, [sp, #12]
 8006bca:	428a      	cmp	r2, r1
 8006bcc:	d80c      	bhi.n	8006be8 <__multiply+0x98>
 8006bce:	2e00      	cmp	r6, #0
 8006bd0:	dd03      	ble.n	8006bda <__multiply+0x8a>
 8006bd2:	f857 3d04 	ldr.w	r3, [r7, #-4]!
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d05d      	beq.n	8006c96 <__multiply+0x146>
 8006bda:	6106      	str	r6, [r0, #16]
 8006bdc:	b005      	add	sp, #20
 8006bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be2:	f843 2b04 	str.w	r2, [r3], #4
 8006be6:	e7da      	b.n	8006b9e <__multiply+0x4e>
 8006be8:	f8b1 a000 	ldrh.w	sl, [r1]
 8006bec:	f1ba 0f00 	cmp.w	sl, #0
 8006bf0:	d024      	beq.n	8006c3c <__multiply+0xec>
 8006bf2:	46e0      	mov	r8, ip
 8006bf4:	46a9      	mov	r9, r5
 8006bf6:	f04f 0e00 	mov.w	lr, #0
 8006bfa:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bfe:	f8d9 4000 	ldr.w	r4, [r9]
 8006c02:	fa1f fb82 	uxth.w	fp, r2
 8006c06:	b2a4      	uxth	r4, r4
 8006c08:	fb0a 440b 	mla	r4, sl, fp, r4
 8006c0c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c10:	f8d9 2000 	ldr.w	r2, [r9]
 8006c14:	4474      	add	r4, lr
 8006c16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c1a:	fb0a e20b 	mla	r2, sl, fp, lr
 8006c1e:	eb02 4214 	add.w	r2, r2, r4, lsr #16
 8006c22:	b2a4      	uxth	r4, r4
 8006c24:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006c28:	4543      	cmp	r3, r8
 8006c2a:	f849 4b04 	str.w	r4, [r9], #4
 8006c2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c32:	d8e2      	bhi.n	8006bfa <__multiply+0xaa>
 8006c34:	9a01      	ldr	r2, [sp, #4]
 8006c36:	18aa      	adds	r2, r5, r2
 8006c38:	f8c2 e004 	str.w	lr, [r2, #4]
 8006c3c:	9a03      	ldr	r2, [sp, #12]
 8006c3e:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 8006c42:	3104      	adds	r1, #4
 8006c44:	f1b8 0f00 	cmp.w	r8, #0
 8006c48:	d023      	beq.n	8006c92 <__multiply+0x142>
 8006c4a:	682a      	ldr	r2, [r5, #0]
 8006c4c:	46e6      	mov	lr, ip
 8006c4e:	4691      	mov	r9, r2
 8006c50:	46aa      	mov	sl, r5
 8006c52:	f04f 0b00 	mov.w	fp, #0
 8006c56:	f8be 4000 	ldrh.w	r4, [lr]
 8006c5a:	fb08 b404 	mla	r4, r8, r4, fp
 8006c5e:	eb04 4419 	add.w	r4, r4, r9, lsr #16
 8006c62:	b292      	uxth	r2, r2
 8006c64:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006c68:	f84a 2b04 	str.w	r2, [sl], #4
 8006c6c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006c70:	f8da 9000 	ldr.w	r9, [sl]
 8006c74:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c78:	fa1f f289 	uxth.w	r2, r9
 8006c7c:	fb08 220b 	mla	r2, r8, fp, r2
 8006c80:	eb02 4214 	add.w	r2, r2, r4, lsr #16
 8006c84:	4573      	cmp	r3, lr
 8006c86:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c8a:	d8e4      	bhi.n	8006c56 <__multiply+0x106>
 8006c8c:	9c01      	ldr	r4, [sp, #4]
 8006c8e:	192c      	adds	r4, r5, r4
 8006c90:	6062      	str	r2, [r4, #4]
 8006c92:	3504      	adds	r5, #4
 8006c94:	e797      	b.n	8006bc6 <__multiply+0x76>
 8006c96:	3e01      	subs	r6, #1
 8006c98:	e799      	b.n	8006bce <__multiply+0x7e>
 8006c9a:	bf00      	nop
 8006c9c:	08007d18 	.word	0x08007d18
 8006ca0:	08007d3a 	.word	0x08007d3a

08006ca4 <__pow5mult>:
 8006ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca8:	4617      	mov	r7, r2
 8006caa:	f012 0203 	ands.w	r2, r2, #3
 8006cae:	4680      	mov	r8, r0
 8006cb0:	460d      	mov	r5, r1
 8006cb2:	d007      	beq.n	8006cc4 <__pow5mult+0x20>
 8006cb4:	4c26      	ldr	r4, [pc, #152]	@ (8006d50 <__pow5mult+0xac>)
 8006cb6:	3a01      	subs	r2, #1
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006cbe:	f7ff fe9f 	bl	8006a00 <__multadd>
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	10bf      	asrs	r7, r7, #2
 8006cc6:	d03f      	beq.n	8006d48 <__pow5mult+0xa4>
 8006cc8:	f8d8 401c 	ldr.w	r4, [r8, #28]
 8006ccc:	b994      	cbnz	r4, 8006cf4 <__pow5mult+0x50>
 8006cce:	2010      	movs	r0, #16
 8006cd0:	f7fe f99c 	bl	800500c <malloc>
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	f8c8 001c 	str.w	r0, [r8, #28]
 8006cda:	b930      	cbnz	r0, 8006cea <__pow5mult+0x46>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	4b1d      	ldr	r3, [pc, #116]	@ (8006d54 <__pow5mult+0xb0>)
 8006ce0:	481d      	ldr	r0, [pc, #116]	@ (8006d58 <__pow5mult+0xb4>)
 8006ce2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006ce6:	f000 fa45 	bl	8007174 <__assert_func>
 8006cea:	2300      	movs	r3, #0
 8006cec:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8006cf0:	6003      	str	r3, [r0, #0]
 8006cf2:	60c3      	str	r3, [r0, #12]
 8006cf4:	68a6      	ldr	r6, [r4, #8]
 8006cf6:	b946      	cbnz	r6, 8006d0a <__pow5mult+0x66>
 8006cf8:	f240 2171 	movw	r1, #625	@ 0x271
 8006cfc:	4640      	mov	r0, r8
 8006cfe:	f7ff ff11 	bl	8006b24 <__i2b>
 8006d02:	2300      	movs	r3, #0
 8006d04:	60a0      	str	r0, [r4, #8]
 8006d06:	4606      	mov	r6, r0
 8006d08:	6003      	str	r3, [r0, #0]
 8006d0a:	462c      	mov	r4, r5
 8006d0c:	f04f 0900 	mov.w	r9, #0
 8006d10:	f007 0301 	and.w	r3, r7, #1
 8006d14:	107f      	asrs	r7, r7, #1
 8006d16:	b153      	cbz	r3, 8006d2e <__pow5mult+0x8a>
 8006d18:	4629      	mov	r1, r5
 8006d1a:	4632      	mov	r2, r6
 8006d1c:	4640      	mov	r0, r8
 8006d1e:	f7ff ff17 	bl	8006b50 <__multiply>
 8006d22:	4621      	mov	r1, r4
 8006d24:	4605      	mov	r5, r0
 8006d26:	4640      	mov	r0, r8
 8006d28:	f7ff fe48 	bl	80069bc <_Bfree>
 8006d2c:	b167      	cbz	r7, 8006d48 <__pow5mult+0xa4>
 8006d2e:	6830      	ldr	r0, [r6, #0]
 8006d30:	b938      	cbnz	r0, 8006d42 <__pow5mult+0x9e>
 8006d32:	4632      	mov	r2, r6
 8006d34:	4631      	mov	r1, r6
 8006d36:	4640      	mov	r0, r8
 8006d38:	f7ff ff0a 	bl	8006b50 <__multiply>
 8006d3c:	6030      	str	r0, [r6, #0]
 8006d3e:	f8c0 9000 	str.w	r9, [r0]
 8006d42:	4606      	mov	r6, r0
 8006d44:	462c      	mov	r4, r5
 8006d46:	e7e3      	b.n	8006d10 <__pow5mult+0x6c>
 8006d48:	4628      	mov	r0, r5
 8006d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d4e:	bf00      	nop
 8006d50:	08007ddc 	.word	0x08007ddc
 8006d54:	08007ca9 	.word	0x08007ca9
 8006d58:	08007d3a 	.word	0x08007d3a

08006d5c <__lshift>:
 8006d5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d60:	460c      	mov	r4, r1
 8006d62:	6849      	ldr	r1, [r1, #4]
 8006d64:	6923      	ldr	r3, [r4, #16]
 8006d66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d6a:	68a3      	ldr	r3, [r4, #8]
 8006d6c:	4607      	mov	r7, r0
 8006d6e:	4615      	mov	r5, r2
 8006d70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d74:	f108 0901 	add.w	r9, r8, #1
 8006d78:	454b      	cmp	r3, r9
 8006d7a:	db0b      	blt.n	8006d94 <__lshift+0x38>
 8006d7c:	4638      	mov	r0, r7
 8006d7e:	f7ff fddf 	bl	8006940 <_Balloc>
 8006d82:	4606      	mov	r6, r0
 8006d84:	b948      	cbnz	r0, 8006d9a <__lshift+0x3e>
 8006d86:	4602      	mov	r2, r0
 8006d88:	4b29      	ldr	r3, [pc, #164]	@ (8006e30 <__lshift+0xd4>)
 8006d8a:	482a      	ldr	r0, [pc, #168]	@ (8006e34 <__lshift+0xd8>)
 8006d8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006d90:	f000 f9f0 	bl	8007174 <__assert_func>
 8006d94:	3101      	adds	r1, #1
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	e7ee      	b.n	8006d78 <__lshift+0x1c>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	f100 0c14 	add.w	ip, r0, #20
 8006da0:	f100 0210 	add.w	r2, r0, #16
 8006da4:	4619      	mov	r1, r3
 8006da6:	4553      	cmp	r3, sl
 8006da8:	db35      	blt.n	8006e16 <__lshift+0xba>
 8006daa:	6922      	ldr	r2, [r4, #16]
 8006dac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006db0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006db4:	f104 0314 	add.w	r3, r4, #20
 8006db8:	f015 0e1f 	ands.w	lr, r5, #31
 8006dbc:	4661      	mov	r1, ip
 8006dbe:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8006dc2:	d02c      	beq.n	8006e1e <__lshift+0xc2>
 8006dc4:	f1ce 0a20 	rsb	sl, lr, #32
 8006dc8:	2500      	movs	r5, #0
 8006dca:	6818      	ldr	r0, [r3, #0]
 8006dcc:	468b      	mov	fp, r1
 8006dce:	fa00 f00e 	lsl.w	r0, r0, lr
 8006dd2:	4328      	orrs	r0, r5
 8006dd4:	f8cb 0000 	str.w	r0, [fp]
 8006dd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	f101 0104 	add.w	r1, r1, #4
 8006de2:	fa25 f50a 	lsr.w	r5, r5, sl
 8006de6:	d8f0      	bhi.n	8006dca <__lshift+0x6e>
 8006de8:	1b13      	subs	r3, r2, r4
 8006dea:	3b15      	subs	r3, #21
 8006dec:	f023 0303 	bic.w	r3, r3, #3
 8006df0:	f104 0115 	add.w	r1, r4, #21
 8006df4:	428a      	cmp	r2, r1
 8006df6:	bf38      	it	cc
 8006df8:	2300      	movcc	r3, #0
 8006dfa:	449c      	add	ip, r3
 8006dfc:	f8cc 5004 	str.w	r5, [ip, #4]
 8006e00:	b905      	cbnz	r5, 8006e04 <__lshift+0xa8>
 8006e02:	46c1      	mov	r9, r8
 8006e04:	4638      	mov	r0, r7
 8006e06:	f8c6 9010 	str.w	r9, [r6, #16]
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	f7ff fdd6 	bl	80069bc <_Bfree>
 8006e10:	4630      	mov	r0, r6
 8006e12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e16:	f842 1f04 	str.w	r1, [r2, #4]!
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	e7c3      	b.n	8006da6 <__lshift+0x4a>
 8006e1e:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e22:	600d      	str	r5, [r1, #0]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	f101 0104 	add.w	r1, r1, #4
 8006e2a:	d8f8      	bhi.n	8006e1e <__lshift+0xc2>
 8006e2c:	e7e9      	b.n	8006e02 <__lshift+0xa6>
 8006e2e:	bf00      	nop
 8006e30:	08007d18 	.word	0x08007d18
 8006e34:	08007d3a 	.word	0x08007d3a

08006e38 <__mcmp>:
 8006e38:	690a      	ldr	r2, [r1, #16]
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	6900      	ldr	r0, [r0, #16]
 8006e3e:	1a80      	subs	r0, r0, r2
 8006e40:	b530      	push	{r4, r5, lr}
 8006e42:	d10e      	bne.n	8006e62 <__mcmp+0x2a>
 8006e44:	3314      	adds	r3, #20
 8006e46:	3114      	adds	r1, #20
 8006e48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e58:	4295      	cmp	r5, r2
 8006e5a:	d003      	beq.n	8006e64 <__mcmp+0x2c>
 8006e5c:	d205      	bcs.n	8006e6a <__mcmp+0x32>
 8006e5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e62:	bd30      	pop	{r4, r5, pc}
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	d3f3      	bcc.n	8006e50 <__mcmp+0x18>
 8006e68:	e7fb      	b.n	8006e62 <__mcmp+0x2a>
 8006e6a:	2001      	movs	r0, #1
 8006e6c:	e7f9      	b.n	8006e62 <__mcmp+0x2a>
	...

08006e70 <__mdiff>:
 8006e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	468a      	mov	sl, r1
 8006e76:	4606      	mov	r6, r0
 8006e78:	4611      	mov	r1, r2
 8006e7a:	4650      	mov	r0, sl
 8006e7c:	4614      	mov	r4, r2
 8006e7e:	f7ff ffdb 	bl	8006e38 <__mcmp>
 8006e82:	1e05      	subs	r5, r0, #0
 8006e84:	d112      	bne.n	8006eac <__mdiff+0x3c>
 8006e86:	4629      	mov	r1, r5
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f7ff fd59 	bl	8006940 <_Balloc>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	b928      	cbnz	r0, 8006e9e <__mdiff+0x2e>
 8006e92:	4b41      	ldr	r3, [pc, #260]	@ (8006f98 <__mdiff+0x128>)
 8006e94:	f240 2137 	movw	r1, #567	@ 0x237
 8006e98:	4840      	ldr	r0, [pc, #256]	@ (8006f9c <__mdiff+0x12c>)
 8006e9a:	f000 f96b 	bl	8007174 <__assert_func>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	b003      	add	sp, #12
 8006ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eac:	bfbc      	itt	lt
 8006eae:	4653      	movlt	r3, sl
 8006eb0:	46a2      	movlt	sl, r4
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f8da 1004 	ldr.w	r1, [sl, #4]
 8006eb8:	bfba      	itte	lt
 8006eba:	461c      	movlt	r4, r3
 8006ebc:	2501      	movlt	r5, #1
 8006ebe:	2500      	movge	r5, #0
 8006ec0:	f7ff fd3e 	bl	8006940 <_Balloc>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	b918      	cbnz	r0, 8006ed0 <__mdiff+0x60>
 8006ec8:	4b33      	ldr	r3, [pc, #204]	@ (8006f98 <__mdiff+0x128>)
 8006eca:	f240 2145 	movw	r1, #581	@ 0x245
 8006ece:	e7e3      	b.n	8006e98 <__mdiff+0x28>
 8006ed0:	f8da 7010 	ldr.w	r7, [sl, #16]
 8006ed4:	6926      	ldr	r6, [r4, #16]
 8006ed6:	60c5      	str	r5, [r0, #12]
 8006ed8:	f10a 0914 	add.w	r9, sl, #20
 8006edc:	f104 0e14 	add.w	lr, r4, #20
 8006ee0:	f100 0514 	add.w	r5, r0, #20
 8006ee4:	f10a 0310 	add.w	r3, sl, #16
 8006ee8:	eb09 0887 	add.w	r8, r9, r7, lsl #2
 8006eec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	46ab      	mov	fp, r5
 8006ef4:	f04f 0c00 	mov.w	ip, #0
 8006ef8:	9b01      	ldr	r3, [sp, #4]
 8006efa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006efe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006f02:	9301      	str	r3, [sp, #4]
 8006f04:	fa1f f38a 	uxth.w	r3, sl
 8006f08:	4619      	mov	r1, r3
 8006f0a:	b283      	uxth	r3, r0
 8006f0c:	1acb      	subs	r3, r1, r3
 8006f0e:	0c00      	lsrs	r0, r0, #16
 8006f10:	4463      	add	r3, ip
 8006f12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006f16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006f20:	4576      	cmp	r6, lr
 8006f22:	f84b 3b04 	str.w	r3, [fp], #4
 8006f26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f2a:	d8e5      	bhi.n	8006ef8 <__mdiff+0x88>
 8006f2c:	1b33      	subs	r3, r6, r4
 8006f2e:	3b15      	subs	r3, #21
 8006f30:	3415      	adds	r4, #21
 8006f32:	f023 0303 	bic.w	r3, r3, #3
 8006f36:	42a6      	cmp	r6, r4
 8006f38:	bf38      	it	cc
 8006f3a:	2300      	movcc	r3, #0
 8006f3c:	18e8      	adds	r0, r5, r3
 8006f3e:	444b      	add	r3, r9
 8006f40:	1d1c      	adds	r4, r3, #4
 8006f42:	3004      	adds	r0, #4
 8006f44:	4626      	mov	r6, r4
 8006f46:	eba5 0509 	sub.w	r5, r5, r9
 8006f4a:	4546      	cmp	r6, r8
 8006f4c:	eb06 0e05 	add.w	lr, r6, r5
 8006f50:	d30e      	bcc.n	8006f70 <__mdiff+0x100>
 8006f52:	f108 0103 	add.w	r1, r8, #3
 8006f56:	1b09      	subs	r1, r1, r4
 8006f58:	f021 0103 	bic.w	r1, r1, #3
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	4598      	cmp	r8, r3
 8006f60:	bf38      	it	cc
 8006f62:	2100      	movcc	r1, #0
 8006f64:	4401      	add	r1, r0
 8006f66:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006f6a:	b19b      	cbz	r3, 8006f94 <__mdiff+0x124>
 8006f6c:	6117      	str	r7, [r2, #16]
 8006f6e:	e799      	b.n	8006ea4 <__mdiff+0x34>
 8006f70:	f856 1b04 	ldr.w	r1, [r6], #4
 8006f74:	46e2      	mov	sl, ip
 8006f76:	ea4f 4911 	mov.w	r9, r1, lsr #16
 8006f7a:	fa1c fc81 	uxtah	ip, ip, r1
 8006f7e:	4451      	add	r1, sl
 8006f80:	eb09 492c 	add.w	r9, r9, ip, asr #16
 8006f84:	b289      	uxth	r1, r1
 8006f86:	ea41 4109 	orr.w	r1, r1, r9, lsl #16
 8006f8a:	ea4f 4c29 	mov.w	ip, r9, asr #16
 8006f8e:	f8ce 1000 	str.w	r1, [lr]
 8006f92:	e7da      	b.n	8006f4a <__mdiff+0xda>
 8006f94:	3f01      	subs	r7, #1
 8006f96:	e7e6      	b.n	8006f66 <__mdiff+0xf6>
 8006f98:	08007d18 	.word	0x08007d18
 8006f9c:	08007d3a 	.word	0x08007d3a

08006fa0 <__d2b>:
 8006fa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fa4:	460f      	mov	r7, r1
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	ec59 8b10 	vmov	r8, r9, d0
 8006fac:	4616      	mov	r6, r2
 8006fae:	f7ff fcc7 	bl	8006940 <_Balloc>
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	b930      	cbnz	r0, 8006fc4 <__d2b+0x24>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	4b23      	ldr	r3, [pc, #140]	@ (8007048 <__d2b+0xa8>)
 8006fba:	4824      	ldr	r0, [pc, #144]	@ (800704c <__d2b+0xac>)
 8006fbc:	f240 310f 	movw	r1, #783	@ 0x30f
 8006fc0:	f000 f8d8 	bl	8007174 <__assert_func>
 8006fc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006fc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fcc:	b10d      	cbz	r5, 8006fd2 <__d2b+0x32>
 8006fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006fd2:	9301      	str	r3, [sp, #4]
 8006fd4:	f1b8 0300 	subs.w	r3, r8, #0
 8006fd8:	d023      	beq.n	8007022 <__d2b+0x82>
 8006fda:	4668      	mov	r0, sp
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	f7ff fd74 	bl	8006aca <__lo0bits>
 8006fe2:	9900      	ldr	r1, [sp, #0]
 8006fe4:	b1d8      	cbz	r0, 800701e <__d2b+0x7e>
 8006fe6:	9a01      	ldr	r2, [sp, #4]
 8006fe8:	f1c0 0320 	rsb	r3, r0, #32
 8006fec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff0:	430b      	orrs	r3, r1
 8006ff2:	40c2      	lsrs	r2, r0
 8006ff4:	6163      	str	r3, [r4, #20]
 8006ff6:	9201      	str	r2, [sp, #4]
 8006ff8:	9b01      	ldr	r3, [sp, #4]
 8006ffa:	61a3      	str	r3, [r4, #24]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	bf0c      	ite	eq
 8007000:	2201      	moveq	r2, #1
 8007002:	2202      	movne	r2, #2
 8007004:	6122      	str	r2, [r4, #16]
 8007006:	b1a5      	cbz	r5, 8007032 <__d2b+0x92>
 8007008:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800700c:	4405      	add	r5, r0
 800700e:	603d      	str	r5, [r7, #0]
 8007010:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007014:	6030      	str	r0, [r6, #0]
 8007016:	4620      	mov	r0, r4
 8007018:	b003      	add	sp, #12
 800701a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800701e:	6161      	str	r1, [r4, #20]
 8007020:	e7ea      	b.n	8006ff8 <__d2b+0x58>
 8007022:	a801      	add	r0, sp, #4
 8007024:	f7ff fd51 	bl	8006aca <__lo0bits>
 8007028:	9b01      	ldr	r3, [sp, #4]
 800702a:	6163      	str	r3, [r4, #20]
 800702c:	3020      	adds	r0, #32
 800702e:	2201      	movs	r2, #1
 8007030:	e7e8      	b.n	8007004 <__d2b+0x64>
 8007032:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007036:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800703a:	6038      	str	r0, [r7, #0]
 800703c:	6918      	ldr	r0, [r3, #16]
 800703e:	f7ff fd25 	bl	8006a8c <__hi0bits>
 8007042:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007046:	e7e5      	b.n	8007014 <__d2b+0x74>
 8007048:	08007d18 	.word	0x08007d18
 800704c:	08007d3a 	.word	0x08007d3a

08007050 <_malloc_usable_size_r>:
 8007050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007054:	1f18      	subs	r0, r3, #4
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfbc      	itt	lt
 800705a:	580b      	ldrlt	r3, [r1, r0]
 800705c:	18c0      	addlt	r0, r0, r3
 800705e:	4770      	bx	lr

08007060 <__sread>:
 8007060:	b510      	push	{r4, lr}
 8007062:	460c      	mov	r4, r1
 8007064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007068:	f000 f850 	bl	800710c <_read_r>
 800706c:	2800      	cmp	r0, #0
 800706e:	bfab      	itete	ge
 8007070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007072:	89a3      	ldrhlt	r3, [r4, #12]
 8007074:	181b      	addge	r3, r3, r0
 8007076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800707a:	bfac      	ite	ge
 800707c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800707e:	81a3      	strhlt	r3, [r4, #12]
 8007080:	bd10      	pop	{r4, pc}

08007082 <__swrite>:
 8007082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007086:	461f      	mov	r7, r3
 8007088:	898b      	ldrh	r3, [r1, #12]
 800708a:	05db      	lsls	r3, r3, #23
 800708c:	4605      	mov	r5, r0
 800708e:	460c      	mov	r4, r1
 8007090:	4616      	mov	r6, r2
 8007092:	d505      	bpl.n	80070a0 <__swrite+0x1e>
 8007094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007098:	2302      	movs	r3, #2
 800709a:	2200      	movs	r2, #0
 800709c:	f000 f824 	bl	80070e8 <_lseek_r>
 80070a0:	89a3      	ldrh	r3, [r4, #12]
 80070a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070aa:	81a3      	strh	r3, [r4, #12]
 80070ac:	4632      	mov	r2, r6
 80070ae:	463b      	mov	r3, r7
 80070b0:	4628      	mov	r0, r5
 80070b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070b6:	f000 b83b 	b.w	8007130 <_write_r>

080070ba <__sseek>:
 80070ba:	b510      	push	{r4, lr}
 80070bc:	460c      	mov	r4, r1
 80070be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070c2:	f000 f811 	bl	80070e8 <_lseek_r>
 80070c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ca:	1c42      	adds	r2, r0, #1
 80070cc:	bf0b      	itete	eq
 80070ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070d6:	81a3      	strheq	r3, [r4, #12]
 80070d8:	81a3      	strhne	r3, [r4, #12]
 80070da:	bf18      	it	ne
 80070dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070de:	bd10      	pop	{r4, pc}

080070e0 <__sclose>:
 80070e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e4:	f000 b836 	b.w	8007154 <_close_r>

080070e8 <_lseek_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4d07      	ldr	r5, [pc, #28]	@ (8007108 <_lseek_r+0x20>)
 80070ec:	4604      	mov	r4, r0
 80070ee:	4608      	mov	r0, r1
 80070f0:	4611      	mov	r1, r2
 80070f2:	2200      	movs	r2, #0
 80070f4:	602a      	str	r2, [r5, #0]
 80070f6:	461a      	mov	r2, r3
 80070f8:	f000 fb62 	bl	80077c0 <_lseek>
 80070fc:	1c43      	adds	r3, r0, #1
 80070fe:	d102      	bne.n	8007106 <_lseek_r+0x1e>
 8007100:	682b      	ldr	r3, [r5, #0]
 8007102:	b103      	cbz	r3, 8007106 <_lseek_r+0x1e>
 8007104:	6023      	str	r3, [r4, #0]
 8007106:	bd38      	pop	{r3, r4, r5, pc}
 8007108:	20002ef8 	.word	0x20002ef8

0800710c <_read_r>:
 800710c:	b538      	push	{r3, r4, r5, lr}
 800710e:	4d07      	ldr	r5, [pc, #28]	@ (800712c <_read_r+0x20>)
 8007110:	4604      	mov	r4, r0
 8007112:	4608      	mov	r0, r1
 8007114:	4611      	mov	r1, r2
 8007116:	2200      	movs	r2, #0
 8007118:	602a      	str	r2, [r5, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	f000 fb58 	bl	80077d0 <_read>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d102      	bne.n	800712a <_read_r+0x1e>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	b103      	cbz	r3, 800712a <_read_r+0x1e>
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	bd38      	pop	{r3, r4, r5, pc}
 800712c:	20002ef8 	.word	0x20002ef8

08007130 <_write_r>:
 8007130:	b538      	push	{r3, r4, r5, lr}
 8007132:	4d07      	ldr	r5, [pc, #28]	@ (8007150 <_write_r+0x20>)
 8007134:	4604      	mov	r4, r0
 8007136:	4608      	mov	r0, r1
 8007138:	4611      	mov	r1, r2
 800713a:	2200      	movs	r2, #0
 800713c:	602a      	str	r2, [r5, #0]
 800713e:	461a      	mov	r2, r3
 8007140:	f000 fb4e 	bl	80077e0 <_write>
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	d102      	bne.n	800714e <_write_r+0x1e>
 8007148:	682b      	ldr	r3, [r5, #0]
 800714a:	b103      	cbz	r3, 800714e <_write_r+0x1e>
 800714c:	6023      	str	r3, [r4, #0]
 800714e:	bd38      	pop	{r3, r4, r5, pc}
 8007150:	20002ef8 	.word	0x20002ef8

08007154 <_close_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d06      	ldr	r5, [pc, #24]	@ (8007170 <_close_r+0x1c>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	602b      	str	r3, [r5, #0]
 8007160:	f000 fb06 	bl	8007770 <_close>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d102      	bne.n	800716e <_close_r+0x1a>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	b103      	cbz	r3, 800716e <_close_r+0x1a>
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	20002ef8 	.word	0x20002ef8

08007174 <__assert_func>:
 8007174:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007176:	4614      	mov	r4, r2
 8007178:	461a      	mov	r2, r3
 800717a:	4b09      	ldr	r3, [pc, #36]	@ (80071a0 <__assert_func+0x2c>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4605      	mov	r5, r0
 8007180:	68d8      	ldr	r0, [r3, #12]
 8007182:	b14c      	cbz	r4, 8007198 <__assert_func+0x24>
 8007184:	4b07      	ldr	r3, [pc, #28]	@ (80071a4 <__assert_func+0x30>)
 8007186:	9100      	str	r1, [sp, #0]
 8007188:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800718c:	4906      	ldr	r1, [pc, #24]	@ (80071a8 <__assert_func+0x34>)
 800718e:	462b      	mov	r3, r5
 8007190:	f000 f834 	bl	80071fc <fiprintf>
 8007194:	f000 f851 	bl	800723a <abort>
 8007198:	4b04      	ldr	r3, [pc, #16]	@ (80071ac <__assert_func+0x38>)
 800719a:	461c      	mov	r4, r3
 800719c:	e7f3      	b.n	8007186 <__assert_func+0x12>
 800719e:	bf00      	nop
 80071a0:	20002a3c 	.word	0x20002a3c
 80071a4:	08007d9d 	.word	0x08007d9d
 80071a8:	08007daa 	.word	0x08007daa
 80071ac:	08007dd8 	.word	0x08007dd8

080071b0 <_calloc_r>:
 80071b0:	b570      	push	{r4, r5, r6, lr}
 80071b2:	fba1 5402 	umull	r5, r4, r1, r2
 80071b6:	b934      	cbnz	r4, 80071c6 <_calloc_r+0x16>
 80071b8:	4629      	mov	r1, r5
 80071ba:	f7fd ff51 	bl	8005060 <_malloc_r>
 80071be:	4606      	mov	r6, r0
 80071c0:	b928      	cbnz	r0, 80071ce <_calloc_r+0x1e>
 80071c2:	4630      	mov	r0, r6
 80071c4:	bd70      	pop	{r4, r5, r6, pc}
 80071c6:	220c      	movs	r2, #12
 80071c8:	6002      	str	r2, [r0, #0]
 80071ca:	2600      	movs	r6, #0
 80071cc:	e7f9      	b.n	80071c2 <_calloc_r+0x12>
 80071ce:	462a      	mov	r2, r5
 80071d0:	4621      	mov	r1, r4
 80071d2:	f7fe faac 	bl	800572e <memset>
 80071d6:	e7f4      	b.n	80071c2 <_calloc_r+0x12>

080071d8 <__ascii_mbtowc>:
 80071d8:	b082      	sub	sp, #8
 80071da:	b901      	cbnz	r1, 80071de <__ascii_mbtowc+0x6>
 80071dc:	a901      	add	r1, sp, #4
 80071de:	b142      	cbz	r2, 80071f2 <__ascii_mbtowc+0x1a>
 80071e0:	b14b      	cbz	r3, 80071f6 <__ascii_mbtowc+0x1e>
 80071e2:	7813      	ldrb	r3, [r2, #0]
 80071e4:	600b      	str	r3, [r1, #0]
 80071e6:	7812      	ldrb	r2, [r2, #0]
 80071e8:	1e10      	subs	r0, r2, #0
 80071ea:	bf18      	it	ne
 80071ec:	2001      	movne	r0, #1
 80071ee:	b002      	add	sp, #8
 80071f0:	4770      	bx	lr
 80071f2:	4610      	mov	r0, r2
 80071f4:	e7fb      	b.n	80071ee <__ascii_mbtowc+0x16>
 80071f6:	f06f 0001 	mvn.w	r0, #1
 80071fa:	e7f8      	b.n	80071ee <__ascii_mbtowc+0x16>

080071fc <fiprintf>:
 80071fc:	b40e      	push	{r1, r2, r3}
 80071fe:	b503      	push	{r0, r1, lr}
 8007200:	4601      	mov	r1, r0
 8007202:	ab03      	add	r3, sp, #12
 8007204:	4805      	ldr	r0, [pc, #20]	@ (800721c <fiprintf+0x20>)
 8007206:	f853 2b04 	ldr.w	r2, [r3], #4
 800720a:	6800      	ldr	r0, [r0, #0]
 800720c:	9301      	str	r3, [sp, #4]
 800720e:	f000 f845 	bl	800729c <_vfiprintf_r>
 8007212:	b002      	add	sp, #8
 8007214:	f85d eb04 	ldr.w	lr, [sp], #4
 8007218:	b003      	add	sp, #12
 800721a:	4770      	bx	lr
 800721c:	20002a3c 	.word	0x20002a3c

08007220 <__ascii_wctomb>:
 8007220:	4603      	mov	r3, r0
 8007222:	4608      	mov	r0, r1
 8007224:	b141      	cbz	r1, 8007238 <__ascii_wctomb+0x18>
 8007226:	2aff      	cmp	r2, #255	@ 0xff
 8007228:	d904      	bls.n	8007234 <__ascii_wctomb+0x14>
 800722a:	228a      	movs	r2, #138	@ 0x8a
 800722c:	601a      	str	r2, [r3, #0]
 800722e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007232:	4770      	bx	lr
 8007234:	700a      	strb	r2, [r1, #0]
 8007236:	2001      	movs	r0, #1
 8007238:	4770      	bx	lr

0800723a <abort>:
 800723a:	b508      	push	{r3, lr}
 800723c:	2006      	movs	r0, #6
 800723e:	f000 fa59 	bl	80076f4 <raise>
 8007242:	2001      	movs	r0, #1
 8007244:	f000 fad4 	bl	80077f0 <_exit>

08007248 <__sfputc_r>:
 8007248:	6893      	ldr	r3, [r2, #8]
 800724a:	3b01      	subs	r3, #1
 800724c:	2b00      	cmp	r3, #0
 800724e:	b410      	push	{r4}
 8007250:	6093      	str	r3, [r2, #8]
 8007252:	da08      	bge.n	8007266 <__sfputc_r+0x1e>
 8007254:	6994      	ldr	r4, [r2, #24]
 8007256:	42a3      	cmp	r3, r4
 8007258:	db01      	blt.n	800725e <__sfputc_r+0x16>
 800725a:	290a      	cmp	r1, #10
 800725c:	d103      	bne.n	8007266 <__sfputc_r+0x1e>
 800725e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007262:	f000 b92f 	b.w	80074c4 <__swbuf_r>
 8007266:	6813      	ldr	r3, [r2, #0]
 8007268:	1c58      	adds	r0, r3, #1
 800726a:	6010      	str	r0, [r2, #0]
 800726c:	7019      	strb	r1, [r3, #0]
 800726e:	4608      	mov	r0, r1
 8007270:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007274:	4770      	bx	lr

08007276 <__sfputs_r>:
 8007276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007278:	4606      	mov	r6, r0
 800727a:	460f      	mov	r7, r1
 800727c:	4614      	mov	r4, r2
 800727e:	18d5      	adds	r5, r2, r3
 8007280:	42ac      	cmp	r4, r5
 8007282:	d101      	bne.n	8007288 <__sfputs_r+0x12>
 8007284:	2000      	movs	r0, #0
 8007286:	e007      	b.n	8007298 <__sfputs_r+0x22>
 8007288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800728c:	463a      	mov	r2, r7
 800728e:	4630      	mov	r0, r6
 8007290:	f7ff ffda 	bl	8007248 <__sfputc_r>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d1f3      	bne.n	8007280 <__sfputs_r+0xa>
 8007298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800729c <_vfiprintf_r>:
 800729c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072a0:	460d      	mov	r5, r1
 80072a2:	b09c      	sub	sp, #112	@ 0x70
 80072a4:	4614      	mov	r4, r2
 80072a6:	461f      	mov	r7, r3
 80072a8:	4606      	mov	r6, r0
 80072aa:	b118      	cbz	r0, 80072b4 <_vfiprintf_r+0x18>
 80072ac:	6a03      	ldr	r3, [r0, #32]
 80072ae:	b90b      	cbnz	r3, 80072b4 <_vfiprintf_r+0x18>
 80072b0:	f7fe f984 	bl	80055bc <__sinit>
 80072b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072b6:	07d9      	lsls	r1, r3, #31
 80072b8:	d405      	bmi.n	80072c6 <_vfiprintf_r+0x2a>
 80072ba:	89ab      	ldrh	r3, [r5, #12]
 80072bc:	059a      	lsls	r2, r3, #22
 80072be:	d402      	bmi.n	80072c6 <_vfiprintf_r+0x2a>
 80072c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072c2:	f7fe fa78 	bl	80057b6 <__retarget_lock_acquire_recursive>
 80072c6:	89ab      	ldrh	r3, [r5, #12]
 80072c8:	071b      	lsls	r3, r3, #28
 80072ca:	d501      	bpl.n	80072d0 <_vfiprintf_r+0x34>
 80072cc:	692b      	ldr	r3, [r5, #16]
 80072ce:	b99b      	cbnz	r3, 80072f8 <_vfiprintf_r+0x5c>
 80072d0:	4629      	mov	r1, r5
 80072d2:	4630      	mov	r0, r6
 80072d4:	f000 f934 	bl	8007540 <__swsetup_r>
 80072d8:	b170      	cbz	r0, 80072f8 <_vfiprintf_r+0x5c>
 80072da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072dc:	07dc      	lsls	r4, r3, #31
 80072de:	d504      	bpl.n	80072ea <_vfiprintf_r+0x4e>
 80072e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072e4:	b01c      	add	sp, #112	@ 0x70
 80072e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ea:	89ab      	ldrh	r3, [r5, #12]
 80072ec:	0598      	lsls	r0, r3, #22
 80072ee:	d4f7      	bmi.n	80072e0 <_vfiprintf_r+0x44>
 80072f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072f2:	f7fe fa61 	bl	80057b8 <__retarget_lock_release_recursive>
 80072f6:	e7f3      	b.n	80072e0 <_vfiprintf_r+0x44>
 80072f8:	2300      	movs	r3, #0
 80072fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80072fc:	2320      	movs	r3, #32
 80072fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007302:	9703      	str	r7, [sp, #12]
 8007304:	2330      	movs	r3, #48	@ 0x30
 8007306:	4f6a      	ldr	r7, [pc, #424]	@ (80074b0 <_vfiprintf_r+0x214>)
 8007308:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800730c:	f04f 0801 	mov.w	r8, #1
 8007310:	4623      	mov	r3, r4
 8007312:	4699      	mov	r9, r3
 8007314:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007318:	b10a      	cbz	r2, 800731e <_vfiprintf_r+0x82>
 800731a:	2a25      	cmp	r2, #37	@ 0x25
 800731c:	d1f9      	bne.n	8007312 <_vfiprintf_r+0x76>
 800731e:	ebb9 0a04 	subs.w	sl, r9, r4
 8007322:	d00b      	beq.n	800733c <_vfiprintf_r+0xa0>
 8007324:	4653      	mov	r3, sl
 8007326:	4622      	mov	r2, r4
 8007328:	4629      	mov	r1, r5
 800732a:	4630      	mov	r0, r6
 800732c:	f7ff ffa3 	bl	8007276 <__sfputs_r>
 8007330:	3001      	adds	r0, #1
 8007332:	f000 80a4 	beq.w	800747e <_vfiprintf_r+0x1e2>
 8007336:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007338:	4452      	add	r2, sl
 800733a:	9209      	str	r2, [sp, #36]	@ 0x24
 800733c:	f899 3000 	ldrb.w	r3, [r9]
 8007340:	2b00      	cmp	r3, #0
 8007342:	f000 809c 	beq.w	800747e <_vfiprintf_r+0x1e2>
 8007346:	2300      	movs	r3, #0
 8007348:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800734c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007350:	f109 0901 	add.w	r9, r9, #1
 8007354:	9304      	str	r3, [sp, #16]
 8007356:	9307      	str	r3, [sp, #28]
 8007358:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800735c:	931a      	str	r3, [sp, #104]	@ 0x68
 800735e:	464c      	mov	r4, r9
 8007360:	4853      	ldr	r0, [pc, #332]	@ (80074b0 <_vfiprintf_r+0x214>)
 8007362:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007366:	2205      	movs	r2, #5
 8007368:	f7f8 ff3a 	bl	80001e0 <memchr>
 800736c:	9b04      	ldr	r3, [sp, #16]
 800736e:	b9d0      	cbnz	r0, 80073a6 <_vfiprintf_r+0x10a>
 8007370:	06d9      	lsls	r1, r3, #27
 8007372:	bf44      	itt	mi
 8007374:	2220      	movmi	r2, #32
 8007376:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 800737a:	071a      	lsls	r2, r3, #28
 800737c:	bf44      	itt	mi
 800737e:	222b      	movmi	r2, #43	@ 0x2b
 8007380:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 8007384:	f899 2000 	ldrb.w	r2, [r9]
 8007388:	2a2a      	cmp	r2, #42	@ 0x2a
 800738a:	d013      	beq.n	80073b4 <_vfiprintf_r+0x118>
 800738c:	9a07      	ldr	r2, [sp, #28]
 800738e:	464c      	mov	r4, r9
 8007390:	2000      	movs	r0, #0
 8007392:	f04f 0c0a 	mov.w	ip, #10
 8007396:	4621      	mov	r1, r4
 8007398:	f811 3b01 	ldrb.w	r3, [r1], #1
 800739c:	3b30      	subs	r3, #48	@ 0x30
 800739e:	2b09      	cmp	r3, #9
 80073a0:	d949      	bls.n	8007436 <_vfiprintf_r+0x19a>
 80073a2:	b968      	cbnz	r0, 80073c0 <_vfiprintf_r+0x124>
 80073a4:	e013      	b.n	80073ce <_vfiprintf_r+0x132>
 80073a6:	1bc0      	subs	r0, r0, r7
 80073a8:	fa08 f000 	lsl.w	r0, r8, r0
 80073ac:	4318      	orrs	r0, r3
 80073ae:	9004      	str	r0, [sp, #16]
 80073b0:	46a1      	mov	r9, r4
 80073b2:	e7d4      	b.n	800735e <_vfiprintf_r+0xc2>
 80073b4:	9a03      	ldr	r2, [sp, #12]
 80073b6:	1d11      	adds	r1, r2, #4
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	9103      	str	r1, [sp, #12]
 80073bc:	2a00      	cmp	r2, #0
 80073be:	db01      	blt.n	80073c4 <_vfiprintf_r+0x128>
 80073c0:	9207      	str	r2, [sp, #28]
 80073c2:	e004      	b.n	80073ce <_vfiprintf_r+0x132>
 80073c4:	4252      	negs	r2, r2
 80073c6:	f043 0302 	orr.w	r3, r3, #2
 80073ca:	9207      	str	r2, [sp, #28]
 80073cc:	9304      	str	r3, [sp, #16]
 80073ce:	7823      	ldrb	r3, [r4, #0]
 80073d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80073d2:	d10a      	bne.n	80073ea <_vfiprintf_r+0x14e>
 80073d4:	7863      	ldrb	r3, [r4, #1]
 80073d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80073d8:	d132      	bne.n	8007440 <_vfiprintf_r+0x1a4>
 80073da:	9b03      	ldr	r3, [sp, #12]
 80073dc:	1d1a      	adds	r2, r3, #4
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	9203      	str	r2, [sp, #12]
 80073e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073e6:	3402      	adds	r4, #2
 80073e8:	9305      	str	r3, [sp, #20]
 80073ea:	f8df 90d4 	ldr.w	r9, [pc, #212]	@ 80074c0 <_vfiprintf_r+0x224>
 80073ee:	7821      	ldrb	r1, [r4, #0]
 80073f0:	2203      	movs	r2, #3
 80073f2:	4648      	mov	r0, r9
 80073f4:	f7f8 fef4 	bl	80001e0 <memchr>
 80073f8:	b138      	cbz	r0, 800740a <_vfiprintf_r+0x16e>
 80073fa:	9b04      	ldr	r3, [sp, #16]
 80073fc:	eba0 0009 	sub.w	r0, r0, r9
 8007400:	2240      	movs	r2, #64	@ 0x40
 8007402:	4082      	lsls	r2, r0
 8007404:	4313      	orrs	r3, r2
 8007406:	3401      	adds	r4, #1
 8007408:	9304      	str	r3, [sp, #16]
 800740a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800740e:	4829      	ldr	r0, [pc, #164]	@ (80074b4 <_vfiprintf_r+0x218>)
 8007410:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007414:	2206      	movs	r2, #6
 8007416:	f7f8 fee3 	bl	80001e0 <memchr>
 800741a:	2800      	cmp	r0, #0
 800741c:	d03e      	beq.n	800749c <_vfiprintf_r+0x200>
 800741e:	4826      	ldr	r0, [pc, #152]	@ (80074b8 <_vfiprintf_r+0x21c>)
 8007420:	bb18      	cbnz	r0, 800746a <_vfiprintf_r+0x1ce>
 8007422:	9b03      	ldr	r3, [sp, #12]
 8007424:	3307      	adds	r3, #7
 8007426:	f023 0307 	bic.w	r3, r3, #7
 800742a:	3308      	adds	r3, #8
 800742c:	9303      	str	r3, [sp, #12]
 800742e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007430:	4403      	add	r3, r0
 8007432:	9309      	str	r3, [sp, #36]	@ 0x24
 8007434:	e76c      	b.n	8007310 <_vfiprintf_r+0x74>
 8007436:	fb0c 3202 	mla	r2, ip, r2, r3
 800743a:	460c      	mov	r4, r1
 800743c:	2001      	movs	r0, #1
 800743e:	e7aa      	b.n	8007396 <_vfiprintf_r+0xfa>
 8007440:	2300      	movs	r3, #0
 8007442:	3401      	adds	r4, #1
 8007444:	9305      	str	r3, [sp, #20]
 8007446:	4619      	mov	r1, r3
 8007448:	f04f 0c0a 	mov.w	ip, #10
 800744c:	4620      	mov	r0, r4
 800744e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007452:	3a30      	subs	r2, #48	@ 0x30
 8007454:	2a09      	cmp	r2, #9
 8007456:	d903      	bls.n	8007460 <_vfiprintf_r+0x1c4>
 8007458:	2b00      	cmp	r3, #0
 800745a:	d0c6      	beq.n	80073ea <_vfiprintf_r+0x14e>
 800745c:	9105      	str	r1, [sp, #20]
 800745e:	e7c4      	b.n	80073ea <_vfiprintf_r+0x14e>
 8007460:	fb0c 2101 	mla	r1, ip, r1, r2
 8007464:	4604      	mov	r4, r0
 8007466:	2301      	movs	r3, #1
 8007468:	e7f0      	b.n	800744c <_vfiprintf_r+0x1b0>
 800746a:	ab03      	add	r3, sp, #12
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	462a      	mov	r2, r5
 8007470:	4b12      	ldr	r3, [pc, #72]	@ (80074bc <_vfiprintf_r+0x220>)
 8007472:	a904      	add	r1, sp, #16
 8007474:	4630      	mov	r0, r6
 8007476:	f7fd fba1 	bl	8004bbc <_printf_float>
 800747a:	1c43      	adds	r3, r0, #1
 800747c:	d1d7      	bne.n	800742e <_vfiprintf_r+0x192>
 800747e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007480:	07d9      	lsls	r1, r3, #31
 8007482:	d405      	bmi.n	8007490 <_vfiprintf_r+0x1f4>
 8007484:	89ab      	ldrh	r3, [r5, #12]
 8007486:	059a      	lsls	r2, r3, #22
 8007488:	d402      	bmi.n	8007490 <_vfiprintf_r+0x1f4>
 800748a:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800748c:	f7fe f994 	bl	80057b8 <__retarget_lock_release_recursive>
 8007490:	89ab      	ldrh	r3, [r5, #12]
 8007492:	065b      	lsls	r3, r3, #25
 8007494:	f53f af24 	bmi.w	80072e0 <_vfiprintf_r+0x44>
 8007498:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800749a:	e723      	b.n	80072e4 <_vfiprintf_r+0x48>
 800749c:	ab03      	add	r3, sp, #12
 800749e:	9300      	str	r3, [sp, #0]
 80074a0:	462a      	mov	r2, r5
 80074a2:	4b06      	ldr	r3, [pc, #24]	@ (80074bc <_vfiprintf_r+0x220>)
 80074a4:	a904      	add	r1, sp, #16
 80074a6:	4630      	mov	r0, r6
 80074a8:	f7fd fec8 	bl	800523c <_printf_i>
 80074ac:	e7e5      	b.n	800747a <_vfiprintf_r+0x1de>
 80074ae:	bf00      	nop
 80074b0:	08007d29 	.word	0x08007d29
 80074b4:	08007d33 	.word	0x08007d33
 80074b8:	08004bbd 	.word	0x08004bbd
 80074bc:	08007277 	.word	0x08007277
 80074c0:	08007d2f 	.word	0x08007d2f

080074c4 <__swbuf_r>:
 80074c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c6:	460e      	mov	r6, r1
 80074c8:	4614      	mov	r4, r2
 80074ca:	4605      	mov	r5, r0
 80074cc:	b118      	cbz	r0, 80074d6 <__swbuf_r+0x12>
 80074ce:	6a03      	ldr	r3, [r0, #32]
 80074d0:	b90b      	cbnz	r3, 80074d6 <__swbuf_r+0x12>
 80074d2:	f7fe f873 	bl	80055bc <__sinit>
 80074d6:	69a3      	ldr	r3, [r4, #24]
 80074d8:	60a3      	str	r3, [r4, #8]
 80074da:	89a3      	ldrh	r3, [r4, #12]
 80074dc:	071a      	lsls	r2, r3, #28
 80074de:	d501      	bpl.n	80074e4 <__swbuf_r+0x20>
 80074e0:	6923      	ldr	r3, [r4, #16]
 80074e2:	b943      	cbnz	r3, 80074f6 <__swbuf_r+0x32>
 80074e4:	4621      	mov	r1, r4
 80074e6:	4628      	mov	r0, r5
 80074e8:	f000 f82a 	bl	8007540 <__swsetup_r>
 80074ec:	b118      	cbz	r0, 80074f6 <__swbuf_r+0x32>
 80074ee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80074f2:	4638      	mov	r0, r7
 80074f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	6922      	ldr	r2, [r4, #16]
 80074fa:	1a98      	subs	r0, r3, r2
 80074fc:	6963      	ldr	r3, [r4, #20]
 80074fe:	b2f6      	uxtb	r6, r6
 8007500:	4283      	cmp	r3, r0
 8007502:	4637      	mov	r7, r6
 8007504:	dc05      	bgt.n	8007512 <__swbuf_r+0x4e>
 8007506:	4621      	mov	r1, r4
 8007508:	4628      	mov	r0, r5
 800750a:	f7ff f9f1 	bl	80068f0 <_fflush_r>
 800750e:	2800      	cmp	r0, #0
 8007510:	d1ed      	bne.n	80074ee <__swbuf_r+0x2a>
 8007512:	68a3      	ldr	r3, [r4, #8]
 8007514:	3b01      	subs	r3, #1
 8007516:	60a3      	str	r3, [r4, #8]
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	1c5a      	adds	r2, r3, #1
 800751c:	6022      	str	r2, [r4, #0]
 800751e:	701e      	strb	r6, [r3, #0]
 8007520:	6962      	ldr	r2, [r4, #20]
 8007522:	1c43      	adds	r3, r0, #1
 8007524:	429a      	cmp	r2, r3
 8007526:	d004      	beq.n	8007532 <__swbuf_r+0x6e>
 8007528:	89a3      	ldrh	r3, [r4, #12]
 800752a:	07db      	lsls	r3, r3, #31
 800752c:	d5e1      	bpl.n	80074f2 <__swbuf_r+0x2e>
 800752e:	2e0a      	cmp	r6, #10
 8007530:	d1df      	bne.n	80074f2 <__swbuf_r+0x2e>
 8007532:	4621      	mov	r1, r4
 8007534:	4628      	mov	r0, r5
 8007536:	f7ff f9db 	bl	80068f0 <_fflush_r>
 800753a:	2800      	cmp	r0, #0
 800753c:	d0d9      	beq.n	80074f2 <__swbuf_r+0x2e>
 800753e:	e7d6      	b.n	80074ee <__swbuf_r+0x2a>

08007540 <__swsetup_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	4b28      	ldr	r3, [pc, #160]	@ (80075e4 <__swsetup_r+0xa4>)
 8007544:	4605      	mov	r5, r0
 8007546:	6818      	ldr	r0, [r3, #0]
 8007548:	460c      	mov	r4, r1
 800754a:	b118      	cbz	r0, 8007554 <__swsetup_r+0x14>
 800754c:	6a03      	ldr	r3, [r0, #32]
 800754e:	b90b      	cbnz	r3, 8007554 <__swsetup_r+0x14>
 8007550:	f7fe f834 	bl	80055bc <__sinit>
 8007554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007558:	071a      	lsls	r2, r3, #28
 800755a:	d421      	bmi.n	80075a0 <__swsetup_r+0x60>
 800755c:	06d8      	lsls	r0, r3, #27
 800755e:	d407      	bmi.n	8007570 <__swsetup_r+0x30>
 8007560:	2209      	movs	r2, #9
 8007562:	602a      	str	r2, [r5, #0]
 8007564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007568:	81a3      	strh	r3, [r4, #12]
 800756a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800756e:	e030      	b.n	80075d2 <__swsetup_r+0x92>
 8007570:	0759      	lsls	r1, r3, #29
 8007572:	d512      	bpl.n	800759a <__swsetup_r+0x5a>
 8007574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007576:	b141      	cbz	r1, 800758a <__swsetup_r+0x4a>
 8007578:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800757c:	4299      	cmp	r1, r3
 800757e:	d002      	beq.n	8007586 <__swsetup_r+0x46>
 8007580:	4628      	mov	r0, r5
 8007582:	f7fe ff91 	bl	80064a8 <_free_r>
 8007586:	2300      	movs	r3, #0
 8007588:	6363      	str	r3, [r4, #52]	@ 0x34
 800758a:	2200      	movs	r2, #0
 800758c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007590:	6062      	str	r2, [r4, #4]
 8007592:	6922      	ldr	r2, [r4, #16]
 8007594:	6022      	str	r2, [r4, #0]
 8007596:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800759a:	f043 0308 	orr.w	r3, r3, #8
 800759e:	81a3      	strh	r3, [r4, #12]
 80075a0:	6922      	ldr	r2, [r4, #16]
 80075a2:	b93a      	cbnz	r2, 80075b4 <__swsetup_r+0x74>
 80075a4:	059a      	lsls	r2, r3, #22
 80075a6:	d501      	bpl.n	80075ac <__swsetup_r+0x6c>
 80075a8:	0618      	lsls	r0, r3, #24
 80075aa:	d503      	bpl.n	80075b4 <__swsetup_r+0x74>
 80075ac:	4621      	mov	r1, r4
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 f83e 	bl	8007630 <__smakebuf_r>
 80075b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075b8:	f013 0201 	ands.w	r2, r3, #1
 80075bc:	d00a      	beq.n	80075d4 <__swsetup_r+0x94>
 80075be:	2200      	movs	r2, #0
 80075c0:	60a2      	str	r2, [r4, #8]
 80075c2:	6962      	ldr	r2, [r4, #20]
 80075c4:	4252      	negs	r2, r2
 80075c6:	61a2      	str	r2, [r4, #24]
 80075c8:	6922      	ldr	r2, [r4, #16]
 80075ca:	b942      	cbnz	r2, 80075de <__swsetup_r+0x9e>
 80075cc:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075d0:	d1c8      	bne.n	8007564 <__swsetup_r+0x24>
 80075d2:	bd38      	pop	{r3, r4, r5, pc}
 80075d4:	0799      	lsls	r1, r3, #30
 80075d6:	bf58      	it	pl
 80075d8:	6962      	ldrpl	r2, [r4, #20]
 80075da:	60a2      	str	r2, [r4, #8]
 80075dc:	e7f4      	b.n	80075c8 <__swsetup_r+0x88>
 80075de:	2000      	movs	r0, #0
 80075e0:	e7f7      	b.n	80075d2 <__swsetup_r+0x92>
 80075e2:	bf00      	nop
 80075e4:	20002a3c 	.word	0x20002a3c

080075e8 <__swhatbuf_r>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075f0:	2900      	cmp	r1, #0
 80075f2:	b096      	sub	sp, #88	@ 0x58
 80075f4:	4615      	mov	r5, r2
 80075f6:	461e      	mov	r6, r3
 80075f8:	da0a      	bge.n	8007610 <__swhatbuf_r+0x28>
 80075fa:	89a1      	ldrh	r1, [r4, #12]
 80075fc:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8007600:	d113      	bne.n	800762a <__swhatbuf_r+0x42>
 8007602:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007606:	2000      	movs	r0, #0
 8007608:	6031      	str	r1, [r6, #0]
 800760a:	602a      	str	r2, [r5, #0]
 800760c:	b016      	add	sp, #88	@ 0x58
 800760e:	bd70      	pop	{r4, r5, r6, pc}
 8007610:	466a      	mov	r2, sp
 8007612:	f000 f89b 	bl	800774c <_fstat_r>
 8007616:	2800      	cmp	r0, #0
 8007618:	dbef      	blt.n	80075fa <__swhatbuf_r+0x12>
 800761a:	9901      	ldr	r1, [sp, #4]
 800761c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007620:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007624:	4259      	negs	r1, r3
 8007626:	4159      	adcs	r1, r3
 8007628:	e7eb      	b.n	8007602 <__swhatbuf_r+0x1a>
 800762a:	2100      	movs	r1, #0
 800762c:	2240      	movs	r2, #64	@ 0x40
 800762e:	e7ea      	b.n	8007606 <__swhatbuf_r+0x1e>

08007630 <__smakebuf_r>:
 8007630:	898b      	ldrh	r3, [r1, #12]
 8007632:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007634:	079e      	lsls	r6, r3, #30
 8007636:	4605      	mov	r5, r0
 8007638:	460c      	mov	r4, r1
 800763a:	d507      	bpl.n	800764c <__smakebuf_r+0x1c>
 800763c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007640:	6023      	str	r3, [r4, #0]
 8007642:	6123      	str	r3, [r4, #16]
 8007644:	2301      	movs	r3, #1
 8007646:	6163      	str	r3, [r4, #20]
 8007648:	b002      	add	sp, #8
 800764a:	bd70      	pop	{r4, r5, r6, pc}
 800764c:	ab01      	add	r3, sp, #4
 800764e:	466a      	mov	r2, sp
 8007650:	f7ff ffca 	bl	80075e8 <__swhatbuf_r>
 8007654:	9e00      	ldr	r6, [sp, #0]
 8007656:	4628      	mov	r0, r5
 8007658:	4631      	mov	r1, r6
 800765a:	f7fd fd01 	bl	8005060 <_malloc_r>
 800765e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007662:	b938      	cbnz	r0, 8007674 <__smakebuf_r+0x44>
 8007664:	059a      	lsls	r2, r3, #22
 8007666:	d4ef      	bmi.n	8007648 <__smakebuf_r+0x18>
 8007668:	f023 0303 	bic.w	r3, r3, #3
 800766c:	f043 0302 	orr.w	r3, r3, #2
 8007670:	81a3      	strh	r3, [r4, #12]
 8007672:	e7e3      	b.n	800763c <__smakebuf_r+0xc>
 8007674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007678:	81a3      	strh	r3, [r4, #12]
 800767a:	9b01      	ldr	r3, [sp, #4]
 800767c:	6020      	str	r0, [r4, #0]
 800767e:	e9c4 0604 	strd	r0, r6, [r4, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d0e0      	beq.n	8007648 <__smakebuf_r+0x18>
 8007686:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800768a:	4628      	mov	r0, r5
 800768c:	f000 f83a 	bl	8007704 <_isatty_r>
 8007690:	2800      	cmp	r0, #0
 8007692:	d0d9      	beq.n	8007648 <__smakebuf_r+0x18>
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	f023 0303 	bic.w	r3, r3, #3
 800769a:	f043 0301 	orr.w	r3, r3, #1
 800769e:	81a3      	strh	r3, [r4, #12]
 80076a0:	e7d2      	b.n	8007648 <__smakebuf_r+0x18>

080076a2 <_raise_r>:
 80076a2:	291f      	cmp	r1, #31
 80076a4:	b538      	push	{r3, r4, r5, lr}
 80076a6:	4605      	mov	r5, r0
 80076a8:	460c      	mov	r4, r1
 80076aa:	d904      	bls.n	80076b6 <_raise_r+0x14>
 80076ac:	2316      	movs	r3, #22
 80076ae:	6003      	str	r3, [r0, #0]
 80076b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076b4:	bd38      	pop	{r3, r4, r5, pc}
 80076b6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80076b8:	b112      	cbz	r2, 80076c0 <_raise_r+0x1e>
 80076ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076be:	b94b      	cbnz	r3, 80076d4 <_raise_r+0x32>
 80076c0:	4628      	mov	r0, r5
 80076c2:	f000 f841 	bl	8007748 <_getpid_r>
 80076c6:	4622      	mov	r2, r4
 80076c8:	4601      	mov	r1, r0
 80076ca:	4628      	mov	r0, r5
 80076cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076d0:	f000 b828 	b.w	8007724 <_kill_r>
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d00a      	beq.n	80076ee <_raise_r+0x4c>
 80076d8:	1c59      	adds	r1, r3, #1
 80076da:	d103      	bne.n	80076e4 <_raise_r+0x42>
 80076dc:	2316      	movs	r3, #22
 80076de:	6003      	str	r3, [r0, #0]
 80076e0:	2001      	movs	r0, #1
 80076e2:	e7e7      	b.n	80076b4 <_raise_r+0x12>
 80076e4:	2100      	movs	r1, #0
 80076e6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80076ea:	4620      	mov	r0, r4
 80076ec:	4798      	blx	r3
 80076ee:	2000      	movs	r0, #0
 80076f0:	e7e0      	b.n	80076b4 <_raise_r+0x12>
	...

080076f4 <raise>:
 80076f4:	4b02      	ldr	r3, [pc, #8]	@ (8007700 <raise+0xc>)
 80076f6:	4601      	mov	r1, r0
 80076f8:	6818      	ldr	r0, [r3, #0]
 80076fa:	f7ff bfd2 	b.w	80076a2 <_raise_r>
 80076fe:	bf00      	nop
 8007700:	20002a3c 	.word	0x20002a3c

08007704 <_isatty_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4d06      	ldr	r5, [pc, #24]	@ (8007720 <_isatty_r+0x1c>)
 8007708:	2300      	movs	r3, #0
 800770a:	4604      	mov	r4, r0
 800770c:	4608      	mov	r0, r1
 800770e:	602b      	str	r3, [r5, #0]
 8007710:	f000 f846 	bl	80077a0 <_isatty>
 8007714:	1c43      	adds	r3, r0, #1
 8007716:	d102      	bne.n	800771e <_isatty_r+0x1a>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	b103      	cbz	r3, 800771e <_isatty_r+0x1a>
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	bd38      	pop	{r3, r4, r5, pc}
 8007720:	20002ef8 	.word	0x20002ef8

08007724 <_kill_r>:
 8007724:	b538      	push	{r3, r4, r5, lr}
 8007726:	4d07      	ldr	r5, [pc, #28]	@ (8007744 <_kill_r+0x20>)
 8007728:	2300      	movs	r3, #0
 800772a:	4604      	mov	r4, r0
 800772c:	4608      	mov	r0, r1
 800772e:	4611      	mov	r1, r2
 8007730:	602b      	str	r3, [r5, #0]
 8007732:	f000 f83d 	bl	80077b0 <_kill>
 8007736:	1c43      	adds	r3, r0, #1
 8007738:	d102      	bne.n	8007740 <_kill_r+0x1c>
 800773a:	682b      	ldr	r3, [r5, #0]
 800773c:	b103      	cbz	r3, 8007740 <_kill_r+0x1c>
 800773e:	6023      	str	r3, [r4, #0]
 8007740:	bd38      	pop	{r3, r4, r5, pc}
 8007742:	bf00      	nop
 8007744:	20002ef8 	.word	0x20002ef8

08007748 <_getpid_r>:
 8007748:	f000 b822 	b.w	8007790 <_getpid>

0800774c <_fstat_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4d07      	ldr	r5, [pc, #28]	@ (800776c <_fstat_r+0x20>)
 8007750:	2300      	movs	r3, #0
 8007752:	4604      	mov	r4, r0
 8007754:	4608      	mov	r0, r1
 8007756:	4611      	mov	r1, r2
 8007758:	602b      	str	r3, [r5, #0]
 800775a:	f000 f811 	bl	8007780 <_fstat>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	d102      	bne.n	8007768 <_fstat_r+0x1c>
 8007762:	682b      	ldr	r3, [r5, #0]
 8007764:	b103      	cbz	r3, 8007768 <_fstat_r+0x1c>
 8007766:	6023      	str	r3, [r4, #0]
 8007768:	bd38      	pop	{r3, r4, r5, pc}
 800776a:	bf00      	nop
 800776c:	20002ef8 	.word	0x20002ef8

08007770 <_close>:
 8007770:	4b02      	ldr	r3, [pc, #8]	@ (800777c <_close+0xc>)
 8007772:	2258      	movs	r2, #88	@ 0x58
 8007774:	601a      	str	r2, [r3, #0]
 8007776:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800777a:	4770      	bx	lr
 800777c:	20002ef8 	.word	0x20002ef8

08007780 <_fstat>:
 8007780:	4b02      	ldr	r3, [pc, #8]	@ (800778c <_fstat+0xc>)
 8007782:	2258      	movs	r2, #88	@ 0x58
 8007784:	601a      	str	r2, [r3, #0]
 8007786:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800778a:	4770      	bx	lr
 800778c:	20002ef8 	.word	0x20002ef8

08007790 <_getpid>:
 8007790:	4b02      	ldr	r3, [pc, #8]	@ (800779c <_getpid+0xc>)
 8007792:	2258      	movs	r2, #88	@ 0x58
 8007794:	601a      	str	r2, [r3, #0]
 8007796:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800779a:	4770      	bx	lr
 800779c:	20002ef8 	.word	0x20002ef8

080077a0 <_isatty>:
 80077a0:	4b02      	ldr	r3, [pc, #8]	@ (80077ac <_isatty+0xc>)
 80077a2:	2258      	movs	r2, #88	@ 0x58
 80077a4:	601a      	str	r2, [r3, #0]
 80077a6:	2000      	movs	r0, #0
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	20002ef8 	.word	0x20002ef8

080077b0 <_kill>:
 80077b0:	4b02      	ldr	r3, [pc, #8]	@ (80077bc <_kill+0xc>)
 80077b2:	2258      	movs	r2, #88	@ 0x58
 80077b4:	601a      	str	r2, [r3, #0]
 80077b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077ba:	4770      	bx	lr
 80077bc:	20002ef8 	.word	0x20002ef8

080077c0 <_lseek>:
 80077c0:	4b02      	ldr	r3, [pc, #8]	@ (80077cc <_lseek+0xc>)
 80077c2:	2258      	movs	r2, #88	@ 0x58
 80077c4:	601a      	str	r2, [r3, #0]
 80077c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077ca:	4770      	bx	lr
 80077cc:	20002ef8 	.word	0x20002ef8

080077d0 <_read>:
 80077d0:	4b02      	ldr	r3, [pc, #8]	@ (80077dc <_read+0xc>)
 80077d2:	2258      	movs	r2, #88	@ 0x58
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077da:	4770      	bx	lr
 80077dc:	20002ef8 	.word	0x20002ef8

080077e0 <_write>:
 80077e0:	4b02      	ldr	r3, [pc, #8]	@ (80077ec <_write+0xc>)
 80077e2:	2258      	movs	r2, #88	@ 0x58
 80077e4:	601a      	str	r2, [r3, #0]
 80077e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077ea:	4770      	bx	lr
 80077ec:	20002ef8 	.word	0x20002ef8

080077f0 <_exit>:
 80077f0:	e7fe      	b.n	80077f0 <_exit>
 80077f2:	bf00      	nop

080077f4 <_init>:
 80077f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f6:	bf00      	nop
 80077f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077fa:	bc08      	pop	{r3}
 80077fc:	469e      	mov	lr, r3
 80077fe:	4770      	bx	lr

08007800 <_fini>:
 8007800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007802:	bf00      	nop
 8007804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007806:	bc08      	pop	{r3}
 8007808:	469e      	mov	lr, r3
 800780a:	4770      	bx	lr
