ARM GAS  /tmp/cck8RPTR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_NVIC_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	MX_NVIC_Init:
  25              	.LFB130:
  26              		.file 1 "Platform/STM32F4xx/main.c"
   1:Platform/STM32F4xx/main.c **** 
   2:Platform/STM32F4xx/main.c **** /**
   3:Platform/STM32F4xx/main.c ****   ******************************************************************************
   4:Platform/STM32F4xx/main.c ****   * @file           : main.c
   5:Platform/STM32F4xx/main.c ****   * @brief          : Main program body
   6:Platform/STM32F4xx/main.c ****   ******************************************************************************
   7:Platform/STM32F4xx/main.c ****   ** This notice applies to any and all portions of this file
   8:Platform/STM32F4xx/main.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Platform/STM32F4xx/main.c ****   * USER CODE END. Other portions of this file, whether 
  10:Platform/STM32F4xx/main.c ****   * inserted by the user or by software development tools
  11:Platform/STM32F4xx/main.c ****   * are owned by their respective copyright owners.
  12:Platform/STM32F4xx/main.c ****   *
  13:Platform/STM32F4xx/main.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Platform/STM32F4xx/main.c ****   *
  15:Platform/STM32F4xx/main.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Platform/STM32F4xx/main.c ****   * are permitted provided that the following conditions are met:
  17:Platform/STM32F4xx/main.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Platform/STM32F4xx/main.c ****   *      this list of conditions and the following disclaimer.
  19:Platform/STM32F4xx/main.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Platform/STM32F4xx/main.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Platform/STM32F4xx/main.c ****   *      and/or other materials provided with the distribution.
  22:Platform/STM32F4xx/main.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Platform/STM32F4xx/main.c ****   *      may be used to endorse or promote products derived from this software
  24:Platform/STM32F4xx/main.c ****   *      without specific prior written permission.
  25:Platform/STM32F4xx/main.c ****   *
  26:Platform/STM32F4xx/main.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Platform/STM32F4xx/main.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Platform/STM32F4xx/main.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Platform/STM32F4xx/main.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Platform/STM32F4xx/main.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Platform/STM32F4xx/main.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Platform/STM32F4xx/main.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/cck8RPTR.s 			page 2


  33:Platform/STM32F4xx/main.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Platform/STM32F4xx/main.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Platform/STM32F4xx/main.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Platform/STM32F4xx/main.c ****   *
  37:Platform/STM32F4xx/main.c ****   ******************************************************************************
  38:Platform/STM32F4xx/main.c ****   */
  39:Platform/STM32F4xx/main.c **** /* Includes ------------------------------------------------------------------*/
  40:Platform/STM32F4xx/main.c **** #include "main.h"
  41:Platform/STM32F4xx/main.c **** #include "stm32f4xx_hal.h"
  42:Platform/STM32F4xx/main.c **** #include "mx_hal.h"
  43:Platform/STM32F4xx/main.c **** 
  44:Platform/STM32F4xx/main.c **** /* USER CODE BEGIN Includes */
  45:Platform/STM32F4xx/main.c **** 
  46:Platform/STM32F4xx/main.c **** /* USER CODE END Includes */
  47:Platform/STM32F4xx/main.c **** 
  48:Platform/STM32F4xx/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Platform/STM32F4xx/main.c **** 
  50:Platform/STM32F4xx/main.c **** /* USER CODE BEGIN PV */
  51:Platform/STM32F4xx/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Platform/STM32F4xx/main.c **** 
  53:Platform/STM32F4xx/main.c **** /* USER CODE END PV */
  54:Platform/STM32F4xx/main.c **** 
  55:Platform/STM32F4xx/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Platform/STM32F4xx/main.c **** void SystemClock_Config(void);
  57:Platform/STM32F4xx/main.c **** static void MX_NVIC_Init(void);
  58:Platform/STM32F4xx/main.c **** /* USER CODE BEGIN PFP */
  59:Platform/STM32F4xx/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Platform/STM32F4xx/main.c **** 
  61:Platform/STM32F4xx/main.c **** /* USER CODE END PFP */
  62:Platform/STM32F4xx/main.c **** 
  63:Platform/STM32F4xx/main.c **** /* USER CODE BEGIN 0 */
  64:Platform/STM32F4xx/main.c **** 
  65:Platform/STM32F4xx/main.c **** /* USER CODE END 0 */
  66:Platform/STM32F4xx/main.c **** 
  67:Platform/STM32F4xx/main.c **** /**
  68:Platform/STM32F4xx/main.c ****   * @brief  The application entry point.
  69:Platform/STM32F4xx/main.c ****   *
  70:Platform/STM32F4xx/main.c ****   * @retval None
  71:Platform/STM32F4xx/main.c ****   */
  72:Platform/STM32F4xx/main.c **** int main(void)
  73:Platform/STM32F4xx/main.c **** {
  74:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN 1 */
  75:Platform/STM32F4xx/main.c **** 
  76:Platform/STM32F4xx/main.c ****   /* USER CODE END 1 */
  77:Platform/STM32F4xx/main.c **** 
  78:Platform/STM32F4xx/main.c ****   /* MCU Configuration----------------------------------------------------------*/
  79:Platform/STM32F4xx/main.c **** 
  80:Platform/STM32F4xx/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Platform/STM32F4xx/main.c ****   HAL_Init();
  82:Platform/STM32F4xx/main.c **** 
  83:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN Init */
  84:Platform/STM32F4xx/main.c **** 
  85:Platform/STM32F4xx/main.c ****   /* USER CODE END Init */
  86:Platform/STM32F4xx/main.c **** 
  87:Platform/STM32F4xx/main.c ****   /* Configure the system clock */
  88:Platform/STM32F4xx/main.c ****   SystemClock_Config();
  89:Platform/STM32F4xx/main.c **** 
ARM GAS  /tmp/cck8RPTR.s 			page 3


  90:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN SysInit */
  91:Platform/STM32F4xx/main.c **** 
  92:Platform/STM32F4xx/main.c ****   /* USER CODE END SysInit */
  93:Platform/STM32F4xx/main.c **** 
  94:Platform/STM32F4xx/main.c ****   /* Initialize all configured peripherals */
  95:Platform/STM32F4xx/main.c ****   mx_hal_gpio_init();
  96:Platform/STM32F4xx/main.c **** 
  97:Platform/STM32F4xx/main.c ****   /* Initialize interrupts */
  98:Platform/STM32F4xx/main.c ****   MX_NVIC_Init();
  99:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN 2 */
 100:Platform/STM32F4xx/main.c ****   
 101:Platform/STM32F4xx/main.c ****   // while(1)
 102:Platform/STM32F4xx/main.c ****   // {
 103:Platform/STM32F4xx/main.c ****   //   mx_hal_sys_led(1);
 104:Platform/STM32F4xx/main.c ****   //   mx_hal_delay_ms(200);
 105:Platform/STM32F4xx/main.c ****     mx_hal_sys_led(0);
 106:Platform/STM32F4xx/main.c ****   //   mx_hal_delay_ms(200);
 107:Platform/STM32F4xx/main.c ****   // }
 108:Platform/STM32F4xx/main.c ****   application_start( );
 109:Platform/STM32F4xx/main.c ****  
 110:Platform/STM32F4xx/main.c ****   /* USER CODE END 2 */
 111:Platform/STM32F4xx/main.c **** }
 112:Platform/STM32F4xx/main.c **** 
 113:Platform/STM32F4xx/main.c **** /**
 114:Platform/STM32F4xx/main.c ****   * @brief System Clock Configuration
 115:Platform/STM32F4xx/main.c ****   * @retval None
 116:Platform/STM32F4xx/main.c ****   */
 117:Platform/STM32F4xx/main.c **** void SystemClock_Config(void)
 118:Platform/STM32F4xx/main.c **** {
 119:Platform/STM32F4xx/main.c **** 
 120:Platform/STM32F4xx/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 121:Platform/STM32F4xx/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 122:Platform/STM32F4xx/main.c **** 
 123:Platform/STM32F4xx/main.c ****     /**Configure the main internal regulator output voltage 
 124:Platform/STM32F4xx/main.c ****     */
 125:Platform/STM32F4xx/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 126:Platform/STM32F4xx/main.c **** 
 127:Platform/STM32F4xx/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 128:Platform/STM32F4xx/main.c **** 
 129:Platform/STM32F4xx/main.c ****     /**Initializes the CPU, AHB and APB busses clocks 
 130:Platform/STM32F4xx/main.c ****     */
 131:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 132:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 134:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 135:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 136:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 137:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 138:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 139:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 140:Platform/STM32F4xx/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 141:Platform/STM32F4xx/main.c ****   {
 142:Platform/STM32F4xx/main.c ****     _Error_Handler(__FILE__, __LINE__);
 143:Platform/STM32F4xx/main.c ****   }
 144:Platform/STM32F4xx/main.c **** 
 145:Platform/STM32F4xx/main.c ****     /**Initializes the CPU, AHB and APB busses clocks 
 146:Platform/STM32F4xx/main.c ****     */
ARM GAS  /tmp/cck8RPTR.s 			page 4


 147:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 148:Platform/STM32F4xx/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 149:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 150:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 152:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153:Platform/STM32F4xx/main.c **** 
 154:Platform/STM32F4xx/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 155:Platform/STM32F4xx/main.c ****   {
 156:Platform/STM32F4xx/main.c ****     _Error_Handler(__FILE__, __LINE__);
 157:Platform/STM32F4xx/main.c ****   }
 158:Platform/STM32F4xx/main.c **** 
 159:Platform/STM32F4xx/main.c ****     /**Configure the Systick interrupt time 
 160:Platform/STM32F4xx/main.c ****     */
 161:Platform/STM32F4xx/main.c ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 162:Platform/STM32F4xx/main.c **** 
 163:Platform/STM32F4xx/main.c ****     /**Configure the Systick 
 164:Platform/STM32F4xx/main.c ****     */
 165:Platform/STM32F4xx/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 166:Platform/STM32F4xx/main.c **** 
 167:Platform/STM32F4xx/main.c ****   /* SysTick_IRQn interrupt configuration */
 168:Platform/STM32F4xx/main.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 169:Platform/STM32F4xx/main.c **** }
 170:Platform/STM32F4xx/main.c **** 
 171:Platform/STM32F4xx/main.c **** /**
 172:Platform/STM32F4xx/main.c ****   * @brief NVIC Configuration.
 173:Platform/STM32F4xx/main.c ****   * @retval None
 174:Platform/STM32F4xx/main.c ****   */
 175:Platform/STM32F4xx/main.c **** static void MX_NVIC_Init(void)
 176:Platform/STM32F4xx/main.c **** {
  27              		.loc 1 176 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 177:Platform/STM32F4xx/main.c ****   /* USART1_IRQn interrupt configuration */
 178:Platform/STM32F4xx/main.c ****   HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  36              		.loc 1 178 0
  37 0002 0022     		movs	r2, #0
  38 0004 1146     		mov	r1, r2
  39 0006 2520     		movs	r0, #37
  40 0008 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  41              	.LVL0:
 179:Platform/STM32F4xx/main.c ****   HAL_NVIC_EnableIRQ(USART1_IRQn);
  42              		.loc 1 179 0
  43 000c 2520     		movs	r0, #37
  44 000e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  45              	.LVL1:
 180:Platform/STM32F4xx/main.c ****   /* USART2_IRQn interrupt configuration */
 181:Platform/STM32F4xx/main.c ****   HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
  46              		.loc 1 181 0
  47 0012 0022     		movs	r2, #0
  48 0014 1146     		mov	r1, r2
ARM GAS  /tmp/cck8RPTR.s 			page 5


  49 0016 2620     		movs	r0, #38
  50 0018 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  51              	.LVL2:
 182:Platform/STM32F4xx/main.c ****   HAL_NVIC_EnableIRQ(USART2_IRQn);
  52              		.loc 1 182 0
  53 001c 2620     		movs	r0, #38
  54 001e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  55              	.LVL3:
 183:Platform/STM32F4xx/main.c **** }
  56              		.loc 1 183 0
  57 0022 08BD     		pop	{r3, pc}
  58              		.cfi_endproc
  59              	.LFE130:
  61              		.section	.text._Error_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	_Error_Handler
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu fpv4-sp-d16
  69              	_Error_Handler:
  70              	.LFB131:
 184:Platform/STM32F4xx/main.c **** 
 185:Platform/STM32F4xx/main.c **** /* USER CODE BEGIN 4 */
 186:Platform/STM32F4xx/main.c **** 
 187:Platform/STM32F4xx/main.c **** /* USER CODE END 4 */
 188:Platform/STM32F4xx/main.c **** 
 189:Platform/STM32F4xx/main.c **** /**
 190:Platform/STM32F4xx/main.c ****   * @brief  This function is executed in case of error occurrence.
 191:Platform/STM32F4xx/main.c ****   * @param  file: The file name as string.
 192:Platform/STM32F4xx/main.c ****   * @param  line: The line in file as a number.
 193:Platform/STM32F4xx/main.c ****   * @retval None
 194:Platform/STM32F4xx/main.c ****   */
 195:Platform/STM32F4xx/main.c **** void _Error_Handler(char *file, int line)
 196:Platform/STM32F4xx/main.c **** {
  71              		.loc 1 196 0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
  77              	.LVL4:
  78              	.L4:
  79 0000 FEE7     		b	.L4
  80              		.cfi_endproc
  81              	.LFE131:
  83              		.section	.text.SystemClock_Config,"ax",%progbits
  84              		.align	1
  85              		.global	SystemClock_Config
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  89              		.fpu fpv4-sp-d16
  91              	SystemClock_Config:
  92              	.LFB129:
 118:Platform/STM32F4xx/main.c **** 
  93              		.loc 1 118 0
ARM GAS  /tmp/cck8RPTR.s 			page 6


  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 80
  96              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Platform/STM32F4xx/main.c **** 
  97              		.loc 1 118 0
  98 0000 00B5     		push	{lr}
  99              	.LCFI1:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 14, -4
 102 0002 95B0     		sub	sp, sp, #84
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 88
 105              	.LBB2:
 125:Platform/STM32F4xx/main.c **** 
 106              		.loc 1 125 0
 107 0004 0023     		movs	r3, #0
 108 0006 0193     		str	r3, [sp, #4]
 109 0008 294A     		ldr	r2, .L11
 110 000a 116C     		ldr	r1, [r2, #64]
 111 000c 41F08051 		orr	r1, r1, #268435456
 112 0010 1164     		str	r1, [r2, #64]
 113 0012 126C     		ldr	r2, [r2, #64]
 114 0014 02F08052 		and	r2, r2, #268435456
 115 0018 0192     		str	r2, [sp, #4]
 116 001a 019A     		ldr	r2, [sp, #4]
 117              	.LBE2:
 118              	.LBB3:
 127:Platform/STM32F4xx/main.c **** 
 119              		.loc 1 127 0
 120 001c 0293     		str	r3, [sp, #8]
 121 001e 254A     		ldr	r2, .L11+4
 122 0020 1168     		ldr	r1, [r2]
 123 0022 41F44041 		orr	r1, r1, #49152
 124 0026 1160     		str	r1, [r2]
 125 0028 1268     		ldr	r2, [r2]
 126 002a 02F44042 		and	r2, r2, #49152
 127 002e 0292     		str	r2, [sp, #8]
 128 0030 029A     		ldr	r2, [sp, #8]
 129              	.LBE3:
 131:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 130              		.loc 1 131 0
 131 0032 0221     		movs	r1, #2
 132 0034 0891     		str	r1, [sp, #32]
 132:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 133              		.loc 1 132 0
 134 0036 0122     		movs	r2, #1
 135 0038 0B92     		str	r2, [sp, #44]
 133:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 136              		.loc 1 133 0
 137 003a 1022     		movs	r2, #16
 138 003c 0C92     		str	r2, [sp, #48]
 134:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 139              		.loc 1 134 0
 140 003e 0E91     		str	r1, [sp, #56]
 135:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 141              		.loc 1 135 0
 142 0040 0F93     		str	r3, [sp, #60]
ARM GAS  /tmp/cck8RPTR.s 			page 7


 136:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 143              		.loc 1 136 0
 144 0042 1092     		str	r2, [sp, #64]
 137:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 145              		.loc 1 137 0
 146 0044 4FF4C873 		mov	r3, #400
 147 0048 1193     		str	r3, [sp, #68]
 138:Platform/STM32F4xx/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 148              		.loc 1 138 0
 149 004a 0423     		movs	r3, #4
 150 004c 1293     		str	r3, [sp, #72]
 139:Platform/STM32F4xx/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 151              		.loc 1 139 0
 152 004e 1393     		str	r3, [sp, #76]
 140:Platform/STM32F4xx/main.c ****   {
 153              		.loc 1 140 0
 154 0050 08A8     		add	r0, sp, #32
 155 0052 FFF7FEFF 		bl	HAL_RCC_OscConfig
 156              	.LVL5:
 157 0056 10BB     		cbnz	r0, .L9
 147:Platform/STM32F4xx/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 158              		.loc 1 147 0
 159 0058 0F23     		movs	r3, #15
 160 005a 0393     		str	r3, [sp, #12]
 149:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 161              		.loc 1 149 0
 162 005c 0223     		movs	r3, #2
 163 005e 0493     		str	r3, [sp, #16]
 150:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 164              		.loc 1 150 0
 165 0060 0023     		movs	r3, #0
 166 0062 0593     		str	r3, [sp, #20]
 151:Platform/STM32F4xx/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 167              		.loc 1 151 0
 168 0064 4FF48052 		mov	r2, #4096
 169 0068 0692     		str	r2, [sp, #24]
 152:Platform/STM32F4xx/main.c **** 
 170              		.loc 1 152 0
 171 006a 0793     		str	r3, [sp, #28]
 154:Platform/STM32F4xx/main.c ****   {
 172              		.loc 1 154 0
 173 006c 0321     		movs	r1, #3
 174 006e 03A8     		add	r0, sp, #12
 175 0070 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 176              	.LVL6:
 177 0074 B8B9     		cbnz	r0, .L10
 161:Platform/STM32F4xx/main.c **** 
 178              		.loc 1 161 0
 179 0076 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 180              	.LVL7:
 181 007a 0F4B     		ldr	r3, .L11+8
 182 007c A3FB0030 		umull	r3, r0, r3, r0
 183 0080 8009     		lsrs	r0, r0, #6
 184 0082 FFF7FEFF 		bl	HAL_SYSTICK_Config
 185              	.LVL8:
 165:Platform/STM32F4xx/main.c **** 
 186              		.loc 1 165 0
ARM GAS  /tmp/cck8RPTR.s 			page 8


 187 0086 0420     		movs	r0, #4
 188 0088 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 189              	.LVL9:
 168:Platform/STM32F4xx/main.c **** }
 190              		.loc 1 168 0
 191 008c 0022     		movs	r2, #0
 192 008e 1146     		mov	r1, r2
 193 0090 4FF0FF30 		mov	r0, #-1
 194 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 195              	.LVL10:
 169:Platform/STM32F4xx/main.c **** 
 196              		.loc 1 169 0
 197 0098 15B0     		add	sp, sp, #84
 198              	.LCFI3:
 199              		.cfi_remember_state
 200              		.cfi_def_cfa_offset 4
 201              		@ sp needed
 202 009a 5DF804FB 		ldr	pc, [sp], #4
 203              	.L9:
 204              	.LCFI4:
 205              		.cfi_restore_state
 142:Platform/STM32F4xx/main.c ****   }
 206              		.loc 1 142 0
 207 009e 8E21     		movs	r1, #142
 208 00a0 0648     		ldr	r0, .L11+12
 209 00a2 FFF7FEFF 		bl	_Error_Handler
 210              	.LVL11:
 211              	.L10:
 156:Platform/STM32F4xx/main.c ****   }
 212              		.loc 1 156 0
 213 00a6 9C21     		movs	r1, #156
 214 00a8 0448     		ldr	r0, .L11+12
 215 00aa FFF7FEFF 		bl	_Error_Handler
 216              	.LVL12:
 217              	.L12:
 218 00ae 00BF     		.align	2
 219              	.L11:
 220 00b0 00380240 		.word	1073887232
 221 00b4 00700040 		.word	1073770496
 222 00b8 D34D6210 		.word	274877907
 223 00bc 00000000 		.word	.LC0
 224              		.cfi_endproc
 225              	.LFE129:
 227              		.section	.text.main,"ax",%progbits
 228              		.align	1
 229              		.global	main
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 233              		.fpu fpv4-sp-d16
 235              	main:
 236              	.LFB128:
  73:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN 1 */
 237              		.loc 1 73 0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cck8RPTR.s 			page 9


 241 0000 08B5     		push	{r3, lr}
 242              	.LCFI5:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 3, -8
 245              		.cfi_offset 14, -4
  81:Platform/STM32F4xx/main.c **** 
 246              		.loc 1 81 0
 247 0002 FFF7FEFF 		bl	HAL_Init
 248              	.LVL13:
  88:Platform/STM32F4xx/main.c **** 
 249              		.loc 1 88 0
 250 0006 FFF7FEFF 		bl	SystemClock_Config
 251              	.LVL14:
  95:Platform/STM32F4xx/main.c **** 
 252              		.loc 1 95 0
 253 000a FFF7FEFF 		bl	mx_hal_gpio_init
 254              	.LVL15:
  98:Platform/STM32F4xx/main.c ****   /* USER CODE BEGIN 2 */
 255              		.loc 1 98 0
 256 000e FFF7FEFF 		bl	MX_NVIC_Init
 257              	.LVL16:
 105:Platform/STM32F4xx/main.c ****   //   mx_hal_delay_ms(200);
 258              		.loc 1 105 0
 259 0012 0020     		movs	r0, #0
 260 0014 FFF7FEFF 		bl	mx_hal_sys_led
 261              	.LVL17:
 108:Platform/STM32F4xx/main.c ****  
 262              		.loc 1 108 0
 263 0018 FFF7FEFF 		bl	application_start
 264              	.LVL18:
 111:Platform/STM32F4xx/main.c **** 
 265              		.loc 1 111 0
 266 001c 0020     		movs	r0, #0
 267 001e 08BD     		pop	{r3, pc}
 268              		.cfi_endproc
 269              	.LFE128:
 271              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 272              		.align	2
 273              	.LC0:
 274 0000 506C6174 		.ascii	"Platform/STM32F4xx/main.c\000"
 274      666F726D 
 274      2F53544D 
 274      33324634 
 274      78782F6D 
 275              		.weak	application_start
 276              		.text
 277              	.Letext0:
 278              		.file 2 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-no
 279              		.file 3 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-no
 280              		.file 4 "Platform/STM32F4xx/drivers/CMSIS/Include/core_cm4.h"
 281              		.file 5 "Platform/STM32F4xx/drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 282              		.file 6 "Platform/STM32F4xx/drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 283              		.file 7 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-no
 284              		.file 8 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-no
 285              		.file 9 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/lib/gc
 286              		.file 10 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-n
 287              		.file 11 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /tmp/cck8RPTR.s 			page 10


 288              		.file 12 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 289              		.file 13 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 290              		.file 14 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 291              		.file 15 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 292              		.file 16 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-n
 293              		.file 17 "/home/wumingju/Documents/aos/AliOS-Things/build/compiler/gcc-arm-none-eabi/Linux64/arm-n
 294              		.file 18 "Platform/STM32F4xx/peripherals/mx_hal.h"
 295              		.file 19 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 296              		.file 20 "Platform/STM32F4xx/drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 297              		.file 21 "Platform/STM32F4xx/main.h"
ARM GAS  /tmp/cck8RPTR.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cck8RPTR.s:18     .text.MX_NVIC_Init:0000000000000000 $t
     /tmp/cck8RPTR.s:24     .text.MX_NVIC_Init:0000000000000000 MX_NVIC_Init
     /tmp/cck8RPTR.s:62     .text._Error_Handler:0000000000000000 $t
     /tmp/cck8RPTR.s:69     .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/cck8RPTR.s:84     .text.SystemClock_Config:0000000000000000 $t
     /tmp/cck8RPTR.s:91     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cck8RPTR.s:220    .text.SystemClock_Config:00000000000000b0 $d
     /tmp/cck8RPTR.s:228    .text.main:0000000000000000 $t
     /tmp/cck8RPTR.s:235    .text.main:0000000000000000 main
     /tmp/cck8RPTR.s:272    .rodata.SystemClock_Config.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_Init
mx_hal_gpio_init
mx_hal_sys_led
application_start
