Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 27 12:30:07 2025
| Host         : ThinkBook running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file SoC_EV_BD_wrapper_control_sets_placed.rpt
| Design       : SoC_EV_BD_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   537 |
|    Minimum number of control sets                        |   537 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1418 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   537 |
| >= 0 to < 4        |   169 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |   241 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             510 |          190 |
| No           | No                    | Yes                    |             518 |          164 |
| No           | Yes                   | No                     |             734 |          290 |
| Yes          | No                    | No                     |             475 |          167 |
| Yes          | No                    | Yes                    |             151 |           47 |
| Yes          | Yes                   | No                     |            3082 |         1055 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                           |                                                                                Enable Signal                                                                                |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ff_old_reg_0                                  | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ff_old_reg_0                               | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ff_old_reg_0                                                         | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                       | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                           |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                       |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                               |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ff_old_reg_0                                                         | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                            |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata1]_0                                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                              | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/Use_Async_Reset.sync_reset_reg           |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
| ~SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                             |                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                                   |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                               |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                             |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                  |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                                    |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                    |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                                    |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                              |                1 |              1 |         1.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                       | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                1 |              2 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                         |                                                                                                                                                                      |                1 |              2 |         2.00 |
|  SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                             | SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                               |                1 |              2 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                                         | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                1 |              2 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                    | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                     |                2 |              3 |         1.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_exit_pipeline/m10_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                               | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                    |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                    |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m10_nodes/m10_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                    |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                          |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
| ~SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                             |                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_nodes/m09_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m09_exit_pipeline/m09_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_nodes/m08_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m08_exit_pipeline/m08_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                             |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_nodes/m07_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/m07_exit_pipeline/m07_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                     | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                2 |              4 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                          | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                           |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       |                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                              | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                           |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                   | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                2 |              4 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN1_i_1_n_0                                                                 | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                         |                2 |              4 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                     | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                2 |              5 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                            |                                                                                                                                                                      |                1 |              5 |         5.00 |
| ~SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/E[0]                                                              | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              5 |         5.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_109_in                                                                    |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/p_0_in                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              5 |         2.50 |
|  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                              |                                                                                                                                                                      |                1 |              5 |         5.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                2 |              5 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                              | SoC_EV_BD_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                |                1 |              6 |         6.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/FIFO_Full_i_1_n_0                                                                             |                3 |              6 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                   |                1 |              6 |         6.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                         |                2 |              6 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/FIFO_Full_i_1__0_n_0                                                                          |                2 |              6 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                           |                4 |              6 |         1.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                2 |              7 |         3.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                |                1 |              7 |         7.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/cnt_sec[6]_i_1_n_0                                                     | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              7 |         3.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                6 |              8 |         1.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    | SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_reg[0]                                                                                                        | SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                            |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                               |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                              |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                           | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                    | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                  | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                          |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/fifo_wr                                                                                              |                                                                                                                                                                      |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                       | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                     | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                           | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                      | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                     | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                            | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                     | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    | SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                    |                                                                                                                                                                      |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                      | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                       | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                               | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                6 |              8 |         1.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                              | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                6 |              8 |         1.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                  | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                  | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                  | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                   | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                        | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                5 |              8 |         1.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                         | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                            | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                            | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                            | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                1 |              8 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                             | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                2 |              8 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                   | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                3 |              8 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                  | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |                4 |              8 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                4 |              9 |         2.25 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                3 |             10 |         3.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                5 |             10 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                3 |             10 |         3.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                4 |             10 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                4 |             10 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                     | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                2 |             10 |         5.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                     | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |                5 |             10 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                2 |             10 |         5.00 |
| ~SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/divclk_ed/E[0]                                              | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                2 |             10 |         5.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                3 |             10 |         3.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                3 |             10 |         3.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                5 |             10 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                 | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |                2 |             10 |         5.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[8].inst_req_counter/E[0]                    | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                 |                4 |             11 |         2.75 |
|  SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                             |                                                                                                                                                                      |                6 |             11 |         1.83 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                               | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]  |                4 |             11 |         2.75 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[8].inst_req_counter/E[0]                    | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                 |                5 |             11 |         2.20 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                      |                5 |             11 |         2.20 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                 |                4 |             11 |         2.75 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                               | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]  |                6 |             11 |         1.83 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                4 |             12 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                7 |             12 |         1.71 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/SR[0]                                                 |                5 |             15 |         3.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                               |                                                                                                                                                                      |                6 |             15 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/count[0]_i_1_n_0                               |                4 |             16 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/reg1[31]                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/count[0]_i_1__3_n_0                            |                4 |             16 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                                                 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                5 |             16 |         3.20 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/count[0]_i_1__0_n_0                            |                4 |             16 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/count[0]_i_1__2_n_0                            |                4 |             16 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/count[0]_i_1__1_n_0                            |                4 |             16 |         4.00 |
| ~SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/divclk_ed/ff_old_reg_0                                      | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                4 |             16 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/SR[0]                                                   |                7 |             17 |         2.43 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                3 |             17 |         5.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                                        | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                3 |             17 |         5.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                                        | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                3 |             17 |         5.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                               | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                8 |             17 |         2.12 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/serial_data                                                 | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |                5 |             18 |         3.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                      |                8 |             18 |         2.25 |
|  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                             |                                                                                                                                                                      |                5 |             18 |         3.60 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                      |                5 |             20 |         4.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                            |                9 |             20 |         2.22 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                      |                9 |             20 |         2.22 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                             |                                                                                                                                                                      |               11 |             20 |         1.82 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1069]_i_1_n_0                                                                             |                                                                                                                                                                      |               10 |             20 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1__0_n_0                                                                          |                                                                                                                                                                      |                8 |             20 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                      |                9 |             20 |         2.22 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                      |                6 |             20 |         3.33 |
|  SoC_EV_BD_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                             | SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                                       |                4 |             21 |         5.25 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                          |                9 |             24 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                |                9 |             25 |         2.78 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                    |                4 |             28 |         7.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                    |                8 |             30 |         3.75 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                              | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               11 |             30 |         2.73 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                       | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               10 |             30 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |               11 |             32 |         2.91 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                            |                                                                                                                                                                      |               10 |             32 |         3.20 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | SoC_EV_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                5 |             32 |         6.40 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                                           | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               14 |             32 |         2.29 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                        | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                8 |             32 |         4.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                               |                                                                                                                                                                      |               12 |             32 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |                9 |             32 |         3.56 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                           | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               14 |             32 |         2.29 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                           | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               16 |             32 |         2.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                                           | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               11 |             32 |         2.91 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                                            | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               14 |             32 |         2.29 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                                            | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               13 |             32 |         2.46 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_1[0]                                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               12 |             32 |         2.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                      | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               19 |             32 |         1.68 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               11 |             32 |         2.91 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                               | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                            |               13 |             32 |         2.46 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                              |                                                                                                                                                                      |               18 |             32 |         1.78 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ff_cur_reg_0                                  | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |                9 |             33 |         3.67 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                 |               11 |             33 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                 |               11 |             33 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ff_cur_reg_0                               | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               10 |             34 |         3.40 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                              |                                                                                                                                                                      |               14 |             34 |         2.43 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                            |                                                                                                                                                                      |                7 |             40 |         5.71 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_TIMER_SEC_0/inst/CustomIP_TIMER_SEC_slave_lite_v1_0_S00_AXI_inst/timer_instance/SR[0]                                                           |               16 |             40 |         2.50 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                         |               13 |             41 |         3.15 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                    |               14 |             42 |         3.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                          |                                                                                                                                                                      |               12 |             43 |         3.58 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                   |                                                                                                                                                                      |                8 |             46 |         5.75 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N    |               15 |             47 |         3.13 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                        |               13 |             47 |         3.62 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                      |               22 |             47 |         2.14 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N |               16 |             48 |         3.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/if_missed_fetch_reg                                                         |                                                                                                                                                                      |                6 |             48 |         8.00 |
|  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                             |                                                                                                                                                                      |               23 |             58 |         2.52 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |               18 |             78 |         4.33 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/CustomIP_PWM_0/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_freqX128_ed/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                           |               20 |             78 |         3.90 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                              | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               44 |            120 |         2.73 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                    |                                                                                                                                                                      |               16 |            128 |         8.00 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               53 |            135 |         2.55 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                                             | SoC_EV_BD_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                            |               79 |            193 |         2.44 |
|  SoC_EV_BD_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                             |                                                                                                                                                                      |              144 |            406 |         2.82 |
+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


