Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/mips_tb_isim_beh.exe -prj C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/mips_tb_beh.prj mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/NPC.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/MUX.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/IFU.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/HazReg.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/GRF.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/EXT.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/Controller.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/CMP.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/M_W_REG.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/MF_MUX.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/IF_ID_REG.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/IF.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/ID_E_REG.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/ID.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/Hazard.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/E_M_REG.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/DM.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/ALU.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/mips.v" into library work
Analyzing Verilog file "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/mips.v" Line 82: Port newop is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/mips.v" Line 95: Port newop is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/../../pipeline/ID.v" Line 61: Port newop is not connected to this instance
Completed static elaboration
Compiling module HazReg(DATAWIDTH=2)
Compiling module HazReg(DATAWIDTH=5)
Compiling module Hazard
Compiling module IFU
Compiling module MUX_PC
Compiling module IF
Compiling module IF_ID_REG
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module Controller
Compiling module ID
Compiling module MFRSD
Compiling module MFRTD
Compiling module ID_E_REG
Compiling module MUX_RF_A3
Compiling module MUX_RF_WD
Compiling module ALU
Compiling module MFRSE
Compiling module MUX_ALUB
Compiling module MFRTE
Compiling module E_M_REG
Compiling module DM
Compiling module MFRTM
Compiling module M_W_REG
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 29 Verilog Units
Built simulation executable C:/Users/Mujiangtao/Desktop/computer_science/pipeline2/mips_tb_isim_beh.exe
Fuse Memory Usage: 32232 KB
Fuse CPU Usage: 1249 ms
