*design* DebussyLib (btIdent Verdi3_I-2014.03-SP2)
Command arguments:
    +define+verilog
    -f /home/cqiu/AIPrj/sim/sim_cnna190717a/runsim/run_qst_vrd_nuvm_vvd1602_hls_190717a/flist.f
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FIN_DDR.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_FOUT_DDR.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/AESL_axi_slave_axilite.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/axvalid_ctrl.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/ceil_power_of_2.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cm_cnt.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_axilite_s_axi.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FIN_DDR_m_axi.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_FOUT_DDR_m_axi.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/glbl.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/loadweights.v
        /home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/spram.v


*Warning* Task/Function Null portlist using parentheses.
"/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v", 1271: 

*Warning* Task/Function Null portlist using parentheses.
"/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v", 1379: 

*Warning* Task/Function Null portlist using parentheses.
"/home/cqiu/AIPrj/sim/sim_cnna190717a/rtl/sim/verilog/cnna.autotb.v", 1391: 
Highest level modules:
apatb_cnna_top
cnna_FIN_DDR_m_axi
cnna_FOUT_DDR_m_axi
glbl

Total	0 error(s),   3 warning(s)
