============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Wed Jul 10 02:57:30 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1002 : start command "open_project led_4s.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(85)
HDL-1007 : analyze verilog file ../../al_ip/hasyncfifo_ahead12to12.v
HDL-1007 : analyze verilog file ../../../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(77)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../../../src/rtl/FPGA/fpga_eg4s.sv(78)
HDL-1007 : analyze verilog file ../../../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/cdc_sbit_handshake.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/fifo_fsm.sv
HDL-1007 : analyze verilog file ../../../../src/rtl/led_phy/hasyncfifo_ahead12to12.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1003 : finish command "open_project led_4s.prj" in  1.271941s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (3.7%)

RUN-1004 : used memory is 53 MB, reserved memory is 20 MB, peak memory is 53 MB
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../cwc001.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 13 data nets.
KIT-1004 : Chipwatcher code = 0011001100010100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/TD/cw/ -file led_4s_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/TD/cw\register.v
HDL-1007 : analyze verilog file D:/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/TD/cw\trigger.sv
HDL-1007 : analyze verilog file led_4s_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in led_4s_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=56) in D:/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=56) in D:/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01100) in D:/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=56)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=56)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=13,BUS_CTRL_NUM=34,BUS_WIDTH='{32'sb01,32'sb01100},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 1988/10 useful/useless nets, 1287/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1825/2 useful/useless nets, 1569/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1809/16 useful/useless nets, 1557/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 250 better
SYN-1014 : Optimize round 2
SYN-1032 : 1662/15 useful/useless nets, 1410/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1674/81 useful/useless nets, 1433/18 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 12 instances.
SYN-2501 : Optimize round 1, 26 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1994/5 useful/useless nets, 1753/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (3.86), #lev = 5 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (3.86), #lev = 5 (1.92)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 335 instances into 139 LUTs, name keeping = 76%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 219 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 97 adder to BLE ...
SYN-4008 : Packed 97 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.056324s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (26.6%)

RUN-1004 : used memory is 119 MB, reserved memory is 81 MB, peak memory is 124 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk2_out will be merged to another kept net clk_3m
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[11] will be merged to another kept net u_ctrl_top/fifo_data_out[11]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[23] will be merged to another kept net u_ctrl_top/fifo_data_out[11]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[10] will be merged to another kept net u_ctrl_top/fifo_data_out[10]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[22] will be merged to another kept net u_ctrl_top/fifo_data_out[10]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[9] will be merged to another kept net u_ctrl_top/fifo_data_out[9]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[21] will be merged to another kept net u_ctrl_top/fifo_data_out[9]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[8] will be merged to another kept net u_ctrl_top/fifo_data_out[8]
SYN-5055 WARNING: The kept net u_ctrl_top/u_LED_send/fifo_data_in[20] will be merged to another kept net u_ctrl_top/fifo_data_out[8]
SYN-5055 WARNING: The kept net u_ctrl_top/u_hasyncfifo_ahead12to12/dout[7] will be merged to another kept net u_ctrl_top/fifo_data_out[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1406/3 useful/useless nets, 1163/3 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (59 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (132 clock/control pins, 0 other pins).
SYN-4027 : Net u_ctrl_top/u_LED_send/clk is clkc1 of pll u_PLL_150M/pll_inst.
SYN-4027 : Net clk_3m is clkc2 of pll u_PLL_150M/pll_inst.
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net clk_3m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ctrl_top/u_LED_send/clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 1163 instances
RUN-0007 : 500 luts, 476 seqs, 105 mslices, 60 lslices, 3 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1406 nets
RUN-1001 : 901 nets have 2 pins
RUN-1001 : 408 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     298     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     26      
RUN-1001 :   Yes  |  No   |  Yes  |     150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1161 instances, 500 luts, 476 seqs, 165 slices, 28 macros(165 instances: 105 mslices 60 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 350340
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1161.
PHY-3001 : End clustering;  0.000404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 221839, overlap = 29.25
PHY-3002 : Step(2): len = 155929, overlap = 29.25
PHY-3002 : Step(3): len = 111330, overlap = 29.25
PHY-3002 : Step(4): len = 82750.7, overlap = 27
PHY-3002 : Step(5): len = 68190.3, overlap = 22.5
PHY-3002 : Step(6): len = 58182.3, overlap = 20.25
PHY-3002 : Step(7): len = 44485.7, overlap = 22.5
PHY-3002 : Step(8): len = 42415.8, overlap = 27
PHY-3002 : Step(9): len = 34300.5, overlap = 27
PHY-3002 : Step(10): len = 34755.8, overlap = 27
PHY-3002 : Step(11): len = 32228.7, overlap = 27.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.03645e-06
PHY-3002 : Step(12): len = 31707.8, overlap = 31.375
PHY-3002 : Step(13): len = 31965.2, overlap = 29.2188
PHY-3002 : Step(14): len = 30746.4, overlap = 29.2188
PHY-3002 : Step(15): len = 31083.5, overlap = 20.2188
PHY-3002 : Step(16): len = 31091.9, overlap = 20.2188
PHY-3002 : Step(17): len = 29576.7, overlap = 22.5
PHY-3002 : Step(18): len = 29521.4, overlap = 22.5938
PHY-3002 : Step(19): len = 28351.2, overlap = 22.5
PHY-3002 : Step(20): len = 28260.2, overlap = 22.8438
PHY-3002 : Step(21): len = 26706.4, overlap = 23.0312
PHY-3002 : Step(22): len = 25826.3, overlap = 22.8438
PHY-3002 : Step(23): len = 25122.8, overlap = 21.3438
PHY-3002 : Step(24): len = 23539.5, overlap = 24.9688
PHY-3002 : Step(25): len = 23296.6, overlap = 25.5312
PHY-3002 : Step(26): len = 22323.2, overlap = 26.0938
PHY-3002 : Step(27): len = 21714.5, overlap = 26.2812
PHY-3002 : Step(28): len = 21492.7, overlap = 26.7188
PHY-3002 : Step(29): len = 21058.8, overlap = 28.1562
PHY-3002 : Step(30): len = 20473.8, overlap = 27.6562
PHY-3002 : Step(31): len = 20060.1, overlap = 28.1562
PHY-3002 : Step(32): len = 19540, overlap = 29.8125
PHY-3002 : Step(33): len = 19398.2, overlap = 29.75
PHY-3002 : Step(34): len = 19407.3, overlap = 30.8438
PHY-3002 : Step(35): len = 19238.3, overlap = 31.0938
PHY-3002 : Step(36): len = 18923.5, overlap = 31.2188
PHY-3002 : Step(37): len = 18604.8, overlap = 31.9688
PHY-3002 : Step(38): len = 18593.3, overlap = 31.7188
PHY-3002 : Step(39): len = 18434, overlap = 32.5312
PHY-3002 : Step(40): len = 18402.7, overlap = 32.2812
PHY-3002 : Step(41): len = 18098.9, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60729e-05
PHY-3002 : Step(42): len = 18064.1, overlap = 32.5
PHY-3002 : Step(43): len = 18025.7, overlap = 32.4062
PHY-3002 : Step(44): len = 17994, overlap = 32.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.21458e-05
PHY-3002 : Step(45): len = 17979.8, overlap = 32.4062
PHY-3002 : Step(46): len = 17979.8, overlap = 32.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000195241
PHY-3002 : Step(47): len = 20591.7, overlap = 25.75
PHY-3002 : Step(48): len = 20695.3, overlap = 25.75
PHY-3002 : Step(49): len = 20359.3, overlap = 25.0312
PHY-3002 : Step(50): len = 20696, overlap = 24.9688
PHY-3002 : Step(51): len = 20644.8, overlap = 24.4062
PHY-3002 : Step(52): len = 20777.2, overlap = 23.9062
PHY-3002 : Step(53): len = 20590.8, overlap = 26.5625
PHY-3002 : Step(54): len = 20925.6, overlap = 27.9688
PHY-3002 : Step(55): len = 20397.1, overlap = 34.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63267e-05
PHY-3002 : Step(56): len = 21393.7, overlap = 67.5625
PHY-3002 : Step(57): len = 21876, overlap = 60.375
PHY-3002 : Step(58): len = 22564.1, overlap = 57.75
PHY-3002 : Step(59): len = 22967.9, overlap = 54.6875
PHY-3002 : Step(60): len = 22152.5, overlap = 52.8125
PHY-3002 : Step(61): len = 22094.3, overlap = 53.3438
PHY-3002 : Step(62): len = 21956.1, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.26534e-05
PHY-3002 : Step(63): len = 21411.9, overlap = 42.6875
PHY-3002 : Step(64): len = 21648.7, overlap = 39.625
PHY-3002 : Step(65): len = 21770.3, overlap = 39.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.53067e-05
PHY-3002 : Step(66): len = 22407.3, overlap = 36.4375
PHY-3002 : Step(67): len = 22588.7, overlap = 36.4062
PHY-3002 : Step(68): len = 22602.8, overlap = 35.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 69.69 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1406.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29192, over cnt = 151(0%), over = 554, worst = 25
PHY-1001 : End global iterations;  0.054328s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.8%)

PHY-1001 : Congestion index: top1 = 29.83, top5 = 16.17, top10 = 10.07, top15 = 6.95.
PHY-1001 : End incremental global routing;  0.112724s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (27.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5636, tnet num: 1404, tinst num: 1161, tnode num: 7299, tedge num: 9296.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.064534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.195050s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.0%)

OPT-1001 : Current memory(MB): used = 174, reserve = 137, peak = 174.
OPT-1001 : End physical optimization;  0.208572s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 500 LUT to BLE ...
SYN-4008 : Packed 500 LUT and 278 SEQ to BLE.
SYN-4003 : Packing 198 remaining SEQ's ...
SYN-4005 : Packed 93 SEQ with LUT/SLICE
SYN-4006 : 136 single LUT's are left
SYN-4006 : 105 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 605/1058 primitive instances ...
PHY-3001 : End packing;  0.037243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 508 instances
RUN-1001 : 243 mslices, 243 lslices, 3 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1130 nets
RUN-1001 : 612 nets have 2 pins
RUN-1001 : 420 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 506 instances, 486 slices, 28 macros(165 instances: 105 mslices 60 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 22429.6, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99934e-05
PHY-3002 : Step(69): len = 21406.5, overlap = 41.25
PHY-3002 : Step(70): len = 21426.2, overlap = 41.25
PHY-3002 : Step(71): len = 21123, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.99869e-05
PHY-3002 : Step(72): len = 21213.3, overlap = 43
PHY-3002 : Step(73): len = 21213.3, overlap = 43
PHY-3002 : Step(74): len = 21080.8, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.99738e-05
PHY-3002 : Step(75): len = 21768.8, overlap = 38
PHY-3002 : Step(76): len = 22039, overlap = 36.75
PHY-3002 : Step(77): len = 22315, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102012s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (30.6%)

PHY-3001 : Trial Legalized: Len = 34826.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00261603
PHY-3002 : Step(78): len = 30298.1, overlap = 1.75
PHY-3002 : Step(79): len = 29398.5, overlap = 5.25
PHY-3002 : Step(80): len = 27186.6, overlap = 11.75
PHY-3002 : Step(81): len = 26530.6, overlap = 13.5
PHY-3002 : Step(82): len = 24937.5, overlap = 17
PHY-3002 : Step(83): len = 24621.7, overlap = 19.25
PHY-3002 : Step(84): len = 24680.2, overlap = 20.25
PHY-3002 : Step(85): len = 24391.7, overlap = 20.25
PHY-3002 : Step(86): len = 24157.5, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00523205
PHY-3002 : Step(87): len = 24115.6, overlap = 20.25
PHY-3002 : Step(88): len = 23984.2, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0104641
PHY-3002 : Step(89): len = 23988.7, overlap = 20.25
PHY-3002 : Step(90): len = 23849.7, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004460s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29310.4, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 29614.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1130.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37112, over cnt = 119(0%), over = 186, worst = 6
PHY-1002 : len = 37944, over cnt = 55(0%), over = 75, worst = 3
PHY-1002 : len = 38464, over cnt = 13(0%), over = 21, worst = 3
PHY-1002 : len = 38744, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 38760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.1%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 17.47, top10 = 12.38, top15 = 8.92.
PHY-1001 : End incremental global routing;  0.187974s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4634, tnet num: 1128, tinst num: 506, tnode num: 5825, tedge num: 8051.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.077852s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.283808s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.5%)

OPT-1001 : Current memory(MB): used = 178, reserve = 141, peak = 178.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 971/1130.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004900s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 17.47, top10 = 12.38, top15 = 8.92.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002170s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.372782s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.6%)

RUN-1003 : finish command "place" in  3.342975s wall, 0.796875s user + 0.718750s system = 1.515625s CPU (45.3%)

RUN-1004 : used memory is 160 MB, reserved memory is 122 MB, peak memory is 179 MB
RUN-1002 : start command "export_db led_4s_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 508 instances
RUN-1001 : 243 mslices, 243 lslices, 3 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1130 nets
RUN-1001 : 612 nets have 2 pins
RUN-1001 : 420 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4634, tnet num: 1128, tinst num: 506, tnode num: 5825, tedge num: 8051.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 243 mslices, 243 lslices, 3 pads, 13 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 582 clock pins, and constraint 1191 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36752, over cnt = 111(0%), over = 170, worst = 6
PHY-1002 : len = 37552, over cnt = 42(0%), over = 55, worst = 3
PHY-1002 : len = 37880, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 38104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117926s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.0%)

PHY-1001 : Congestion index: top1 = 24.98, top5 = 17.36, top10 = 12.29, top15 = 8.83.
PHY-1001 : End global routing;  0.173650s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 169, peak = 219.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net clk_3m will be routed on clock mesh
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : net u_ctrl_top/u_LED_send/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 472, reserve = 440, peak = 472.
PHY-1001 : End build detailed router design. 3.021883s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (68.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.322826s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (65.0%)

PHY-1001 : Current memory(MB): used = 504, reserve = 473, peak = 504.
PHY-1001 : End phase 1; 1.328371s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (64.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 159128, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 504, reserve = 473, peak = 504.
PHY-1001 : End initial routed; 1.075947s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (39.2%)

PHY-1001 : Current memory(MB): used = 504, reserve = 473, peak = 504.
PHY-1001 : End phase 2; 1.077275s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (39.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 158952, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.031752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 159008, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.023250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 159056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.016894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.121309s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.4%)

PHY-1001 : Current memory(MB): used = 517, reserve = 485, peak = 517.
PHY-1001 : End phase 3; 0.312263s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (55.0%)

PHY-1003 : Routed, final wirelength = 159056
PHY-1001 : Current memory(MB): used = 517, reserve = 486, peak = 517.
PHY-1001 : End export database. 0.008419s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.959556s wall, 3.531250s user + 0.093750s system = 3.625000s CPU (60.8%)

RUN-1003 : finish command "route" in  6.352444s wall, 3.593750s user + 0.093750s system = 3.687500s CPU (58.0%)

RUN-1004 : used memory is 454 MB, reserved memory is 424 MB, peak memory is 517 MB
RUN-1002 : start command "report_area -io_info -file led_4s_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4S20BG256***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      836   out of  19600    4.27%
#reg                      479   out of  19600    2.44%
#le                       941
  #lut only               462   out of    941   49.10%
  #reg only               105   out of    941   11.16%
  #lut&reg                374   out of    941   39.74%
#dsp                        0   out of     29    0.00%
#bram                      13   out of     64   20.31%
  #bram9k                  12
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    188    1.60%
  #ireg                     0
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                     Type               DriverType         Driver                       Fanout
#1        sysclk_i_dup_1               GCLK               io                 sysclk_i_syn_2.di            84
#2        config_inst_syn_9            GCLK               config             config_inst.jtck             72
#3        clk_3m                       GCLK               pll                u_PLL_150M/pll_inst.clkc2    60
#4        u_PLL_150M/clk0_buf          GCLK               pll                u_PLL_150M/pll_inst.clkc0    39
#5        u_ctrl_top/u_LED_send/clk    GCLK               pll                u_PLL_150M/pll_inst.clkc1    37


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    cko        OUTPUT        F15        LVCMOS33           8           PULLUP      NONE    
    sdo        OUTPUT        D16        LVCMOS33           8           PULLUP      OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g              |941    |671     |165     |480     |13      |0       |
|  u_PLL_150M                        |PLL_150M               |1      |1       |0       |0       |0       |0       |
|  u_ctrl_top                        |led_ctrl_top           |297    |257     |40      |92      |1       |0       |
|    u_LED_send                      |LED_send               |100    |88      |12      |49      |0       |0       |
|    u_fifo_fsm                      |fifo_fsm               |105    |77      |28      |21      |0       |0       |
|    u_hasyncfifo_ahead12to12        |hasyncfifo_ahead12to12 |92     |92      |0       |22      |1       |0       |
|      u_hasyncfifo_12to12           |hasyncfifo_12to12      |1      |1       |0       |0       |1       |0       |
|  cw_top                            |CW_TOP_WRAPPER         |381    |219     |79      |219     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                |381    |219     |79      |219     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int            |128    |70      |0       |128     |0       |0       |
|        reg_inst                    |register               |125    |67      |0       |125     |0       |0       |
|        tap_inst                    |tap                    |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                |253    |149     |79      |91      |0       |0       |
|        bus_inst                    |bus_top                |43     |20      |14      |15      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                |41     |18      |14      |13      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl               |121    |88      |33      |51      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       609   
    #2          2       215   
    #3          3       165   
    #4          4        40   
    #5        5-10       45   
    #6        11-50      43   
    #7       51-100      1    
    #8       101-500     2    
  Average     2.87            

RUN-1002 : start command "export_db led_4s_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid led_4s_inst.bid"
PRG-1000 : <!-- HMAC is: 6de2a4448115794073057e9cdd7ef141937caeb14f5d594ca924fbbaf55c94ad -->
RUN-1002 : start command "bitgen -bit led_4s.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 506
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1130, pip num: 11220
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1201 valid insts, and 31960 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011000011001100010100
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file led_4s.bit.
RUN-1003 : finish command "bitgen -bit led_4s.bit" in  1.614222s wall, 5.171875s user + 0.046875s system = 5.218750s CPU (323.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 433 MB, peak memory is 652 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240710_025730.log"
