/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:02:38 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 52595
License: Customer

Current time: 	Mon May 06 11:07:44 PKT 2024
Time zone: 	Pakistan Time (Asia/Karachi)

OS: Ubuntu
OS Version: 6.5.0-28-generic
OS Architecture: amd64
Available processors (cores): 4

Display: :0
Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 68 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre
Java executable location: 	/opt/Xilinx/Vivado/2018.2/tps/lnx64/jre/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	wajid
User home directory: /home/wajid
User working directory: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /opt/Xilinx/Vivado
HDI_APPROOT: /opt/Xilinx/Vivado/2018.2
RDI_DATADIR: /opt/Xilinx/Vivado/2018.2/data
RDI_BINDIR: /opt/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: /home/wajid/.Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: /home/wajid/.Xilinx/Vivado/2018.2/
Vivado layouts directory: /home/wajid/.Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	/opt/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/vivado.log
Vivado journal file location: 	/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-52595-wajid

Xilinx Environment Variables
----------------------------
XILINX: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: /opt/Xilinx/Vivado/2018.2
XILINX_SDK: /opt/Xilinx/SDK/2018.2
XILINX_VIVADO: /opt/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: /opt/Xilinx/Vivado/2018.2


GUI allocated memory:	134 MB
GUI max memory:		3,052 MB
Engine allocated memory: 800 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// [GUI Memory]: 62 MB (+62274kb) [00:00:08]
// [Engine Memory]: 800 MB (+686893kb) [00:00:08]
// HMemoryUtils.trashcanNow. Engine heap size: 802 MB. GUI used memory: 35 MB. Current time: 5/6/24 11:07:46 AM PKT
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 834 MB. GUI used memory: 39 MB. Current time: 5/6/24 11:08:11 AM PKT
selectButton("NEXT", "Next >"); // JButton (j, f)
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "cep2", true); // X (Q, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// [Engine Memory]: 852 MB (+12708kb) [00:00:48]
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
// HMemoryUtils.trashcanNow. Engine heap size: 888 MB. GUI used memory: 41 MB. Current time: 5/6/24 11:08:26 AM PKT
// Elapsed time: 19 seconds
String[] filenames31467 = {"/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/Adder4.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/LSU.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/PCCounter.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/alu.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/branch_cond.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff_sync.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/dmem.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/imem.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/immediategeneration.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/inst.mem", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux2x1.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux_WB.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/register_file.sv", "/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/uartmux.sv"};
setFileChooser(filenames31467);
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
setFileChooser("/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/DEFS/DEFS.svh");
// Elapsed time: 18 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
// Elapsed time: 22 seconds
dismissFileChooser();
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files"); // a (C, f)
// [GUI Memory]: 65 MB (+202kb) [00:02:08]
// Elapsed time: 13 seconds
dismissFileChooser();
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("BACK", "< Back"); // JButton (j, f)
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "csg324", 8); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // u (B, f)
selectComboBox(PAResourceEtoH.FPGAChooser_SPEED, "-1", 1); // u (B, f)
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a75tcsg324-1 ; 324 ; 210 ; 47200 ; 94400 ; 105 ; 0 ; 180 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 3, "210", 2); // v (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// bx (f):  Create Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project cep2 /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/cep2 -part xc7a75tcsg324-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 965 MB (+73877kb) [00:02:42]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 967 MB. GUI used memory: 42 MB. Current time: 5/6/24 11:10:19 AM PKT
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6119.070 ; gain = 49.258 ; free physical = 1210 ; free virtual = 14539 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/DEFS/DEFS.svh /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/inst.mem} 
// TclEventType: FILE_SET_CHANGE
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 130 seconds
// [GUI Memory]: 73 MB (+5197kb) [00:02:45]
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [Engine Memory]: 1,014 MB (+1160kb) [00:02:52]
// PAPropertyPanels.initPanels (csr_regfile.sv) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, CSR_RegisterFile (csr_regfile.sv)]", 3, false); // B (D, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, CSR_RegisterFile (csr_regfile.sv)]", 3, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// TclEventType: DG_GRAPH_GENERATED
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
// [GUI Memory]: 77 MB (+65kb) [00:02:57]
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.sv)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, main (main.sv), mux_pc : mux2x1 (mux2x1.sv)]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,066 MB (+1611kb) [00:03:01]
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,071 MB. GUI used memory: 45 MB. Current time: 5/6/24 11:10:37 AM PKT
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/data.mem");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 20 seconds
// TclEventType: DG_GRAPH_STALE
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/data.mem 
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 84 MB (+3622kb) [00:03:35]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,099 MB. GUI used memory: 45 MB. Current time: 5/6/24 11:11:11 AM PKT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 2 
// Tcl Message: [Mon May  6 11:11:15 2024] Launched synth_1... Run output will be captured here: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/cep2/cep2.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
selectCodeEditor("main.sv", 556, 182); // ce (w, ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1388ms to process. Increasing delay to 2000 ms.
// ah (ck): Synthesis Completed: addNotify
// Elapsed time: 38 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 2 
// Tcl Message: [Mon May  6 11:12:03 2024] Launched impl_1... Run output will be captured here: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/cep2/cep2.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// [GUI Memory]: 90 MB (+1257kb) [00:04:31]
// [GUI Memory]: 95 MB (+402kb) [00:04:36]
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (ck): Implementation Failed: addNotify
// Elapsed time: 70 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (ck)
// Elapsed time: 20 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
