Classic Timing Analyzer report for Lab6
Fri Dec 02 18:02:43 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altera_reserved_tck'
  7. Clock Setup: 'CLK0'
  8. Clock Setup: 'P11_2'
  9. Clock Hold: 'CLK0'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Board Trace Model Assignments
 15. Input Transition Times
 16. Slow Corner Signal Integrity Metrics
 17. Fast Corner Signal Integrity Metrics
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+
; Type                               ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                         ; To                                                                                                                                        ; From Clock          ; To Clock            ; Failed Paths ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+
; Worst-case tsu                     ; N/A                                      ; None          ; 9.061 ns                                       ; altera_reserved_tms                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                        ; --                  ; altera_reserved_tck ; 0            ;
; Worst-case tco                     ; N/A                                      ; None          ; 35.796 ns                                      ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                   ; P10_1                                                                                                                                     ; CLK0                ; --                  ; 0            ;
; Worst-case tpd                     ; N/A                                      ; None          ; 20.555 ns                                      ; SWA                                                                                                                          ; P10_1                                                                                                                                     ; --                  ; --                  ; 0            ;
; Worst-case th                      ; N/A                                      ; None          ; 5.107 ns                                       ; IN[6]                                                                                                                        ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                            ; --                  ; CLK0                ; 0            ;
; Clock Setup: 'CLK0'                ; N/A                                      ; None          ; 25.96 MHz ( period = 38.522 ns )               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                   ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0 ; CLK0                ; CLK0                ; 0            ;
; Clock Setup: 'altera_reserved_tck' ; N/A                                      ; None          ; 154.46 MHz ( period = 6.474 ns )               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out   ; sld_hub:sld_hub_inst|tdo                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0            ;
; Clock Setup: 'P11_2'               ; N/A                                      ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]              ; P11_2               ; P11_2               ; 0            ;
; Clock Hold: 'CLK0'                 ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                            ; CLK0                ; CLK0                ; 4            ;
; Total number of failed paths       ;                                          ;               ;                                                ;                                                                                                                              ;                                                                                                                                           ;                     ;                     ; 4            ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C16F484C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                 ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name     ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altera_reserved_tck ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK0                ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; P11_2               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                         ; To                                                                                                                                                                                ; From Clock          ; To Clock            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 157.53 MHz ( period = 6.348 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 160.88 MHz ( period = 6.216 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; 164.80 MHz ( period = 6.068 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.783 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 167.95 MHz ( period = 5.954 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 168.98 MHz ( period = 5.918 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.718 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; 175.13 MHz ( period = 5.710 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.627 ns                ;
; N/A                                     ; 175.47 MHz ( period = 5.699 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]        ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 179.34 MHz ( period = 5.576 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.321 ns                ;
; N/A                                     ; 180.21 MHz ( period = 5.549 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 182.05 MHz ( period = 5.493 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.264 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.264 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 182.48 MHz ( period = 5.480 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.92 MHz ( period = 5.467 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 183.18 MHz ( period = 5.459 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 183.42 MHz ( period = 5.452 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.835 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; 183.92 MHz ( period = 5.437 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; 183.92 MHz ( period = 5.437 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.807 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.806 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 184.47 MHz ( period = 5.421 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 185.15 MHz ( period = 5.401 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.137 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 187.48 MHz ( period = 5.334 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.61 MHz ( period = 5.274 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 190.08 MHz ( period = 5.261 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 191.94 MHz ( period = 5.210 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.355 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 193.46 MHz ( period = 5.169 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.67 MHz ( period = 5.137 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 196.54 MHz ( period = 5.088 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 196.85 MHz ( period = 5.080 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.835 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 198.57 MHz ( period = 5.036 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 199.08 MHz ( period = 5.023 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.778 ns                ;
; N/A                                     ; 199.40 MHz ( period = 5.015 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 199.52 MHz ( period = 5.012 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~portb_we_reg                                          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.363 ns                ;
; N/A                                     ; 200.36 MHz ( period = 4.991 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.762 ns                ;
; N/A                                     ; 200.64 MHz ( period = 4.984 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.733 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 202.06 MHz ( period = 4.949 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 202.35 MHz ( period = 4.942 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 202.68 MHz ( period = 4.934 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 202.96 MHz ( period = 4.927 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~portb_we_reg                                      ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; 205.25 MHz ( period = 4.872 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.636 ns                ;
; N/A                                     ; 205.51 MHz ( period = 4.866 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 205.72 MHz ( period = 4.861 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.619 ns                ;
; N/A                                     ; 206.40 MHz ( period = 4.845 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 207.60 MHz ( period = 4.817 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.587 ns                ;
; N/A                                     ; 208.38 MHz ( period = 4.799 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; 208.94 MHz ( period = 4.786 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 209.25 MHz ( period = 4.779 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 209.47 MHz ( period = 4.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.47 MHz ( period = 4.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.56 MHz ( period = 4.772 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.537 ns                ;
; N/A                                     ; 209.86 MHz ( period = 4.765 ns )                    ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                      ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 210.22 MHz ( period = 4.757 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                           ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 210.39 MHz ( period = 4.753 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                           ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.523 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                              ;                                                                                                                                                                                   ;                     ;                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 25.96 MHz ( period = 38.522 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 26.22 MHz ( period = 38.140 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.481 ns               ;
; N/A                                     ; 26.23 MHz ( period = 38.118 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.472 ns               ;
; N/A                                     ; 26.26 MHz ( period = 38.076 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.255 ns               ;
; N/A                                     ; 26.52 MHz ( period = 37.702 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.118 ns               ;
; N/A                                     ; 26.68 MHz ( period = 37.478 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.493 ns               ;
; N/A                                     ; 26.80 MHz ( period = 37.310 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 26.82 MHz ( period = 37.288 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.059 ns               ;
; N/A                                     ; 26.99 MHz ( period = 37.044 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.683 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.922 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 27.25 MHz ( period = 36.696 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.764 ns                ;
; N/A                                     ; 27.26 MHz ( period = 36.682 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.668 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.301 ns               ;
; N/A                                     ; 27.41 MHz ( period = 36.482 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.206 ns               ;
; N/A                                     ; 27.55 MHz ( period = 36.300 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 27.60 MHz ( period = 36.226 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.867 ns               ;
; N/A                                     ; 27.76 MHz ( period = 36.028 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.979 ns                ;
; N/A                                     ; 27.77 MHz ( period = 36.004 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.967 ns                ;
; N/A                                     ; 27.79 MHz ( period = 35.990 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.961 ns                ;
; N/A                                     ; 27.79 MHz ( period = 35.978 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 27.87 MHz ( period = 35.882 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.695 ns               ;
; N/A                                     ; 28.00 MHz ( period = 35.718 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.613 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.676 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.276 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.674 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.998 ns               ;
; N/A                                     ; 28.04 MHz ( period = 35.668 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.466 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.410 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.376 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.439 ns               ;
; N/A                                     ; 28.35 MHz ( period = 35.270 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.192 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.118 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.166 ns               ;
; N/A                                     ; 28.49 MHz ( period = 35.096 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.737 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.074 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.291 ns               ;
; N/A                                     ; 28.52 MHz ( period = 35.064 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 28.55 MHz ( period = 35.022 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 28.58 MHz ( period = 34.990 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.804 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.710 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.800 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.442 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.772 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.141 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.772 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.943 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.748 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.127 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.670 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.496 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.600 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.053 ns               ;
; N/A                                     ; 28.98 MHz ( period = 34.506 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.494 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.472 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.990 ns               ;
; N/A                                     ; 29.02 MHz ( period = 34.464 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 29.11 MHz ( period = 34.348 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.781 ns               ;
; N/A                                     ; 29.16 MHz ( period = 34.298 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 29.17 MHz ( period = 34.284 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 29.26 MHz ( period = 34.172 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 29.32 MHz ( period = 34.106 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 13.137 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.627 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.992 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.992 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.603 ns               ;
; N/A                                     ; 29.45 MHz ( period = 33.952 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.729 ns               ;
; N/A                                     ; 29.51 MHz ( period = 33.888 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.699 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.862 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.092 ns               ;
; N/A                                     ; 29.64 MHz ( period = 33.738 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 12.975 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.726 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.171 ns               ;
; N/A                                     ; 29.67 MHz ( period = 33.702 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.604 ns               ;
; N/A                                     ; 29.68 MHz ( period = 33.698 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 29.68 MHz ( period = 33.694 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.602 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.650 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.579 ns               ;
; N/A                                     ; 29.73 MHz ( period = 33.636 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.979 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.564 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.556 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.966 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.478 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.925 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.406 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 11.009 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.314 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.964 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.310 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.961 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.272 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.941 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.260 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.226 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.216 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.769 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.186 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.898 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.150 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.882 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.148 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 6.057 ns                ;
; N/A                                     ; 30.18 MHz ( period = 33.132 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.874 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.114 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.312 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.892 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.083 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.886 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.844 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.049 ns               ;
; N/A                                     ; 30.47 MHz ( period = 32.822 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.040 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.802 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.780 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 30.67 MHz ( period = 32.600 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.056 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.592 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 30.72 MHz ( period = 32.554 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 30.76 MHz ( period = 32.508 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.009 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.432 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.521 ns               ;
; N/A                                     ; 30.86 MHz ( period = 32.406 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.322 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 10.347 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.300 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 30.98 MHz ( period = 32.280 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 30.99 MHz ( period = 32.270 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 30.99 MHz ( period = 32.268 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.441 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.258 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.334 ns                ;
; N/A                                     ; 31.07 MHz ( period = 32.182 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.844 ns                ;
; N/A                                     ; 31.16 MHz ( period = 32.090 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.798 ns                ;
; N/A                                     ; 31.20 MHz ( period = 32.050 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.333 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.030 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.320 ns               ;
; N/A                                     ; 31.24 MHz ( period = 32.014 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 10.044 ns               ;
; N/A                                     ; 31.26 MHz ( period = 31.992 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.627 ns                ;
; N/A                                     ; 31.46 MHz ( period = 31.788 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 31.47 MHz ( period = 31.778 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 15.513 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.746 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 31.51 MHz ( period = 31.740 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.698 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.732 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.170 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.680 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.672 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.626 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 31.62 MHz ( period = 31.624 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.568 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.958 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.534 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 15.032 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.532 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.317 ns                ;
; N/A                                     ; 31.74 MHz ( period = 31.510 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.462 ns                ;
; N/A                                     ; 31.78 MHz ( period = 31.470 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.468 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.424 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.175 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.406 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 14.959 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.404 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.400 ns )                    ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.332 ns                ;
; N/A                                     ; 31.86 MHz ( period = 31.386 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.877 ns                ;
; N/A                                     ; 31.87 MHz ( period = 31.380 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.090 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.372 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.869 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.370 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.318 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.366 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.159 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.310 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 12.553 ns               ;
; N/A                                     ; 31.96 MHz ( period = 31.290 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.475 ns               ;
; N/A                                     ; 31.96 MHz ( period = 31.290 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 15.092 ns               ;
; N/A                                     ; 32.04 MHz ( period = 31.210 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.622 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.202 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.908 ns                ;
; N/A                                     ; 32.07 MHz ( period = 31.186 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 32.07 MHz ( period = 31.182 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.978 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.182 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.061 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.170 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.515 ns                ;
; N/A                                     ; 32.09 MHz ( period = 31.166 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.600 ns               ;
; N/A                                     ; 32.11 MHz ( period = 31.146 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.337 ns                ;
; N/A                                     ; 32.11 MHz ( period = 31.142 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.479 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.118 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.102 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.102 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 32.16 MHz ( period = 31.098 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.209 ns                ;
; N/A                                     ; 32.17 MHz ( period = 31.082 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 32.19 MHz ( period = 31.062 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.365 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.044 ns )                    ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                   ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 8.169 ns                ;
; N/A                                     ; 32.24 MHz ( period = 31.018 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.814 ns                ;
; N/A                                     ; 32.24 MHz ( period = 31.016 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.507 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.004 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 32.26 MHz ( period = 30.998 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.803 ns                ;
; N/A                                     ; 32.26 MHz ( period = 30.998 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 32.27 MHz ( period = 30.992 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.826 ns               ;
; N/A                                     ; 32.30 MHz ( period = 30.960 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 15.150 ns               ;
; N/A                                     ; 32.32 MHz ( period = 30.942 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.488 ns               ;
; N/A                                     ; 32.32 MHz ( period = 30.936 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 32.34 MHz ( period = 30.924 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.509 ns                ;
; N/A                                     ; 32.35 MHz ( period = 30.912 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.763 ns                ;
; N/A                                     ; 32.39 MHz ( period = 30.878 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.647 ns               ;
; N/A                                     ; 32.42 MHz ( period = 30.842 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.006 ns                ;
; N/A                                     ; 32.43 MHz ( period = 30.834 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 32.45 MHz ( period = 30.820 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 14.951 ns               ;
; N/A                                     ; 32.45 MHz ( period = 30.812 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.324 ns                ;
; N/A                                     ; 32.46 MHz ( period = 30.804 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.788 ns               ;
; N/A                                     ; 32.47 MHz ( period = 30.802 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 32.49 MHz ( period = 30.778 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.245 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.768 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.689 ns                ;
; N/A                                     ; 32.53 MHz ( period = 30.742 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 32.54 MHz ( period = 30.732 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.547 ns                ;
; N/A                                     ; 32.56 MHz ( period = 30.708 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 32.57 MHz ( period = 30.700 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.557 ns                ;
; N/A                                     ; 32.57 MHz ( period = 30.700 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 32.58 MHz ( period = 30.694 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0    ; CLK0       ; CLK0     ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.654 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.086 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.652 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.632 ns                ;
; N/A                                     ; 32.62 MHz ( period = 30.652 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 14.879 ns               ;
; N/A                                     ; 32.63 MHz ( period = 30.642 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 12.221 ns               ;
; N/A                                     ; 32.65 MHz ( period = 30.626 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.850 ns                ;
; N/A                                     ; 32.69 MHz ( period = 30.590 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.314 ns               ;
; N/A                                     ; 32.70 MHz ( period = 30.580 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 14.573 ns               ;
; N/A                                     ; 32.72 MHz ( period = 30.558 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.671 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.516 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 32.79 MHz ( period = 30.498 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.268 ns               ;
; N/A                                     ; 32.79 MHz ( period = 30.498 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 14.871 ns               ;
; N/A                                     ; 32.87 MHz ( period = 30.422 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.874 ns               ;
; N/A                                     ; 32.91 MHz ( period = 30.390 ns )                    ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.364 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 15.189 ns               ;
; N/A                                     ; 32.97 MHz ( period = 30.328 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 32.98 MHz ( period = 30.326 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 9.144 ns                ;
; N/A                                     ; 33.03 MHz ( period = 30.274 ns )                    ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                               ; CLK0       ; CLK0     ; None                        ; None                      ; 12.156 ns               ;
; N/A                                     ; 33.04 MHz ( period = 30.264 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.240 ns )                    ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 7.644 ns                ;
; N/A                                     ; 33.07 MHz ( period = 30.236 ns )                    ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                   ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0 ; CLK0       ; CLK0     ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 33.08 MHz ( period = 30.230 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 33.11 MHz ( period = 30.202 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 33.13 MHz ( period = 30.188 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.492 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.178 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 33.14 MHz ( period = 30.174 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                            ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                       ; CLK0       ; CLK0     ; None                        ; None                      ; 7.726 ns                ;
; N/A                                     ; 33.16 MHz ( period = 30.154 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                            ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                      ; CLK0       ; CLK0     ; None                        ; None                      ; 7.725 ns                ;
; N/A                                     ; 33.20 MHz ( period = 30.122 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.108 ns )                    ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 14.214 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.082 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.616 ns                ;
; N/A                                     ; 33.26 MHz ( period = 30.070 ns )                    ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                   ; CLK0       ; CLK0     ; None                        ; None                      ; 7.577 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'P11_2'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                         ; To                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; P11_2      ; P11_2    ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[1] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[2] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[3] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4] ; P11_2      ; P11_2    ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]  ; dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]  ; P11_2      ; P11_2    ; None                        ; None                      ; 1.027 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK0'                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; CLK0       ; CLK0     ; None                       ; None                       ; 6.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                     ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; CLK0       ; CLK0     ; None                       ; None                       ; 6.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                     ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; CLK0       ; CLK0     ; None                       ; None                       ; 6.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; CLK0       ; CLK0     ; None                       ; None                       ; 6.433 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                          ;
+-------+--------------+------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Slack ; Required tsu ; Actual tsu ; From                ; To                                                                                                                                                                           ; To Clock            ;
+-------+--------------+------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; N/A   ; None         ; 9.061 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 9.061 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.805 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.682 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.662 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.662 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.662 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.356 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.287 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.287 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.287 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.287 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.287 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 8.205 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A   ; None         ; 8.205 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A   ; None         ; 8.177 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.177 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.177 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.177 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.122 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.122 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 8.122 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 7.213 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 7.213 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 6.769 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ;
; N/A   ; None         ; 6.336 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ;
; N/A   ; None         ; 6.238 ns   ; IN[0]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 6.045 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.474 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.474 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.474 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.474 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.432 ns   ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 5.428 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 5.428 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 5.411 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.386 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.384 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.369 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.367 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.350 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.341 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.340 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                           ; altera_reserved_tck ;
; N/A   ; None         ; 5.324 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.315 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.302 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; altera_reserved_tck ;
; N/A   ; None         ; 5.249 ns   ; IN[2]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 5.074 ns   ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 5.058 ns   ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 5.036 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 5.027 ns   ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 5.011 ns   ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; altera_reserved_tck ;
; N/A   ; None         ; 4.920 ns   ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.886 ns   ; IN[2]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.868 ns   ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.729 ns   ; IN[5]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.716 ns   ; IN[0]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.648 ns   ; IN[2]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.594 ns   ; IN[2]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.558 ns   ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 4.548 ns   ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.496 ns   ; IN[3]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.445 ns   ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.392 ns   ; IN[2]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.337 ns   ; IN[1]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.333 ns   ; IN[5]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.241 ns   ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.197 ns   ; IN[0]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.144 ns   ; IN[0]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.122 ns   ; IN[3]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 4.096 ns   ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 4.013 ns   ; IN[0]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.967 ns   ; IN[5]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.963 ns   ; IN[5]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.952 ns   ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 3.916 ns   ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 3.875 ns   ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 3.791 ns   ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 3.731 ns   ; IN[4]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.691 ns   ; IN[2]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 3.680 ns   ; IN[3]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.643 ns   ; IN[4]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.627 ns   ; IN[5]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.520 ns   ; IN[0]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                               ; CLK0                ;
; N/A   ; None         ; 3.507 ns   ; IN[2]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                               ; CLK0                ;
; N/A   ; None         ; 3.496 ns   ; IN[7]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.428 ns   ; IN[3]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.427 ns   ; IN[5]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                               ; CLK0                ;
; N/A   ; None         ; 3.415 ns   ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 3.303 ns   ; IN[7]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.279 ns   ; IN[4]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.271 ns   ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 3.244 ns   ; SWA                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 3.236 ns   ; IN[6]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.192 ns   ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 3.180 ns   ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 3.163 ns   ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 3.151 ns   ; IN[7]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.124 ns   ; IN[4]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.113 ns   ; IN[1]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.113 ns   ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                       ; CLK0                ;
; N/A   ; None         ; 3.101 ns   ; IN[7]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 3.026 ns   ; IN[3]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.992 ns   ; IN[4]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.987 ns   ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 2.967 ns   ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 2.894 ns   ; IN[7]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.878 ns   ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                      ; CLK0                ;
; N/A   ; None         ; 2.863 ns   ; IN[5]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 2.845 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; altera_reserved_tck ;
; N/A   ; None         ; 2.798 ns   ; IN[6]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.675 ns   ; IN[6]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.607 ns   ; IN[6]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.457 ns   ; IN[3]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 2.452 ns   ; IN[4]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 2.410 ns   ; IN[6]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.407 ns   ; IN[4]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                               ; CLK0                ;
; N/A   ; None         ; 2.398 ns   ; IN[0]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 2.346 ns   ; SWB                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 2.336 ns   ; IN[3]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                               ; CLK0                ;
; N/A   ; None         ; 2.315 ns   ; IN[1]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.296 ns   ; IN[1]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 2.021 ns   ; IN[6]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 2.019 ns   ; IN[7]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A   ; None         ; 1.934 ns   ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] ; altera_reserved_tck ;
; N/A   ; None         ; 1.873 ns   ; IN[7]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                               ; CLK0                ;
; N/A   ; None         ; 1.803 ns   ; IN[1]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                               ; CLK0                ;
; N/A   ; None         ; 1.801 ns   ; IN[1]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A   ; None         ; 1.760 ns   ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ;
; N/A   ; None         ; 1.698 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A   ; None         ; 1.620 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ;
; N/A   ; None         ; 1.569 ns   ; IN[6]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                               ; CLK0                ;
; N/A   ; None         ; 1.497 ns   ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; altera_reserved_tck ;
; N/A   ; None         ; 1.422 ns   ; RST0                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 1.362 ns   ; SWA                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 1.240 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ;
; N/A   ; None         ; 1.171 ns   ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ; altera_reserved_tck ;
; N/A   ; None         ; 1.120 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                          ; altera_reserved_tck ;
; N/A   ; None         ; 1.063 ns   ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                 ; altera_reserved_tck ;
; N/A   ; None         ; 1.035 ns   ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                  ; altera_reserved_tck ;
; N/A   ; None         ; 1.021 ns   ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ;
; N/A   ; None         ; 0.995 ns   ; altera_reserved_tdi ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A   ; None         ; 0.813 ns   ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                       ; altera_reserved_tck ;
; N/A   ; None         ; 0.792 ns   ; SWB                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 0.498 ns   ; RST0                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A   ; None         ; 0.440 ns   ; IN[1]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
+-------+--------------+------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                      ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 35.796 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.645 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.506 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.433 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.316 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.235 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 35.203 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 34.702 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 34.660 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 34.125 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 34.071 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 33.961 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 33.860 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 33.643 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 33.172 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.993 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.925 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.826 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.659 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.432 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.316 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.239 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.236 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 32.058 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.625 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.614 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.612 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.363 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.358 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.285 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.215 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 31.117 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 31.076 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.966 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.875 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.827 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.766 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.754 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.684 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.556 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.524 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.511 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.372 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.371 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 30.361 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.337 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.185 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.154 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 30.116 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.066 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 30.054 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 30.023 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 30.019 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 29.981 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 29.823 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.800 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.718 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 29.692 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 29.637 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.581 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 29.571 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.490 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.460 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 29.446 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 29.440 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.413 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 29.392 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 29.348 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.342 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                    ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.317 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.282 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 29.274 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.252 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.227 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 29.226 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 29.181 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 29.148 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 29.098 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 29.086 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 29.055 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 29.019 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 29.009 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 29.002 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 28.966 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.964 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 28.941 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.929 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.925 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.890 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.872 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 28.864 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 28.862 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 28.773 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 28.764 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 28.733 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.717 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.668 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.631 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.591 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 28.535 ns  ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_we_reg   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 28.501 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 28.425 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 28.417 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.327 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.294 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.242 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.228 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.212 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 28.149 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 28.149 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 28.034 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.967 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.924 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.906 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.893 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                    ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.857 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 27.809 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0 ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 27.802 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.753 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 27.711 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.651 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 27.631 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.577 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 27.546 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                   ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.346 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 27.337 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.308 ns  ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 27.263 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                            ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 27.206 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                   ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 27.027 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 26.922 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.857 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.833 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                   ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 26.768 ns  ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.757 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                    ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.668 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 26.654 ns  ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.579 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.569 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.544 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.533 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.481 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.478 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.452 ns  ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 26.437 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 26.334 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 26.320 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.269 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.176 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                            ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 26.163 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.089 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 26.024 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 26.009 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                   ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 26.001 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.973 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 25.917 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[3] ; CLK0       ;
; N/A                                     ; None                                                ; 25.914 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 25.881 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.870 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 25.797 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 25.761 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.733 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 25.725 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.712 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                   ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.690 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 25.667 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.639 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 25.564 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                    ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.543 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 25.492 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.475 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 25.474 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                            ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.463 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 25.459 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.368 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 25.304 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                   ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 25.294 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.283 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 25.270 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 25.247 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.135 ns  ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                   ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 25.089 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 25.079 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 25.066 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[7] ; CLK0       ;
; N/A                                     ; None                                                ; 25.056 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                    ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 25.043 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 25.034 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 24.988 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 24.906 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                            ; BUS[5] ; CLK0       ;
; N/A                                     ; None                                                ; 24.901 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                   ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 24.862 ns  ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 24.822 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[0] ; CLK0       ;
; N/A                                     ; None                                                ; 24.729 ns  ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                   ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 24.647 ns  ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0 ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 24.646 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                            ; BUS[2] ; CLK0       ;
; N/A                                     ; None                                                ; 24.634 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                    ; BUS[1] ; CLK0       ;
; N/A                                     ; None                                                ; 24.621 ns  ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                    ; BUS[6] ; CLK0       ;
; N/A                                     ; None                                                ; 24.360 ns  ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                ; P10_1  ; CLK0       ;
; N/A                                     ; None                                                ; 24.357 ns  ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_we_reg   ; BUS[4] ; CLK0       ;
; N/A                                     ; None                                                ; 24.352 ns  ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                            ; BUS[1] ; CLK0       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                           ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+-------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To     ;
+-------+-------------------+-----------------+-------+--------+
; N/A   ; None              ; 20.555 ns       ; SWA   ; P10_1  ;
; N/A   ; None              ; 20.434 ns       ; IN[2] ; P10_1  ;
; N/A   ; None              ; 20.314 ns       ; IN[0] ; P10_1  ;
; N/A   ; None              ; 19.828 ns       ; IN[6] ; P10_1  ;
; N/A   ; None              ; 18.889 ns       ; SWB   ; P10_1  ;
; N/A   ; None              ; 18.839 ns       ; IN[1] ; P10_1  ;
; N/A   ; None              ; 18.788 ns       ; IN[5] ; P10_1  ;
; N/A   ; None              ; 18.744 ns       ; IN[4] ; P10_1  ;
; N/A   ; None              ; 18.665 ns       ; RST0  ; P10_1  ;
; N/A   ; None              ; 18.552 ns       ; IN[3] ; P10_1  ;
; N/A   ; None              ; 16.982 ns       ; IN[7] ; P10_1  ;
; N/A   ; None              ; 15.953 ns       ; IN[4] ; BUS[4] ;
; N/A   ; None              ; 14.543 ns       ; IN[3] ; BUS[3] ;
; N/A   ; None              ; 14.377 ns       ; IN[5] ; BUS[5] ;
; N/A   ; None              ; 14.205 ns       ; IN[2] ; BUS[2] ;
; N/A   ; None              ; 14.007 ns       ; IN[0] ; BUS[0] ;
; N/A   ; None              ; 13.204 ns       ; IN[7] ; BUS[7] ;
; N/A   ; None              ; 12.213 ns       ; IN[6] ; BUS[6] ;
; N/A   ; None              ; 12.115 ns       ; IN[1] ; BUS[1] ;
+-------+-------------------+-----------------+-------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                 ;
+---------------+-------------+-----------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Minimum Slack ; Required th ; Actual th ; From                ; To                                                                                                                                                                           ; To Clock            ;
+---------------+-------------+-----------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; N/A           ; None        ; 5.107 ns  ; IN[6]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]                                                               ; CLK0                ;
; N/A           ; None        ; 4.873 ns  ; IN[1]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[1]                                                               ; CLK0                ;
; N/A           ; None        ; 4.840 ns  ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.803 ns  ; IN[7]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[7]                                                               ; CLK0                ;
; N/A           ; None        ; 4.585 ns  ; IN[1]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 4.560 ns  ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 4.542 ns  ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.514 ns  ; IN[6]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.455 ns  ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.428 ns  ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 4.359 ns  ; IN[1]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 4.340 ns  ; IN[3]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[3]                                                               ; CLK0                ;
; N/A           ; None        ; 4.332 ns  ; IN[1]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.319 ns  ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 4.312 ns  ; IN[7]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 4.270 ns  ; IN[6]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 4.269 ns  ; IN[4]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[4]                                                               ; CLK0                ;
; N/A           ; None        ; 4.268 ns  ; IN[1]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 4.081 ns  ; IN[6]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.772 ns  ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.755 ns  ; IN[6]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.750 ns  ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.750 ns  ; IN[6]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.729 ns  ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 3.649 ns  ; IN[1]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.645 ns  ; IN[3]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 3.644 ns  ; IN[7]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.636 ns  ; IN[7]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.620 ns  ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.574 ns  ; IN[7]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.548 ns  ; IN[4]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.525 ns  ; IN[3]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.525 ns  ; IN[6]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.474 ns  ; IN[4]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.464 ns  ; IN[4]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.452 ns  ; IN[7]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.419 ns  ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.324 ns  ; IN[3]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.249 ns  ; IN[5]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[5]                                                               ; CLK0                ;
; N/A           ; None        ; 3.173 ns  ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 3.169 ns  ; IN[2]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[2]                                                               ; CLK0                ;
; N/A           ; None        ; 3.157 ns  ; IN[5]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 3.156 ns  ; IN[0]               ; counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]                                                               ; CLK0                ;
; N/A           ; None        ; 3.034 ns  ; IN[4]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 3.016 ns  ; IN[4]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.937 ns  ; IN[5]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.924 ns  ; IN[4]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.862 ns  ; IN[7]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.822 ns  ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 2.692 ns  ; IN[3]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.691 ns  ; IN[3]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.666 ns  ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 2.654 ns  ; IN[2]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 2.633 ns  ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 2.598 ns  ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                      ; CLK0                ;
; N/A           ; None        ; 2.583 ns  ; IN[0]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.576 ns  ; IN[5]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.540 ns  ; IN[0]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.446 ns  ; IN[0]               ; REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                       ; CLK0                ;
; N/A           ; None        ; 2.438 ns  ; IN[1]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.266 ns  ; IN[3]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.234 ns  ; IN[5]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.218 ns  ; IN[0]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.210 ns  ; IN[5]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.187 ns  ; IN[0]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 2.158 ns  ; IN[2]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 1.917 ns  ; IN[2]               ; lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 1.877 ns  ; IN[2]               ; lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 1.816 ns  ; IN[5]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 1.774 ns  ; IN[2]               ; lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 1.633 ns  ; RST0                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; 1.319 ns  ; IN[2]               ; lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; 0.557 ns  ; IN[0]               ; lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]                                                                                                                   ; CLK0                ;
; N/A           ; None        ; -0.254 ns ; IN[1]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -0.606 ns ; SWB                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; -0.622 ns ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                       ; altera_reserved_tck ;
; N/A           ; None        ; -0.804 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A           ; None        ; -0.830 ns ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ; altera_reserved_tck ;
; N/A           ; None        ; -0.844 ns ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                  ; altera_reserved_tck ;
; N/A           ; None        ; -0.872 ns ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                 ; altera_reserved_tck ;
; N/A           ; None        ; -0.929 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                          ; altera_reserved_tck ;
; N/A           ; None        ; -0.980 ns ; altera_reserved_tdi ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ; altera_reserved_tck ;
; N/A           ; None        ; -0.989 ns ; RST0                ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; -1.049 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                          ; altera_reserved_tck ;
; N/A           ; None        ; -1.176 ns ; SWA                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a0~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; -1.306 ns ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; altera_reserved_tck ;
; N/A           ; None        ; -1.429 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -1.507 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A           ; None        ; -1.569 ns ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                              ; altera_reserved_tck ;
; N/A           ; None        ; -1.743 ns ; altera_reserved_tdi ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] ; altera_reserved_tck ;
; N/A           ; None        ; -1.833 ns ; IN[7]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -1.835 ns ; IN[6]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -2.160 ns ; SWB                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; -2.212 ns ; IN[0]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -2.266 ns ; IN[4]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -2.271 ns ; IN[3]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -2.654 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                             ; altera_reserved_tck ;
; N/A           ; None        ; -2.677 ns ; IN[5]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -3.058 ns ; SWA                 ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0                                    ; CLK0                ;
; N/A           ; None        ; -3.505 ns ; IN[2]               ; lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|altsyncram_f6a2:altsyncram1|ram_block3a0~porta_datain_reg0                                 ; CLK0                ;
; N/A           ; None        ; -4.820 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -4.845 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.111 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -5.124 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.133 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.149 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -5.150 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.159 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -5.176 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -5.178 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.193 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -5.195 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.220 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.237 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -5.237 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -5.283 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.283 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -5.283 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.283 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                      ; altera_reserved_tck ;
; N/A           ; None        ; -5.782 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A           ; None        ; -5.854 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -6.145 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                         ; altera_reserved_tck ;
; N/A           ; None        ; -6.147 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                        ; altera_reserved_tck ;
; N/A           ; None        ; -6.578 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                         ; altera_reserved_tck ;
; N/A           ; None        ; -7.022 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -7.022 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                     ; altera_reserved_tck ;
; N/A           ; None        ; -7.931 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.931 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.931 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.986 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.986 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.986 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -7.986 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -8.096 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.096 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.096 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.096 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.096 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.165 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -8.471 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.471 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.471 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.491 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -8.614 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                    ; altera_reserved_tck ;
; N/A           ; None        ; -8.870 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                           ; altera_reserved_tck ;
; N/A           ; None        ; -8.870 ns ; altera_reserved_tms ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                           ; altera_reserved_tck ;
+---------------+-------------+-----------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; SW_B                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_B               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED_B               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P10_1               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P37_10              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P36_9               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IN[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P12_3                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P11_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SW_B                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00548 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-010 s                 ; 8.84e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00548 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-010 s                ; 8.84e-010 s                ; Yes                       ; Yes                       ;
; RAM_B               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00548 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-010 s                 ; 8.84e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00548 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-010 s                ; 8.84e-010 s                ; Yes                       ; Yes                       ;
; LED_B               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; P10_1               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00548 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-010 s                 ; 8.84e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00548 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-010 s                ; 8.84e-010 s                ; Yes                       ; Yes                       ;
; BUS[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; BUS[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00548 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-010 s                 ; 8.84e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00548 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-010 s                ; 8.84e-010 s                ; Yes                       ; Yes                       ;
; BUS[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00548 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-010 s                 ; 8.84e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00548 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-010 s                ; 8.84e-010 s                ; Yes                       ; Yes                       ;
; P37_10              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; P36_9               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.49e-006 V                  ; 2.33 V              ; 1.49e-006 V         ; 0.027 V                              ; 0.207 V                              ; 1.68e-009 s                 ; 4.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.49e-006 V                 ; 2.33 V             ; 1.49e-006 V        ; 0.027 V                             ; 0.207 V                             ; 1.68e-009 s                ; 4.49e-009 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00829 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00829 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0032 V           ; 0.118 V                              ; 0.017 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0032 V          ; 0.118 V                             ; 0.017 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SW_B                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_B               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; LED_B               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P10_1               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; BUS[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; BUS[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; BUS[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; P37_10              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P36_9               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-007 V                  ; 2.65 V              ; 2.05e-007 V         ; 0.264 V                              ; 0.196 V                              ; 9.54e-010 s                 ; 2.67e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-007 V                 ; 2.65 V             ; 2.05e-007 V        ; 0.264 V                             ; 0.196 V                             ; 9.54e-010 s                ; 2.67e-009 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Dec 02 18:02:42 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "uA_reg:inst6|inst~latch" is a latch
    Warning: Node "uA_reg:inst6|inst1~latch" is a latch
    Warning: Node "uA_reg:inst6|inst3~latch" is a latch
    Warning: Node "uA_reg:inst6|inst2~latch" is a latch
    Warning: Node "uA_reg:inst6|inst4~latch" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch2:inst28|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst20|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "REG0_2:inst14|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch2:inst30|lpm_latch:lpm_latch_component|latches[5]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_reserved_tck" is an undefined clock
    Info: Assuming node "CLK0" is an undefined clock
    Info: Assuming node "P11_2" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch2:inst29|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "inst32" as buffer
    Info: Detected gated clock "REG0_2:inst14|inst8~0" as buffer
    Info: Detected ripple clock "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]" as buffer
    Info: Detected ripple clock "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[0]" as buffer
    Info: Detected ripple clock "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]" as buffer
    Info: Detected gated clock "dsplay:inst1|dsp:48|135" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected gated clock "inst23" as buffer
    Info: Detected gated clock "inst22~0" as buffer
    Info: Detected gated clock "inst23~0" as buffer
    Info: Detected gated clock "REG0_2:inst14|inst7~0" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "REG0_2:inst14|inst6~0" as buffer
    Info: Detected gated clock "inst31" as buffer
    Info: Detected ripple clock "step:inst36|inst8" as buffer
    Info: Detected ripple clock "step:inst36|inst9" as buffer
    Info: Detected ripple clock "step:inst36|inst6" as buffer
    Info: Detected ripple clock "step:inst36|inst7" as buffer
    Info: Detected gated clock "step:inst36|inst1" as buffer
    Info: Detected ripple clock "lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0" as buffer
    Info: Detected ripple clock "step:inst36|inst5" as buffer
Info: Clock "altera_reserved_tck" has Internal fmax of 154.46 MHz between source register "lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out" and destination register "sld_hub:sld_hub_inst|tdo" (period= 6.474 ns)
    Info: + Longest register to register delay is 3.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y17_N19; Fanout = 2; REG Node = 'lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
        Info: 2: + IC(0.954 ns) + CELL(0.472 ns) = 1.426 ns; Loc. = LCCOMB_X28_Y15_N28; Fanout = 1; COMB Node = 'lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~2'
        Info: 3: + IC(0.256 ns) + CELL(0.177 ns) = 1.859 ns; Loc. = LCCOMB_X28_Y15_N22; Fanout = 1; COMB Node = 'lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3'
        Info: 4: + IC(0.264 ns) + CELL(0.327 ns) = 2.450 ns; Loc. = LCCOMB_X28_Y15_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~9'
        Info: 5: + IC(0.258 ns) + CELL(0.177 ns) = 2.885 ns; Loc. = LCCOMB_X28_Y15_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.000 ns; Loc. = FF_X28_Y15_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.268 ns ( 42.27 % )
        Info: Total interconnect delay = 1.732 ns ( 57.73 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "altera_reserved_tck" to destination register is 4.748 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'altera_reserved_tck'
            Info: 2: + IC(0.000 ns) + CELL(0.988 ns) = 0.988 ns; Loc. = IOIBUF_X0_Y17_N1; Fanout = 1; COMB Node = 'altera_reserved_tck~input'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.988 ns; Loc. = JTAG_X1_Y15_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'
            Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 2.865 ns; Loc. = CLKCTRL_G1; Fanout = 169; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 5: + IC(1.203 ns) + CELL(0.680 ns) = 4.748 ns; Loc. = FF_X28_Y15_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 1.668 ns ( 35.13 % )
            Info: Total interconnect delay = 3.080 ns ( 64.87 % )
        Info: - Longest clock path from clock "altera_reserved_tck" to source register is 4.745 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'altera_reserved_tck'
            Info: 2: + IC(0.000 ns) + CELL(0.988 ns) = 0.988 ns; Loc. = IOIBUF_X0_Y17_N1; Fanout = 1; COMB Node = 'altera_reserved_tck~input'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.988 ns; Loc. = JTAG_X1_Y15_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'
            Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 2.865 ns; Loc. = CLKCTRL_G1; Fanout = 169; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 5: + IC(1.200 ns) + CELL(0.680 ns) = 4.745 ns; Loc. = FF_X28_Y17_N19; Fanout = 2; REG Node = 'lpm_ram_dq0:inst24|altsyncram:altsyncram_component|altsyncram_11k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out'
            Info: Total cell delay = 1.668 ns ( 35.15 % )
            Info: Total interconnect delay = 3.077 ns ( 64.85 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Micro setup delay of destination is -0.021 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CLK0" has Internal fmax of 25.96 MHz between source register "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]" and destination memory "lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0" (period= 38.522 ns)
    Info: + Longest register to memory delay is 10.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 26; REG Node = 'lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(1.303 ns) + CELL(0.324 ns) = 1.627 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 10; COMB Node = 'ALU181:inst9|F9~214'
        Info: 3: + IC(0.951 ns) + CELL(0.565 ns) = 3.143 ns; Loc. = LCCOMB_X24_Y11_N14; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 3.216 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 3.289 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~7'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 3.362 ns; Loc. = LCCOMB_X24_Y11_N20; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~9'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 3.435 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~11'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 3.508 ns; Loc. = LCCOMB_X24_Y11_N24; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~13'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 3.581 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 2; COMB Node = 'ALU181:inst9|Add15~15'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 3.654 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'ALU181:inst9|Add15~17'
        Info: 11: + IC(0.000 ns) + CELL(0.607 ns) = 4.261 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 1; COMB Node = 'ALU181:inst9|Add15~18'
        Info: 12: + IC(0.829 ns) + CELL(0.327 ns) = 5.417 ns; Loc. = LCCOMB_X24_Y12_N30; Fanout = 1; COMB Node = 'ALU181:inst9|Mux0~5'
        Info: 13: + IC(0.260 ns) + CELL(0.327 ns) = 6.004 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 1; COMB Node = 'ALU181:inst9|Mux0~6'
        Info: 14: + IC(0.254 ns) + CELL(0.177 ns) = 6.435 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 1; COMB Node = 'ALU181:inst9|Mux0~10'
        Info: 15: + IC(0.871 ns) + CELL(0.177 ns) = 7.483 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'ALU181:inst9|Mux0~15'
        Info: 16: + IC(0.253 ns) + CELL(0.177 ns) = 7.913 ns; Loc. = LCCOMB_X24_Y13_N6; Fanout = 3; COMB Node = 'uI_C:inst7|inst8'
        Info: 17: + IC(0.847 ns) + CELL(0.177 ns) = 8.937 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 3; COMB Node = 'uA_reg:inst6|inst4~head_lut'
        Info: 18: + IC(1.651 ns) + CELL(0.087 ns) = 10.675 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
        Info: Total cell delay = 3.456 ns ( 32.37 % )
        Info: Total interconnect delay = 7.219 ns ( 67.63 % )
    Info: - Smallest clock skew is -8.654 ns
        Info: + Shortest clock path from clock "CLK0" to destination memory is 6.237 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
            Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
            Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
            Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N23; Fanout = 4; REG Node = 'step:inst36|inst5'
            Info: 5: + IC(1.187 ns) + CELL(1.106 ns) = 6.237 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
            Info: Total cell delay = 3.252 ns ( 52.14 % )
            Info: Total interconnect delay = 2.985 ns ( 47.86 % )
        Info: - Longest clock path from clock "CLK0" to source register is 14.891 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
            Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
            Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
            Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N23; Fanout = 4; REG Node = 'step:inst36|inst5'
            Info: 5: + IC(1.187 ns) + CELL(1.400 ns) = 6.531 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
            Info: 6: + IC(0.000 ns) + CELL(3.204 ns) = 9.735 ns; Loc. = M9K_X25_Y15_N0; Fanout = 9; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[13]'
            Info: 7: + IC(0.851 ns) + CELL(0.408 ns) = 10.994 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 1; COMB Node = 'inst22~0'
            Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 13.093 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst22~0clkctrl'
            Info: 9: + IC(1.621 ns) + CELL(0.177 ns) = 14.891 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 26; REG Node = 'lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 7.335 ns ( 49.26 % )
            Info: Total interconnect delay = 7.556 ns ( 50.74 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.068 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "P11_2" Internal fmax is restricted to 250.0 MHz between source register "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]" and destination register "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y12_N21; Fanout = 75; REG Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]'
            Info: 2: + IC(0.540 ns) + CELL(0.565 ns) = 1.105 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 2; COMB Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.178 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 2; COMB Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.251 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.324 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.607 ns) = 1.931 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_comb_bita4'
            Info: 7: + IC(0.000 ns) + CELL(0.115 ns) = 2.046 ns; Loc. = FF_X19_Y12_N29; Fanout = 7; REG Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]'
            Info: Total cell delay = 1.506 ns ( 73.61 % )
            Info: Total interconnect delay = 0.540 ns ( 26.39 % )
        Info: - Smallest clock skew is -0.419 ns
            Info: + Shortest clock path from clock "P11_2" to destination register is 7.607 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA8; Fanout = 1; CLK Node = 'P11_2'
                Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOIBUF_X16_Y0_N29; Fanout = 3; COMB Node = 'P11_2~input'
                Info: 3: + IC(1.421 ns) + CELL(0.941 ns) = 3.316 ns; Loc. = FF_X17_Y11_N13; Fanout = 4; REG Node = 'dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[2]'
                Info: 4: + IC(0.423 ns) + CELL(0.177 ns) = 3.916 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|135'
                Info: 5: + IC(1.818 ns) + CELL(0.000 ns) = 5.734 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'dsplay:inst1|dsp:48|135~clkctrl'
                Info: 6: + IC(1.193 ns) + CELL(0.680 ns) = 7.607 ns; Loc. = FF_X19_Y12_N29; Fanout = 7; REG Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[4]'
                Info: Total cell delay = 2.752 ns ( 36.18 % )
                Info: Total interconnect delay = 4.855 ns ( 63.82 % )
            Info: - Longest clock path from clock "P11_2" to source register is 8.026 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA8; Fanout = 1; CLK Node = 'P11_2'
                Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOIBUF_X16_Y0_N29; Fanout = 3; COMB Node = 'P11_2~input'
                Info: 3: + IC(1.421 ns) + CELL(0.941 ns) = 3.316 ns; Loc. = FF_X17_Y11_N11; Fanout = 9; REG Node = 'dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_26i:auto_generated|counter_reg_bit[1]'
                Info: 4: + IC(0.528 ns) + CELL(0.491 ns) = 4.335 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|135'
                Info: 5: + IC(1.818 ns) + CELL(0.000 ns) = 6.153 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'dsplay:inst1|dsp:48|135~clkctrl'
                Info: 6: + IC(1.193 ns) + CELL(0.680 ns) = 8.026 ns; Loc. = FF_X19_Y12_N21; Fanout = 75; REG Node = 'dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_46i:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 3.066 ns ( 38.20 % )
                Info: Total interconnect delay = 4.960 ns ( 61.80 % )
        Info: + Micro clock to output delay of source is 0.261 ns
        Info: + Micro setup delay of destination is -0.021 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "CLK0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]" and destination pin or register "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]" for clock "CLK0" (Hold time is 139 ps)
    Info: + Largest clock skew is 6.485 ns
        Info: + Longest clock path from clock "CLK0" to destination register is 15.109 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
            Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
            Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
            Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N23; Fanout = 4; REG Node = 'step:inst36|inst5'
            Info: 5: + IC(1.187 ns) + CELL(1.400 ns) = 6.531 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
            Info: 6: + IC(0.000 ns) + CELL(3.204 ns) = 9.735 ns; Loc. = M9K_X25_Y15_N0; Fanout = 7; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[8]'
            Info: 7: + IC(1.296 ns) + CELL(0.408 ns) = 11.439 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'inst27'
            Info: 8: + IC(1.812 ns) + CELL(0.000 ns) = 13.251 ns; Loc. = CLKCTRL_G17; Fanout = 8; COMB Node = 'inst27~clkctrl'
            Info: 9: + IC(1.178 ns) + CELL(0.680 ns) = 15.109 ns; Loc. = FF_X21_Y13_N15; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]'
            Info: Total cell delay = 7.838 ns ( 51.88 % )
            Info: Total interconnect delay = 7.271 ns ( 48.12 % )
        Info: - Shortest clock path from clock "CLK0" to source register is 8.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
            Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
            Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
            Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N5; Fanout = 3; REG Node = 'step:inst36|inst8'
            Info: 5: + IC(0.612 ns) + CELL(0.398 ns) = 4.954 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'inst27'
            Info: 6: + IC(1.812 ns) + CELL(0.000 ns) = 6.766 ns; Loc. = CLKCTRL_G17; Fanout = 8; COMB Node = 'inst27~clkctrl'
            Info: 7: + IC(1.178 ns) + CELL(0.680 ns) = 8.624 ns; Loc. = FF_X21_Y13_N15; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]'
            Info: Total cell delay = 3.224 ns ( 37.38 % )
            Info: Total interconnect delay = 5.400 ns ( 62.62 % )
    Info: - Micro clock to output delay of source is 0.261 ns
    Info: - Shortest register to register delay is 6.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y13_N15; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]'
        Info: 2: + IC(5.710 ns) + CELL(0.472 ns) = 6.182 ns; Loc. = LCCOMB_X21_Y13_N14; Fanout = 1; COMB Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 6.297 ns; Loc. = FF_X21_Y13_N15; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[0]'
        Info: Total cell delay = 0.587 ns ( 9.32 % )
        Info: Total interconnect delay = 5.710 ns ( 90.68 % )
    Info: + Micro hold delay of destination is 0.212 ns
Info: tsu for register "sld_hub:sld_hub_inst|irf_reg[1][2]" (data pin = "altera_reserved_tms", clock pin = "altera_reserved_tck") is 9.061 ns
    Info: + Longest pin to register delay is 13.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L1; Fanout = 1; PIN Node = 'altera_reserved_tms'
        Info: 2: + IC(0.000 ns) + CELL(0.998 ns) = 0.998 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'altera_reserved_tms~input'
        Info: 3: + IC(0.000 ns) + CELL(5.666 ns) = 6.664 ns; Loc. = JTAG_X1_Y15_N0; Fanout = 22; COMB Node = 'altera_internal_jtag~TMSUTAP'
        Info: 4: + IC(2.893 ns) + CELL(0.455 ns) = 10.012 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 4; COMB Node = 'sld_hub:sld_hub_inst|irf_proc~2'
        Info: 5: + IC(1.187 ns) + CELL(0.177 ns) = 11.376 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|irf_reg[1][0]~71'
        Info: 6: + IC(0.268 ns) + CELL(0.177 ns) = 11.821 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst|irf_reg[1][0]~73'
        Info: 7: + IC(1.214 ns) + CELL(0.795 ns) = 13.830 ns; Loc. = FF_X28_Y15_N31; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
        Info: Total cell delay = 8.268 ns ( 59.78 % )
        Info: Total interconnect delay = 5.562 ns ( 40.22 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "altera_reserved_tck" to destination register is 4.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L2; Fanout = 1; CLK Node = 'altera_reserved_tck'
        Info: 2: + IC(0.000 ns) + CELL(0.988 ns) = 0.988 ns; Loc. = IOIBUF_X0_Y17_N1; Fanout = 1; COMB Node = 'altera_reserved_tck~input'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.988 ns; Loc. = JTAG_X1_Y15_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'
        Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 2.865 ns; Loc. = CLKCTRL_G1; Fanout = 169; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 5: + IC(1.203 ns) + CELL(0.680 ns) = 4.748 ns; Loc. = FF_X28_Y15_N31; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
        Info: Total cell delay = 1.668 ns ( 35.13 % )
        Info: Total interconnect delay = 3.080 ns ( 64.87 % )
Info: tco from clock "CLK0" to destination pin "P10_1" through register "lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]" is 35.796 ns
    Info: + Longest clock path from clock "CLK0" to source register is 14.891 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
        Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
        Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
        Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N23; Fanout = 4; REG Node = 'step:inst36|inst5'
        Info: 5: + IC(1.187 ns) + CELL(1.400 ns) = 6.531 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
        Info: 6: + IC(0.000 ns) + CELL(3.204 ns) = 9.735 ns; Loc. = M9K_X25_Y15_N0; Fanout = 9; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[13]'
        Info: 7: + IC(0.851 ns) + CELL(0.408 ns) = 10.994 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 1; COMB Node = 'inst22~0'
        Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 13.093 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst22~0clkctrl'
        Info: 9: + IC(1.621 ns) + CELL(0.177 ns) = 14.891 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 26; REG Node = 'lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 7.335 ns ( 49.26 % )
        Info: Total interconnect delay = 7.556 ns ( 50.74 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 20.905 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y12_N10; Fanout = 26; REG Node = 'lpm_latch0:inst19|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(1.303 ns) + CELL(0.324 ns) = 1.627 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 10; COMB Node = 'ALU181:inst9|F9~214'
        Info: 3: + IC(1.008 ns) + CELL(0.565 ns) = 3.200 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~1'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 3.273 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~3'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 3.346 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~5'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 3.419 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~7'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 3.492 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~9'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 3.565 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 2; COMB Node = 'ALU181:inst9|Add10~11'
        Info: 9: + IC(0.000 ns) + CELL(0.607 ns) = 4.172 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 1; COMB Node = 'ALU181:inst9|Add10~12'
        Info: 10: + IC(0.439 ns) + CELL(0.177 ns) = 4.788 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 1; COMB Node = 'ALU181:inst9|Mux2~9'
        Info: 11: + IC(0.793 ns) + CELL(0.177 ns) = 5.758 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 1; COMB Node = 'ALU181:inst9|Mux2~10'
        Info: 12: + IC(0.254 ns) + CELL(0.177 ns) = 6.189 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 1; COMB Node = 'ALU181:inst9|Mux2~11'
        Info: 13: + IC(0.886 ns) + CELL(0.177 ns) = 7.252 ns; Loc. = LCCOMB_X23_Y13_N30; Fanout = 1; COMB Node = 'ALU181:inst9|Mux2~12'
        Info: 14: + IC(1.169 ns) + CELL(0.177 ns) = 8.598 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 1; COMB Node = 'ALU181:inst9|Mux2~13'
        Info: 15: + IC(0.255 ns) + CELL(0.177 ns) = 9.030 ns; Loc. = LCCOMB_X21_Y10_N26; Fanout = 3; COMB Node = 'ALU181:inst9|Mux2~19'
        Info: 16: + IC(1.092 ns) + CELL(0.177 ns) = 10.299 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~15'
        Info: 17: + IC(1.577 ns) + CELL(0.471 ns) = 12.347 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1053w[2]~3'
        Info: 18: + IC(0.311 ns) + CELL(0.405 ns) = 13.063 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~9'
        Info: 19: + IC(0.892 ns) + CELL(0.472 ns) = 14.427 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs1046w[0]~10'
        Info: 20: + IC(0.864 ns) + CELL(0.473 ns) = 15.764 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~2'
        Info: 21: + IC(0.255 ns) + CELL(0.177 ns) = 16.196 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~3'
        Info: 22: + IC(0.298 ns) + CELL(0.473 ns) = 16.967 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11'
        Info: 23: + IC(1.466 ns) + CELL(2.472 ns) = 20.905 ns; Loc. = IOOBUF_X16_Y0_N23; Fanout = 1; COMB Node = 'P10_1~output'
        Info: 24: + IC(0.000 ns) + CELL(0.000 ns) = 20.905 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'P10_1'
        Info: Total cell delay = 8.043 ns ( 38.47 % )
        Info: Total interconnect delay = 12.862 ns ( 61.53 % )
Info: Longest tpd from source pin "SWA" to destination pin "P10_1" is 20.555 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V8; Fanout = 1; PIN Node = 'SWA'
    Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOIBUF_X11_Y0_N29; Fanout = 1; COMB Node = 'SWA~input'
    Info: 3: + IC(4.680 ns) + CELL(0.472 ns) = 6.096 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 1; COMB Node = 'uI_C:inst7|inst16~0'
    Info: 4: + IC(0.312 ns) + CELL(0.471 ns) = 6.879 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 3; COMB Node = 'uI_C:inst7|inst16~2'
    Info: 5: + IC(0.846 ns) + CELL(0.177 ns) = 7.902 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 3; COMB Node = 'uA_reg:inst6|inst~head_lut'
    Info: 6: + IC(1.191 ns) + CELL(0.455 ns) = 9.548 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs57w[3]~10'
    Info: 7: + IC(1.449 ns) + CELL(0.324 ns) = 11.321 ns; Loc. = LCCOMB_X27_Y12_N28; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~6'
    Info: 8: + IC(0.300 ns) + CELL(0.487 ns) = 12.108 ns; Loc. = LCCOMB_X27_Y12_N14; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~9'
    Info: 9: + IC(0.299 ns) + CELL(0.487 ns) = 12.894 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:127|mux_vrc:auto_generated|w_mux_outputs50w[0]~10'
    Info: 10: + IC(1.801 ns) + CELL(0.472 ns) = 15.167 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~6'
    Info: 11: + IC(0.252 ns) + CELL(0.177 ns) = 15.596 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~7'
    Info: 12: + IC(0.255 ns) + CELL(0.177 ns) = 16.028 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~8'
    Info: 13: + IC(0.262 ns) + CELL(0.327 ns) = 16.617 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'dsplay:inst1|dsp:48|lpm_mux:131|mux_6qc:auto_generated|result_node[0]~11'
    Info: 14: + IC(1.466 ns) + CELL(2.472 ns) = 20.555 ns; Loc. = IOOBUF_X16_Y0_N23; Fanout = 1; COMB Node = 'P10_1~output'
    Info: 15: + IC(0.000 ns) + CELL(0.000 ns) = 20.555 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'P10_1'
    Info: Total cell delay = 7.442 ns ( 36.21 % )
    Info: Total interconnect delay = 13.113 ns ( 63.79 % )
Info: th for register "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]" (data pin = "IN[6]", clock pin = "CLK0") is 5.107 ns
    Info: + Longest clock path from clock "CLK0" to destination register is 15.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLK0'
        Info: 2: + IC(0.000 ns) + CELL(1.028 ns) = 1.028 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'CLK0~input'
        Info: 3: + IC(1.518 ns) + CELL(0.177 ns) = 2.723 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 5; COMB Node = 'step:inst36|inst1'
        Info: 4: + IC(0.280 ns) + CELL(0.941 ns) = 3.944 ns; Loc. = FF_X21_Y11_N23; Fanout = 4; REG Node = 'step:inst36|inst5'
        Info: 5: + IC(1.187 ns) + CELL(1.400 ns) = 6.531 ns; Loc. = M9K_X25_Y15_N0; Fanout = 8; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|ram_block3a6~porta_address_reg0'
        Info: 6: + IC(0.000 ns) + CELL(3.204 ns) = 9.735 ns; Loc. = M9K_X25_Y15_N0; Fanout = 7; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_ol91:auto_generated|altsyncram_3s82:altsyncram1|q_a[8]'
        Info: 7: + IC(1.296 ns) + CELL(0.408 ns) = 11.439 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'inst27'
        Info: 8: + IC(1.812 ns) + CELL(0.000 ns) = 13.251 ns; Loc. = CLKCTRL_G17; Fanout = 8; COMB Node = 'inst27~clkctrl'
        Info: 9: + IC(1.178 ns) + CELL(0.680 ns) = 15.109 ns; Loc. = FF_X21_Y13_N27; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]'
        Info: Total cell delay = 7.838 ns ( 51.88 % )
        Info: Total interconnect delay = 7.271 ns ( 48.12 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 10.214 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V7; Fanout = 1; PIN Node = 'IN[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOIBUF_X7_Y0_N15; Fanout = 2; COMB Node = 'IN[6]~input'
        Info: 3: + IC(4.398 ns) + CELL(0.327 ns) = 5.669 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~12'
        Info: 4: + IC(0.728 ns) + CELL(0.327 ns) = 6.724 ns; Loc. = LCCOMB_X17_Y12_N0; Fanout = 2; COMB Node = 'lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~13'
        Info: 5: + IC(1.507 ns) + CELL(0.177 ns) = 8.408 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 1; COMB Node = 'lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~14'
        Info: 6: + IC(0.487 ns) + CELL(0.327 ns) = 9.222 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[6]~15'
        Info: 7: + IC(0.527 ns) + CELL(0.465 ns) = 10.214 ns; Loc. = FF_X21_Y13_N27; Fanout = 4; REG Node = 'counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated|counter_reg_bit[6]'
        Info: Total cell delay = 2.567 ns ( 25.13 % )
        Info: Total interconnect delay = 7.647 ns ( 74.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Fri Dec 02 18:02:43 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


