library ieee; use ieee.std_logic_1164.all;
use work.packages_ALU.all;

entity alu is
	port(A, B: in std_logic_vector(2 downto 0);
	     Cin: in std_logic;
		  S: in std_logic_vector(1 downto 0);
		  result: out std_logic_vector(5 downto 0));
end alu;

architecture main of alu is
begin

end main;		  
