/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "thielecpu/hardware/mu_core.v:25.1-228.10" *)
module mu_core(clk, rst_n, instruction, instr_valid, instr_allowed, receipt_required, current_mu_cost, proposed_cost, partition_count, memory_isolation, receipt_value, receipt_valid, receipt_accepted, cost_gate_open, partition_gate_open, core_status, enforcement_active);
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire [31:0] _0000_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0001_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0002_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0003_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0004_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0005_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire [3:0] _0042_;
  wire [1:0] _0043_;
  wire [3:0] _0044_;
  wire [1:0] _0045_;
  wire [3:0] _0046_;
  wire [1:0] _0047_;
  wire [1:0] _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire [15:0] _0052_;
  wire [7:0] _0053_;
  wire [3:0] _0054_;
  wire [1:0] _0055_;
  wire [3:0] _0056_;
  wire [1:0] _0057_;
  wire [15:0] _0058_;
  wire [7:0] _0059_;
  wire [3:0] _0060_;
  wire [1:0] _0061_;
  wire [15:0] _0062_;
  wire [7:0] _0063_;
  wire [3:0] _0064_;
  wire [1:0] _0065_;
  wire [15:0] _0066_;
  wire [7:0] _0067_;
  wire [3:0] _0068_;
  wire [1:0] _0069_;
  wire [3:0] _0070_;
  wire [1:0] _0071_;
  wire [3:0] _0072_;
  wire [1:0] _0073_;
  wire _0074_;
  wire _0075_;
  wire [3:0] _0076_;
  wire [1:0] _0077_;
  wire _0078_;
  wire [2:0] _0079_;
  wire [1:0] _0080_;
  wire [31:0] _0081_;
  wire [7:0] _0082_;
  wire [31:0] _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  (* src = "thielecpu/hardware/mu_core.v:166.17-166.118" *)
  wire _0090_;
  (* src = "thielecpu/hardware/mu_core.v:171.17-171.150" *)
  wire _0091_;
  (* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)
  wire _0092_;
  (* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)
  wire _0093_;
  (* src = "thielecpu/hardware/mu_core.v:213.48-214.72" *)
  wire _0094_;
  (* src = "thielecpu/hardware/mu_core.v:224.40-224.97" *)
  wire _0095_;
  (* src = "thielecpu/hardware/mu_core.v:116.41-116.72" *)
  wire _0096_;
  (* src = "thielecpu/hardware/mu_core.v:208.49-208.74" *)
  wire _0097_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71" *)
  wire _0098_;
  (* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)
  wire _0099_;
  (* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)
  wire _0100_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [2:0] _0101_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [2:0] _0102_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [2:0] _0103_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire _0104_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire _0105_;
  wire _0106_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [63:0] _0107_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [63:0] _0108_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:573.22-573.23" *)
  wire [1:0] _0109_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] _0110_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] _0111_;
  wire _0112_;
  wire _0113_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:571.28-571.29" *)
  wire [63:0] _0114_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [63:0] _0115_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] _0116_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [31:0] _0117_;
  wire [31:0] _0118_;
  wire [31:0] _0119_;
  wire [31:0] _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [31:0] _0130_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _0131_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [31:0] _0132_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [31:0] _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4" *)
  wire [31:0] _0137_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] _0138_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [7:0] _0139_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _0140_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [7:0] _0141_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [7:0] _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.21-279.23" *)
  wire [7:0] _0146_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:274.23-274.25" *)
  (* unused_bits = "2 4 5 6" *)
  wire [7:0] _0147_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire [7:0] _0148_;
  (* force_downto = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:214.23-214.24" *)
  wire [7:0] _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)
  wire _0153_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0154_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0155_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0156_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0157_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0158_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0159_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0160_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0161_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0162_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0163_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0164_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0165_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0166_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0167_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0168_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0169_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0170_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0171_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0172_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0173_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0174_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0175_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0176_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0177_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0178_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0179_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0180_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0181_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0182_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0183_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0184_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0185_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0186_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0187_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0188_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0189_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0190_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0191_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0192_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0193_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0194_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0195_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0196_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0197_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0198_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0199_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0200_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0201_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0202_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0203_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0204_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0205_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0206_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0207_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0208_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0209_;
  (* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0210_;
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _0211_;
  (* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)
  wire _0212_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0213_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0214_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0215_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0216_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0217_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0218_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0219_;
  (* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0220_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0221_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0222_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0223_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0224_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0225_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)
  wire _0226_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0227_;
  (* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)
  wire _0228_;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:192.18-192.23" *)
  wire [31:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.instr ;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:194.18-194.25" *)
  wire [31:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.mem_iso ;
  (* nosync = 32'd1 *)
  (* src = "thielecpu/hardware/mu_core.v:193.17-193.27" *)
  wire [5:0] \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.part_count ;
  (* src = "thielecpu/hardware/mu_core.v:26.16-26.19" *)
  input clk;
  wire clk;
  (* src = "thielecpu/hardware/mu_core.v:51.23-51.34" *)
  output [31:0] core_status;
  wire [31:0] core_status;
  (* src = "thielecpu/hardware/mu_core.v:47.16-47.30" *)
  output cost_gate_open;
  reg cost_gate_open;
  (* src = "thielecpu/hardware/mu_core.v:36.23-36.38" *)
  input [31:0] current_mu_cost;
  wire [31:0] current_mu_cost;
  (* src = "thielecpu/hardware/mu_core.v:52.16-52.34" *)
  output enforcement_active;
  wire enforcement_active;
  (* src = "thielecpu/hardware/mu_core.v:78.12-78.25" *)
  reg [31:0] expected_cost;
  (* src = "thielecpu/hardware/mu_core.v:32.16-32.29" *)
  output instr_allowed;
  reg instr_allowed;
  (* src = "thielecpu/hardware/mu_core.v:31.16-31.27" *)
  input instr_valid;
  wire instr_valid;
  (* src = "thielecpu/hardware/mu_core.v:30.23-30.34" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "thielecpu/hardware/mu_core.v:77.12-77.28" *)
  reg [31:0] last_instruction;
  (* src = "thielecpu/hardware/mu_core.v:39.23-39.39" *)
  input [31:0] memory_isolation;
  wire [31:0] memory_isolation;
  (* src = "thielecpu/hardware/mu_core.v:38.22-38.37" *)
  input [5:0] partition_count;
  wire [5:0] partition_count;
  (* src = "thielecpu/hardware/mu_core.v:48.16-48.35" *)
  output partition_gate_open;
  reg partition_gate_open;
  (* src = "thielecpu/hardware/mu_core.v:79.5-79.26" *)
  reg partition_independent;
  (* src = "thielecpu/hardware/mu_core.v:37.23-37.36" *)
  input [31:0] proposed_cost;
  wire [31:0] proposed_cost;
  (* src = "thielecpu/hardware/mu_core.v:44.16-44.32" *)
  output receipt_accepted;
  reg receipt_accepted;
  (* src = "thielecpu/hardware/mu_core.v:33.16-33.32" *)
  output receipt_required;
  reg receipt_required;
  (* src = "thielecpu/hardware/mu_core.v:43.16-43.29" *)
  input receipt_valid;
  wire receipt_valid;
  (* src = "thielecpu/hardware/mu_core.v:42.23-42.36" *)
  input [31:0] receipt_value;
  wire [31:0] receipt_value;
  (* src = "thielecpu/hardware/mu_core.v:27.16-27.21" *)
  input rst_n;
  wire rst_n;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) instr_allowed <= 1'h0;
    else if (_0009_) instr_allowed <= _0002_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) partition_independent <= 1'h1;
    else if (_0013_) partition_independent <= _0095_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[0] <= 1'h0;
    else if (_0012_) expected_cost[0] <= _0110_[0];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[1] <= 1'h0;
    else if (_0012_) expected_cost[1] <= _0110_[1];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[2] <= 1'h0;
    else if (_0012_) expected_cost[2] <= _0110_[2];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[3] <= 1'h0;
    else if (_0012_) expected_cost[3] <= _0110_[3];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[4] <= 1'h0;
    else if (_0012_) expected_cost[4] <= _0110_[4];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[5] <= 1'h0;
    else if (_0012_) expected_cost[5] <= _0110_[5];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[6] <= 1'h0;
    else if (_0012_) expected_cost[6] <= _0110_[6];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[7] <= 1'h0;
    else if (_0012_) expected_cost[7] <= _0110_[7];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[8] <= 1'h0;
    else if (_0012_) expected_cost[8] <= _0110_[8];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[9] <= 1'h0;
    else if (_0012_) expected_cost[9] <= _0110_[9];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[10] <= 1'h0;
    else if (_0012_) expected_cost[10] <= _0110_[10];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[11] <= 1'h0;
    else if (_0012_) expected_cost[11] <= _0110_[11];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[12] <= 1'h0;
    else if (_0012_) expected_cost[12] <= _0110_[12];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[13] <= 1'h0;
    else if (_0012_) expected_cost[13] <= _0110_[13];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[14] <= 1'h0;
    else if (_0012_) expected_cost[14] <= _0110_[14];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[15] <= 1'h0;
    else if (_0012_) expected_cost[15] <= _0110_[15];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[16] <= 1'h0;
    else if (_0012_) expected_cost[16] <= _0110_[16];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[17] <= 1'h0;
    else if (_0012_) expected_cost[17] <= _0110_[17];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[18] <= 1'h0;
    else if (_0012_) expected_cost[18] <= _0110_[18];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[19] <= 1'h0;
    else if (_0012_) expected_cost[19] <= _0110_[19];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[20] <= 1'h0;
    else if (_0012_) expected_cost[20] <= _0110_[20];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[21] <= 1'h0;
    else if (_0012_) expected_cost[21] <= _0110_[21];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[22] <= 1'h0;
    else if (_0012_) expected_cost[22] <= _0110_[22];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[23] <= 1'h0;
    else if (_0012_) expected_cost[23] <= _0110_[23];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[24] <= 1'h0;
    else if (_0012_) expected_cost[24] <= _0110_[24];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[25] <= 1'h0;
    else if (_0012_) expected_cost[25] <= _0110_[25];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[26] <= 1'h0;
    else if (_0012_) expected_cost[26] <= _0110_[26];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[27] <= 1'h0;
    else if (_0012_) expected_cost[27] <= _0110_[27];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[28] <= 1'h0;
    else if (_0012_) expected_cost[28] <= _0110_[28];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[29] <= 1'h0;
    else if (_0012_) expected_cost[29] <= _0110_[29];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[30] <= 1'h0;
    else if (_0012_) expected_cost[30] <= _0110_[30];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) expected_cost[31] <= 1'h0;
    else if (_0012_) expected_cost[31] <= _0110_[31];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[0] <= 1'h0;
    else if (_0079_[1]) last_instruction[0] <= instruction[0];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[1] <= 1'h0;
    else if (_0079_[1]) last_instruction[1] <= instruction[1];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[2] <= 1'h0;
    else if (_0079_[1]) last_instruction[2] <= instruction[2];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[3] <= 1'h0;
    else if (_0079_[1]) last_instruction[3] <= instruction[3];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[4] <= 1'h0;
    else if (_0079_[1]) last_instruction[4] <= instruction[4];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[5] <= 1'h0;
    else if (_0079_[1]) last_instruction[5] <= instruction[5];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[6] <= 1'h0;
    else if (_0079_[1]) last_instruction[6] <= instruction[6];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[7] <= 1'h0;
    else if (_0079_[1]) last_instruction[7] <= instruction[7];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[8] <= 1'h0;
    else if (_0079_[1]) last_instruction[8] <= instruction[8];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[9] <= 1'h0;
    else if (_0079_[1]) last_instruction[9] <= instruction[9];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[10] <= 1'h0;
    else if (_0079_[1]) last_instruction[10] <= instruction[10];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[11] <= 1'h0;
    else if (_0079_[1]) last_instruction[11] <= instruction[11];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[12] <= 1'h0;
    else if (_0079_[1]) last_instruction[12] <= instruction[12];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[13] <= 1'h0;
    else if (_0079_[1]) last_instruction[13] <= instruction[13];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[14] <= 1'h0;
    else if (_0079_[1]) last_instruction[14] <= instruction[14];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[15] <= 1'h0;
    else if (_0079_[1]) last_instruction[15] <= instruction[15];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[16] <= 1'h0;
    else if (_0079_[1]) last_instruction[16] <= instruction[16];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[17] <= 1'h0;
    else if (_0079_[1]) last_instruction[17] <= instruction[17];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[18] <= 1'h0;
    else if (_0079_[1]) last_instruction[18] <= instruction[18];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[19] <= 1'h0;
    else if (_0079_[1]) last_instruction[19] <= instruction[19];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[20] <= 1'h0;
    else if (_0079_[1]) last_instruction[20] <= instruction[20];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[21] <= 1'h0;
    else if (_0079_[1]) last_instruction[21] <= instruction[21];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[22] <= 1'h0;
    else if (_0079_[1]) last_instruction[22] <= instruction[22];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[23] <= 1'h0;
    else if (_0079_[1]) last_instruction[23] <= instruction[23];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[24] <= 1'h0;
    else if (_0079_[1]) last_instruction[24] <= instruction[24];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[25] <= 1'h0;
    else if (_0079_[1]) last_instruction[25] <= instruction[25];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[26] <= 1'h0;
    else if (_0079_[1]) last_instruction[26] <= instruction[26];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[27] <= 1'h0;
    else if (_0079_[1]) last_instruction[27] <= instruction[27];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[28] <= 1'h0;
    else if (_0079_[1]) last_instruction[28] <= instruction[28];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[29] <= 1'h0;
    else if (_0079_[1]) last_instruction[29] <= instruction[29];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[30] <= 1'h0;
    else if (_0079_[1]) last_instruction[30] <= instruction[30];
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) last_instruction[31] <= 1'h0;
    else if (_0079_[1]) last_instruction[31] <= instruction[31];
  reg \core_status_reg[0] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[0]  <= 1'h0;
    else if (_0009_) \core_status_reg[0]  <= _0000_[0];
  assign core_status[0] = \core_status_reg[0] ;
  reg \core_status_reg[1] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[1]  <= 1'h0;
    else if (_0009_) \core_status_reg[1]  <= _0000_[1];
  assign core_status[1] = \core_status_reg[1] ;
  reg \core_status_reg[2] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[2]  <= 1'h0;
    else if (_0009_) \core_status_reg[2]  <= _0000_[2];
  assign core_status[2] = \core_status_reg[2] ;
  reg \core_status_reg[30] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) \core_status_reg[30]  <= 1'h0;
    else if (_0009_) \core_status_reg[30]  <= _0000_[31];
  assign core_status[30] = \core_status_reg[30] ;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) partition_gate_open <= 1'h0;
    else if (_0007_) partition_gate_open <= _0003_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) cost_gate_open <= 1'h0;
    else if (_0007_) cost_gate_open <= _0001_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) receipt_accepted <= 1'h0;
    else if (_0008_) receipt_accepted <= _0004_;
  (* src = "thielecpu/hardware/mu_core.v:86.1-185.4" *)
  always @(posedge clk, negedge rst_n)
    if (!rst_n) receipt_required <= 1'h0;
    else if (_0007_) receipt_required <= _0005_;
  assign _0017_ = ~instruction[26];
  assign _0015_ = ~instruction[24];
  assign _0016_ = ~instruction[25];
  assign _0019_ = ~_0109_[1];
  assign _0020_ = ~memory_isolation[31];
  assign _0021_ = ~memory_isolation[30];
  assign _0022_ = ~memory_isolation[27];
  assign _0023_ = ~memory_isolation[25];
  assign _0024_ = ~memory_isolation[23];
  assign _0025_ = ~memory_isolation[22];
  assign _0026_ = ~memory_isolation[21];
  assign _0027_ = ~memory_isolation[20];
  assign _0028_ = ~memory_isolation[19];
  assign _0029_ = ~memory_isolation[18];
  assign _0030_ = ~memory_isolation[17];
  assign _0031_ = ~memory_isolation[15];
  assign _0032_ = ~memory_isolation[13];
  assign _0033_ = ~memory_isolation[12];
  assign _0034_ = ~memory_isolation[11];
  assign _0035_ = ~memory_isolation[9];
  assign _0036_ = ~memory_isolation[7];
  assign _0037_ = ~memory_isolation[5];
  assign _0038_ = ~memory_isolation[4];
  assign _0039_ = ~memory_isolation[3];
  assign _0040_ = ~memory_isolation[2];
  assign _0041_ = ~memory_isolation[1];
  assign _0018_ = ~instr_valid;
  assign _0138_[31] = ~_0137_[31];
  assign _0013_ = _0109_[1] & _0079_[1];
  assign _0043_[0] = _0042_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0084_ = _0043_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0043_[1];
  assign _0045_[0] = _0044_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0085_ = _0045_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0043_[1];
  assign _0042_[0] = instruction[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0016_;
  assign _0047_[0] = _0042_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0046_[1];
  assign _0086_ = _0047_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0043_[1];
  assign _0044_[0] = _0015_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[25];
  assign _0046_[1] = _0017_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[27];
  assign _0042_[2] = instruction[28] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[29];
  assign _0042_[3] = instruction[30] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[31];
  assign _0048_[0] = _0044_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0046_[1];
  assign _0043_[1] = _0042_[2] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[3];
  assign _0087_ = _0048_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0043_[1];
  assign _0009_ = _0007_ | _0079_[2];
  assign _0109_[1] = _0049_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0103_[0];
  assign _0050_ = _0011_ & _0010_;
  assign _0012_ = _0050_ & _0079_[1];
  assign _0008_ = _0018_ | _0079_[2];
  assign _0011_ = _0019_ | _0080_[1];
  assign _0109_[0] = _0113_ | _0112_;
  assign _0049_ = _0102_[2] | _0103_[1];
  assign _0051_ = _0109_[0] | _0049_;
  assign _0014_ = _0051_ | _0103_[0];
  assign _0010_ = _0109_[1] | _0109_[0];
  assign _0007_ = _0018_ | _0079_[1];
  assign _0052_[0] = _0081_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[1];
  assign _0052_[1] = _0081_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[3];
  assign _0052_[2] = _0081_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[5];
  assign _0052_[3] = _0081_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[7];
  assign _0052_[4] = _0081_[8] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[9];
  assign _0052_[5] = _0081_[10] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[11];
  assign _0052_[6] = _0081_[12] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[13];
  assign _0052_[7] = _0081_[14] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[15];
  assign _0052_[8] = _0081_[16] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[17];
  assign _0052_[9] = _0081_[18] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[19];
  assign _0052_[10] = _0081_[20] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[21];
  assign _0052_[11] = _0081_[22] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[23];
  assign _0052_[12] = _0081_[24] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[25];
  assign _0052_[13] = _0081_[26] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[27];
  assign _0052_[14] = _0081_[28] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[29];
  assign _0052_[15] = _0081_[30] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0081_[31];
  assign _0053_[0] = _0052_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[1];
  assign _0053_[1] = _0052_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[3];
  assign _0053_[2] = _0052_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[5];
  assign _0053_[3] = _0052_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[7];
  assign _0053_[4] = _0052_[8] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[9];
  assign _0053_[5] = _0052_[10] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[11];
  assign _0053_[6] = _0052_[12] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[13];
  assign _0053_[7] = _0052_[14] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0052_[15];
  assign _0054_[0] = _0053_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0053_[1];
  assign _0054_[1] = _0053_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0053_[3];
  assign _0054_[2] = _0053_[4] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0053_[5];
  assign _0054_[3] = _0053_[6] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0053_[7];
  assign _0055_[0] = _0054_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0054_[1];
  assign _0055_[1] = _0054_[2] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0054_[3];
  assign _0099_ = _0055_[0] |(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  _0055_[1];
  assign _0056_[0] = _0082_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0082_[1];
  assign _0056_[1] = _0082_[2] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0082_[3];
  assign _0056_[2] = _0082_[4] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0082_[5];
  assign _0056_[3] = _0082_[6] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0082_[7];
  assign _0057_[0] = _0056_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0056_[1];
  assign _0057_[1] = _0056_[2] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0056_[3];
  assign _0100_ = _0057_[0] |(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  _0057_[1];
  assign _0058_[0] = memory_isolation[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0041_;
  assign _0058_[1] = _0040_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0039_;
  assign _0058_[2] = _0038_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0037_;
  assign _0058_[3] = memory_isolation[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0036_;
  assign _0058_[4] = memory_isolation[8] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0035_;
  assign _0058_[5] = memory_isolation[10] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0034_;
  assign _0058_[6] = _0033_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0032_;
  assign _0058_[7] = memory_isolation[14] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0031_;
  assign _0058_[8] = memory_isolation[16] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0030_;
  assign _0058_[9] = _0029_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0028_;
  assign _0058_[10] = _0027_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0026_;
  assign _0058_[11] = _0025_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0024_;
  assign _0058_[12] = memory_isolation[24] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0023_;
  assign _0058_[13] = memory_isolation[26] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0022_;
  assign _0058_[14] = memory_isolation[28] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  memory_isolation[29];
  assign _0058_[15] = _0021_ |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0020_;
  assign _0059_[0] = _0058_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[1];
  assign _0059_[1] = _0058_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[3];
  assign _0059_[2] = _0058_[4] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[5];
  assign _0059_[3] = _0058_[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[7];
  assign _0059_[4] = _0058_[8] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[9];
  assign _0059_[5] = _0058_[10] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[11];
  assign _0059_[6] = _0058_[12] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[13];
  assign _0059_[7] = _0058_[14] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0058_[15];
  assign _0060_[0] = _0059_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0059_[1];
  assign _0060_[1] = _0059_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0059_[3];
  assign _0060_[2] = _0059_[4] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0059_[5];
  assign _0060_[3] = _0059_[6] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0059_[7];
  assign _0061_[0] = _0060_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0060_[1];
  assign _0061_[1] = _0060_[2] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0060_[3];
  assign _0088_ = _0061_[0] |(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *)  _0061_[1];
  assign _0062_[0] = _0083_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[1];
  assign _0062_[1] = _0083_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[3];
  assign _0062_[2] = _0083_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[5];
  assign _0062_[3] = _0083_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[7];
  assign _0062_[4] = _0083_[8] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[9];
  assign _0062_[5] = _0083_[10] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[11];
  assign _0062_[6] = _0083_[12] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[13];
  assign _0062_[7] = _0083_[14] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[15];
  assign _0062_[8] = _0083_[16] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[17];
  assign _0062_[9] = _0083_[18] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[19];
  assign _0062_[10] = _0083_[20] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[21];
  assign _0062_[11] = _0083_[22] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[23];
  assign _0062_[12] = _0083_[24] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[25];
  assign _0062_[13] = _0083_[26] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[27];
  assign _0062_[14] = _0083_[28] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[29];
  assign _0062_[15] = _0083_[30] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0083_[31];
  assign _0063_[0] = _0062_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[1];
  assign _0063_[1] = _0062_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[3];
  assign _0063_[2] = _0062_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[5];
  assign _0063_[3] = _0062_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[7];
  assign _0063_[4] = _0062_[8] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[9];
  assign _0063_[5] = _0062_[10] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[11];
  assign _0063_[6] = _0062_[12] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[13];
  assign _0063_[7] = _0062_[14] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0062_[15];
  assign _0064_[0] = _0063_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0063_[1];
  assign _0064_[1] = _0063_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0063_[3];
  assign _0064_[2] = _0063_[4] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0063_[5];
  assign _0064_[3] = _0063_[6] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0063_[7];
  assign _0065_[0] = _0064_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0064_[1];
  assign _0065_[1] = _0064_[2] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0064_[3];
  assign _0089_ = _0065_[0] |(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  _0065_[1];
  assign _0111_[19] = _0108_[19] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[51];
  assign _0111_[18] = _0108_[18] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[50];
  assign _0111_[16] = _0108_[16] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[48];
  assign _0111_[20] = _0108_[20] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[52];
  assign _0111_[21] = _0108_[21] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[53];
  assign _0111_[22] = _0108_[22] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[54];
  assign _0111_[23] = _0108_[23] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[55];
  assign _0111_[24] = _0108_[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[56];
  assign _0111_[25] = _0108_[25] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[57];
  assign _0111_[26] = _0108_[26] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[58];
  assign _0111_[27] = _0108_[27] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[59];
  assign _0111_[28] = _0108_[28] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[60];
  assign _0111_[29] = _0108_[29] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[61];
  assign _0111_[30] = _0108_[30] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[62];
  assign _0111_[31] = _0108_[31] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[63];
  assign _0117_[1] = _0109_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0115_[33];
  assign _0111_[17] = _0108_[17] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[49];
  assign _0066_[0] = _0132_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0132_[1];
  assign _0067_[0] = _0066_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[1];
  assign _0067_[1] = _0066_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[3];
  assign _0067_[2] = _0066_[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[5];
  assign _0067_[3] = _0066_[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[7];
  assign _0067_[4] = _0066_[8] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[9];
  assign _0067_[5] = _0066_[10] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[11];
  assign _0067_[6] = _0066_[12] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[13];
  assign _0067_[7] = _0066_[14] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0066_[15];
  assign _0068_[0] = _0067_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0067_[1];
  assign _0068_[1] = _0067_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0067_[3];
  assign _0068_[2] = _0067_[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0067_[5];
  assign _0068_[3] = _0067_[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0067_[7];
  assign _0069_[0] = _0068_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0068_[1];
  assign _0069_[1] = _0068_[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0068_[3];
  assign _0135_ = _0069_[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *)  _0069_[1];
  assign _0070_[0] = _0148_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0148_[1];
  assign _0071_[0] = _0070_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0070_[1];
  assign _0071_[1] = _0070_[2] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0070_[3];
  assign _0151_ = _0071_[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0071_[1];
  assign _0072_[0] = _0141_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0141_[1];
  assign _0072_[1] = _0141_[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0141_[3];
  assign _0072_[2] = _0141_[4] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0141_[5];
  assign _0072_[3] = _0139_[6] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0139_[7];
  assign _0073_[0] = _0072_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0072_[1];
  assign _0073_[1] = _0072_[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0072_[3];
  assign _0144_ = _0073_[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *)  _0073_[1];
  assign _0074_ = _0103_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)  _0103_[1];
  assign _0153_ = _0074_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.15" *)  _0102_[2];
  assign _0075_ = _0102_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0102_[1];
  assign _0105_ = _0075_ |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0102_[2];
  assign _0111_[0] = _0108_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[32];
  assign _0111_[1] = _0108_[1] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[33];
  assign _0111_[2] = _0108_[2] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[34];
  assign _0111_[3] = _0108_[3] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[35];
  assign _0111_[4] = _0108_[4] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[36];
  assign _0111_[5] = _0108_[5] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[37];
  assign _0111_[6] = _0108_[6] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[38];
  assign _0111_[7] = _0108_[7] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[39];
  assign _0111_[8] = _0108_[8] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[40];
  assign _0111_[9] = _0108_[9] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[41];
  assign _0111_[10] = _0108_[10] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[42];
  assign _0111_[11] = _0108_[11] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[43];
  assign _0111_[12] = _0108_[12] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[44];
  assign _0111_[13] = _0108_[13] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[45];
  assign _0111_[14] = _0108_[14] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[46];
  assign _0111_[15] = _0108_[15] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:593.20-593.31" *)  _0108_[47];
  assign _0076_[0] = instruction[24] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[25];
  assign _0042_[1] = instruction[26] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  instruction[27];
  assign _0077_[0] = _0076_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0042_[1];
  assign _0078_ = _0077_[0] |(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *)  _0043_[1];
  assign _0103_[0] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0084_;
  assign _0103_[1] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0085_;
  assign _0102_[2] = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0078_;
  assign _0113_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0086_;
  assign _0112_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0087_;
  assign _0093_ = ~(* src = "thielecpu/hardware/mu_core.v:224.73-224.96" *) _0088_;
  assign _0079_[1] = instr_valid &(* src = "thielecpu/hardware/mu_core.v:100.13-100.59" *)  _0099_;
  assign _0101_[1] = _0097_ &(* src = "thielecpu/hardware/mu_core.v:208.48-208.96" *)  _0138_[31];
  assign _0094_ = _0097_ &(* src = "thielecpu/hardware/mu_core.v:213.48-214.72" *)  _0098_;
  assign _0101_[0] = _0094_ &(* src = "thielecpu/hardware/mu_core.v:213.48-215.75" *)  _0100_;
  assign _0095_ = _0006_ &(* src = "thielecpu/hardware/mu_core.v:224.40-224.97" *)  _0093_;
  assign _0080_[1] = partition_independent &(* src = "thielecpu/hardware/mu_core.v:119.25-119.83" *)  _0096_;
  assign _0079_[2] = receipt_valid &(* src = "thielecpu/hardware/mu_core.v:161.13-161.46" *)  receipt_required;
  assign _0002_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0129_ : 1'h0;
  assign _0129_ = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0092_ : _0128_;
  assign _0128_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0127_ : 1'hx;
  assign _0127_ = ~(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0014_;
  assign _0005_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0126_ : 1'h0;
  assign _0126_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0014_ : 1'hx;
  assign _0004_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0125_ : 1'h0;
  assign _0125_ = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0092_ : 1'hx;
  assign _0001_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0124_ : 1'h0;
  assign _0124_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0123_ : 1'hx;
  assign _0123_ = _0109_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0096_ : 1'h1;
  assign _0003_ = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0122_ : 1'h0;
  assign _0122_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0121_ : 1'hx;
  assign _0121_ = _0109_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) partition_independent : 1'h1;
  assign _0000_[0] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0120_[0] : 1'h0;
  assign _0000_[1] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0120_[1] : 1'h0;
  assign _0000_[2] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0120_[2] : 1'h0;
  assign _0000_[31] = instr_valid ? (* src = "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12" *) _0120_[31] : 1'h0;
  assign _0120_[0] = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) 1'h1 : _0119_[0];
  assign _0120_[1] = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0089_ : _0119_[1];
  assign _0120_[2] = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0092_ : _0119_[2];
  assign _0120_[31] = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) 1'h0 : _0119_[31];
  assign _0092_ = ~(* src = "thielecpu/hardware/mu_core.v:162.17-162.47|thielecpu/hardware/mu_core.v:162.13-172.16" *) _0089_;
  assign _0119_[0] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0116_[0] : 1'hx;
  assign _0119_[1] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0116_[1] : 1'hx;
  assign _0119_[2] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0116_[2] : 1'hx;
  assign _0119_[31] = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) 1'h0 : 1'hx;
  assign _0114_[32] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h0 : partition_independent;
  assign _0114_[33] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h1 : partition_independent;
  assign _0114_[34] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) 1'h0 : _0118_[2];
  assign _0118_[2] = ~(* src = "thielecpu/hardware/mu_core.v:122.34-122.56|thielecpu/hardware/mu_core.v:122.30-126.24" *) partition_independent;
  assign _0107_[32] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[0] : 1'hx;
  assign _0107_[33] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[1] : 1'hx;
  assign _0107_[34] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[2] : 1'hx;
  assign _0107_[35] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[3] : 1'hx;
  assign _0107_[36] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[4] : 1'hx;
  assign _0107_[37] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[5] : 1'hx;
  assign _0107_[38] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[6] : 1'hx;
  assign _0107_[39] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[7] : 1'hx;
  assign _0107_[40] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[8] : 1'hx;
  assign _0107_[41] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[9] : 1'hx;
  assign _0107_[42] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[10] : 1'hx;
  assign _0107_[43] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[11] : 1'hx;
  assign _0107_[44] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[12] : 1'hx;
  assign _0107_[45] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[13] : 1'hx;
  assign _0107_[46] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[14] : 1'hx;
  assign _0107_[47] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[15] : 1'hx;
  assign _0107_[48] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[16] : 1'hx;
  assign _0107_[49] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[17] : 1'hx;
  assign _0107_[50] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[18] : 1'hx;
  assign _0107_[51] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[19] : 1'hx;
  assign _0107_[52] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[20] : 1'hx;
  assign _0107_[53] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[21] : 1'hx;
  assign _0107_[54] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[22] : 1'hx;
  assign _0107_[55] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[23] : 1'hx;
  assign _0107_[56] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[24] : 1'hx;
  assign _0107_[57] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[25] : 1'hx;
  assign _0107_[58] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[26] : 1'hx;
  assign _0107_[59] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[27] : 1'hx;
  assign _0107_[60] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[28] : 1'hx;
  assign _0107_[61] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[29] : 1'hx;
  assign _0107_[62] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[30] : 1'hx;
  assign _0107_[63] = _0080_[1] ? (* src = "thielecpu/hardware/mu_core.v:119.25-119.83|thielecpu/hardware/mu_core.v:119.21-126.24" *) proposed_cost[31] : 1'hx;
  assign _0090_ = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0092_ : 1'h0;
  assign _0091_ = _0079_[2] ? (* src = "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12" *) _0089_ : 1'h0;
  assign _0006_ = _0079_[1] ? (* src = "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12" *) _0106_ : 1'hx;
  assign _0106_ = _0109_[1] ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20" *) _0104_ : 1'hx;
  assign _0116_[0] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0115_[32] : 1'h0;
  assign _0116_[1] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0117_[1] : 1'h0;
  assign _0116_[2] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0115_[34] : 1'h0;
  assign _0104_ = _0153_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0105_ : 1'h1;
  assign _0110_[0] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[0] : 1'hx;
  assign _0110_[1] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[1] : 1'hx;
  assign _0110_[2] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[2] : 1'hx;
  assign _0110_[3] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[3] : 1'hx;
  assign _0110_[4] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[4] : 1'hx;
  assign _0110_[5] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[5] : 1'hx;
  assign _0110_[6] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[6] : 1'hx;
  assign _0110_[7] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[7] : 1'hx;
  assign _0110_[8] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[8] : 1'hx;
  assign _0110_[9] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[9] : 1'hx;
  assign _0110_[10] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[10] : 1'hx;
  assign _0110_[11] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[11] : 1'hx;
  assign _0110_[12] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[12] : 1'hx;
  assign _0110_[13] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[13] : 1'hx;
  assign _0110_[14] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[14] : 1'hx;
  assign _0110_[15] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[15] : 1'hx;
  assign _0110_[16] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[16] : 1'hx;
  assign _0110_[17] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[17] : 1'hx;
  assign _0110_[18] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[18] : 1'hx;
  assign _0110_[19] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[19] : 1'hx;
  assign _0110_[20] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[20] : 1'hx;
  assign _0110_[21] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[21] : 1'hx;
  assign _0110_[22] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[22] : 1'hx;
  assign _0110_[23] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[23] : 1'hx;
  assign _0110_[24] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[24] : 1'hx;
  assign _0110_[25] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[25] : 1'hx;
  assign _0110_[26] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[26] : 1'hx;
  assign _0110_[27] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[27] : 1'hx;
  assign _0110_[28] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[28] : 1'hx;
  assign _0110_[29] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[29] : 1'hx;
  assign _0110_[30] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[30] : 1'hx;
  assign _0110_[31] = _0010_ ? (* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:597.13-597.25" *) _0111_[31] : 1'hx;
  assign _0096_ = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *) _0136_;
  assign _0134_ = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82" *) _0131_[31];
  assign _0098_ = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *) _0152_;
  assign _0150_ = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74" *) _0147_[7];
  assign _0097_ = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *) _0145_;
  assign _0143_ = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74" *) _0140_[7];
  assign _0130_[0] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[0];
  assign _0130_[1] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[1];
  assign _0130_[2] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[2];
  assign _0130_[3] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[3];
  assign _0130_[4] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[4];
  assign _0130_[5] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[5];
  assign _0130_[6] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[6];
  assign _0130_[7] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[7];
  assign _0130_[8] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[8];
  assign _0130_[9] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[9];
  assign _0130_[10] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[10];
  assign _0130_[11] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[11];
  assign _0130_[12] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[12];
  assign _0130_[13] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[13];
  assign _0130_[14] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[14];
  assign _0130_[15] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[15];
  assign _0130_[16] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[16];
  assign _0130_[17] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[17];
  assign _0130_[18] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[18];
  assign _0130_[19] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[19];
  assign _0130_[20] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[20];
  assign _0130_[21] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[21];
  assign _0130_[22] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[22];
  assign _0130_[23] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[23];
  assign _0130_[24] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[24];
  assign _0130_[25] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[25];
  assign _0130_[26] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[26];
  assign _0130_[27] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[27];
  assign _0130_[28] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[28];
  assign _0130_[29] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[29];
  assign _0130_[30] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[30];
  assign _0130_[31] = ~(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) proposed_cost[31];
  assign _0139_[0] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[16];
  assign _0139_[1] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[17];
  assign _0139_[2] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[18];
  assign _0139_[3] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[19];
  assign _0139_[4] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[20];
  assign _0139_[5] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[21];
  assign _0139_[6] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[22];
  assign _0139_[7] = ~(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[23];
  assign _0146_[0] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[8];
  assign _0146_[1] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[9];
  assign _0146_[2] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[10];
  assign _0146_[3] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[11];
  assign _0146_[4] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[12];
  assign _0146_[5] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[13];
  assign _0146_[6] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[14];
  assign _0146_[7] = ~(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:279.31-279.37" *) instruction[15];
  assign _0081_[0] = instruction[0] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[0];
  assign _0081_[1] = instruction[1] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[1];
  assign _0081_[2] = instruction[2] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[2];
  assign _0081_[3] = instruction[3] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[3];
  assign _0081_[4] = instruction[4] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[4];
  assign _0081_[5] = instruction[5] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[5];
  assign _0081_[6] = instruction[6] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[6];
  assign _0081_[7] = instruction[7] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[7];
  assign _0081_[8] = instruction[8] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[8];
  assign _0081_[9] = instruction[9] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[9];
  assign _0081_[10] = instruction[10] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[10];
  assign _0081_[11] = instruction[11] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[11];
  assign _0081_[12] = instruction[12] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[12];
  assign _0081_[13] = instruction[13] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[13];
  assign _0081_[14] = instruction[14] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[14];
  assign _0081_[15] = instruction[15] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[15];
  assign _0081_[16] = instruction[16] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[16];
  assign _0081_[17] = instruction[17] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[17];
  assign _0081_[18] = instruction[18] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[18];
  assign _0081_[19] = instruction[19] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[19];
  assign _0081_[20] = instruction[20] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[20];
  assign _0081_[21] = instruction[21] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[21];
  assign _0081_[22] = instruction[22] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[22];
  assign _0081_[23] = instruction[23] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[23];
  assign _0081_[24] = instruction[24] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[24];
  assign _0081_[25] = instruction[25] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[25];
  assign _0081_[26] = instruction[26] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[26];
  assign _0081_[27] = instruction[27] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[27];
  assign _0081_[28] = instruction[28] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[28];
  assign _0081_[29] = instruction[29] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[29];
  assign _0081_[30] = instruction[30] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[30];
  assign _0081_[31] = instruction[31] ^(* src = "thielecpu/hardware/mu_core.v:100.28-100.59" *)  last_instruction[31];
  assign _0082_[0] = instruction[16] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[8];
  assign _0082_[1] = instruction[17] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[9];
  assign _0082_[2] = instruction[18] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[10];
  assign _0082_[3] = instruction[19] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[11];
  assign _0082_[4] = instruction[20] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[12];
  assign _0082_[5] = instruction[21] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[13];
  assign _0082_[6] = instruction[22] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[14];
  assign _0082_[7] = instruction[23] ^(* src = "thielecpu/hardware/mu_core.v:215.47-215.74" *)  instruction[15];
  assign _0083_[0] = receipt_value[0] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[0];
  assign _0083_[1] = receipt_value[1] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[1];
  assign _0083_[2] = receipt_value[2] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[2];
  assign _0083_[3] = receipt_value[3] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[3];
  assign _0083_[4] = receipt_value[4] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[4];
  assign _0083_[5] = receipt_value[5] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[5];
  assign _0083_[6] = receipt_value[6] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[6];
  assign _0083_[7] = receipt_value[7] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[7];
  assign _0083_[8] = receipt_value[8] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[8];
  assign _0083_[9] = receipt_value[9] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[9];
  assign _0083_[10] = receipt_value[10] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[10];
  assign _0083_[11] = receipt_value[11] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[11];
  assign _0083_[12] = receipt_value[12] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[12];
  assign _0083_[13] = receipt_value[13] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[13];
  assign _0083_[14] = receipt_value[14] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[14];
  assign _0083_[15] = receipt_value[15] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[15];
  assign _0083_[16] = receipt_value[16] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[16];
  assign _0083_[17] = receipt_value[17] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[17];
  assign _0083_[18] = receipt_value[18] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[18];
  assign _0083_[19] = receipt_value[19] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[19];
  assign _0083_[20] = receipt_value[20] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[20];
  assign _0083_[21] = receipt_value[21] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[21];
  assign _0083_[22] = receipt_value[22] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[22];
  assign _0083_[23] = receipt_value[23] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[23];
  assign _0083_[24] = receipt_value[24] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[24];
  assign _0083_[25] = receipt_value[25] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[25];
  assign _0083_[26] = receipt_value[26] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[26];
  assign _0083_[27] = receipt_value[27] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[27];
  assign _0083_[28] = receipt_value[28] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[28];
  assign _0083_[29] = receipt_value[29] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[29];
  assign _0083_[30] = receipt_value[30] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[30];
  assign _0083_[31] = receipt_value[31] ^(* src = "thielecpu/hardware/mu_core.v:162.17-162.47" *)  expected_cost[31];
  assign _0115_[32] = _0114_[32] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0115_[33] = _0114_[33] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0115_[34] = _0114_[34] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0136_ = _0134_ | _0135_;
  assign _0152_ = _0150_ | _0151_;
  assign _0145_ = _0143_ | _0144_;
  assign _0102_[0] = _0101_[0] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0103_[0];
  assign _0102_[1] = _0101_[1] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0103_[1];
  assign _0108_[0] = proposed_cost[0] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[1] = proposed_cost[1] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[2] = proposed_cost[2] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[3] = proposed_cost[3] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[4] = proposed_cost[4] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[5] = proposed_cost[5] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[6] = proposed_cost[6] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[7] = proposed_cost[7] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[8] = proposed_cost[8] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[9] = proposed_cost[9] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[10] = proposed_cost[10] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[11] = proposed_cost[11] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[12] = proposed_cost[12] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[13] = proposed_cost[13] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[14] = proposed_cost[14] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[15] = proposed_cost[15] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[16] = proposed_cost[16] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[17] = proposed_cost[17] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[18] = proposed_cost[18] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[19] = proposed_cost[19] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[20] = proposed_cost[20] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[21] = proposed_cost[21] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[22] = proposed_cost[22] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[23] = proposed_cost[23] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[24] = proposed_cost[24] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[25] = proposed_cost[25] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[26] = proposed_cost[26] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[27] = proposed_cost[27] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[28] = proposed_cost[28] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[29] = proposed_cost[29] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[30] = proposed_cost[30] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[31] = proposed_cost[31] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[0];
  assign _0108_[32] = _0107_[32] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[33] = _0107_[33] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[34] = _0107_[34] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[35] = _0107_[35] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[36] = _0107_[36] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[37] = _0107_[37] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[38] = _0107_[38] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[39] = _0107_[39] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[40] = _0107_[40] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[41] = _0107_[41] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[42] = _0107_[42] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[43] = _0107_[43] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[44] = _0107_[44] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[45] = _0107_[45] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[46] = _0107_[46] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[47] = _0107_[47] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[48] = _0107_[48] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[49] = _0107_[49] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[50] = _0107_[50] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[51] = _0107_[51] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[52] = _0107_[52] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[53] = _0107_[53] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[54] = _0107_[54] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[55] = _0107_[55] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[56] = _0107_[56] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[57] = _0107_[57] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[58] = _0107_[58] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[59] = _0107_[59] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[60] = _0107_[60] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[61] = _0107_[61] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[62] = _0107_[62] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0108_[63] = _0107_[63] &(* src = "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20|/usr/bin/../share/yosys/techmap.v:585.44-585.84" *)  _0109_[1];
  assign _0133_[0] = current_mu_cost[0] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[0];
  assign _0133_[1] = current_mu_cost[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[1];
  assign _0133_[2] = current_mu_cost[2] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[2];
  assign _0133_[3] = current_mu_cost[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[3];
  assign _0133_[4] = current_mu_cost[4] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[4];
  assign _0133_[5] = current_mu_cost[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[5];
  assign _0133_[6] = current_mu_cost[6] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[6];
  assign _0133_[7] = current_mu_cost[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[7];
  assign _0133_[8] = current_mu_cost[8] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[8];
  assign _0133_[9] = current_mu_cost[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[9];
  assign _0133_[10] = current_mu_cost[10] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[10];
  assign _0133_[11] = current_mu_cost[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[11];
  assign _0133_[12] = current_mu_cost[12] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[12];
  assign _0133_[13] = current_mu_cost[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[13];
  assign _0133_[14] = current_mu_cost[14] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[14];
  assign _0133_[15] = current_mu_cost[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[15];
  assign _0133_[16] = current_mu_cost[16] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[16];
  assign _0133_[17] = current_mu_cost[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[17];
  assign _0133_[18] = current_mu_cost[18] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[18];
  assign _0133_[19] = current_mu_cost[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[19];
  assign _0133_[20] = current_mu_cost[20] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[20];
  assign _0133_[21] = current_mu_cost[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[21];
  assign _0133_[22] = current_mu_cost[22] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[22];
  assign _0133_[23] = current_mu_cost[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[23];
  assign _0133_[24] = current_mu_cost[24] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[24];
  assign _0133_[25] = current_mu_cost[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[25];
  assign _0133_[26] = current_mu_cost[26] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[26];
  assign _0133_[27] = current_mu_cost[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[27];
  assign _0133_[28] = current_mu_cost[28] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[28];
  assign _0133_[29] = current_mu_cost[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[29];
  assign _0133_[30] = current_mu_cost[30] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[30];
  assign _0133_[31] = current_mu_cost[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0130_[31];
  assign _0132_[0] = current_mu_cost[0] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[0];
  assign _0132_[1] = current_mu_cost[1] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[1];
  assign _0132_[2] = current_mu_cost[2] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[2];
  assign _0132_[3] = current_mu_cost[3] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[3];
  assign _0132_[4] = current_mu_cost[4] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[4];
  assign _0132_[5] = current_mu_cost[5] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[5];
  assign _0132_[6] = current_mu_cost[6] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[6];
  assign _0132_[7] = current_mu_cost[7] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[7];
  assign _0132_[8] = current_mu_cost[8] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[8];
  assign _0132_[9] = current_mu_cost[9] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[9];
  assign _0132_[10] = current_mu_cost[10] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[10];
  assign _0132_[11] = current_mu_cost[11] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[11];
  assign _0132_[12] = current_mu_cost[12] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[12];
  assign _0132_[13] = current_mu_cost[13] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[13];
  assign _0132_[14] = current_mu_cost[14] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[14];
  assign _0132_[15] = current_mu_cost[15] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[15];
  assign _0132_[16] = current_mu_cost[16] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[16];
  assign _0132_[17] = current_mu_cost[17] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[17];
  assign _0132_[18] = current_mu_cost[18] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[18];
  assign _0132_[19] = current_mu_cost[19] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[19];
  assign _0132_[20] = current_mu_cost[20] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[20];
  assign _0132_[21] = current_mu_cost[21] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[21];
  assign _0132_[22] = current_mu_cost[22] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[22];
  assign _0132_[23] = current_mu_cost[23] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[23];
  assign _0132_[24] = current_mu_cost[24] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[24];
  assign _0132_[25] = current_mu_cost[25] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[25];
  assign _0132_[26] = current_mu_cost[26] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[26];
  assign _0132_[27] = current_mu_cost[27] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[27];
  assign _0132_[28] = current_mu_cost[28] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[28];
  assign _0132_[29] = current_mu_cost[29] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[29];
  assign _0132_[30] = current_mu_cost[30] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[30];
  assign _0132_[31] = current_mu_cost[31] ^(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0130_[31];
  assign _0142_[0] = partition_count[0] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[0];
  assign _0142_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[1];
  assign _0142_[2] = partition_count[2] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[2];
  assign _0142_[3] = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[3];
  assign _0142_[4] = partition_count[4] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[4];
  assign _0142_[5] = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0139_[5];
  assign _0141_[0] = partition_count[0] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[0];
  assign _0141_[1] = partition_count[1] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[1];
  assign _0141_[2] = partition_count[2] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[2];
  assign _0141_[3] = partition_count[3] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[3];
  assign _0141_[4] = partition_count[4] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[4];
  assign _0141_[5] = partition_count[5] ^(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0139_[5];
  assign _0149_[0] = partition_count[0] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[0];
  assign _0149_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[1];
  assign _0149_[2] = partition_count[2] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[2];
  assign _0149_[3] = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[3];
  assign _0149_[4] = partition_count[4] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[4];
  assign _0149_[5] = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.42-286.49" *)  _0146_[5];
  assign _0148_[0] = partition_count[0] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[0];
  assign _0148_[1] = partition_count[1] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[1];
  assign _0148_[2] = partition_count[2] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[2];
  assign _0148_[3] = partition_count[3] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[3];
  assign _0148_[4] = partition_count[4] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[4];
  assign _0148_[5] = partition_count[5] ^(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:288.13-288.20" *)  _0146_[5];
  assign _0147_[7] = _0225_ |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0226_;
  assign _0147_[3] = _0227_ |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0224_;
  assign _0228_ = _0149_[5] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0223_;
  assign _0227_ = _0149_[3] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0222_;
  assign _0147_[1] = _0149_[1] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0221_;
  assign _0147_[0] = _0149_[0] |(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0148_[0];
  assign _0070_[3] = _0146_[7] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0146_[6];
  assign _0070_[2] = _0148_[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0148_[4];
  assign _0070_[1] = _0148_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0148_[2];
  assign _0226_ = _0071_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0147_[3];
  assign _0225_ = _0070_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0228_;
  assign _0224_ = _0070_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0147_[1];
  assign _0223_ = _0148_[5] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0149_[4];
  assign _0222_ = _0148_[3] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0149_[2];
  assign _0221_ = _0148_[1] &(* src = "thielecpu/hardware/mu_core.v:214.47-214.71|thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0147_[0];
  assign _0140_[7] = _0217_ |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0218_;
  assign _0140_[3] = _0219_ |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0216_;
  assign _0220_ = _0142_[5] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0215_;
  assign _0219_ = _0142_[3] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0214_;
  assign _0140_[1] = _0142_[1] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0213_;
  assign _0140_[0] = _0142_[0] |(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0141_[0];
  assign _0218_ = _0073_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0140_[3];
  assign _0217_ = _0072_[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0220_;
  assign _0216_ = _0072_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0140_[1];
  assign _0215_ = _0141_[5] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0142_[4];
  assign _0214_ = _0141_[3] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0142_[2];
  assign _0213_ = _0141_[1] &(* src = "thielecpu/hardware/mu_core.v:213.49-213.74|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0140_[0];
  assign _0212_ = partition_count[5] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  partition_count[4];
  assign _0211_ = partition_count[3] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  partition_count[2];
  assign _0137_[31] = _0212_ &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0137_[3];
  assign _0137_[3] = _0211_ &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0137_[1];
  assign _0137_[1] = partition_count[1] &(* src = "thielecpu/hardware/mu_core.v:208.80-208.95|thielecpu/hardware/mu_core.v:203.49-203.64|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  partition_count[0];
  assign _0131_[31] = _0210_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0184_;
  assign _0210_ = _0209_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0183_;
  assign _0131_[15] = _0207_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0182_;
  assign _0209_ = _0206_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0181_;
  assign _0208_ = _0204_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0180_;
  assign _0207_ = _0202_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0179_;
  assign _0131_[7] = _0200_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0178_;
  assign _0206_ = _0199_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0177_;
  assign _0205_ = _0197_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0176_;
  assign _0204_ = _0195_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0175_;
  assign _0203_ = _0193_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0174_;
  assign _0202_ = _0191_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0173_;
  assign _0201_ = _0189_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0172_;
  assign _0200_ = _0187_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0171_;
  assign _0131_[3] = _0185_ |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0170_;
  assign _0199_ = _0133_[31] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0169_;
  assign _0198_ = _0133_[29] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0168_;
  assign _0197_ = _0133_[27] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0167_;
  assign _0196_ = _0133_[25] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0166_;
  assign _0195_ = _0133_[23] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0165_;
  assign _0194_ = _0133_[21] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0164_;
  assign _0193_ = _0133_[19] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0163_;
  assign _0192_ = _0133_[17] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0162_;
  assign _0191_ = _0133_[15] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0161_;
  assign _0190_ = _0133_[13] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0160_;
  assign _0189_ = _0133_[11] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0159_;
  assign _0188_ = _0133_[9] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0158_;
  assign _0187_ = _0133_[7] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0157_;
  assign _0186_ = _0133_[5] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0156_;
  assign _0185_ = _0133_[3] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0155_;
  assign _0131_[1] = _0133_[1] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.12-240.41" *)  _0154_;
  assign _0131_[0] = _0133_[0] |(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:231.10-231.28" *)  _0132_[0];
  assign _0066_[15] = _0132_[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[30];
  assign _0066_[14] = _0132_[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[28];
  assign _0066_[13] = _0132_[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[26];
  assign _0066_[12] = _0132_[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[24];
  assign _0066_[11] = _0132_[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[22];
  assign _0066_[10] = _0132_[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[20];
  assign _0066_[9] = _0132_[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[18];
  assign _0066_[8] = _0132_[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[16];
  assign _0066_[7] = _0132_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[14];
  assign _0066_[6] = _0132_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[12];
  assign _0066_[5] = _0132_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[10];
  assign _0066_[4] = _0132_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[8];
  assign _0066_[3] = _0132_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[6];
  assign _0066_[2] = _0132_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[4];
  assign _0066_[1] = _0132_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:241.12-241.34" *)  _0132_[2];
  assign _0184_ = _0069_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0131_[15];
  assign _0183_ = _0068_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0208_;
  assign _0182_ = _0068_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0131_[7];
  assign _0181_ = _0067_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0205_;
  assign _0180_ = _0067_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0203_;
  assign _0179_ = _0067_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0201_;
  assign _0178_ = _0067_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0131_[3];
  assign _0177_ = _0066_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0198_;
  assign _0176_ = _0066_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0196_;
  assign _0175_ = _0066_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0194_;
  assign _0174_ = _0066_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0192_;
  assign _0173_ = _0066_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0190_;
  assign _0172_ = _0066_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0188_;
  assign _0171_ = _0066_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0186_;
  assign _0170_ = _0066_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0131_[1];
  assign _0169_ = _0132_[31] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[30];
  assign _0168_ = _0132_[29] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[28];
  assign _0167_ = _0132_[27] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[26];
  assign _0166_ = _0132_[25] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[24];
  assign _0165_ = _0132_[23] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[22];
  assign _0164_ = _0132_[21] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[20];
  assign _0163_ = _0132_[19] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[18];
  assign _0162_ = _0132_[17] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[16];
  assign _0161_ = _0132_[15] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[14];
  assign _0160_ = _0132_[13] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[12];
  assign _0159_ = _0132_[11] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[10];
  assign _0158_ = _0132_[9] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[8];
  assign _0157_ = _0132_[7] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[6];
  assign _0156_ = _0132_[5] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[4];
  assign _0155_ = _0132_[3] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0133_[2];
  assign _0154_ = _0132_[1] &(* src = "thielecpu/hardware/mu_core.v:119.51-119.82|/usr/bin/../share/yosys/techmap.v:286.27-286.69|/usr/bin/../share/yosys/techmap.v:240.19-240.41" *)  _0131_[0];
  always @(posedge clk or negedge rst_n) begin
    if (_0090_)
      $write("\37777777716\37777777674-Core: Receipt accepted for instruction %08h, cost=%0d\n", $unsigned(instruction), $unsigned({ 16'h0000, receipt_value[31:16] }));
    if (_0091_)
      $write("\37777777716\37777777674-Core: Receipt DENIED for instruction %08h, expected=%0d, got=%0d\n", $unsigned(instruction), $unsigned({ 16'h0000, expected_cost[31:16] }), $unsigned({ 16'h0000, receipt_value[31:16] }));
  end
  assign _0000_[30:3] = { _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31], _0000_[31] };
  assign _0044_[3:1] = _0042_[3:1];
  assign _0045_[1] = _0043_[1];
  assign { _0046_[3:2], _0046_[0] } = { _0042_[3:2], _0042_[0] };
  assign _0047_[1] = _0043_[1];
  assign _0048_[1] = _0043_[1];
  assign _0076_[3:1] = _0042_[3:1];
  assign _0077_[1] = _0043_[1];
  assign _0079_[0] = _0018_;
  assign _0080_[0] = _0019_;
  assign _0101_[2] = 1'h1;
  assign _0103_[2] = _0102_[2];
  assign _0107_[31:0] = proposed_cost;
  assign { _0114_[63:35], _0114_[31:0] } = 61'h0000000000000002;
  assign { _0115_[63:35], _0115_[31:0] } = { 59'h000000000000000, _0109_[0], 1'h0 };
  assign _0116_[31:3] = 29'h00000000;
  assign { _0117_[31:2], _0117_[0] } = { 29'h00000000, _0115_[34], _0115_[32] };
  assign { _0118_[31:3], _0118_[1:0] } = { 29'h00000000, partition_independent, partition_independent };
  assign _0119_[30:3] = { _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31], _0119_[31] };
  assign _0120_[30:3] = { _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31], _0120_[31] };
  assign { _0137_[30:5], _0137_[0] } = { _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], _0137_[31], partition_count[0] };
  assign _0138_[30:6] = { _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31], _0138_[31] };
  assign _0141_[7:6] = _0139_[7:6];
  assign _0142_[7:6] = 2'h0;
  assign _0148_[7:6] = _0146_[7:6];
  assign _0149_[7:6] = 2'h0;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.instr  = 32'hxxxxxxxx;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.mem_iso  = 32'hxxxxxxxx;
  assign \check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1116.part_count  = 6'hxx;
  assign { core_status[31], core_status[29:3] } = { core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30], core_status[30] };
  assign enforcement_active = 1'h1;
endmodule
