

================================================================
== Vitis HLS Report for 'yuv_filter'
================================================================
* Date:           Fri Feb 28 15:19:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-------------+-----------+-------------+-----+-------------+---------+
    |    Latency (cycles)   |    Latency (absolute)   |      Interval     | Pipeline|
    |   min   |     max     |    min    |     max     | min |     max     |   Type  |
    +---------+-------------+-----------+-------------+-----+-------------+---------+
    |        5|  12884508705|  50.000 ns|  128.845 sec|    6|  12884508706|       no|
    +---------+-------------+-----------+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |                                                                  |                                                       |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
        |                             Instance                             |                         Module                        |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_129      |yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y      |        2|  4294836233|  20.000 ns|  42.948 sec|    1|  4294836226|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_144  |yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |        2|  4294836231|  20.000 ns|  42.948 sec|    1|  4294836226|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_159      |yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y      |        2|  4294836235|  20.000 ns|  42.948 sec|    1|  4294836226|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     839|   1514|    -|
|Memory           |    12288|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    278|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |    12288|    8|     938|   1817|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     4388|    3|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |mul_16ns_16ns_32_1_1_U49                                          |mul_16ns_16ns_32_1_1                                   |        0|   1|    0|    6|    0|
    |grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_129      |yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y      |        0|   3|  347|  640|    0|
    |grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_159      |yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y      |        0|   4|  237|  434|    0|
    |grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_144  |yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |        0|   0|  255|  434|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                       |        0|   8|  839| 1514|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |p_yuv_channels_ch1_U    |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch2_U    |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    |p_yuv_channels_ch3_U    |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch1_U  |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch2_U  |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    |p_scale_channels_ch3_U  |p_yuv_channels_ch1_RAM_AUTO_1R1W  |     2048|  0|   0|    0|  2457600|    8|     1|     19660800|
    +------------------------+----------------------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total                   |                                  |    12288|  0|   0|    0| 14745600|   48|     6|    117964800|
    +------------------------+----------------------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln75_fu_188_p2              |      icmp|   0|  0|  23|          16|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  25|          17|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  42|          8|    1|          8|
    |out_width                      |  14|          3|   16|         48|
    |p_scale_channels_ch1_address0  |  14|          3|   22|         66|
    |p_scale_channels_ch1_ce0       |  14|          3|    1|          3|
    |p_scale_channels_ch1_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch2_address0  |  14|          3|   22|         66|
    |p_scale_channels_ch2_ce0       |  14|          3|    1|          3|
    |p_scale_channels_ch2_we0       |   9|          2|    1|          2|
    |p_scale_channels_ch3_address0  |  14|          3|   22|         66|
    |p_scale_channels_ch3_ce0       |  14|          3|    1|          3|
    |p_scale_channels_ch3_we0       |   9|          2|    1|          2|
    |p_yuv_channels_ch1_address0    |  14|          3|   22|         66|
    |p_yuv_channels_ch1_ce0         |  14|          3|    1|          3|
    |p_yuv_channels_ch1_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch2_address0    |  14|          3|   22|         66|
    |p_yuv_channels_ch2_ce0         |  14|          3|    1|          3|
    |p_yuv_channels_ch2_we0         |   9|          2|    1|          2|
    |p_yuv_channels_ch3_address0    |  14|          3|   22|         66|
    |p_yuv_channels_ch3_ce0         |  14|          3|    1|          3|
    |p_yuv_channels_ch3_we0         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 278|         59|  161|        482|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |U_scale_read_reg_219                                                           |   8|   0|    8|          0|
    |V_scale_read_reg_214                                                           |   8|   0|    8|          0|
    |Y_scale_read_reg_224                                                           |   8|   0|    8|          0|
    |ap_CS_fsm                                                                      |   7|   0|    7|          0|
    |grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_129_ap_start_reg      |   1|   0|    1|          0|
    |grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_159_ap_start_reg      |   1|   0|    1|          0|
    |grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |height_reg_199                                                                 |  16|   0|   16|          0|
    |icmp_ln75_reg_229                                                              |   1|   0|    1|          0|
    |mul_ln30_reg_207                                                               |  32|   0|   32|          0|
    |width_reg_193                                                                  |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |  99|   0|   99|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        yuv_filter|  return value|
|in_channels_ch1_address0   |  out|   22|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|   in_channels_ch3|         array|
|in_width                   |   in|   16|     ap_none|          in_width|       pointer|
|in_height                  |   in|   16|     ap_none|         in_height|       pointer|
|out_channels_ch1_address0  |  out|   22|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|  out_channels_ch3|         array|
|out_width                  |  out|   16|      ap_vld|         out_width|       pointer|
|out_width_ap_vld           |  out|    1|      ap_vld|         out_width|       pointer|
|out_height                 |  out|   16|      ap_vld|        out_height|       pointer|
|out_height_ap_vld          |  out|    1|      ap_vld|        out_height|       pointer|
|Y_scale                    |   in|    8|     ap_none|           Y_scale|        scalar|
|U_scale                    |   in|    8|     ap_none|           U_scale|        scalar|
|V_scale                    |   in|    8|     ap_none|           V_scale|        scalar|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch1 = alloca i64 1" [../yuv_filter.c:43]   --->   Operation 8 'alloca' 'p_yuv_channels_ch1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch2 = alloca i64 1" [../yuv_filter.c:43]   --->   Operation 9 'alloca' 'p_yuv_channels_ch2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%p_yuv_channels_ch3 = alloca i64 1" [../yuv_filter.c:43]   --->   Operation 10 'alloca' 'p_yuv_channels_ch3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%p_scale_channels_ch1 = alloca i64 1" [../yuv_filter.c:44]   --->   Operation 11 'alloca' 'p_scale_channels_ch1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%p_scale_channels_ch2 = alloca i64 1" [../yuv_filter.c:44]   --->   Operation 12 'alloca' 'p_scale_channels_ch2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%p_scale_channels_ch3 = alloca i64 1" [../yuv_filter.c:44]   --->   Operation 13 'alloca' 'p_scale_channels_ch3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_width" [../yuv_filter.c:69->../yuv_filter.c:49]   --->   Operation 14 'read' 'width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%height = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_height" [../yuv_filter.c:70->../yuv_filter.c:49]   --->   Operation 15 'read' 'height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %width" [../yuv_filter.c:30]   --->   Operation 16 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i16 %height" [../yuv_filter.c:30]   --->   Operation 17 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (5.58ns)   --->   "%mul_ln30 = mul i32 %zext_ln30, i32 %zext_ln30_1" [../yuv_filter.c:30]   --->   Operation 18 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 19 [2/2] (4.14ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [../yuv_filter.c:30]   --->   Operation 19 'call' 'call_ln30' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../yuv_filter.c:30]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch2"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_channels_ch3"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_width"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_height"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_channels_ch3"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_width"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_width, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_height"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_height, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Y_scale"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Y_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %U_scale"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %U_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %V_scale"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %V_scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale"   --->   Operation 47 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale"   --->   Operation 48 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale"   --->   Operation 49 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.07ns)   --->   "%icmp_ln75 = icmp_eq  i16 %width, i16 0" [../yuv_filter.c:75->../yuv_filter.c:49]   --->   Operation 50 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %in_channels_ch1, i8 %in_channels_ch2, i8 %in_channels_ch3, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3" [../yuv_filter.c:30]   --->   Operation 51 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln75, void %for.inc.i15.preheader, void %yuv2rgb.exit.critedge" [../yuv_filter.c:155->../yuv_filter.c:50]   --->   Operation 52 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_width, i16 %width" [../yuv_filter.c:111->../yuv_filter.c:51]   --->   Operation 53 'write' 'write_ln111' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_height, i16 %height" [../yuv_filter.c:112->../yuv_filter.c:51]   --->   Operation 54 'write' 'write_ln112' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_width, i16 0" [../yuv_filter.c:111->../yuv_filter.c:51]   --->   Operation 55 'write' 'write_ln111' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_height, i16 %height" [../yuv_filter.c:112->../yuv_filter.c:51]   --->   Operation 56 'write' 'write_ln112' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %yuv2rgb.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 58 [2/2] (4.14ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read" [../yuv_filter.c:30]   --->   Operation 58 'call' 'call_ln30' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %p_yuv_channels_ch1, i8 %p_yuv_channels_ch2, i8 %p_yuv_channels_ch3, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3, i8 %Y_scale_read, i8 %U_scale_read, i8 %V_scale_read" [../yuv_filter.c:30]   --->   Operation 59 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 60 [2/2] (4.14ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3" [../yuv_filter.c:30]   --->   Operation 60 'call' 'call_ln30' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln30 = call void @yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, i32 %mul_ln30, i16 %height, i8 %out_channels_ch1, i8 %out_channels_ch2, i8 %out_channels_ch3, i8 %p_scale_channels_ch1, i8 %p_scale_channels_ch2, i8 %p_scale_channels_ch3" [../yuv_filter.c:30]   --->   Operation 61 'call' 'call_ln30' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %yuv2rgb.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [../yuv_filter.c:52]   --->   Operation 63 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_yuv_channels_ch1   (alloca       ) [ 00111100]
p_yuv_channels_ch2   (alloca       ) [ 00111100]
p_yuv_channels_ch3   (alloca       ) [ 00111100]
p_scale_channels_ch1 (alloca       ) [ 00111111]
p_scale_channels_ch2 (alloca       ) [ 00111111]
p_scale_channels_ch3 (alloca       ) [ 00111111]
width                (read         ) [ 00110000]
height               (read         ) [ 00111111]
zext_ln30            (zext         ) [ 00000000]
zext_ln30_1          (zext         ) [ 00000000]
mul_ln30             (mul          ) [ 00111111]
spectopmodule_ln30   (spectopmodule) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
specbitsmap_ln0      (specbitsmap  ) [ 00000000]
specinterface_ln0    (specinterface) [ 00000000]
V_scale_read         (read         ) [ 00001100]
U_scale_read         (read         ) [ 00001100]
Y_scale_read         (read         ) [ 00001100]
icmp_ln75            (icmp         ) [ 00011111]
call_ln30            (call         ) [ 00000000]
br_ln155             (br           ) [ 00000000]
write_ln111          (write        ) [ 00000000]
write_ln112          (write        ) [ 00000000]
write_ln111          (write        ) [ 00000000]
write_ln112          (write        ) [ 00000000]
br_ln0               (br           ) [ 00000000]
call_ln30            (call         ) [ 00000000]
call_ln30            (call         ) [ 00000000]
br_ln0               (br           ) [ 00000000]
ret_ln52             (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_yuv_channels_ch1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_yuv_channels_ch2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_yuv_channels_ch3_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_yuv_channels_ch3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_scale_channels_ch1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_scale_channels_ch2_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_scale_channels_ch3_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_scale_channels_ch3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="width_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="height_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="V_scale_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="U_scale_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Y_scale_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/3 write_ln111/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="16" slack="2"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln112/3 write_ln112/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="16" slack="1"/>
<pin id="133" dir="0" index="3" bw="8" slack="0"/>
<pin id="134" dir="0" index="4" bw="8" slack="0"/>
<pin id="135" dir="0" index="5" bw="8" slack="0"/>
<pin id="136" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="139" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="3"/>
<pin id="147" dir="0" index="2" bw="16" slack="3"/>
<pin id="148" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="9" bw="8" slack="1"/>
<pin id="155" dir="0" index="10" bw="8" slack="1"/>
<pin id="156" dir="0" index="11" bw="8" slack="1"/>
<pin id="157" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="5"/>
<pin id="162" dir="0" index="2" bw="16" slack="5"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="0" index="4" bw="8" slack="0"/>
<pin id="165" dir="0" index="5" bw="8" slack="0"/>
<pin id="166" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln30_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln30_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln30_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln75_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="2"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="width_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="2"/>
<pin id="195" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="199" class="1005" name="height_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="1"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="207" class="1005" name="mul_ln30_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="214" class="1005" name="V_scale_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V_scale_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="U_scale_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U_scale_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="Y_scale_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y_scale_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln75_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="4"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="159" pin=5"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="90" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="84" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="202"><net_src comp="90" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="210"><net_src comp="182" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="217"><net_src comp="96" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="222"><net_src comp="102" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="144" pin=10"/></net>

<net id="227"><net_src comp="108" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="232"><net_src comp="188" pin="2"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {6 7 }
	Port: out_channels_ch2 | {6 7 }
	Port: out_channels_ch3 | {6 7 }
	Port: out_width | {3 }
	Port: out_height | {3 }
 - Input state : 
	Port: yuv_filter : in_channels_ch1 | {2 3 }
	Port: yuv_filter : in_channels_ch2 | {2 3 }
	Port: yuv_filter : in_channels_ch3 | {2 3 }
	Port: yuv_filter : in_width | {1 }
	Port: yuv_filter : in_height | {1 }
	Port: yuv_filter : Y_scale | {3 }
	Port: yuv_filter : U_scale | {3 }
	Port: yuv_filter : V_scale | {3 }
  - Chain level:
	State 1
		mul_ln30 : 1
	State 2
	State 3
		br_ln155 : 1
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_129   |    3    |  12.704 |   386   |   580   |
|   call   | grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_144 |    0    |  4.764  |   326   |   373   |
|          |   grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_159   |    4    | 12.9426 |   384   |   444   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln75_fu_188                         |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                          mul_ln30_fu_182                         |    1    |    0    |    0    |    6    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         width_read_fu_84                         |    0    |    0    |    0    |    0    |
|          |                         height_read_fu_90                        |    0    |    0    |    0    |    0    |
|   read   |                      V_scale_read_read_fu_96                     |    0    |    0    |    0    |    0    |
|          |                     U_scale_read_read_fu_102                     |    0    |    0    |    0    |    0    |
|          |                     Y_scale_read_read_fu_108                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                         grp_write_fu_114                         |    0    |    0    |    0    |    0    |
|          |                         grp_write_fu_121                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                         zext_ln30_fu_174                         |    0    |    0    |    0    |    0    |
|          |                        zext_ln30_1_fu_178                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    8    | 30.4106 |   1096  |   1426  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|p_scale_channels_ch1|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch2|  2048  |    0   |    0   |    0   |
|p_scale_channels_ch3|  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch1 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch2 |  2048  |    0   |    0   |    0   |
| p_yuv_channels_ch3 |  2048  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |  12288 |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|U_scale_read_reg_219|    8   |
|V_scale_read_reg_214|    8   |
|Y_scale_read_reg_224|    8   |
|   height_reg_199   |   16   |
|  icmp_ln75_reg_229 |    1   |
|  mul_ln30_reg_207  |   32   |
|    width_reg_193   |   16   |
+--------------------+--------+
|        Total       |   89   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_114 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   32   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   30   |  1096  |  1426  |    -   |
|   Memory  |  12288 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   89   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  12288 |    8   |   31   |  1185  |  1435  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
