

================================================================
== Vitis HLS Report for 'execution'
================================================================
* Date:           Thu Oct 17 03:36:15 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmult_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.671 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   300821|   300821|  2.006 ms|  2.006 ms|  300821|  300821|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1                   |   300820|   300820|      2314|          -|          -|   130|        no|
        | + VITIS_LOOP_65_2_VITIS_LOOP_66_3  |     1024|     1024|         2|          1|          1|  1024|       yes|
        | + VITIS_LOOP_86_4_VITIS_LOOP_88_5  |     1285|     1285|       263|          1|          1|  1024|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 263


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 269
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 263, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 269 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 6 
269 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_tmp, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_tmp, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%A_temp1_0 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 273 'alloca' 'A_temp1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%A_temp1_1 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 274 'alloca' 'A_temp1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%A_temp1_2 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 275 'alloca' 'A_temp1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%A_temp1_3 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 276 'alloca' 'A_temp1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%A_temp1_4 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 277 'alloca' 'A_temp1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%A_temp1_5 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 278 'alloca' 'A_temp1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%A_temp1_6 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 279 'alloca' 'A_temp1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%A_temp1_7 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 280 'alloca' 'A_temp1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%A_temp1_8 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 281 'alloca' 'A_temp1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%A_temp1_9 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 282 'alloca' 'A_temp1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%A_temp1_10 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 283 'alloca' 'A_temp1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%A_temp1_11 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 284 'alloca' 'A_temp1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%A_temp1_12 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 285 'alloca' 'A_temp1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%A_temp1_13 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 286 'alloca' 'A_temp1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%A_temp1_14 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 287 'alloca' 'A_temp1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%A_temp1_15 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 288 'alloca' 'A_temp1_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%A_temp1_16 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 289 'alloca' 'A_temp1_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%A_temp1_17 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 290 'alloca' 'A_temp1_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%A_temp1_18 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 291 'alloca' 'A_temp1_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%A_temp1_19 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 292 'alloca' 'A_temp1_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%A_temp1_20 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 293 'alloca' 'A_temp1_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%A_temp1_21 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 294 'alloca' 'A_temp1_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%A_temp1_22 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 295 'alloca' 'A_temp1_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%A_temp1_23 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 296 'alloca' 'A_temp1_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%A_temp1_24 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 297 'alloca' 'A_temp1_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%A_temp1_25 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 298 'alloca' 'A_temp1_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%A_temp1_26 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 299 'alloca' 'A_temp1_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%A_temp1_27 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 300 'alloca' 'A_temp1_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%A_temp1_28 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 301 'alloca' 'A_temp1_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%A_temp1_29 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 302 'alloca' 'A_temp1_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%A_temp1_30 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 303 'alloca' 'A_temp1_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%A_temp1_31 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59]   --->   Operation 304 'alloca' 'A_temp1_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%B_temp1_0 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 305 'alloca' 'B_temp1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%B_temp1_1 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 306 'alloca' 'B_temp1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%B_temp1_2 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 307 'alloca' 'B_temp1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%B_temp1_3 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 308 'alloca' 'B_temp1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%B_temp1_4 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 309 'alloca' 'B_temp1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%B_temp1_5 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 310 'alloca' 'B_temp1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%B_temp1_6 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 311 'alloca' 'B_temp1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%B_temp1_7 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 312 'alloca' 'B_temp1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%B_temp1_8 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 313 'alloca' 'B_temp1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%B_temp1_9 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 314 'alloca' 'B_temp1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%B_temp1_10 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 315 'alloca' 'B_temp1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%B_temp1_11 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 316 'alloca' 'B_temp1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%B_temp1_12 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 317 'alloca' 'B_temp1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%B_temp1_13 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 318 'alloca' 'B_temp1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%B_temp1_14 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 319 'alloca' 'B_temp1_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%B_temp1_15 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 320 'alloca' 'B_temp1_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%B_temp1_16 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 321 'alloca' 'B_temp1_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%B_temp1_17 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 322 'alloca' 'B_temp1_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%B_temp1_18 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 323 'alloca' 'B_temp1_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%B_temp1_19 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 324 'alloca' 'B_temp1_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%B_temp1_20 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 325 'alloca' 'B_temp1_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%B_temp1_21 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 326 'alloca' 'B_temp1_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%B_temp1_22 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 327 'alloca' 'B_temp1_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%B_temp1_23 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 328 'alloca' 'B_temp1_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%B_temp1_24 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 329 'alloca' 'B_temp1_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%B_temp1_25 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 330 'alloca' 'B_temp1_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%B_temp1_26 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 331 'alloca' 'B_temp1_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%B_temp1_27 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 332 'alloca' 'B_temp1_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%B_temp1_28 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 333 'alloca' 'B_temp1_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%B_temp1_29 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 334 'alloca' 'B_temp1_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%B_temp1_30 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 335 'alloca' 'B_temp1_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%B_temp1_31 = alloca i64 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60]   --->   Operation 336 'alloca' 'B_temp1_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 337 [1/1] (0.48ns)   --->   "%br_ln63 = br void" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63]   --->   Operation 337 'br' 'br_ln63' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%c = phi i8 0, void, i8 %c_1, void"   --->   Operation 338 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.90ns)   --->   "%c_1 = add i8 %c, i8 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63]   --->   Operation 339 'add' 'c_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.85ns)   --->   "%icmp_ln63 = icmp_eq  i8 %c, i8 130" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63]   --->   Operation 340 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 130, i64 130, i64 130"   --->   Operation 341 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split10, void" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63]   --->   Operation 342 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63]   --->   Operation 343 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.48ns)   --->   "%br_ln65 = br void" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 344 'br' 'br_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.48>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:100]   --->   Operation 345 'ret' 'ret_ln100' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.split10, i11 %add_ln65, void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 346 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split10, i6 %select_ln65_1, void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 347 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.split10, i6 %add_ln66, void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66]   --->   Operation 348 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.94ns)   --->   "%add_ln65 = add i11 %indvar_flatten, i11 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 349 'add' 'add_ln65' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 350 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_eq  i11 %indvar_flatten, i11 1024" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 351 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split2, void %.preheader.preheader.preheader" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 352 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.87ns)   --->   "%icmp_ln66 = icmp_eq  i6 %j, i6 32" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66]   --->   Operation 353 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.44ns)   --->   "%select_ln65 = select i1 %icmp_ln66, i6 0, i6 %j" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 354 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.88ns)   --->   "%add_ln65_1 = add i6 %i, i6 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 355 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.44ns)   --->   "%select_ln65_1 = select i1 %icmp_ln66, i6 %add_ln65_1, i6 %i" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 356 'select' 'select_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i6 %select_ln65_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 357 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i6 %select_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 358 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.86ns)   --->   "%switch_ln67 = switch i5 %trunc_ln67, void %branch31, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17, i5 18, void %branch18, i5 19, void %branch19, i5 20, void %branch20, i5 21, void %branch21, i5 22, void %branch22, i5 23, void %branch23, i5 24, void %branch24, i5 25, void %branch25, i5 26, void %branch26, i5 27, void %branch27, i5 28, void %branch28, i5 29, void %branch29, i5 30, void %branch30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 359 'switch' 'switch_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.86>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 360 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 30)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 361 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 29)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 362 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 28)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 363 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 27)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 364 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 26)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 365 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 25)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 366 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 24)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 367 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 23)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 368 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 22)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 369 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 21)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 370 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 20)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 371 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 19)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 372 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 18)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 373 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 17)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 374 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 16)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 375 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 15)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 376 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 14)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 377 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 13)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 378 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 12)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 379 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 11)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 380 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 10)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 381 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 9)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 382 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 8)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 383 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 7)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 384 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 6)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 385 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 5)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 386 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 4)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 387 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 3)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 388 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 2)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 389 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 1)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 390 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 0)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln67 = br void %.split1090" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 391 'br' 'br_ln67' <Predicate = (!icmp_ln65 & trunc_ln67 == 31)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.88ns)   --->   "%add_ln66 = add i6 %select_ln65, i6 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66]   --->   Operation 392 'add' 'add_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_2_VITIS_LOOP_66_3_str"   --->   Operation 394 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 395 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %select_ln65_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 396 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 397 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %select_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65]   --->   Operation 398 'zext' 'j_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 399 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (2.16ns)   --->   "%A_tmp_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_tmp" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 400 'read' 'A_tmp_read' <Predicate = (!icmp_ln65)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %A_tmp_read" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 401 'bitcast' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%A_temp1_30_addr = getelementptr i32 %A_temp1_30, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 402 'getelementptr' 'A_temp1_30_addr' <Predicate = (trunc_ln67 == 30)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_30_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 403 'store' 'store_ln67' <Predicate = (trunc_ln67 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%A_temp1_29_addr = getelementptr i32 %A_temp1_29, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 404 'getelementptr' 'A_temp1_29_addr' <Predicate = (trunc_ln67 == 29)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_29_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 405 'store' 'store_ln67' <Predicate = (trunc_ln67 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%A_temp1_28_addr = getelementptr i32 %A_temp1_28, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 406 'getelementptr' 'A_temp1_28_addr' <Predicate = (trunc_ln67 == 28)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_28_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 407 'store' 'store_ln67' <Predicate = (trunc_ln67 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%A_temp1_27_addr = getelementptr i32 %A_temp1_27, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 408 'getelementptr' 'A_temp1_27_addr' <Predicate = (trunc_ln67 == 27)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_27_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 409 'store' 'store_ln67' <Predicate = (trunc_ln67 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%A_temp1_26_addr = getelementptr i32 %A_temp1_26, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 410 'getelementptr' 'A_temp1_26_addr' <Predicate = (trunc_ln67 == 26)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_26_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 411 'store' 'store_ln67' <Predicate = (trunc_ln67 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%A_temp1_25_addr = getelementptr i32 %A_temp1_25, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 412 'getelementptr' 'A_temp1_25_addr' <Predicate = (trunc_ln67 == 25)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_25_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 413 'store' 'store_ln67' <Predicate = (trunc_ln67 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%A_temp1_24_addr = getelementptr i32 %A_temp1_24, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 414 'getelementptr' 'A_temp1_24_addr' <Predicate = (trunc_ln67 == 24)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_24_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 415 'store' 'store_ln67' <Predicate = (trunc_ln67 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%A_temp1_23_addr = getelementptr i32 %A_temp1_23, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 416 'getelementptr' 'A_temp1_23_addr' <Predicate = (trunc_ln67 == 23)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_23_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 417 'store' 'store_ln67' <Predicate = (trunc_ln67 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%A_temp1_22_addr = getelementptr i32 %A_temp1_22, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 418 'getelementptr' 'A_temp1_22_addr' <Predicate = (trunc_ln67 == 22)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_22_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 419 'store' 'store_ln67' <Predicate = (trunc_ln67 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%A_temp1_21_addr = getelementptr i32 %A_temp1_21, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 420 'getelementptr' 'A_temp1_21_addr' <Predicate = (trunc_ln67 == 21)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_21_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 421 'store' 'store_ln67' <Predicate = (trunc_ln67 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%A_temp1_20_addr = getelementptr i32 %A_temp1_20, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 422 'getelementptr' 'A_temp1_20_addr' <Predicate = (trunc_ln67 == 20)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_20_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 423 'store' 'store_ln67' <Predicate = (trunc_ln67 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%A_temp1_19_addr = getelementptr i32 %A_temp1_19, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 424 'getelementptr' 'A_temp1_19_addr' <Predicate = (trunc_ln67 == 19)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_19_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 425 'store' 'store_ln67' <Predicate = (trunc_ln67 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%A_temp1_18_addr = getelementptr i32 %A_temp1_18, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 426 'getelementptr' 'A_temp1_18_addr' <Predicate = (trunc_ln67 == 18)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_18_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 427 'store' 'store_ln67' <Predicate = (trunc_ln67 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%A_temp1_17_addr = getelementptr i32 %A_temp1_17, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 428 'getelementptr' 'A_temp1_17_addr' <Predicate = (trunc_ln67 == 17)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_17_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 429 'store' 'store_ln67' <Predicate = (trunc_ln67 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%A_temp1_16_addr = getelementptr i32 %A_temp1_16, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 430 'getelementptr' 'A_temp1_16_addr' <Predicate = (trunc_ln67 == 16)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_16_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 431 'store' 'store_ln67' <Predicate = (trunc_ln67 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%A_temp1_15_addr = getelementptr i32 %A_temp1_15, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 432 'getelementptr' 'A_temp1_15_addr' <Predicate = (trunc_ln67 == 15)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_15_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 433 'store' 'store_ln67' <Predicate = (trunc_ln67 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%A_temp1_14_addr = getelementptr i32 %A_temp1_14, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 434 'getelementptr' 'A_temp1_14_addr' <Predicate = (trunc_ln67 == 14)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_14_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 435 'store' 'store_ln67' <Predicate = (trunc_ln67 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%A_temp1_13_addr = getelementptr i32 %A_temp1_13, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 436 'getelementptr' 'A_temp1_13_addr' <Predicate = (trunc_ln67 == 13)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_13_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 437 'store' 'store_ln67' <Predicate = (trunc_ln67 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%A_temp1_12_addr = getelementptr i32 %A_temp1_12, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 438 'getelementptr' 'A_temp1_12_addr' <Predicate = (trunc_ln67 == 12)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_12_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 439 'store' 'store_ln67' <Predicate = (trunc_ln67 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%A_temp1_11_addr = getelementptr i32 %A_temp1_11, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 440 'getelementptr' 'A_temp1_11_addr' <Predicate = (trunc_ln67 == 11)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_11_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 441 'store' 'store_ln67' <Predicate = (trunc_ln67 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%A_temp1_10_addr = getelementptr i32 %A_temp1_10, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 442 'getelementptr' 'A_temp1_10_addr' <Predicate = (trunc_ln67 == 10)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_10_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 443 'store' 'store_ln67' <Predicate = (trunc_ln67 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%A_temp1_9_addr = getelementptr i32 %A_temp1_9, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 444 'getelementptr' 'A_temp1_9_addr' <Predicate = (trunc_ln67 == 9)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_9_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 445 'store' 'store_ln67' <Predicate = (trunc_ln67 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%A_temp1_8_addr = getelementptr i32 %A_temp1_8, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 446 'getelementptr' 'A_temp1_8_addr' <Predicate = (trunc_ln67 == 8)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_8_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 447 'store' 'store_ln67' <Predicate = (trunc_ln67 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%A_temp1_7_addr = getelementptr i32 %A_temp1_7, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 448 'getelementptr' 'A_temp1_7_addr' <Predicate = (trunc_ln67 == 7)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_7_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 449 'store' 'store_ln67' <Predicate = (trunc_ln67 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%A_temp1_6_addr = getelementptr i32 %A_temp1_6, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 450 'getelementptr' 'A_temp1_6_addr' <Predicate = (trunc_ln67 == 6)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_6_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 451 'store' 'store_ln67' <Predicate = (trunc_ln67 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%A_temp1_5_addr = getelementptr i32 %A_temp1_5, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 452 'getelementptr' 'A_temp1_5_addr' <Predicate = (trunc_ln67 == 5)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_5_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 453 'store' 'store_ln67' <Predicate = (trunc_ln67 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%A_temp1_4_addr = getelementptr i32 %A_temp1_4, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 454 'getelementptr' 'A_temp1_4_addr' <Predicate = (trunc_ln67 == 4)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_4_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 455 'store' 'store_ln67' <Predicate = (trunc_ln67 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%A_temp1_3_addr = getelementptr i32 %A_temp1_3, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 456 'getelementptr' 'A_temp1_3_addr' <Predicate = (trunc_ln67 == 3)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_3_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 457 'store' 'store_ln67' <Predicate = (trunc_ln67 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%A_temp1_2_addr = getelementptr i32 %A_temp1_2, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 458 'getelementptr' 'A_temp1_2_addr' <Predicate = (trunc_ln67 == 2)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_2_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 459 'store' 'store_ln67' <Predicate = (trunc_ln67 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%A_temp1_1_addr = getelementptr i32 %A_temp1_1, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 460 'getelementptr' 'A_temp1_1_addr' <Predicate = (trunc_ln67 == 1)> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_1_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 461 'store' 'store_ln67' <Predicate = (trunc_ln67 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%A_temp1_0_addr = getelementptr i32 %A_temp1_0, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 462 'getelementptr' 'A_temp1_0_addr' <Predicate = (trunc_ln67 == 0)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_0_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 463 'store' 'store_ln67' <Predicate = (trunc_ln67 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%A_temp1_31_addr = getelementptr i32 %A_temp1_31, i64 0, i64 %zext_ln65" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 464 'getelementptr' 'A_temp1_31_addr' <Predicate = (trunc_ln67 == 31)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (1.35ns)   --->   "%store_ln67 = store i32 %tmp, i5 %A_temp1_31_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:67]   --->   Operation 465 'store' 'store_ln67' <Predicate = (trunc_ln67 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 466 [1/1] (2.16ns)   --->   "%B_tmp_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_tmp" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 466 'read' 'B_tmp_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_1 = bitcast i32 %B_tmp_read" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 467 'bitcast' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%B_temp1_0_addr_1 = getelementptr i32 %B_temp1_0, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 468 'getelementptr' 'B_temp1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%B_temp1_1_addr_1 = getelementptr i32 %B_temp1_1, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 469 'getelementptr' 'B_temp1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%B_temp1_2_addr_1 = getelementptr i32 %B_temp1_2, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 470 'getelementptr' 'B_temp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%B_temp1_3_addr_1 = getelementptr i32 %B_temp1_3, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 471 'getelementptr' 'B_temp1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%B_temp1_4_addr_1 = getelementptr i32 %B_temp1_4, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 472 'getelementptr' 'B_temp1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%B_temp1_5_addr_1 = getelementptr i32 %B_temp1_5, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 473 'getelementptr' 'B_temp1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%B_temp1_6_addr_1 = getelementptr i32 %B_temp1_6, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 474 'getelementptr' 'B_temp1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%B_temp1_7_addr_1 = getelementptr i32 %B_temp1_7, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 475 'getelementptr' 'B_temp1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%B_temp1_8_addr_1 = getelementptr i32 %B_temp1_8, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 476 'getelementptr' 'B_temp1_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%B_temp1_9_addr_1 = getelementptr i32 %B_temp1_9, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 477 'getelementptr' 'B_temp1_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%B_temp1_10_addr_1 = getelementptr i32 %B_temp1_10, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 478 'getelementptr' 'B_temp1_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%B_temp1_11_addr_1 = getelementptr i32 %B_temp1_11, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 479 'getelementptr' 'B_temp1_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%B_temp1_12_addr_1 = getelementptr i32 %B_temp1_12, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 480 'getelementptr' 'B_temp1_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%B_temp1_13_addr_1 = getelementptr i32 %B_temp1_13, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 481 'getelementptr' 'B_temp1_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%B_temp1_14_addr_1 = getelementptr i32 %B_temp1_14, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 482 'getelementptr' 'B_temp1_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%B_temp1_15_addr_1 = getelementptr i32 %B_temp1_15, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 483 'getelementptr' 'B_temp1_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%B_temp1_16_addr_1 = getelementptr i32 %B_temp1_16, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 484 'getelementptr' 'B_temp1_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%B_temp1_17_addr_1 = getelementptr i32 %B_temp1_17, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 485 'getelementptr' 'B_temp1_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%B_temp1_18_addr_1 = getelementptr i32 %B_temp1_18, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 486 'getelementptr' 'B_temp1_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%B_temp1_19_addr_1 = getelementptr i32 %B_temp1_19, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 487 'getelementptr' 'B_temp1_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%B_temp1_20_addr_1 = getelementptr i32 %B_temp1_20, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 488 'getelementptr' 'B_temp1_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%B_temp1_21_addr_1 = getelementptr i32 %B_temp1_21, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 489 'getelementptr' 'B_temp1_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%B_temp1_22_addr_1 = getelementptr i32 %B_temp1_22, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 490 'getelementptr' 'B_temp1_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%B_temp1_23_addr_1 = getelementptr i32 %B_temp1_23, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 491 'getelementptr' 'B_temp1_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%B_temp1_24_addr_1 = getelementptr i32 %B_temp1_24, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 492 'getelementptr' 'B_temp1_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%B_temp1_25_addr_1 = getelementptr i32 %B_temp1_25, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 493 'getelementptr' 'B_temp1_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%B_temp1_26_addr_1 = getelementptr i32 %B_temp1_26, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 494 'getelementptr' 'B_temp1_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%B_temp1_27_addr_1 = getelementptr i32 %B_temp1_27, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 495 'getelementptr' 'B_temp1_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%B_temp1_28_addr_1 = getelementptr i32 %B_temp1_28, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 496 'getelementptr' 'B_temp1_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%B_temp1_29_addr_1 = getelementptr i32 %B_temp1_29, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 497 'getelementptr' 'B_temp1_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%B_temp1_30_addr_1 = getelementptr i32 %B_temp1_30, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 498 'getelementptr' 'B_temp1_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%B_temp1_31_addr_1 = getelementptr i32 %B_temp1_31, i64 0, i64 %j_cast" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 499 'getelementptr' 'B_temp1_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.86ns)   --->   "%switch_ln68 = switch i5 %trunc_ln65, void %branch63, i5 0, void %branch32, i5 1, void %branch33, i5 2, void %branch34, i5 3, void %branch35, i5 4, void %branch36, i5 5, void %branch37, i5 6, void %branch38, i5 7, void %branch39, i5 8, void %branch40, i5 9, void %branch41, i5 10, void %branch42, i5 11, void %branch43, i5 12, void %branch44, i5 13, void %branch45, i5 14, void %branch46, i5 15, void %branch47, i5 16, void %branch48, i5 17, void %branch49, i5 18, void %branch50, i5 19, void %branch51, i5 20, void %branch52, i5 21, void %branch53, i5 22, void %branch54, i5 23, void %branch55, i5 24, void %branch56, i5 25, void %branch57, i5 26, void %branch58, i5 27, void %branch59, i5 28, void %branch60, i5 29, void %branch61, i5 30, void %branch62" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 500 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.86>
ST_4 : Operation 501 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_30_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 501 'store' 'store_ln68' <Predicate = (trunc_ln65 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 502 'br' 'br_ln68' <Predicate = (trunc_ln65 == 30)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_29_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 503 'store' 'store_ln68' <Predicate = (trunc_ln65 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 504 'br' 'br_ln68' <Predicate = (trunc_ln65 == 29)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_28_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 505 'store' 'store_ln68' <Predicate = (trunc_ln65 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 506 'br' 'br_ln68' <Predicate = (trunc_ln65 == 28)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_27_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 507 'store' 'store_ln68' <Predicate = (trunc_ln65 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 508 'br' 'br_ln68' <Predicate = (trunc_ln65 == 27)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_26_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 509 'store' 'store_ln68' <Predicate = (trunc_ln65 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 510 'br' 'br_ln68' <Predicate = (trunc_ln65 == 26)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_25_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 511 'store' 'store_ln68' <Predicate = (trunc_ln65 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 512 'br' 'br_ln68' <Predicate = (trunc_ln65 == 25)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_24_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 513 'store' 'store_ln68' <Predicate = (trunc_ln65 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 514 'br' 'br_ln68' <Predicate = (trunc_ln65 == 24)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_23_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 515 'store' 'store_ln68' <Predicate = (trunc_ln65 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 516 'br' 'br_ln68' <Predicate = (trunc_ln65 == 23)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_22_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 517 'store' 'store_ln68' <Predicate = (trunc_ln65 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 518 'br' 'br_ln68' <Predicate = (trunc_ln65 == 22)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_21_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 519 'store' 'store_ln68' <Predicate = (trunc_ln65 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 520 'br' 'br_ln68' <Predicate = (trunc_ln65 == 21)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_20_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 521 'store' 'store_ln68' <Predicate = (trunc_ln65 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 522 'br' 'br_ln68' <Predicate = (trunc_ln65 == 20)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_19_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 523 'store' 'store_ln68' <Predicate = (trunc_ln65 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 524 'br' 'br_ln68' <Predicate = (trunc_ln65 == 19)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_18_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 525 'store' 'store_ln68' <Predicate = (trunc_ln65 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 526 'br' 'br_ln68' <Predicate = (trunc_ln65 == 18)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_17_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 527 'store' 'store_ln68' <Predicate = (trunc_ln65 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 528 'br' 'br_ln68' <Predicate = (trunc_ln65 == 17)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_16_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 529 'store' 'store_ln68' <Predicate = (trunc_ln65 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 530 'br' 'br_ln68' <Predicate = (trunc_ln65 == 16)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_15_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 531 'store' 'store_ln68' <Predicate = (trunc_ln65 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 532 'br' 'br_ln68' <Predicate = (trunc_ln65 == 15)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_14_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 533 'store' 'store_ln68' <Predicate = (trunc_ln65 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 534 'br' 'br_ln68' <Predicate = (trunc_ln65 == 14)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_13_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 535 'store' 'store_ln68' <Predicate = (trunc_ln65 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 536 'br' 'br_ln68' <Predicate = (trunc_ln65 == 13)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_12_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 537 'store' 'store_ln68' <Predicate = (trunc_ln65 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 538 'br' 'br_ln68' <Predicate = (trunc_ln65 == 12)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_11_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 539 'store' 'store_ln68' <Predicate = (trunc_ln65 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 540 'br' 'br_ln68' <Predicate = (trunc_ln65 == 11)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_10_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 541 'store' 'store_ln68' <Predicate = (trunc_ln65 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 542 'br' 'br_ln68' <Predicate = (trunc_ln65 == 10)> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_9_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 543 'store' 'store_ln68' <Predicate = (trunc_ln65 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 544 'br' 'br_ln68' <Predicate = (trunc_ln65 == 9)> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_8_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 545 'store' 'store_ln68' <Predicate = (trunc_ln65 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 546 'br' 'br_ln68' <Predicate = (trunc_ln65 == 8)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_7_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 547 'store' 'store_ln68' <Predicate = (trunc_ln65 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 548 'br' 'br_ln68' <Predicate = (trunc_ln65 == 7)> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_6_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 549 'store' 'store_ln68' <Predicate = (trunc_ln65 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 550 'br' 'br_ln68' <Predicate = (trunc_ln65 == 6)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_5_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 551 'store' 'store_ln68' <Predicate = (trunc_ln65 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 552 'br' 'br_ln68' <Predicate = (trunc_ln65 == 5)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_4_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 553 'store' 'store_ln68' <Predicate = (trunc_ln65 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 554 'br' 'br_ln68' <Predicate = (trunc_ln65 == 4)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_3_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 555 'store' 'store_ln68' <Predicate = (trunc_ln65 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 556 'br' 'br_ln68' <Predicate = (trunc_ln65 == 3)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_2_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 557 'store' 'store_ln68' <Predicate = (trunc_ln65 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 558 'br' 'br_ln68' <Predicate = (trunc_ln65 == 2)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_1_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 559 'store' 'store_ln68' <Predicate = (trunc_ln65 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 560 'br' 'br_ln68' <Predicate = (trunc_ln65 == 1)> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_0_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 561 'store' 'store_ln68' <Predicate = (trunc_ln65 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 562 'br' 'br_ln68' <Predicate = (trunc_ln65 == 0)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %tmp_1, i5 %B_temp1_31_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 563 'store' 'store_ln68' <Predicate = (trunc_ln65 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split10902179" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68]   --->   Operation 564 'br' 'br_ln68' <Predicate = (trunc_ln65 == 31)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.48>
ST_5 : Operation 565 [1/1] (0.48ns)   --->   "%br_ln86 = br void %.preheader.preheader" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 565 'br' 'br_ln86' <Predicate = true> <Delay = 0.48>

State 6 <SV = 4> <Delay = 2.71>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%indvar_flatten71 = phi i11 %add_ln86, void %.preheader, i11 0, void %.preheader.preheader.preheader" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 566 'phi' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln86_3, void %.preheader, i6 0, void %.preheader.preheader.preheader" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 567 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln88, void %.preheader, i6 0, void %.preheader.preheader.preheader" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:88]   --->   Operation 568 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.94ns)   --->   "%add_ln86 = add i11 %indvar_flatten71, i11 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 569 'add' 'add_ln86' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 570 [1/1] (0.85ns)   --->   "%icmp_ln86 = icmp_eq  i11 %indvar_flatten71, i11 1024" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 570 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.preheader, void" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 571 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (0.87ns)   --->   "%icmp_ln88 = icmp_eq  i6 %j_1, i6 32" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:88]   --->   Operation 572 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 573 [1/1] (0.44ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i6 0, i6 %j_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 573 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 574 [1/1] (0.88ns)   --->   "%add_ln86_1 = add i6 %i_1, i6 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 574 'add' 'add_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i6 %add_ln86_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 575 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i6 %i_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 576 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (0.48ns)   --->   "%select_ln86_2 = select i1 %icmp_ln88, i5 %trunc_ln86, i5 %trunc_ln86_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 577 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %select_ln86_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 578 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%A_temp1_0_addr_1 = getelementptr i32 %A_temp1_0, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 579 'getelementptr' 'A_temp1_0_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 580 [2/2] (1.35ns)   --->   "%A_temp1_0_load = load i5 %A_temp1_0_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 580 'load' 'A_temp1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 581 [1/1] (0.44ns)   --->   "%select_ln86_3 = select i1 %icmp_ln88, i6 %add_ln86_1, i6 %i_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 581 'select' 'select_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:88]   --->   Operation 582 'zext' 'zext_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%B_temp1_0_addr = getelementptr i32 %B_temp1_0, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 583 'getelementptr' 'B_temp1_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 584 [2/2] (1.35ns)   --->   "%B_temp1_0_load = load i5 %B_temp1_0_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 584 'load' 'B_temp1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 585 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %select_ln86, i6 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:88]   --->   Operation 585 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 586 [1/2] (1.35ns)   --->   "%A_temp1_0_load = load i5 %A_temp1_0_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 586 'load' 'A_temp1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 587 [1/2] (1.35ns)   --->   "%B_temp1_0_load = load i5 %B_temp1_0_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 587 'load' 'B_temp1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 6> <Delay = 4.67>
ST_8 : Operation 588 [4/4] (4.67ns)   --->   "%term = fmul i32 %A_temp1_0_load, i32 %B_temp1_0_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 588 'fmul' 'term' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 4.67>
ST_9 : Operation 589 [3/4] (4.67ns)   --->   "%term = fmul i32 %A_temp1_0_load, i32 %B_temp1_0_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 589 'fmul' 'term' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 4.67>
ST_10 : Operation 590 [2/4] (4.67ns)   --->   "%term = fmul i32 %A_temp1_0_load, i32 %B_temp1_0_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 590 'fmul' 'term' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 4.67>
ST_11 : Operation 591 [1/4] (4.67ns)   --->   "%term = fmul i32 %A_temp1_0_load, i32 %B_temp1_0_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 591 'fmul' 'term' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.18>
ST_12 : Operation 592 [8/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 592 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.18>
ST_13 : Operation 593 [7/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 593 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.18>
ST_14 : Operation 594 [1/1] (0.00ns)   --->   "%A_temp1_1_addr_1 = getelementptr i32 %A_temp1_1, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 594 'getelementptr' 'A_temp1_1_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_14 : Operation 595 [2/2] (1.35ns)   --->   "%A_temp1_1_load = load i5 %A_temp1_1_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 595 'load' 'A_temp1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 596 [6/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 596 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 597 [1/1] (0.00ns)   --->   "%B_temp1_1_addr = getelementptr i32 %B_temp1_1, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 597 'getelementptr' 'B_temp1_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_14 : Operation 598 [2/2] (1.35ns)   --->   "%B_temp1_1_load = load i5 %B_temp1_1_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 598 'load' 'B_temp1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 13> <Delay = 4.18>
ST_15 : Operation 599 [1/2] (1.35ns)   --->   "%A_temp1_1_load = load i5 %A_temp1_1_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 599 'load' 'A_temp1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 600 [5/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 600 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 601 [1/2] (1.35ns)   --->   "%B_temp1_1_load = load i5 %B_temp1_1_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 601 'load' 'B_temp1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 14> <Delay = 4.67>
ST_16 : Operation 602 [4/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 602 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [4/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_temp1_1_load, i32 %B_temp1_1_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 603 'fmul' 'term_1' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.67>
ST_17 : Operation 604 [3/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 604 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [3/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_temp1_1_load, i32 %B_temp1_1_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 605 'fmul' 'term_1' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.67>
ST_18 : Operation 606 [2/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 606 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 607 [2/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_temp1_1_load, i32 %B_temp1_1_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 607 'fmul' 'term_1' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.67>
ST_19 : Operation 608 [1/8] (4.18ns)   --->   "%res_1 = fadd i32 %term, i32 0" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 608 'fadd' 'res_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_temp1_1_load, i32 %B_temp1_1_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 609 'fmul' 'term_1' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.18>
ST_20 : Operation 610 [8/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 610 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.18>
ST_21 : Operation 611 [7/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 611 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.18>
ST_22 : Operation 612 [1/1] (0.00ns)   --->   "%A_temp1_2_addr_1 = getelementptr i32 %A_temp1_2, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 612 'getelementptr' 'A_temp1_2_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_22 : Operation 613 [2/2] (1.35ns)   --->   "%A_temp1_2_load = load i5 %A_temp1_2_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 613 'load' 'A_temp1_2_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 614 [6/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 614 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%B_temp1_2_addr = getelementptr i32 %B_temp1_2, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 615 'getelementptr' 'B_temp1_2_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_22 : Operation 616 [2/2] (1.35ns)   --->   "%B_temp1_2_load = load i5 %B_temp1_2_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 616 'load' 'B_temp1_2_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 21> <Delay = 4.18>
ST_23 : Operation 617 [1/2] (1.35ns)   --->   "%A_temp1_2_load = load i5 %A_temp1_2_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 617 'load' 'A_temp1_2_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 618 [5/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 618 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [1/2] (1.35ns)   --->   "%B_temp1_2_load = load i5 %B_temp1_2_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 619 'load' 'B_temp1_2_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 22> <Delay = 4.67>
ST_24 : Operation 620 [4/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 620 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 621 [4/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_temp1_2_load, i32 %B_temp1_2_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 621 'fmul' 'term_2' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 4.67>
ST_25 : Operation 622 [3/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 622 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 623 [3/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_temp1_2_load, i32 %B_temp1_2_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 623 'fmul' 'term_2' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 4.67>
ST_26 : Operation 624 [2/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 624 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 625 [2/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_temp1_2_load, i32 %B_temp1_2_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 625 'fmul' 'term_2' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 4.67>
ST_27 : Operation 626 [1/8] (4.18ns)   --->   "%res_1_1 = fadd i32 %res_1, i32 %term_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 626 'fadd' 'res_1_1' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 627 [1/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_temp1_2_load, i32 %B_temp1_2_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 627 'fmul' 'term_2' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 4.18>
ST_28 : Operation 628 [8/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 628 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 4.18>
ST_29 : Operation 629 [7/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 629 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 4.18>
ST_30 : Operation 630 [1/1] (0.00ns)   --->   "%A_temp1_3_addr_1 = getelementptr i32 %A_temp1_3, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 630 'getelementptr' 'A_temp1_3_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_30 : Operation 631 [2/2] (1.35ns)   --->   "%A_temp1_3_load = load i5 %A_temp1_3_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 631 'load' 'A_temp1_3_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 632 [6/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 632 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 633 [1/1] (0.00ns)   --->   "%B_temp1_3_addr = getelementptr i32 %B_temp1_3, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 633 'getelementptr' 'B_temp1_3_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_30 : Operation 634 [2/2] (1.35ns)   --->   "%B_temp1_3_load = load i5 %B_temp1_3_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 634 'load' 'B_temp1_3_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 29> <Delay = 4.18>
ST_31 : Operation 635 [1/2] (1.35ns)   --->   "%A_temp1_3_load = load i5 %A_temp1_3_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 635 'load' 'A_temp1_3_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 636 [5/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 636 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 637 [1/2] (1.35ns)   --->   "%B_temp1_3_load = load i5 %B_temp1_3_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 637 'load' 'B_temp1_3_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 30> <Delay = 4.67>
ST_32 : Operation 638 [4/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 638 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 639 [4/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_temp1_3_load, i32 %B_temp1_3_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 639 'fmul' 'term_3' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 4.67>
ST_33 : Operation 640 [3/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 640 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 641 [3/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_temp1_3_load, i32 %B_temp1_3_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 641 'fmul' 'term_3' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 4.67>
ST_34 : Operation 642 [2/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 642 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 643 [2/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_temp1_3_load, i32 %B_temp1_3_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 643 'fmul' 'term_3' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 4.67>
ST_35 : Operation 644 [1/8] (4.18ns)   --->   "%res_1_2 = fadd i32 %res_1_1, i32 %term_2" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 644 'fadd' 'res_1_2' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 645 [1/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_temp1_3_load, i32 %B_temp1_3_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 645 'fmul' 'term_3' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 4.18>
ST_36 : Operation 646 [8/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 646 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 4.18>
ST_37 : Operation 647 [7/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 647 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 4.18>
ST_38 : Operation 648 [1/1] (0.00ns)   --->   "%A_temp1_4_addr_1 = getelementptr i32 %A_temp1_4, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 648 'getelementptr' 'A_temp1_4_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_38 : Operation 649 [2/2] (1.35ns)   --->   "%A_temp1_4_load = load i5 %A_temp1_4_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 649 'load' 'A_temp1_4_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 650 [6/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 650 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 651 [1/1] (0.00ns)   --->   "%B_temp1_4_addr = getelementptr i32 %B_temp1_4, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 651 'getelementptr' 'B_temp1_4_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_38 : Operation 652 [2/2] (1.35ns)   --->   "%B_temp1_4_load = load i5 %B_temp1_4_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 652 'load' 'B_temp1_4_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 37> <Delay = 4.18>
ST_39 : Operation 653 [1/2] (1.35ns)   --->   "%A_temp1_4_load = load i5 %A_temp1_4_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 653 'load' 'A_temp1_4_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 654 [5/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 654 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 655 [1/2] (1.35ns)   --->   "%B_temp1_4_load = load i5 %B_temp1_4_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 655 'load' 'B_temp1_4_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 38> <Delay = 4.67>
ST_40 : Operation 656 [4/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 656 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 657 [4/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_temp1_4_load, i32 %B_temp1_4_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 657 'fmul' 'term_4' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 4.67>
ST_41 : Operation 658 [3/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 658 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 659 [3/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_temp1_4_load, i32 %B_temp1_4_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 659 'fmul' 'term_4' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 4.67>
ST_42 : Operation 660 [2/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 660 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 661 [2/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_temp1_4_load, i32 %B_temp1_4_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 661 'fmul' 'term_4' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 4.67>
ST_43 : Operation 662 [1/8] (4.18ns)   --->   "%res_1_3 = fadd i32 %res_1_2, i32 %term_3" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 662 'fadd' 'res_1_3' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 663 [1/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_temp1_4_load, i32 %B_temp1_4_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 663 'fmul' 'term_4' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 4.18>
ST_44 : Operation 664 [8/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 664 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 4.18>
ST_45 : Operation 665 [7/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 665 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 4.18>
ST_46 : Operation 666 [1/1] (0.00ns)   --->   "%A_temp1_5_addr_1 = getelementptr i32 %A_temp1_5, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 666 'getelementptr' 'A_temp1_5_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_46 : Operation 667 [2/2] (1.35ns)   --->   "%A_temp1_5_load = load i5 %A_temp1_5_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 667 'load' 'A_temp1_5_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 668 [6/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 668 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 669 [1/1] (0.00ns)   --->   "%B_temp1_5_addr = getelementptr i32 %B_temp1_5, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 669 'getelementptr' 'B_temp1_5_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_46 : Operation 670 [2/2] (1.35ns)   --->   "%B_temp1_5_load = load i5 %B_temp1_5_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 670 'load' 'B_temp1_5_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 45> <Delay = 4.18>
ST_47 : Operation 671 [1/2] (1.35ns)   --->   "%A_temp1_5_load = load i5 %A_temp1_5_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 671 'load' 'A_temp1_5_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 672 [5/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 672 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 673 [1/2] (1.35ns)   --->   "%B_temp1_5_load = load i5 %B_temp1_5_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 673 'load' 'B_temp1_5_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 46> <Delay = 4.67>
ST_48 : Operation 674 [4/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 674 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 675 [4/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_temp1_5_load, i32 %B_temp1_5_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 675 'fmul' 'term_5' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 4.67>
ST_49 : Operation 676 [3/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 676 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 677 [3/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_temp1_5_load, i32 %B_temp1_5_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 677 'fmul' 'term_5' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 4.67>
ST_50 : Operation 678 [2/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 678 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 679 [2/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_temp1_5_load, i32 %B_temp1_5_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 679 'fmul' 'term_5' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 4.67>
ST_51 : Operation 680 [1/8] (4.18ns)   --->   "%res_1_4 = fadd i32 %res_1_3, i32 %term_4" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 680 'fadd' 'res_1_4' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 681 [1/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_temp1_5_load, i32 %B_temp1_5_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 681 'fmul' 'term_5' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 4.18>
ST_52 : Operation 682 [8/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 682 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 4.18>
ST_53 : Operation 683 [7/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 683 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 4.18>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%A_temp1_6_addr_1 = getelementptr i32 %A_temp1_6, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 684 'getelementptr' 'A_temp1_6_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_54 : Operation 685 [2/2] (1.35ns)   --->   "%A_temp1_6_load = load i5 %A_temp1_6_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 685 'load' 'A_temp1_6_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 686 [6/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 686 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 687 [1/1] (0.00ns)   --->   "%B_temp1_6_addr = getelementptr i32 %B_temp1_6, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 687 'getelementptr' 'B_temp1_6_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_54 : Operation 688 [2/2] (1.35ns)   --->   "%B_temp1_6_load = load i5 %B_temp1_6_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 688 'load' 'B_temp1_6_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 53> <Delay = 4.18>
ST_55 : Operation 689 [1/2] (1.35ns)   --->   "%A_temp1_6_load = load i5 %A_temp1_6_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 689 'load' 'A_temp1_6_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 690 [5/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 690 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 691 [1/2] (1.35ns)   --->   "%B_temp1_6_load = load i5 %B_temp1_6_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 691 'load' 'B_temp1_6_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 56 <SV = 54> <Delay = 4.67>
ST_56 : Operation 692 [4/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 692 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 693 [4/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_temp1_6_load, i32 %B_temp1_6_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 693 'fmul' 'term_6' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 4.67>
ST_57 : Operation 694 [3/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 694 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 695 [3/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_temp1_6_load, i32 %B_temp1_6_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 695 'fmul' 'term_6' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 4.67>
ST_58 : Operation 696 [2/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 696 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 697 [2/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_temp1_6_load, i32 %B_temp1_6_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 697 'fmul' 'term_6' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 4.67>
ST_59 : Operation 698 [1/8] (4.18ns)   --->   "%res_1_5 = fadd i32 %res_1_4, i32 %term_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 698 'fadd' 'res_1_5' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 699 [1/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_temp1_6_load, i32 %B_temp1_6_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 699 'fmul' 'term_6' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 4.18>
ST_60 : Operation 700 [8/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 700 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 4.18>
ST_61 : Operation 701 [7/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 701 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 4.18>
ST_62 : Operation 702 [1/1] (0.00ns)   --->   "%A_temp1_7_addr_1 = getelementptr i32 %A_temp1_7, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 702 'getelementptr' 'A_temp1_7_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_62 : Operation 703 [2/2] (1.35ns)   --->   "%A_temp1_7_load = load i5 %A_temp1_7_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 703 'load' 'A_temp1_7_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 704 [6/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 704 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 705 [1/1] (0.00ns)   --->   "%B_temp1_7_addr = getelementptr i32 %B_temp1_7, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 705 'getelementptr' 'B_temp1_7_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_62 : Operation 706 [2/2] (1.35ns)   --->   "%B_temp1_7_load = load i5 %B_temp1_7_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 706 'load' 'B_temp1_7_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 63 <SV = 61> <Delay = 4.18>
ST_63 : Operation 707 [1/2] (1.35ns)   --->   "%A_temp1_7_load = load i5 %A_temp1_7_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 707 'load' 'A_temp1_7_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 708 [5/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 708 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 709 [1/2] (1.35ns)   --->   "%B_temp1_7_load = load i5 %B_temp1_7_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 709 'load' 'B_temp1_7_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 64 <SV = 62> <Delay = 4.67>
ST_64 : Operation 710 [4/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 710 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 711 [4/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_temp1_7_load, i32 %B_temp1_7_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 711 'fmul' 'term_7' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 4.67>
ST_65 : Operation 712 [3/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 712 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 713 [3/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_temp1_7_load, i32 %B_temp1_7_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 713 'fmul' 'term_7' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 4.67>
ST_66 : Operation 714 [2/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 714 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 715 [2/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_temp1_7_load, i32 %B_temp1_7_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 715 'fmul' 'term_7' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 4.67>
ST_67 : Operation 716 [1/8] (4.18ns)   --->   "%res_1_6 = fadd i32 %res_1_5, i32 %term_6" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 716 'fadd' 'res_1_6' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 717 [1/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_temp1_7_load, i32 %B_temp1_7_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 717 'fmul' 'term_7' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 4.18>
ST_68 : Operation 718 [8/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 718 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 4.18>
ST_69 : Operation 719 [7/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 719 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 4.18>
ST_70 : Operation 720 [1/1] (0.00ns)   --->   "%A_temp1_8_addr_1 = getelementptr i32 %A_temp1_8, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 720 'getelementptr' 'A_temp1_8_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_70 : Operation 721 [2/2] (1.35ns)   --->   "%A_temp1_8_load = load i5 %A_temp1_8_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 721 'load' 'A_temp1_8_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 722 [6/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 722 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 723 [1/1] (0.00ns)   --->   "%B_temp1_8_addr = getelementptr i32 %B_temp1_8, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 723 'getelementptr' 'B_temp1_8_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_70 : Operation 724 [2/2] (1.35ns)   --->   "%B_temp1_8_load = load i5 %B_temp1_8_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 724 'load' 'B_temp1_8_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 71 <SV = 69> <Delay = 4.18>
ST_71 : Operation 725 [1/2] (1.35ns)   --->   "%A_temp1_8_load = load i5 %A_temp1_8_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 725 'load' 'A_temp1_8_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 726 [5/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 726 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 727 [1/2] (1.35ns)   --->   "%B_temp1_8_load = load i5 %B_temp1_8_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 727 'load' 'B_temp1_8_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 72 <SV = 70> <Delay = 4.67>
ST_72 : Operation 728 [4/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 728 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 729 [4/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_temp1_8_load, i32 %B_temp1_8_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 729 'fmul' 'term_8' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 4.67>
ST_73 : Operation 730 [3/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 730 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 731 [3/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_temp1_8_load, i32 %B_temp1_8_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 731 'fmul' 'term_8' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 4.67>
ST_74 : Operation 732 [2/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 732 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 733 [2/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_temp1_8_load, i32 %B_temp1_8_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 733 'fmul' 'term_8' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 4.67>
ST_75 : Operation 734 [1/8] (4.18ns)   --->   "%res_1_7 = fadd i32 %res_1_6, i32 %term_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 734 'fadd' 'res_1_7' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 735 [1/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_temp1_8_load, i32 %B_temp1_8_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 735 'fmul' 'term_8' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 4.18>
ST_76 : Operation 736 [8/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 736 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 4.18>
ST_77 : Operation 737 [7/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 737 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 4.18>
ST_78 : Operation 738 [1/1] (0.00ns)   --->   "%A_temp1_9_addr_1 = getelementptr i32 %A_temp1_9, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 738 'getelementptr' 'A_temp1_9_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_78 : Operation 739 [2/2] (1.35ns)   --->   "%A_temp1_9_load = load i5 %A_temp1_9_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 739 'load' 'A_temp1_9_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 740 [6/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 740 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 741 [1/1] (0.00ns)   --->   "%B_temp1_9_addr = getelementptr i32 %B_temp1_9, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 741 'getelementptr' 'B_temp1_9_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_78 : Operation 742 [2/2] (1.35ns)   --->   "%B_temp1_9_load = load i5 %B_temp1_9_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 742 'load' 'B_temp1_9_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 79 <SV = 77> <Delay = 4.18>
ST_79 : Operation 743 [1/2] (1.35ns)   --->   "%A_temp1_9_load = load i5 %A_temp1_9_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 743 'load' 'A_temp1_9_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 744 [5/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 744 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 745 [1/2] (1.35ns)   --->   "%B_temp1_9_load = load i5 %B_temp1_9_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 745 'load' 'B_temp1_9_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 80 <SV = 78> <Delay = 4.67>
ST_80 : Operation 746 [4/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 746 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 747 [4/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_temp1_9_load, i32 %B_temp1_9_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 747 'fmul' 'term_9' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 4.67>
ST_81 : Operation 748 [3/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 748 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 749 [3/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_temp1_9_load, i32 %B_temp1_9_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 749 'fmul' 'term_9' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 4.67>
ST_82 : Operation 750 [2/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 750 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 751 [2/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_temp1_9_load, i32 %B_temp1_9_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 751 'fmul' 'term_9' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 4.67>
ST_83 : Operation 752 [1/8] (4.18ns)   --->   "%res_1_8 = fadd i32 %res_1_7, i32 %term_8" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 752 'fadd' 'res_1_8' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 753 [1/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_temp1_9_load, i32 %B_temp1_9_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 753 'fmul' 'term_9' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 4.18>
ST_84 : Operation 754 [8/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 754 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 4.18>
ST_85 : Operation 755 [7/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 755 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 4.18>
ST_86 : Operation 756 [1/1] (0.00ns)   --->   "%A_temp1_10_addr_1 = getelementptr i32 %A_temp1_10, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 756 'getelementptr' 'A_temp1_10_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_86 : Operation 757 [2/2] (1.35ns)   --->   "%A_temp1_10_load = load i5 %A_temp1_10_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 757 'load' 'A_temp1_10_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 758 [6/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 758 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 759 [1/1] (0.00ns)   --->   "%B_temp1_10_addr = getelementptr i32 %B_temp1_10, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 759 'getelementptr' 'B_temp1_10_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_86 : Operation 760 [2/2] (1.35ns)   --->   "%B_temp1_10_load = load i5 %B_temp1_10_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 760 'load' 'B_temp1_10_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 87 <SV = 85> <Delay = 4.18>
ST_87 : Operation 761 [1/2] (1.35ns)   --->   "%A_temp1_10_load = load i5 %A_temp1_10_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 761 'load' 'A_temp1_10_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_87 : Operation 762 [5/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 762 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 763 [1/2] (1.35ns)   --->   "%B_temp1_10_load = load i5 %B_temp1_10_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 763 'load' 'B_temp1_10_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 88 <SV = 86> <Delay = 4.67>
ST_88 : Operation 764 [4/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 764 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 765 [4/4] (4.67ns)   --->   "%term_s = fmul i32 %A_temp1_10_load, i32 %B_temp1_10_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 765 'fmul' 'term_s' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 4.67>
ST_89 : Operation 766 [3/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 766 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 767 [3/4] (4.67ns)   --->   "%term_s = fmul i32 %A_temp1_10_load, i32 %B_temp1_10_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 767 'fmul' 'term_s' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 4.67>
ST_90 : Operation 768 [2/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 768 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 769 [2/4] (4.67ns)   --->   "%term_s = fmul i32 %A_temp1_10_load, i32 %B_temp1_10_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 769 'fmul' 'term_s' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 4.67>
ST_91 : Operation 770 [1/8] (4.18ns)   --->   "%res_1_9 = fadd i32 %res_1_8, i32 %term_9" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 770 'fadd' 'res_1_9' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 771 [1/4] (4.67ns)   --->   "%term_s = fmul i32 %A_temp1_10_load, i32 %B_temp1_10_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 771 'fmul' 'term_s' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 4.18>
ST_92 : Operation 772 [8/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 772 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 4.18>
ST_93 : Operation 773 [7/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 773 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 4.18>
ST_94 : Operation 774 [1/1] (0.00ns)   --->   "%A_temp1_11_addr_1 = getelementptr i32 %A_temp1_11, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 774 'getelementptr' 'A_temp1_11_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_94 : Operation 775 [2/2] (1.35ns)   --->   "%A_temp1_11_load = load i5 %A_temp1_11_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 775 'load' 'A_temp1_11_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : Operation 776 [6/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 776 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 777 [1/1] (0.00ns)   --->   "%B_temp1_11_addr = getelementptr i32 %B_temp1_11, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 777 'getelementptr' 'B_temp1_11_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_94 : Operation 778 [2/2] (1.35ns)   --->   "%B_temp1_11_load = load i5 %B_temp1_11_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 778 'load' 'B_temp1_11_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 95 <SV = 93> <Delay = 4.18>
ST_95 : Operation 779 [1/2] (1.35ns)   --->   "%A_temp1_11_load = load i5 %A_temp1_11_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 779 'load' 'A_temp1_11_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 780 [5/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 780 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 781 [1/2] (1.35ns)   --->   "%B_temp1_11_load = load i5 %B_temp1_11_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 781 'load' 'B_temp1_11_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 96 <SV = 94> <Delay = 4.67>
ST_96 : Operation 782 [4/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 782 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 783 [4/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_temp1_11_load, i32 %B_temp1_11_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 783 'fmul' 'term_10' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 4.67>
ST_97 : Operation 784 [3/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 784 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 785 [3/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_temp1_11_load, i32 %B_temp1_11_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 785 'fmul' 'term_10' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 4.67>
ST_98 : Operation 786 [2/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 786 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 787 [2/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_temp1_11_load, i32 %B_temp1_11_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 787 'fmul' 'term_10' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 97> <Delay = 4.67>
ST_99 : Operation 788 [1/8] (4.18ns)   --->   "%res_1_s = fadd i32 %res_1_9, i32 %term_s" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 788 'fadd' 'res_1_s' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 789 [1/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_temp1_11_load, i32 %B_temp1_11_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 789 'fmul' 'term_10' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 4.18>
ST_100 : Operation 790 [8/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 790 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 99> <Delay = 4.18>
ST_101 : Operation 791 [7/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 791 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 100> <Delay = 4.18>
ST_102 : Operation 792 [1/1] (0.00ns)   --->   "%A_temp1_12_addr_1 = getelementptr i32 %A_temp1_12, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 792 'getelementptr' 'A_temp1_12_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_102 : Operation 793 [2/2] (1.35ns)   --->   "%A_temp1_12_load = load i5 %A_temp1_12_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 793 'load' 'A_temp1_12_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 794 [6/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 794 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 795 [1/1] (0.00ns)   --->   "%B_temp1_12_addr = getelementptr i32 %B_temp1_12, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 795 'getelementptr' 'B_temp1_12_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_102 : Operation 796 [2/2] (1.35ns)   --->   "%B_temp1_12_load = load i5 %B_temp1_12_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 796 'load' 'B_temp1_12_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 103 <SV = 101> <Delay = 4.18>
ST_103 : Operation 797 [1/2] (1.35ns)   --->   "%A_temp1_12_load = load i5 %A_temp1_12_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 797 'load' 'A_temp1_12_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 798 [5/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 798 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 799 [1/2] (1.35ns)   --->   "%B_temp1_12_load = load i5 %B_temp1_12_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 799 'load' 'B_temp1_12_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 104 <SV = 102> <Delay = 4.67>
ST_104 : Operation 800 [4/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 800 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 801 [4/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_temp1_12_load, i32 %B_temp1_12_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 801 'fmul' 'term_11' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 103> <Delay = 4.67>
ST_105 : Operation 802 [3/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 802 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 803 [3/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_temp1_12_load, i32 %B_temp1_12_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 803 'fmul' 'term_11' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 4.67>
ST_106 : Operation 804 [2/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 804 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 805 [2/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_temp1_12_load, i32 %B_temp1_12_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 805 'fmul' 'term_11' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 105> <Delay = 4.67>
ST_107 : Operation 806 [1/8] (4.18ns)   --->   "%res_1_10 = fadd i32 %res_1_s, i32 %term_10" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 806 'fadd' 'res_1_10' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 807 [1/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_temp1_12_load, i32 %B_temp1_12_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 807 'fmul' 'term_11' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 4.18>
ST_108 : Operation 808 [8/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 808 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 107> <Delay = 4.18>
ST_109 : Operation 809 [7/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 809 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 108> <Delay = 4.18>
ST_110 : Operation 810 [1/1] (0.00ns)   --->   "%A_temp1_13_addr_1 = getelementptr i32 %A_temp1_13, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 810 'getelementptr' 'A_temp1_13_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_110 : Operation 811 [2/2] (1.35ns)   --->   "%A_temp1_13_load = load i5 %A_temp1_13_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 811 'load' 'A_temp1_13_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 812 [6/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 812 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 813 [1/1] (0.00ns)   --->   "%B_temp1_13_addr = getelementptr i32 %B_temp1_13, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 813 'getelementptr' 'B_temp1_13_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_110 : Operation 814 [2/2] (1.35ns)   --->   "%B_temp1_13_load = load i5 %B_temp1_13_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 814 'load' 'B_temp1_13_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 111 <SV = 109> <Delay = 4.18>
ST_111 : Operation 815 [1/2] (1.35ns)   --->   "%A_temp1_13_load = load i5 %A_temp1_13_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 815 'load' 'A_temp1_13_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_111 : Operation 816 [5/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 816 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 817 [1/2] (1.35ns)   --->   "%B_temp1_13_load = load i5 %B_temp1_13_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 817 'load' 'B_temp1_13_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 112 <SV = 110> <Delay = 4.67>
ST_112 : Operation 818 [4/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 818 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 819 [4/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_temp1_13_load, i32 %B_temp1_13_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 819 'fmul' 'term_12' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 4.67>
ST_113 : Operation 820 [3/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 820 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 821 [3/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_temp1_13_load, i32 %B_temp1_13_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 821 'fmul' 'term_12' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 4.67>
ST_114 : Operation 822 [2/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 822 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 823 [2/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_temp1_13_load, i32 %B_temp1_13_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 823 'fmul' 'term_12' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 113> <Delay = 4.67>
ST_115 : Operation 824 [1/8] (4.18ns)   --->   "%res_1_11 = fadd i32 %res_1_10, i32 %term_11" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 824 'fadd' 'res_1_11' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 825 [1/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_temp1_13_load, i32 %B_temp1_13_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 825 'fmul' 'term_12' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 4.18>
ST_116 : Operation 826 [8/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 826 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 115> <Delay = 4.18>
ST_117 : Operation 827 [7/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 827 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 4.18>
ST_118 : Operation 828 [1/1] (0.00ns)   --->   "%A_temp1_14_addr_1 = getelementptr i32 %A_temp1_14, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 828 'getelementptr' 'A_temp1_14_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_118 : Operation 829 [2/2] (1.35ns)   --->   "%A_temp1_14_load = load i5 %A_temp1_14_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 829 'load' 'A_temp1_14_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 830 [6/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 830 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 831 [1/1] (0.00ns)   --->   "%B_temp1_14_addr = getelementptr i32 %B_temp1_14, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 831 'getelementptr' 'B_temp1_14_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_118 : Operation 832 [2/2] (1.35ns)   --->   "%B_temp1_14_load = load i5 %B_temp1_14_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 832 'load' 'B_temp1_14_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 119 <SV = 117> <Delay = 4.18>
ST_119 : Operation 833 [1/2] (1.35ns)   --->   "%A_temp1_14_load = load i5 %A_temp1_14_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 833 'load' 'A_temp1_14_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_119 : Operation 834 [5/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 834 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 835 [1/2] (1.35ns)   --->   "%B_temp1_14_load = load i5 %B_temp1_14_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 835 'load' 'B_temp1_14_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 120 <SV = 118> <Delay = 4.67>
ST_120 : Operation 836 [4/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 836 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 837 [4/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_temp1_14_load, i32 %B_temp1_14_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 837 'fmul' 'term_13' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 119> <Delay = 4.67>
ST_121 : Operation 838 [3/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 838 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 839 [3/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_temp1_14_load, i32 %B_temp1_14_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 839 'fmul' 'term_13' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 4.67>
ST_122 : Operation 840 [2/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 840 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 841 [2/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_temp1_14_load, i32 %B_temp1_14_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 841 'fmul' 'term_13' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 4.67>
ST_123 : Operation 842 [1/8] (4.18ns)   --->   "%res_1_12 = fadd i32 %res_1_11, i32 %term_12" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 842 'fadd' 'res_1_12' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 843 [1/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_temp1_14_load, i32 %B_temp1_14_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 843 'fmul' 'term_13' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 4.18>
ST_124 : Operation 844 [8/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 844 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 123> <Delay = 4.18>
ST_125 : Operation 845 [7/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 845 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 124> <Delay = 4.18>
ST_126 : Operation 846 [1/1] (0.00ns)   --->   "%A_temp1_15_addr_1 = getelementptr i32 %A_temp1_15, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 846 'getelementptr' 'A_temp1_15_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_126 : Operation 847 [2/2] (1.35ns)   --->   "%A_temp1_15_load = load i5 %A_temp1_15_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 847 'load' 'A_temp1_15_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : Operation 848 [6/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 848 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 849 [1/1] (0.00ns)   --->   "%B_temp1_15_addr = getelementptr i32 %B_temp1_15, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 849 'getelementptr' 'B_temp1_15_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_126 : Operation 850 [2/2] (1.35ns)   --->   "%B_temp1_15_load = load i5 %B_temp1_15_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 850 'load' 'B_temp1_15_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 127 <SV = 125> <Delay = 4.18>
ST_127 : Operation 851 [1/2] (1.35ns)   --->   "%A_temp1_15_load = load i5 %A_temp1_15_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 851 'load' 'A_temp1_15_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 852 [5/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 852 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 853 [1/2] (1.35ns)   --->   "%B_temp1_15_load = load i5 %B_temp1_15_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 853 'load' 'B_temp1_15_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 128 <SV = 126> <Delay = 4.67>
ST_128 : Operation 854 [4/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 854 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 855 [4/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_temp1_15_load, i32 %B_temp1_15_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 855 'fmul' 'term_14' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 127> <Delay = 4.67>
ST_129 : Operation 856 [3/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 856 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 857 [3/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_temp1_15_load, i32 %B_temp1_15_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 857 'fmul' 'term_14' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 128> <Delay = 4.67>
ST_130 : Operation 858 [2/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 858 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 859 [2/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_temp1_15_load, i32 %B_temp1_15_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 859 'fmul' 'term_14' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 129> <Delay = 4.67>
ST_131 : Operation 860 [1/8] (4.18ns)   --->   "%res_1_13 = fadd i32 %res_1_12, i32 %term_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 860 'fadd' 'res_1_13' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 861 [1/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_temp1_15_load, i32 %B_temp1_15_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 861 'fmul' 'term_14' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 130> <Delay = 4.18>
ST_132 : Operation 862 [8/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 862 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 131> <Delay = 4.18>
ST_133 : Operation 863 [7/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 863 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 132> <Delay = 4.18>
ST_134 : Operation 864 [1/1] (0.00ns)   --->   "%A_temp1_16_addr_1 = getelementptr i32 %A_temp1_16, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 864 'getelementptr' 'A_temp1_16_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_134 : Operation 865 [2/2] (1.35ns)   --->   "%A_temp1_16_load = load i5 %A_temp1_16_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 865 'load' 'A_temp1_16_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 866 [6/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 866 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 867 [1/1] (0.00ns)   --->   "%B_temp1_16_addr = getelementptr i32 %B_temp1_16, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 867 'getelementptr' 'B_temp1_16_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_134 : Operation 868 [2/2] (1.35ns)   --->   "%B_temp1_16_load = load i5 %B_temp1_16_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 868 'load' 'B_temp1_16_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 135 <SV = 133> <Delay = 4.18>
ST_135 : Operation 869 [1/2] (1.35ns)   --->   "%A_temp1_16_load = load i5 %A_temp1_16_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 869 'load' 'A_temp1_16_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 870 [5/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 870 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 871 [1/2] (1.35ns)   --->   "%B_temp1_16_load = load i5 %B_temp1_16_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 871 'load' 'B_temp1_16_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 136 <SV = 134> <Delay = 4.67>
ST_136 : Operation 872 [4/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 872 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 873 [4/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_temp1_16_load, i32 %B_temp1_16_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 873 'fmul' 'term_15' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 135> <Delay = 4.67>
ST_137 : Operation 874 [3/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 874 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 875 [3/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_temp1_16_load, i32 %B_temp1_16_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 875 'fmul' 'term_15' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 4.67>
ST_138 : Operation 876 [2/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 876 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 877 [2/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_temp1_16_load, i32 %B_temp1_16_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 877 'fmul' 'term_15' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 137> <Delay = 4.67>
ST_139 : Operation 878 [1/8] (4.18ns)   --->   "%res_1_14 = fadd i32 %res_1_13, i32 %term_14" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 878 'fadd' 'res_1_14' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 879 [1/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_temp1_16_load, i32 %B_temp1_16_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 879 'fmul' 'term_15' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 138> <Delay = 4.18>
ST_140 : Operation 880 [8/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 880 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 139> <Delay = 4.18>
ST_141 : Operation 881 [7/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 881 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 140> <Delay = 4.18>
ST_142 : Operation 882 [1/1] (0.00ns)   --->   "%A_temp1_17_addr_1 = getelementptr i32 %A_temp1_17, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 882 'getelementptr' 'A_temp1_17_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_142 : Operation 883 [2/2] (1.35ns)   --->   "%A_temp1_17_load = load i5 %A_temp1_17_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 883 'load' 'A_temp1_17_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : Operation 884 [6/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 884 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 885 [1/1] (0.00ns)   --->   "%B_temp1_17_addr = getelementptr i32 %B_temp1_17, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 885 'getelementptr' 'B_temp1_17_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_142 : Operation 886 [2/2] (1.35ns)   --->   "%B_temp1_17_load = load i5 %B_temp1_17_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 886 'load' 'B_temp1_17_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 143 <SV = 141> <Delay = 4.18>
ST_143 : Operation 887 [1/2] (1.35ns)   --->   "%A_temp1_17_load = load i5 %A_temp1_17_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 887 'load' 'A_temp1_17_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_143 : Operation 888 [5/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 888 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 889 [1/2] (1.35ns)   --->   "%B_temp1_17_load = load i5 %B_temp1_17_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 889 'load' 'B_temp1_17_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 144 <SV = 142> <Delay = 4.67>
ST_144 : Operation 890 [4/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 890 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 891 [4/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_temp1_17_load, i32 %B_temp1_17_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 891 'fmul' 'term_16' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 143> <Delay = 4.67>
ST_145 : Operation 892 [3/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 892 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 893 [3/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_temp1_17_load, i32 %B_temp1_17_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 893 'fmul' 'term_16' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 144> <Delay = 4.67>
ST_146 : Operation 894 [2/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 894 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 895 [2/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_temp1_17_load, i32 %B_temp1_17_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 895 'fmul' 'term_16' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 145> <Delay = 4.67>
ST_147 : Operation 896 [1/8] (4.18ns)   --->   "%res_1_15 = fadd i32 %res_1_14, i32 %term_15" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 896 'fadd' 'res_1_15' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 897 [1/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_temp1_17_load, i32 %B_temp1_17_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 897 'fmul' 'term_16' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 4.18>
ST_148 : Operation 898 [8/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 898 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 147> <Delay = 4.18>
ST_149 : Operation 899 [7/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 899 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 148> <Delay = 4.18>
ST_150 : Operation 900 [1/1] (0.00ns)   --->   "%A_temp1_18_addr_1 = getelementptr i32 %A_temp1_18, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 900 'getelementptr' 'A_temp1_18_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_150 : Operation 901 [2/2] (1.35ns)   --->   "%A_temp1_18_load = load i5 %A_temp1_18_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 901 'load' 'A_temp1_18_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : Operation 902 [6/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 902 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 903 [1/1] (0.00ns)   --->   "%B_temp1_18_addr = getelementptr i32 %B_temp1_18, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 903 'getelementptr' 'B_temp1_18_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_150 : Operation 904 [2/2] (1.35ns)   --->   "%B_temp1_18_load = load i5 %B_temp1_18_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 904 'load' 'B_temp1_18_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 151 <SV = 149> <Delay = 4.18>
ST_151 : Operation 905 [1/2] (1.35ns)   --->   "%A_temp1_18_load = load i5 %A_temp1_18_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 905 'load' 'A_temp1_18_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_151 : Operation 906 [5/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 906 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 907 [1/2] (1.35ns)   --->   "%B_temp1_18_load = load i5 %B_temp1_18_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 907 'load' 'B_temp1_18_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 152 <SV = 150> <Delay = 4.67>
ST_152 : Operation 908 [4/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 908 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 909 [4/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_temp1_18_load, i32 %B_temp1_18_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 909 'fmul' 'term_17' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 151> <Delay = 4.67>
ST_153 : Operation 910 [3/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 910 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 911 [3/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_temp1_18_load, i32 %B_temp1_18_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 911 'fmul' 'term_17' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 152> <Delay = 4.67>
ST_154 : Operation 912 [2/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 912 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 913 [2/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_temp1_18_load, i32 %B_temp1_18_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 913 'fmul' 'term_17' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 153> <Delay = 4.67>
ST_155 : Operation 914 [1/8] (4.18ns)   --->   "%res_1_16 = fadd i32 %res_1_15, i32 %term_16" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 914 'fadd' 'res_1_16' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 915 [1/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_temp1_18_load, i32 %B_temp1_18_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 915 'fmul' 'term_17' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 4.18>
ST_156 : Operation 916 [8/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 916 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 155> <Delay = 4.18>
ST_157 : Operation 917 [7/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 917 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 156> <Delay = 4.18>
ST_158 : Operation 918 [1/1] (0.00ns)   --->   "%A_temp1_19_addr_1 = getelementptr i32 %A_temp1_19, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 918 'getelementptr' 'A_temp1_19_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_158 : Operation 919 [2/2] (1.35ns)   --->   "%A_temp1_19_load = load i5 %A_temp1_19_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 919 'load' 'A_temp1_19_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : Operation 920 [6/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 920 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 921 [1/1] (0.00ns)   --->   "%B_temp1_19_addr = getelementptr i32 %B_temp1_19, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 921 'getelementptr' 'B_temp1_19_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_158 : Operation 922 [2/2] (1.35ns)   --->   "%B_temp1_19_load = load i5 %B_temp1_19_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 922 'load' 'B_temp1_19_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 159 <SV = 157> <Delay = 4.18>
ST_159 : Operation 923 [1/2] (1.35ns)   --->   "%A_temp1_19_load = load i5 %A_temp1_19_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 923 'load' 'A_temp1_19_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_159 : Operation 924 [5/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 924 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 925 [1/2] (1.35ns)   --->   "%B_temp1_19_load = load i5 %B_temp1_19_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 925 'load' 'B_temp1_19_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 160 <SV = 158> <Delay = 4.67>
ST_160 : Operation 926 [4/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 926 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 927 [4/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_temp1_19_load, i32 %B_temp1_19_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 927 'fmul' 'term_18' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 159> <Delay = 4.67>
ST_161 : Operation 928 [3/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 928 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 929 [3/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_temp1_19_load, i32 %B_temp1_19_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 929 'fmul' 'term_18' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 4.67>
ST_162 : Operation 930 [2/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 930 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 931 [2/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_temp1_19_load, i32 %B_temp1_19_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 931 'fmul' 'term_18' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 161> <Delay = 4.67>
ST_163 : Operation 932 [1/8] (4.18ns)   --->   "%res_1_17 = fadd i32 %res_1_16, i32 %term_17" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 932 'fadd' 'res_1_17' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 933 [1/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_temp1_19_load, i32 %B_temp1_19_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 933 'fmul' 'term_18' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 162> <Delay = 4.18>
ST_164 : Operation 934 [8/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 934 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 163> <Delay = 4.18>
ST_165 : Operation 935 [7/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 935 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 4.18>
ST_166 : Operation 936 [1/1] (0.00ns)   --->   "%A_temp1_20_addr_1 = getelementptr i32 %A_temp1_20, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 936 'getelementptr' 'A_temp1_20_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_166 : Operation 937 [2/2] (1.35ns)   --->   "%A_temp1_20_load = load i5 %A_temp1_20_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 937 'load' 'A_temp1_20_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : Operation 938 [6/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 938 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 939 [1/1] (0.00ns)   --->   "%B_temp1_20_addr = getelementptr i32 %B_temp1_20, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 939 'getelementptr' 'B_temp1_20_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_166 : Operation 940 [2/2] (1.35ns)   --->   "%B_temp1_20_load = load i5 %B_temp1_20_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 940 'load' 'B_temp1_20_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 167 <SV = 165> <Delay = 4.18>
ST_167 : Operation 941 [1/2] (1.35ns)   --->   "%A_temp1_20_load = load i5 %A_temp1_20_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 941 'load' 'A_temp1_20_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_167 : Operation 942 [5/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 942 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 943 [1/2] (1.35ns)   --->   "%B_temp1_20_load = load i5 %B_temp1_20_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 943 'load' 'B_temp1_20_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 168 <SV = 166> <Delay = 4.67>
ST_168 : Operation 944 [4/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 944 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 945 [4/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_temp1_20_load, i32 %B_temp1_20_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 945 'fmul' 'term_19' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 167> <Delay = 4.67>
ST_169 : Operation 946 [3/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 946 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 947 [3/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_temp1_20_load, i32 %B_temp1_20_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 947 'fmul' 'term_19' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 4.67>
ST_170 : Operation 948 [2/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 948 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 949 [2/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_temp1_20_load, i32 %B_temp1_20_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 949 'fmul' 'term_19' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 169> <Delay = 4.67>
ST_171 : Operation 950 [1/8] (4.18ns)   --->   "%res_1_18 = fadd i32 %res_1_17, i32 %term_18" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 950 'fadd' 'res_1_18' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 951 [1/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_temp1_20_load, i32 %B_temp1_20_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 951 'fmul' 'term_19' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 170> <Delay = 4.18>
ST_172 : Operation 952 [8/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 952 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 171> <Delay = 4.18>
ST_173 : Operation 953 [7/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 953 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 172> <Delay = 4.18>
ST_174 : Operation 954 [1/1] (0.00ns)   --->   "%A_temp1_21_addr_1 = getelementptr i32 %A_temp1_21, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 954 'getelementptr' 'A_temp1_21_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_174 : Operation 955 [2/2] (1.35ns)   --->   "%A_temp1_21_load = load i5 %A_temp1_21_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 955 'load' 'A_temp1_21_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : Operation 956 [6/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 956 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 957 [1/1] (0.00ns)   --->   "%B_temp1_21_addr = getelementptr i32 %B_temp1_21, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 957 'getelementptr' 'B_temp1_21_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_174 : Operation 958 [2/2] (1.35ns)   --->   "%B_temp1_21_load = load i5 %B_temp1_21_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 958 'load' 'B_temp1_21_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 175 <SV = 173> <Delay = 4.18>
ST_175 : Operation 959 [1/2] (1.35ns)   --->   "%A_temp1_21_load = load i5 %A_temp1_21_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 959 'load' 'A_temp1_21_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_175 : Operation 960 [5/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 960 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 961 [1/2] (1.35ns)   --->   "%B_temp1_21_load = load i5 %B_temp1_21_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 961 'load' 'B_temp1_21_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 176 <SV = 174> <Delay = 4.67>
ST_176 : Operation 962 [4/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 962 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 963 [4/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_temp1_21_load, i32 %B_temp1_21_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 963 'fmul' 'term_20' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 175> <Delay = 4.67>
ST_177 : Operation 964 [3/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 964 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 965 [3/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_temp1_21_load, i32 %B_temp1_21_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 965 'fmul' 'term_20' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 176> <Delay = 4.67>
ST_178 : Operation 966 [2/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 966 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 967 [2/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_temp1_21_load, i32 %B_temp1_21_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 967 'fmul' 'term_20' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 177> <Delay = 4.67>
ST_179 : Operation 968 [1/8] (4.18ns)   --->   "%res_1_19 = fadd i32 %res_1_18, i32 %term_19" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 968 'fadd' 'res_1_19' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 969 [1/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_temp1_21_load, i32 %B_temp1_21_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 969 'fmul' 'term_20' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 178> <Delay = 4.18>
ST_180 : Operation 970 [8/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 970 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 179> <Delay = 4.18>
ST_181 : Operation 971 [7/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 971 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 180> <Delay = 4.18>
ST_182 : Operation 972 [1/1] (0.00ns)   --->   "%A_temp1_22_addr_1 = getelementptr i32 %A_temp1_22, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 972 'getelementptr' 'A_temp1_22_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_182 : Operation 973 [2/2] (1.35ns)   --->   "%A_temp1_22_load = load i5 %A_temp1_22_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 973 'load' 'A_temp1_22_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : Operation 974 [6/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 974 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 975 [1/1] (0.00ns)   --->   "%B_temp1_22_addr = getelementptr i32 %B_temp1_22, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 975 'getelementptr' 'B_temp1_22_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_182 : Operation 976 [2/2] (1.35ns)   --->   "%B_temp1_22_load = load i5 %B_temp1_22_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 976 'load' 'B_temp1_22_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 183 <SV = 181> <Delay = 4.18>
ST_183 : Operation 977 [1/2] (1.35ns)   --->   "%A_temp1_22_load = load i5 %A_temp1_22_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 977 'load' 'A_temp1_22_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_183 : Operation 978 [5/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 978 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 979 [1/2] (1.35ns)   --->   "%B_temp1_22_load = load i5 %B_temp1_22_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 979 'load' 'B_temp1_22_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 184 <SV = 182> <Delay = 4.67>
ST_184 : Operation 980 [4/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 980 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 981 [4/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_temp1_22_load, i32 %B_temp1_22_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 981 'fmul' 'term_21' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 183> <Delay = 4.67>
ST_185 : Operation 982 [3/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 982 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 983 [3/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_temp1_22_load, i32 %B_temp1_22_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 983 'fmul' 'term_21' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 184> <Delay = 4.67>
ST_186 : Operation 984 [2/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 984 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 985 [2/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_temp1_22_load, i32 %B_temp1_22_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 985 'fmul' 'term_21' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 185> <Delay = 4.67>
ST_187 : Operation 986 [1/8] (4.18ns)   --->   "%res_1_20 = fadd i32 %res_1_19, i32 %term_20" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 986 'fadd' 'res_1_20' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 987 [1/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_temp1_22_load, i32 %B_temp1_22_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 987 'fmul' 'term_21' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 186> <Delay = 4.18>
ST_188 : Operation 988 [8/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 988 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 187> <Delay = 4.18>
ST_189 : Operation 989 [7/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 989 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 188> <Delay = 4.18>
ST_190 : Operation 990 [1/1] (0.00ns)   --->   "%A_temp1_23_addr_1 = getelementptr i32 %A_temp1_23, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 990 'getelementptr' 'A_temp1_23_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_190 : Operation 991 [2/2] (1.35ns)   --->   "%A_temp1_23_load = load i5 %A_temp1_23_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 991 'load' 'A_temp1_23_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : Operation 992 [6/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 992 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 993 [1/1] (0.00ns)   --->   "%B_temp1_23_addr = getelementptr i32 %B_temp1_23, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 993 'getelementptr' 'B_temp1_23_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_190 : Operation 994 [2/2] (1.35ns)   --->   "%B_temp1_23_load = load i5 %B_temp1_23_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 994 'load' 'B_temp1_23_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 191 <SV = 189> <Delay = 4.18>
ST_191 : Operation 995 [1/2] (1.35ns)   --->   "%A_temp1_23_load = load i5 %A_temp1_23_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 995 'load' 'A_temp1_23_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_191 : Operation 996 [5/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 996 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 997 [1/2] (1.35ns)   --->   "%B_temp1_23_load = load i5 %B_temp1_23_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 997 'load' 'B_temp1_23_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 192 <SV = 190> <Delay = 4.67>
ST_192 : Operation 998 [4/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 998 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 999 [4/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_temp1_23_load, i32 %B_temp1_23_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 999 'fmul' 'term_22' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 191> <Delay = 4.67>
ST_193 : Operation 1000 [3/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1000 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1001 [3/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_temp1_23_load, i32 %B_temp1_23_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1001 'fmul' 'term_22' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 192> <Delay = 4.67>
ST_194 : Operation 1002 [2/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1002 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1003 [2/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_temp1_23_load, i32 %B_temp1_23_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1003 'fmul' 'term_22' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 193> <Delay = 4.67>
ST_195 : Operation 1004 [1/8] (4.18ns)   --->   "%res_1_21 = fadd i32 %res_1_20, i32 %term_21" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1004 'fadd' 'res_1_21' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1005 [1/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_temp1_23_load, i32 %B_temp1_23_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1005 'fmul' 'term_22' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 194> <Delay = 4.18>
ST_196 : Operation 1006 [8/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1006 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 195> <Delay = 4.18>
ST_197 : Operation 1007 [7/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1007 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 196> <Delay = 4.18>
ST_198 : Operation 1008 [1/1] (0.00ns)   --->   "%A_temp1_24_addr_1 = getelementptr i32 %A_temp1_24, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1008 'getelementptr' 'A_temp1_24_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_198 : Operation 1009 [2/2] (1.35ns)   --->   "%A_temp1_24_load = load i5 %A_temp1_24_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1009 'load' 'A_temp1_24_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : Operation 1010 [6/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1010 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1011 [1/1] (0.00ns)   --->   "%B_temp1_24_addr = getelementptr i32 %B_temp1_24, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1011 'getelementptr' 'B_temp1_24_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_198 : Operation 1012 [2/2] (1.35ns)   --->   "%B_temp1_24_load = load i5 %B_temp1_24_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1012 'load' 'B_temp1_24_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 199 <SV = 197> <Delay = 4.18>
ST_199 : Operation 1013 [1/2] (1.35ns)   --->   "%A_temp1_24_load = load i5 %A_temp1_24_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1013 'load' 'A_temp1_24_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_199 : Operation 1014 [5/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1014 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1015 [1/2] (1.35ns)   --->   "%B_temp1_24_load = load i5 %B_temp1_24_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1015 'load' 'B_temp1_24_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 200 <SV = 198> <Delay = 4.67>
ST_200 : Operation 1016 [4/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1016 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1017 [4/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_temp1_24_load, i32 %B_temp1_24_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1017 'fmul' 'term_23' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 199> <Delay = 4.67>
ST_201 : Operation 1018 [3/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1018 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1019 [3/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_temp1_24_load, i32 %B_temp1_24_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1019 'fmul' 'term_23' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 200> <Delay = 4.67>
ST_202 : Operation 1020 [2/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1020 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1021 [2/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_temp1_24_load, i32 %B_temp1_24_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1021 'fmul' 'term_23' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 201> <Delay = 4.67>
ST_203 : Operation 1022 [1/8] (4.18ns)   --->   "%res_1_22 = fadd i32 %res_1_21, i32 %term_22" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1022 'fadd' 'res_1_22' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1023 [1/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_temp1_24_load, i32 %B_temp1_24_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1023 'fmul' 'term_23' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 202> <Delay = 4.18>
ST_204 : Operation 1024 [8/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1024 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 203> <Delay = 4.18>
ST_205 : Operation 1025 [7/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1025 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 204> <Delay = 4.18>
ST_206 : Operation 1026 [1/1] (0.00ns)   --->   "%A_temp1_25_addr_1 = getelementptr i32 %A_temp1_25, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1026 'getelementptr' 'A_temp1_25_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_206 : Operation 1027 [2/2] (1.35ns)   --->   "%A_temp1_25_load = load i5 %A_temp1_25_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1027 'load' 'A_temp1_25_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : Operation 1028 [6/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1028 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1029 [1/1] (0.00ns)   --->   "%B_temp1_25_addr = getelementptr i32 %B_temp1_25, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1029 'getelementptr' 'B_temp1_25_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_206 : Operation 1030 [2/2] (1.35ns)   --->   "%B_temp1_25_load = load i5 %B_temp1_25_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1030 'load' 'B_temp1_25_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 207 <SV = 205> <Delay = 4.18>
ST_207 : Operation 1031 [1/2] (1.35ns)   --->   "%A_temp1_25_load = load i5 %A_temp1_25_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1031 'load' 'A_temp1_25_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_207 : Operation 1032 [5/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1032 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1033 [1/2] (1.35ns)   --->   "%B_temp1_25_load = load i5 %B_temp1_25_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1033 'load' 'B_temp1_25_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 208 <SV = 206> <Delay = 4.67>
ST_208 : Operation 1034 [4/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1034 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1035 [4/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_temp1_25_load, i32 %B_temp1_25_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1035 'fmul' 'term_24' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 207> <Delay = 4.67>
ST_209 : Operation 1036 [3/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1036 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1037 [3/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_temp1_25_load, i32 %B_temp1_25_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1037 'fmul' 'term_24' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 208> <Delay = 4.67>
ST_210 : Operation 1038 [2/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1038 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1039 [2/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_temp1_25_load, i32 %B_temp1_25_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1039 'fmul' 'term_24' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 209> <Delay = 4.67>
ST_211 : Operation 1040 [1/8] (4.18ns)   --->   "%res_1_23 = fadd i32 %res_1_22, i32 %term_23" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1040 'fadd' 'res_1_23' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1041 [1/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_temp1_25_load, i32 %B_temp1_25_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1041 'fmul' 'term_24' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 210> <Delay = 4.18>
ST_212 : Operation 1042 [8/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1042 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 211> <Delay = 4.18>
ST_213 : Operation 1043 [7/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1043 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 212> <Delay = 4.18>
ST_214 : Operation 1044 [1/1] (0.00ns)   --->   "%A_temp1_26_addr_1 = getelementptr i32 %A_temp1_26, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1044 'getelementptr' 'A_temp1_26_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_214 : Operation 1045 [2/2] (1.35ns)   --->   "%A_temp1_26_load = load i5 %A_temp1_26_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1045 'load' 'A_temp1_26_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : Operation 1046 [6/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1046 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1047 [1/1] (0.00ns)   --->   "%B_temp1_26_addr = getelementptr i32 %B_temp1_26, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1047 'getelementptr' 'B_temp1_26_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_214 : Operation 1048 [2/2] (1.35ns)   --->   "%B_temp1_26_load = load i5 %B_temp1_26_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1048 'load' 'B_temp1_26_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 215 <SV = 213> <Delay = 4.18>
ST_215 : Operation 1049 [1/2] (1.35ns)   --->   "%A_temp1_26_load = load i5 %A_temp1_26_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1049 'load' 'A_temp1_26_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_215 : Operation 1050 [5/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1050 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1051 [1/2] (1.35ns)   --->   "%B_temp1_26_load = load i5 %B_temp1_26_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1051 'load' 'B_temp1_26_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 216 <SV = 214> <Delay = 4.67>
ST_216 : Operation 1052 [4/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1052 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1053 [4/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_temp1_26_load, i32 %B_temp1_26_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1053 'fmul' 'term_25' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 215> <Delay = 4.67>
ST_217 : Operation 1054 [3/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1054 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1055 [3/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_temp1_26_load, i32 %B_temp1_26_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1055 'fmul' 'term_25' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 216> <Delay = 4.67>
ST_218 : Operation 1056 [2/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1056 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1057 [2/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_temp1_26_load, i32 %B_temp1_26_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1057 'fmul' 'term_25' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 217> <Delay = 4.67>
ST_219 : Operation 1058 [1/8] (4.18ns)   --->   "%res_1_24 = fadd i32 %res_1_23, i32 %term_24" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1058 'fadd' 'res_1_24' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1059 [1/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_temp1_26_load, i32 %B_temp1_26_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1059 'fmul' 'term_25' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 218> <Delay = 4.18>
ST_220 : Operation 1060 [8/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1060 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 219> <Delay = 4.18>
ST_221 : Operation 1061 [7/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1061 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 220> <Delay = 4.18>
ST_222 : Operation 1062 [1/1] (0.00ns)   --->   "%A_temp1_27_addr_1 = getelementptr i32 %A_temp1_27, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1062 'getelementptr' 'A_temp1_27_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_222 : Operation 1063 [2/2] (1.35ns)   --->   "%A_temp1_27_load = load i5 %A_temp1_27_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1063 'load' 'A_temp1_27_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 1064 [6/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1064 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1065 [1/1] (0.00ns)   --->   "%B_temp1_27_addr = getelementptr i32 %B_temp1_27, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1065 'getelementptr' 'B_temp1_27_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_222 : Operation 1066 [2/2] (1.35ns)   --->   "%B_temp1_27_load = load i5 %B_temp1_27_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1066 'load' 'B_temp1_27_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 223 <SV = 221> <Delay = 4.18>
ST_223 : Operation 1067 [1/2] (1.35ns)   --->   "%A_temp1_27_load = load i5 %A_temp1_27_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1067 'load' 'A_temp1_27_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_223 : Operation 1068 [5/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1068 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1069 [1/2] (1.35ns)   --->   "%B_temp1_27_load = load i5 %B_temp1_27_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1069 'load' 'B_temp1_27_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 224 <SV = 222> <Delay = 4.67>
ST_224 : Operation 1070 [4/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1070 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1071 [4/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_temp1_27_load, i32 %B_temp1_27_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1071 'fmul' 'term_26' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 223> <Delay = 4.67>
ST_225 : Operation 1072 [3/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1072 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1073 [3/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_temp1_27_load, i32 %B_temp1_27_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1073 'fmul' 'term_26' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 224> <Delay = 4.67>
ST_226 : Operation 1074 [2/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1074 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1075 [2/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_temp1_27_load, i32 %B_temp1_27_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1075 'fmul' 'term_26' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 225> <Delay = 4.67>
ST_227 : Operation 1076 [1/8] (4.18ns)   --->   "%res_1_25 = fadd i32 %res_1_24, i32 %term_25" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1076 'fadd' 'res_1_25' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1077 [1/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_temp1_27_load, i32 %B_temp1_27_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1077 'fmul' 'term_26' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 226> <Delay = 4.18>
ST_228 : Operation 1078 [8/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1078 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 227> <Delay = 4.18>
ST_229 : Operation 1079 [7/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1079 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 228> <Delay = 4.18>
ST_230 : Operation 1080 [1/1] (0.00ns)   --->   "%A_temp1_28_addr_1 = getelementptr i32 %A_temp1_28, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1080 'getelementptr' 'A_temp1_28_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_230 : Operation 1081 [2/2] (1.35ns)   --->   "%A_temp1_28_load = load i5 %A_temp1_28_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1081 'load' 'A_temp1_28_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : Operation 1082 [6/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1082 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1083 [1/1] (0.00ns)   --->   "%B_temp1_28_addr = getelementptr i32 %B_temp1_28, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1083 'getelementptr' 'B_temp1_28_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_230 : Operation 1084 [2/2] (1.35ns)   --->   "%B_temp1_28_load = load i5 %B_temp1_28_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1084 'load' 'B_temp1_28_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 231 <SV = 229> <Delay = 4.18>
ST_231 : Operation 1085 [1/2] (1.35ns)   --->   "%A_temp1_28_load = load i5 %A_temp1_28_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1085 'load' 'A_temp1_28_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_231 : Operation 1086 [5/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1086 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1087 [1/2] (1.35ns)   --->   "%B_temp1_28_load = load i5 %B_temp1_28_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1087 'load' 'B_temp1_28_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 232 <SV = 230> <Delay = 4.67>
ST_232 : Operation 1088 [4/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1088 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1089 [4/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_temp1_28_load, i32 %B_temp1_28_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1089 'fmul' 'term_27' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 231> <Delay = 4.67>
ST_233 : Operation 1090 [3/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1090 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1091 [3/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_temp1_28_load, i32 %B_temp1_28_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1091 'fmul' 'term_27' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 232> <Delay = 4.67>
ST_234 : Operation 1092 [2/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1092 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1093 [2/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_temp1_28_load, i32 %B_temp1_28_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1093 'fmul' 'term_27' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 233> <Delay = 4.67>
ST_235 : Operation 1094 [1/8] (4.18ns)   --->   "%res_1_26 = fadd i32 %res_1_25, i32 %term_26" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1094 'fadd' 'res_1_26' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1095 [1/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_temp1_28_load, i32 %B_temp1_28_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1095 'fmul' 'term_27' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 234> <Delay = 4.18>
ST_236 : Operation 1096 [8/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1096 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 235> <Delay = 4.18>
ST_237 : Operation 1097 [7/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1097 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 236> <Delay = 4.18>
ST_238 : Operation 1098 [1/1] (0.00ns)   --->   "%A_temp1_29_addr_1 = getelementptr i32 %A_temp1_29, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1098 'getelementptr' 'A_temp1_29_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_238 : Operation 1099 [2/2] (1.35ns)   --->   "%A_temp1_29_load = load i5 %A_temp1_29_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1099 'load' 'A_temp1_29_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : Operation 1100 [6/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1100 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1101 [1/1] (0.00ns)   --->   "%B_temp1_29_addr = getelementptr i32 %B_temp1_29, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1101 'getelementptr' 'B_temp1_29_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_238 : Operation 1102 [2/2] (1.35ns)   --->   "%B_temp1_29_load = load i5 %B_temp1_29_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1102 'load' 'B_temp1_29_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 239 <SV = 237> <Delay = 4.18>
ST_239 : Operation 1103 [1/2] (1.35ns)   --->   "%A_temp1_29_load = load i5 %A_temp1_29_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1103 'load' 'A_temp1_29_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_239 : Operation 1104 [5/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1104 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1105 [1/2] (1.35ns)   --->   "%B_temp1_29_load = load i5 %B_temp1_29_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1105 'load' 'B_temp1_29_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 240 <SV = 238> <Delay = 4.67>
ST_240 : Operation 1106 [4/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1106 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1107 [4/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_temp1_29_load, i32 %B_temp1_29_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1107 'fmul' 'term_28' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 239> <Delay = 4.67>
ST_241 : Operation 1108 [3/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1108 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1109 [3/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_temp1_29_load, i32 %B_temp1_29_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1109 'fmul' 'term_28' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 240> <Delay = 4.67>
ST_242 : Operation 1110 [2/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1110 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1111 [2/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_temp1_29_load, i32 %B_temp1_29_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1111 'fmul' 'term_28' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 241> <Delay = 4.67>
ST_243 : Operation 1112 [1/8] (4.18ns)   --->   "%res_1_27 = fadd i32 %res_1_26, i32 %term_27" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1112 'fadd' 'res_1_27' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1113 [1/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_temp1_29_load, i32 %B_temp1_29_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1113 'fmul' 'term_28' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 242> <Delay = 4.18>
ST_244 : Operation 1114 [8/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1114 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 243> <Delay = 4.18>
ST_245 : Operation 1115 [7/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1115 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 244> <Delay = 4.18>
ST_246 : Operation 1116 [1/1] (0.00ns)   --->   "%A_temp1_30_addr_1 = getelementptr i32 %A_temp1_30, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1116 'getelementptr' 'A_temp1_30_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_246 : Operation 1117 [2/2] (1.35ns)   --->   "%A_temp1_30_load = load i5 %A_temp1_30_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1117 'load' 'A_temp1_30_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : Operation 1118 [6/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1118 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1119 [1/1] (0.00ns)   --->   "%B_temp1_30_addr = getelementptr i32 %B_temp1_30, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1119 'getelementptr' 'B_temp1_30_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_246 : Operation 1120 [2/2] (1.35ns)   --->   "%B_temp1_30_load = load i5 %B_temp1_30_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1120 'load' 'B_temp1_30_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 247 <SV = 245> <Delay = 4.18>
ST_247 : Operation 1121 [1/2] (1.35ns)   --->   "%A_temp1_30_load = load i5 %A_temp1_30_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1121 'load' 'A_temp1_30_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_247 : Operation 1122 [5/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1122 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1123 [1/2] (1.35ns)   --->   "%B_temp1_30_load = load i5 %B_temp1_30_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1123 'load' 'B_temp1_30_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 248 <SV = 246> <Delay = 4.67>
ST_248 : Operation 1124 [4/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1124 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1125 [4/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_temp1_30_load, i32 %B_temp1_30_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1125 'fmul' 'term_29' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 247> <Delay = 4.67>
ST_249 : Operation 1126 [3/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1126 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1127 [3/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_temp1_30_load, i32 %B_temp1_30_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1127 'fmul' 'term_29' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 248> <Delay = 4.67>
ST_250 : Operation 1128 [2/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1128 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1129 [2/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_temp1_30_load, i32 %B_temp1_30_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1129 'fmul' 'term_29' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 249> <Delay = 4.67>
ST_251 : Operation 1130 [1/8] (4.18ns)   --->   "%res_1_28 = fadd i32 %res_1_27, i32 %term_28" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1130 'fadd' 'res_1_28' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1131 [1/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_temp1_30_load, i32 %B_temp1_30_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1131 'fmul' 'term_29' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 250> <Delay = 4.18>
ST_252 : Operation 1132 [8/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1132 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 251> <Delay = 4.18>
ST_253 : Operation 1133 [7/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1133 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 252> <Delay = 4.18>
ST_254 : Operation 1134 [1/1] (0.00ns)   --->   "%A_temp1_31_addr_1 = getelementptr i32 %A_temp1_31, i64 0, i64 %zext_ln86" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1134 'getelementptr' 'A_temp1_31_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_254 : Operation 1135 [2/2] (1.35ns)   --->   "%A_temp1_31_load = load i5 %A_temp1_31_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1135 'load' 'A_temp1_31_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : Operation 1136 [6/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1136 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1137 [1/1] (0.00ns)   --->   "%B_temp1_31_addr = getelementptr i32 %B_temp1_31, i64 0, i64 %zext_ln88" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1137 'getelementptr' 'B_temp1_31_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_254 : Operation 1138 [2/2] (1.35ns)   --->   "%B_temp1_31_load = load i5 %B_temp1_31_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1138 'load' 'B_temp1_31_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 255 <SV = 253> <Delay = 4.18>
ST_255 : Operation 1139 [1/2] (1.35ns)   --->   "%A_temp1_31_load = load i5 %A_temp1_31_addr_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86]   --->   Operation 1139 'load' 'A_temp1_31_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_255 : Operation 1140 [5/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1140 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1141 [1/2] (1.35ns)   --->   "%B_temp1_31_load = load i5 %B_temp1_31_addr" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1141 'load' 'B_temp1_31_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 256 <SV = 254> <Delay = 4.67>
ST_256 : Operation 1142 [4/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1142 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1143 [4/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_temp1_31_load, i32 %B_temp1_31_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1143 'fmul' 'term_30' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 255> <Delay = 4.67>
ST_257 : Operation 1144 [3/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1144 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1145 [3/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_temp1_31_load, i32 %B_temp1_31_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1145 'fmul' 'term_30' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 256> <Delay = 4.67>
ST_258 : Operation 1146 [2/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1146 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1147 [2/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_temp1_31_load, i32 %B_temp1_31_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1147 'fmul' 'term_30' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 257> <Delay = 4.67>
ST_259 : Operation 1148 [1/8] (4.18ns)   --->   "%res_1_29 = fadd i32 %res_1_28, i32 %term_29" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1148 'fadd' 'res_1_29' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1149 [1/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_temp1_31_load, i32 %B_temp1_31_load" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92]   --->   Operation 1149 'fmul' 'term_30' <Predicate = (!icmp_ln86)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 258> <Delay = 4.18>
ST_260 : Operation 1150 [8/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1150 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 259> <Delay = 4.18>
ST_261 : Operation 1151 [7/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1151 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 260> <Delay = 4.18>
ST_262 : Operation 1152 [6/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1152 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 261> <Delay = 4.18>
ST_263 : Operation 1153 [5/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1153 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 262> <Delay = 4.18>
ST_264 : Operation 1154 [4/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1154 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 263> <Delay = 4.18>
ST_265 : Operation 1155 [3/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1155 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 264> <Delay = 4.18>
ST_266 : Operation 1156 [2/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1156 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 265> <Delay = 4.18>
ST_267 : Operation 1157 [1/8] (4.18ns)   --->   "%res_1_30 = fadd i32 %res_1_29, i32 %term_30" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93]   --->   Operation 1157 'fadd' 'res_1_30' <Predicate = (!icmp_ln86)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 266> <Delay = 2.16>
ST_268 : Operation 1158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_4_VITIS_LOOP_88_5_str"   --->   Operation 1158 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_268 : Operation 1159 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 1159 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_268 : Operation 1160 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:90]   --->   Operation 1160 'specpipeline' 'specpipeline_ln90' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_268 : Operation 1161 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:90]   --->   Operation 1161 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_268 : Operation 1162 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %res_1_30" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1162 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_268 : Operation 1163 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %result, i32 %bitcast_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1163 'write' 'write_ln174' <Predicate = (!icmp_ln86)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_268 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 1164 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 269 <SV = 5> <Delay = 0.00>
ST_269 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1165 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63) [73]  (0.489 ns)

 <State 2>: 0.907ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63) [73]  (0 ns)
	'add' operation ('c', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:63) [74]  (0.907 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('j', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66) with incoming values : ('add_ln66', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66) [84]  (0 ns)
	'icmp' operation ('icmp_ln66', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66) [92]  (0.87 ns)
	'select' operation ('select_ln65', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:65) [93]  (0.44 ns)
	'add' operation ('add_ln66', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:66) [366]  (0.887 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	fifo read on port 'B_tmp' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [234]  (2.17 ns)
	'store' operation ('store_ln68', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:68) of variable 'tmp', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'B_temp1[30]', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:60 [270]  (1.35 ns)

 <State 5>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten71', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) with incoming values : ('add_ln86', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) [371]  (0.489 ns)

 <State 6>: 2.72ns
The critical path consists of the following:
	'phi' operation ('i', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) with incoming values : ('select_ln86_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) [372]  (0 ns)
	'add' operation ('add_ln86_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) [382]  (0.887 ns)
	'select' operation ('select_ln86_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) [385]  (0.48 ns)
	'getelementptr' operation ('A_temp1_0_addr_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [387]  (0 ns)
	'load' operation ('A_temp1_0_load', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) on array 'A_temp1[0]', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59 [388]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'load' operation ('A_temp1_0_load', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:86) on array 'A_temp1[0]', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:59 [388]  (1.35 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [457]  (4.67 ns)

 <State 9>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [457]  (4.67 ns)

 <State 10>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [457]  (4.67 ns)

 <State 11>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [457]  (4.67 ns)

 <State 12>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [458]  (4.18 ns)

 <State 13>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [458]  (4.18 ns)

 <State 14>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [458]  (4.18 ns)

 <State 15>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [458]  (4.18 ns)

 <State 16>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [461]  (4.67 ns)

 <State 17>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [461]  (4.67 ns)

 <State 18>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [461]  (4.67 ns)

 <State 19>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [461]  (4.67 ns)

 <State 20>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [462]  (4.18 ns)

 <State 21>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [462]  (4.18 ns)

 <State 22>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [462]  (4.18 ns)

 <State 23>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_1', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [462]  (4.18 ns)

 <State 24>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [465]  (4.67 ns)

 <State 25>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [465]  (4.67 ns)

 <State 26>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [465]  (4.67 ns)

 <State 27>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [465]  (4.67 ns)

 <State 28>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [466]  (4.18 ns)

 <State 29>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [466]  (4.18 ns)

 <State 30>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [466]  (4.18 ns)

 <State 31>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_2', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [466]  (4.18 ns)

 <State 32>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [469]  (4.67 ns)

 <State 33>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [469]  (4.67 ns)

 <State 34>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [469]  (4.67 ns)

 <State 35>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [469]  (4.67 ns)

 <State 36>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [470]  (4.18 ns)

 <State 37>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [470]  (4.18 ns)

 <State 38>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [470]  (4.18 ns)

 <State 39>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_3', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [470]  (4.18 ns)

 <State 40>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [473]  (4.67 ns)

 <State 41>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [473]  (4.67 ns)

 <State 42>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [473]  (4.67 ns)

 <State 43>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [473]  (4.67 ns)

 <State 44>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [474]  (4.18 ns)

 <State 45>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [474]  (4.18 ns)

 <State 46>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [474]  (4.18 ns)

 <State 47>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_4', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [474]  (4.18 ns)

 <State 48>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [477]  (4.67 ns)

 <State 49>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [477]  (4.67 ns)

 <State 50>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [477]  (4.67 ns)

 <State 51>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [477]  (4.67 ns)

 <State 52>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [478]  (4.18 ns)

 <State 53>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [478]  (4.18 ns)

 <State 54>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [478]  (4.18 ns)

 <State 55>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_5', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [478]  (4.18 ns)

 <State 56>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [481]  (4.67 ns)

 <State 57>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [481]  (4.67 ns)

 <State 58>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [481]  (4.67 ns)

 <State 59>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [481]  (4.67 ns)

 <State 60>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [482]  (4.18 ns)

 <State 61>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [482]  (4.18 ns)

 <State 62>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [482]  (4.18 ns)

 <State 63>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_6', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [482]  (4.18 ns)

 <State 64>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [485]  (4.67 ns)

 <State 65>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [485]  (4.67 ns)

 <State 66>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [485]  (4.67 ns)

 <State 67>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [485]  (4.67 ns)

 <State 68>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [486]  (4.18 ns)

 <State 69>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [486]  (4.18 ns)

 <State 70>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [486]  (4.18 ns)

 <State 71>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_7', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [486]  (4.18 ns)

 <State 72>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [489]  (4.67 ns)

 <State 73>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [489]  (4.67 ns)

 <State 74>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [489]  (4.67 ns)

 <State 75>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [489]  (4.67 ns)

 <State 76>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [490]  (4.18 ns)

 <State 77>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [490]  (4.18 ns)

 <State 78>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [490]  (4.18 ns)

 <State 79>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_8', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [490]  (4.18 ns)

 <State 80>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [493]  (4.67 ns)

 <State 81>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [493]  (4.67 ns)

 <State 82>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [493]  (4.67 ns)

 <State 83>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [493]  (4.67 ns)

 <State 84>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [494]  (4.18 ns)

 <State 85>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [494]  (4.18 ns)

 <State 86>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [494]  (4.18 ns)

 <State 87>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_9', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [494]  (4.18 ns)

 <State 88>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [497]  (4.67 ns)

 <State 89>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [497]  (4.67 ns)

 <State 90>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [497]  (4.67 ns)

 <State 91>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [497]  (4.67 ns)

 <State 92>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [498]  (4.18 ns)

 <State 93>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [498]  (4.18 ns)

 <State 94>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [498]  (4.18 ns)

 <State 95>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_s', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [498]  (4.18 ns)

 <State 96>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [501]  (4.67 ns)

 <State 97>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [501]  (4.67 ns)

 <State 98>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [501]  (4.67 ns)

 <State 99>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [501]  (4.67 ns)

 <State 100>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [502]  (4.18 ns)

 <State 101>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [502]  (4.18 ns)

 <State 102>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [502]  (4.18 ns)

 <State 103>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_10', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [502]  (4.18 ns)

 <State 104>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [505]  (4.67 ns)

 <State 105>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [505]  (4.67 ns)

 <State 106>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [505]  (4.67 ns)

 <State 107>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [505]  (4.67 ns)

 <State 108>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [506]  (4.18 ns)

 <State 109>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [506]  (4.18 ns)

 <State 110>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [506]  (4.18 ns)

 <State 111>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_11', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [506]  (4.18 ns)

 <State 112>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [509]  (4.67 ns)

 <State 113>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [509]  (4.67 ns)

 <State 114>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [509]  (4.67 ns)

 <State 115>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [509]  (4.67 ns)

 <State 116>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [510]  (4.18 ns)

 <State 117>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [510]  (4.18 ns)

 <State 118>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [510]  (4.18 ns)

 <State 119>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_12', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [510]  (4.18 ns)

 <State 120>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [513]  (4.67 ns)

 <State 121>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [513]  (4.67 ns)

 <State 122>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [513]  (4.67 ns)

 <State 123>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [513]  (4.67 ns)

 <State 124>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [514]  (4.18 ns)

 <State 125>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [514]  (4.18 ns)

 <State 126>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [514]  (4.18 ns)

 <State 127>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_13', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [514]  (4.18 ns)

 <State 128>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [517]  (4.67 ns)

 <State 129>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [517]  (4.67 ns)

 <State 130>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [517]  (4.67 ns)

 <State 131>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [517]  (4.67 ns)

 <State 132>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [518]  (4.18 ns)

 <State 133>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [518]  (4.18 ns)

 <State 134>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [518]  (4.18 ns)

 <State 135>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_14', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [518]  (4.18 ns)

 <State 136>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [521]  (4.67 ns)

 <State 137>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [521]  (4.67 ns)

 <State 138>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [521]  (4.67 ns)

 <State 139>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [521]  (4.67 ns)

 <State 140>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [522]  (4.18 ns)

 <State 141>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [522]  (4.18 ns)

 <State 142>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [522]  (4.18 ns)

 <State 143>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_15', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [522]  (4.18 ns)

 <State 144>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [525]  (4.67 ns)

 <State 145>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [525]  (4.67 ns)

 <State 146>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [525]  (4.67 ns)

 <State 147>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [525]  (4.67 ns)

 <State 148>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [526]  (4.18 ns)

 <State 149>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [526]  (4.18 ns)

 <State 150>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [526]  (4.18 ns)

 <State 151>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_16', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [526]  (4.18 ns)

 <State 152>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [529]  (4.67 ns)

 <State 153>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [529]  (4.67 ns)

 <State 154>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [529]  (4.67 ns)

 <State 155>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [529]  (4.67 ns)

 <State 156>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [530]  (4.18 ns)

 <State 157>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [530]  (4.18 ns)

 <State 158>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [530]  (4.18 ns)

 <State 159>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_17', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [530]  (4.18 ns)

 <State 160>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [533]  (4.67 ns)

 <State 161>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [533]  (4.67 ns)

 <State 162>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [533]  (4.67 ns)

 <State 163>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [533]  (4.67 ns)

 <State 164>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [534]  (4.18 ns)

 <State 165>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [534]  (4.18 ns)

 <State 166>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [534]  (4.18 ns)

 <State 167>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_18', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [534]  (4.18 ns)

 <State 168>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [537]  (4.67 ns)

 <State 169>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [537]  (4.67 ns)

 <State 170>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [537]  (4.67 ns)

 <State 171>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [537]  (4.67 ns)

 <State 172>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [538]  (4.18 ns)

 <State 173>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [538]  (4.18 ns)

 <State 174>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [538]  (4.18 ns)

 <State 175>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_19', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [538]  (4.18 ns)

 <State 176>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [541]  (4.67 ns)

 <State 177>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [541]  (4.67 ns)

 <State 178>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [541]  (4.67 ns)

 <State 179>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [541]  (4.67 ns)

 <State 180>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [542]  (4.18 ns)

 <State 181>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [542]  (4.18 ns)

 <State 182>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [542]  (4.18 ns)

 <State 183>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_20', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [542]  (4.18 ns)

 <State 184>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [545]  (4.67 ns)

 <State 185>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [545]  (4.67 ns)

 <State 186>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [545]  (4.67 ns)

 <State 187>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [545]  (4.67 ns)

 <State 188>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [546]  (4.18 ns)

 <State 189>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [546]  (4.18 ns)

 <State 190>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [546]  (4.18 ns)

 <State 191>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_21', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [546]  (4.18 ns)

 <State 192>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [549]  (4.67 ns)

 <State 193>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [549]  (4.67 ns)

 <State 194>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [549]  (4.67 ns)

 <State 195>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [549]  (4.67 ns)

 <State 196>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [550]  (4.18 ns)

 <State 197>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [550]  (4.18 ns)

 <State 198>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [550]  (4.18 ns)

 <State 199>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_22', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [550]  (4.18 ns)

 <State 200>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [553]  (4.67 ns)

 <State 201>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [553]  (4.67 ns)

 <State 202>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [553]  (4.67 ns)

 <State 203>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [553]  (4.67 ns)

 <State 204>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [554]  (4.18 ns)

 <State 205>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [554]  (4.18 ns)

 <State 206>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [554]  (4.18 ns)

 <State 207>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_23', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [554]  (4.18 ns)

 <State 208>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [557]  (4.67 ns)

 <State 209>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [557]  (4.67 ns)

 <State 210>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [557]  (4.67 ns)

 <State 211>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [557]  (4.67 ns)

 <State 212>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [558]  (4.18 ns)

 <State 213>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [558]  (4.18 ns)

 <State 214>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [558]  (4.18 ns)

 <State 215>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_24', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [558]  (4.18 ns)

 <State 216>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [561]  (4.67 ns)

 <State 217>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [561]  (4.67 ns)

 <State 218>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [561]  (4.67 ns)

 <State 219>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [561]  (4.67 ns)

 <State 220>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [562]  (4.18 ns)

 <State 221>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [562]  (4.18 ns)

 <State 222>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [562]  (4.18 ns)

 <State 223>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_25', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [562]  (4.18 ns)

 <State 224>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [565]  (4.67 ns)

 <State 225>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [565]  (4.67 ns)

 <State 226>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [565]  (4.67 ns)

 <State 227>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [565]  (4.67 ns)

 <State 228>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [566]  (4.18 ns)

 <State 229>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [566]  (4.18 ns)

 <State 230>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [566]  (4.18 ns)

 <State 231>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_26', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [566]  (4.18 ns)

 <State 232>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [569]  (4.67 ns)

 <State 233>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [569]  (4.67 ns)

 <State 234>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [569]  (4.67 ns)

 <State 235>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [569]  (4.67 ns)

 <State 236>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [570]  (4.18 ns)

 <State 237>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [570]  (4.18 ns)

 <State 238>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [570]  (4.18 ns)

 <State 239>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_27', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [570]  (4.18 ns)

 <State 240>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [573]  (4.67 ns)

 <State 241>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [573]  (4.67 ns)

 <State 242>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [573]  (4.67 ns)

 <State 243>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [573]  (4.67 ns)

 <State 244>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [574]  (4.18 ns)

 <State 245>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [574]  (4.18 ns)

 <State 246>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [574]  (4.18 ns)

 <State 247>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_28', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [574]  (4.18 ns)

 <State 248>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [577]  (4.67 ns)

 <State 249>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [577]  (4.67 ns)

 <State 250>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [577]  (4.67 ns)

 <State 251>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [577]  (4.67 ns)

 <State 252>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [578]  (4.18 ns)

 <State 253>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [578]  (4.18 ns)

 <State 254>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [578]  (4.18 ns)

 <State 255>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_29', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [578]  (4.18 ns)

 <State 256>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [581]  (4.67 ns)

 <State 257>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [581]  (4.67 ns)

 <State 258>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [581]  (4.67 ns)

 <State 259>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:92) [581]  (4.67 ns)

 <State 260>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 261>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 262>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 263>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 264>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 265>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 266>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 267>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('res_1_30', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:93) [582]  (4.18 ns)

 <State 268>: 2.17ns
The critical path consists of the following:
	fifo write on port 'result' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [584]  (2.17 ns)

 <State 269>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
