vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\bilet_8\bilet_8.vhd"
