vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_7seg_decoder/tx_7seg_decoder.v
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_7seg_decoder/7seg_decoder_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_7seg_decoder/db/tx_7seg_decoder.cbx.xml
design_name = tx_7seg_decoder
instance = comp, \data_in[3]~I , data_in[3], tx_7seg_decoder, 1
instance = comp, \data_in[0]~I , data_in[0], tx_7seg_decoder, 1
instance = comp, \data_in[2]~I , data_in[2], tx_7seg_decoder, 1
instance = comp, \data_in[1]~I , data_in[1], tx_7seg_decoder, 1
instance = comp, \WideOr6~0 , WideOr6~0, tx_7seg_decoder, 1
instance = comp, \WideOr5~0 , WideOr5~0, tx_7seg_decoder, 1
instance = comp, \WideOr4~0 , WideOr4~0, tx_7seg_decoder, 1
instance = comp, \WideOr3~0 , WideOr3~0, tx_7seg_decoder, 1
instance = comp, \WideOr2~0 , WideOr2~0, tx_7seg_decoder, 1
instance = comp, \WideOr1~0 , WideOr1~0, tx_7seg_decoder, 1
instance = comp, \WideOr0~0 , WideOr0~0, tx_7seg_decoder, 1
instance = comp, \data_out[0]~I , data_out[0], tx_7seg_decoder, 1
instance = comp, \data_out[1]~I , data_out[1], tx_7seg_decoder, 1
instance = comp, \data_out[2]~I , data_out[2], tx_7seg_decoder, 1
instance = comp, \data_out[3]~I , data_out[3], tx_7seg_decoder, 1
instance = comp, \data_out[4]~I , data_out[4], tx_7seg_decoder, 1
instance = comp, \data_out[5]~I , data_out[5], tx_7seg_decoder, 1
instance = comp, \data_out[6]~I , data_out[6], tx_7seg_decoder, 1
