// Seed: 716414559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 || 1;
  tri id_9;
  assign id_9 = ((id_4));
  wire id_10;
  always id_6 <= 1;
  always begin
    @* begin
      $display(1, id_4);
      id_7 = id_5;
    end
  end
  assign id_9 = id_7;
  id_11 :
  assert property (@(negedge 1) 1'h0)
  else;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4
);
  wire id_6;
  always begin
    id_0 <= id_3 + id_2;
  end
  wire id_7;
  wire id_8;
  wire id_9;
  reg  id_10;
  always id_10 <= 1;
  module_0(
      id_7, id_6, id_8, id_9, id_9, id_10, id_7, id_6
  );
endmodule
