// Seed: 776874302
module module_0 #(
    parameter id_1 = 32'd5
);
  wire _id_1;
  logic [(  -1  ==  -1  -  -1  ) : -1] id_2;
  assign id_2[id_1] = id_2;
  wire id_3;
  logic [-1 : -1] id_4;
  logic id_5 = id_5;
  wand id_6 = -1 == -1;
  always @(negedge id_4);
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 ();
  wire id_6 = 1;
  logic id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
