INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/FORTH/a_2/a_b.srcs/sources_1/new/a_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_b
INFO: [VRFC 10-311] analyzing module a
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/FORTH/a_2/a_b.srcs/sim_1/new/a_b_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_b_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/桌面/FORTH/a_2/a_b.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
