#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028499aa55c0 .scope module, "TFF_NEG" "TFF_NEG" 2 92;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
o0000028499ab2418 .functor BUFZ 1, C4<z>; HiZ drive
v0000028499aaf240_0 .net "CLK", 0 0, o0000028499ab2418;  0 drivers
v0000028499aaefc0_0 .var "T", 0 0;
E_0000028499ab1ec0 .event negedge, v0000028499aaf240_0;
S_0000028499aa5750 .scope module, "testbench" "testbench" 2 196;
 .timescale 0 0;
v0000028499b05e20_0 .var "CLK_100MHz", 0 0;
v0000028499b061e0_0 .net "CLK_OUT", 0 0, L_0000028499aa9bb0;  1 drivers
v0000028499b06280_0 .net "E", 0 0, L_0000028499aa98a0;  1 drivers
v0000028499b06960_0 .net "LED", 6 0, L_0000028499b07360;  1 drivers
v0000028499b063c0_0 .net "PWM_OUT", 0 0, v0000028499aae2a0_0;  1 drivers
v0000028499b05ec0_0 .var "Switches", 6 0;
S_0000028499a99cd0 .scope module, "UUT" "PWM_Block" 2 203, 2 27 0, S_0000028499aa5750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "PWM_OUT";
    .port_info 1 /OUTPUT 1 "E";
    .port_info 2 /OUTPUT 7 "LED";
    .port_info 3 /OUTPUT 1 "CLK_OUT";
    .port_info 4 /INPUT 7 "SW";
    .port_info 5 /INPUT 1 "CLK_100MHz";
L_0000028499aa98a0 .functor BUFZ 1, v0000028499aae340_0, C4<0>, C4<0>, C4<0>;
L_0000028499aa9bb0 .functor BUFZ 1, L_0000028499b06000, C4<0>, C4<0>, C4<0>;
v0000028499a932d0_0 .net "CCR_internal", 6 0, v0000028499aae3e0_0;  1 drivers
v0000028499a925b0_0 .net "CLK", 0 0, L_0000028499b06000;  1 drivers
v0000028499a92a10_0 .net "CLK_100MHz", 0 0, v0000028499b05e20_0;  1 drivers
v0000028499b07220_0 .net "CLK_OUT", 0 0, L_0000028499aa9bb0;  alias, 1 drivers
v0000028499b05880_0 .net "E", 0 0, L_0000028499aa98a0;  alias, 1 drivers
v0000028499b05d80_0 .net "E_internal", 0 0, v0000028499aae340_0;  1 drivers
v0000028499b068c0_0 .net "LED", 6 0, L_0000028499b07360;  alias, 1 drivers
v0000028499b06320_0 .net "PWM_OUT", 0 0, v0000028499aae2a0_0;  alias, 1 drivers
v0000028499b05920_0 .net "SW", 6 0, v0000028499b05ec0_0;  1 drivers
v0000028499b059c0_0 .net "TCR_internal", 6 0, v0000028499a92970_0;  1 drivers
v0000028499b06140_0 .net *"_ivl_13", 0 0, L_0000028499b06d20;  1 drivers
v0000028499b05a60_0 .net *"_ivl_17", 0 0, L_0000028499b05ba0;  1 drivers
v0000028499b05f60_0 .net *"_ivl_21", 0 0, L_0000028499b06dc0;  1 drivers
v0000028499b06b40_0 .net *"_ivl_25", 0 0, L_0000028499b06e60;  1 drivers
v0000028499b05600_0 .net *"_ivl_30", 0 0, L_0000028499b06f00;  1 drivers
v0000028499b06780_0 .net *"_ivl_5", 0 0, L_0000028499b06c80;  1 drivers
v0000028499b05b00_0 .net *"_ivl_9", 0 0, L_0000028499b05560;  1 drivers
L_0000028499b06c80 .part v0000028499b05ec0_0, 0, 1;
L_0000028499b05560 .part v0000028499b05ec0_0, 1, 1;
L_0000028499b06d20 .part v0000028499b05ec0_0, 2, 1;
L_0000028499b05ba0 .part v0000028499b05ec0_0, 3, 1;
L_0000028499b06dc0 .part v0000028499b05ec0_0, 4, 1;
L_0000028499b06e60 .part v0000028499b05ec0_0, 5, 1;
LS_0000028499b07360_0_0 .concat8 [ 1 1 1 1], L_0000028499b06c80, L_0000028499b05560, L_0000028499b06d20, L_0000028499b05ba0;
LS_0000028499b07360_0_4 .concat8 [ 1 1 1 0], L_0000028499b06dc0, L_0000028499b06e60, L_0000028499b06f00;
L_0000028499b07360 .concat8 [ 4 3 0 0], LS_0000028499b07360_0_0, LS_0000028499b07360_0_4;
L_0000028499b06f00 .part v0000028499b05ec0_0, 6, 1;
S_0000028499a99e60 .scope module, "CCR0" "CCR" 2 46, 2 145 0, S_0000028499a99cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "CCR_OUT";
    .port_info 1 /INPUT 7 "SW";
    .port_info 2 /INPUT 1 "E";
v0000028499aae3e0_0 .var "CCR_OUT", 6 0;
v0000028499aae660_0 .net "E", 0 0, v0000028499aae340_0;  alias, 1 drivers
v0000028499aafba0_0 .net "SW", 6 0, v0000028499b05ec0_0;  alias, 1 drivers
E_0000028499ab1c80 .event posedge, v0000028499aae660_0;
S_0000028499aa1fe0 .scope module, "CLK0" "CLK_DIV" 2 44, 2 61 0, S_0000028499a99cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLK_100MHz";
v0000028499aaeb60_0 .net "CLK", 0 0, L_0000028499b06000;  alias, 1 drivers
v0000028499aaf060_0 .net "CLK_100MHz", 0 0, v0000028499b05e20_0;  alias, 1 drivers
v0000028499aafc40_0 .var "clk_reg", 10 0;
E_0000028499ab1cc0 .event posedge, v0000028499aaf060_0;
L_0000028499b06000 .part v0000028499aafc40_0, 10, 1;
S_0000028499aa2170 .scope module, "PWM0" "PWM_OUT_Block" 2 47, 2 163 0, S_0000028499a99cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "PWM_OUT";
    .port_info 1 /INPUT 7 "TCR";
    .port_info 2 /INPUT 7 "CCR";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "CLK";
v0000028499aafec0_0 .net "CCR", 6 0, v0000028499aae3e0_0;  alias, 1 drivers
v0000028499aaf1a0_0 .net "CLK", 0 0, L_0000028499b06000;  alias, 1 drivers
v0000028499aaf2e0_0 .net "E", 0 0, v0000028499aae340_0;  alias, 1 drivers
v0000028499aae2a0_0 .var "PWM_OUT", 0 0;
v0000028499aaf7e0_0 .net "R", 0 0, L_0000028499aa9a60;  1 drivers
v0000028499aaf920_0 .net "TCR", 6 0, v0000028499a92970_0;  alias, 1 drivers
E_0000028499ab1b40 .event posedge, v0000028499aaeb60_0;
S_0000028499aa0610 .scope module, "R0" "PWM_OUT_RESET" 2 175, 2 182 0, S_0000028499aa2170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "R";
    .port_info 1 /INPUT 7 "TCR";
    .port_info 2 /INPUT 7 "CCR";
L_0000028499aa9910 .functor XOR 1, L_0000028499b066e0, L_0000028499b06460, C4<0>, C4<0>;
L_0000028499aa9670 .functor XOR 1, L_0000028499b072c0, L_0000028499b06820, C4<0>, C4<0>;
L_0000028499aa9360 .functor OR 1, L_0000028499aa9910, L_0000028499aa9670, C4<0>, C4<0>;
L_0000028499aa96e0 .functor XOR 1, L_0000028499b05ce0, L_0000028499b06500, C4<0>, C4<0>;
L_0000028499aa90c0 .functor OR 1, L_0000028499aa9360, L_0000028499aa96e0, C4<0>, C4<0>;
L_0000028499aa9750 .functor XOR 1, L_0000028499b06aa0, L_0000028499b065a0, C4<0>, C4<0>;
L_0000028499aa9de0 .functor OR 1, L_0000028499aa90c0, L_0000028499aa9750, C4<0>, C4<0>;
L_0000028499aa9e50 .functor XOR 1, L_0000028499b05740, L_0000028499b06fa0, C4<0>, C4<0>;
L_0000028499aa93d0 .functor OR 1, L_0000028499aa9de0, L_0000028499aa9e50, C4<0>, C4<0>;
L_0000028499aa99f0 .functor XOR 1, L_0000028499b060a0, L_0000028499b06a00, C4<0>, C4<0>;
L_0000028499aa9130 .functor OR 1, L_0000028499aa93d0, L_0000028499aa99f0, C4<0>, C4<0>;
L_0000028499aa97c0 .functor XOR 1, L_0000028499b06640, L_0000028499b06be0, C4<0>, C4<0>;
L_0000028499aa94b0 .functor OR 1, L_0000028499aa9130, L_0000028499aa97c0, C4<0>, C4<0>;
L_0000028499aa9a60 .functor NOT 1, L_0000028499aa94b0, C4<0>, C4<0>, C4<0>;
v0000028499aae7a0_0 .net "CCR", 6 0, v0000028499aae3e0_0;  alias, 1 drivers
v0000028499aae020_0 .net "R", 0 0, L_0000028499aa9a60;  alias, 1 drivers
v0000028499aaf600_0 .net "TCR", 6 0, v0000028499a92970_0;  alias, 1 drivers
v0000028499aae200_0 .net *"_ivl_1", 0 0, L_0000028499b066e0;  1 drivers
v0000028499aaed40_0 .net *"_ivl_10", 0 0, L_0000028499aa9670;  1 drivers
v0000028499aaf380_0 .net *"_ivl_12", 0 0, L_0000028499aa9360;  1 drivers
v0000028499aaf4c0_0 .net *"_ivl_15", 0 0, L_0000028499b05ce0;  1 drivers
v0000028499aae480_0 .net *"_ivl_17", 0 0, L_0000028499b06500;  1 drivers
v0000028499aae520_0 .net *"_ivl_18", 0 0, L_0000028499aa96e0;  1 drivers
v0000028499aafb00_0 .net *"_ivl_20", 0 0, L_0000028499aa90c0;  1 drivers
v0000028499aafce0_0 .net *"_ivl_23", 0 0, L_0000028499b06aa0;  1 drivers
v0000028499aaf9c0_0 .net *"_ivl_25", 0 0, L_0000028499b065a0;  1 drivers
v0000028499aae5c0_0 .net *"_ivl_26", 0 0, L_0000028499aa9750;  1 drivers
v0000028499aaef20_0 .net *"_ivl_28", 0 0, L_0000028499aa9de0;  1 drivers
v0000028499aae8e0_0 .net *"_ivl_3", 0 0, L_0000028499b06460;  1 drivers
v0000028499aaf420_0 .net *"_ivl_31", 0 0, L_0000028499b05740;  1 drivers
v0000028499aaf100_0 .net *"_ivl_33", 0 0, L_0000028499b06fa0;  1 drivers
v0000028499aaec00_0 .net *"_ivl_34", 0 0, L_0000028499aa9e50;  1 drivers
v0000028499aae0c0_0 .net *"_ivl_36", 0 0, L_0000028499aa93d0;  1 drivers
v0000028499aaf560_0 .net *"_ivl_39", 0 0, L_0000028499b060a0;  1 drivers
v0000028499aaea20_0 .net *"_ivl_4", 0 0, L_0000028499aa9910;  1 drivers
v0000028499aaeca0_0 .net *"_ivl_41", 0 0, L_0000028499b06a00;  1 drivers
v0000028499aaf6a0_0 .net *"_ivl_42", 0 0, L_0000028499aa99f0;  1 drivers
v0000028499aafa60_0 .net *"_ivl_44", 0 0, L_0000028499aa9130;  1 drivers
v0000028499aafd80_0 .net *"_ivl_47", 0 0, L_0000028499b06640;  1 drivers
v0000028499aae840_0 .net *"_ivl_49", 0 0, L_0000028499b06be0;  1 drivers
v0000028499aae700_0 .net *"_ivl_50", 0 0, L_0000028499aa97c0;  1 drivers
v0000028499aaede0_0 .net *"_ivl_52", 0 0, L_0000028499aa94b0;  1 drivers
v0000028499aaf740_0 .net *"_ivl_7", 0 0, L_0000028499b072c0;  1 drivers
v0000028499aaee80_0 .net *"_ivl_9", 0 0, L_0000028499b06820;  1 drivers
L_0000028499b066e0 .part v0000028499a92970_0, 0, 1;
L_0000028499b06460 .part v0000028499aae3e0_0, 0, 1;
L_0000028499b072c0 .part v0000028499a92970_0, 1, 1;
L_0000028499b06820 .part v0000028499aae3e0_0, 1, 1;
L_0000028499b05ce0 .part v0000028499a92970_0, 2, 1;
L_0000028499b06500 .part v0000028499aae3e0_0, 2, 1;
L_0000028499b06aa0 .part v0000028499a92970_0, 3, 1;
L_0000028499b065a0 .part v0000028499aae3e0_0, 3, 1;
L_0000028499b05740 .part v0000028499a92970_0, 4, 1;
L_0000028499b06fa0 .part v0000028499aae3e0_0, 4, 1;
L_0000028499b060a0 .part v0000028499a92970_0, 5, 1;
L_0000028499b06a00 .part v0000028499aae3e0_0, 5, 1;
L_0000028499b06640 .part v0000028499a92970_0, 6, 1;
L_0000028499b06be0 .part v0000028499aae3e0_0, 6, 1;
S_0000028499aa07a0 .scope module, "TCR0" "TCBlock" 2 45, 2 104 0, S_0000028499a99cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "TCR";
    .port_info 1 /OUTPUT 1 "E";
    .port_info 2 /INPUT 1 "CLK";
v0000028499aae980_0 .net "CLK", 0 0, L_0000028499b06000;  alias, 1 drivers
v0000028499aae340_0 .var "E", 0 0;
v0000028499a92970_0 .var "TCR", 6 0;
E_0000028499ab1d00 .event negedge, v0000028499aaeb60_0;
    .scope S_0000028499aa55c0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028499aaefc0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028499aa55c0;
T_1 ;
    %wait E_0000028499ab1ec0;
    %load/vec4 v0000028499aaefc0_0;
    %inv;
    %store/vec4 v0000028499aaefc0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028499aa1fe0;
T_2 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000028499aafc40_0, 0, 11;
    %end;
    .thread T_2;
    .scope S_0000028499aa1fe0;
T_3 ;
    %wait E_0000028499ab1cc0;
    %load/vec4 v0000028499aafc40_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000028499aafc40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028499aa07a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028499aae340_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028499a92970_0, 0, 7;
    %end;
    .thread T_4;
    .scope S_0000028499aa07a0;
T_5 ;
    %wait E_0000028499ab1d00;
    %load/vec4 v0000028499a92970_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000028499a92970_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028499aa07a0;
T_6 ;
    %wait E_0000028499ab1d00;
    %load/vec4 v0000028499a92970_0;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028499aae340_0, 0;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028499aae340_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028499a99e60;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028499aae3e0_0, 0, 7;
    %end;
    .thread T_7;
    .scope S_0000028499a99e60;
T_8 ;
    %wait E_0000028499ab1c80;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %load/vec4 v0000028499aafba0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028499aae3e0_0, 4, 5;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028499aa2170;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028499aae2a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000028499aa2170;
T_10 ;
    %wait E_0000028499ab1b40;
    %load/vec4 v0000028499aaf7e0_0;
    %inv;
    %load/vec4 v0000028499aae2a0_0;
    %load/vec4 v0000028499aaf2e0_0;
    %or;
    %and;
    %store/vec4 v0000028499aae2a0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028499aa5750;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028499b05e20_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028499b05ec0_0, 0, 7;
    %end;
    .thread T_11;
    .scope S_0000028499aa5750;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000028499b05e20_0;
    %inv;
    %store/vec4 v0000028499b05e20_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028499aa5750;
T_13 ;
    %vpi_call 2 210 "$dumpfile", "PWM_waveform.vcd" {0 0 0};
    %vpi_call 2 211 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028499aa5750 {0 0 0};
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000028499b05ec0_0, 0, 7;
    %delay 12498, 0;
    %pushi/vec4 17, 0, 7;
    %store/vec4 v0000028499b05ec0_0, 0, 7;
    %delay 624900, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000028499b05ec0_0, 0, 7;
    %delay 562410, 0;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000028499b05ec0_0, 0, 7;
    %delay 1041500, 0;
    %vpi_call 2 219 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "miniproject\PWM_SYS\Board_Test\PWM_Block.v";
