
C:\Users\mobilworker\Google Drive\Elektronik\AtollicTrueStudio\Projects\Stratos_V2_Backup_True\Debug\Stratos_V2_Backup_True.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008db4  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000784  08008f38  08008f38  00018f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080096bc  080096bc  000196bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080096c0  080096c0  000196c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000140  20000000  080096c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000064c  20000140  08009804  00020140  2**3
                  ALLOC
  7 ._user_heap_stack 00000400  2000078c  08009804  0002078c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f9e8  00000000  00000000  00020169  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000029e2  00000000  00000000  0002fb51  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012e8  00000000  00000000  00032538  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000010f8  00000000  00000000  00033820  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000078fe  00000000  00000000  00034918  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000051b7  00000000  00000000  0003c216  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  000413cd  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00005344  00000000  00000000  0004144c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000140 	.word	0x20000140
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08008f20 	.word	0x08008f20

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000144 	.word	0x20000144
 80001c0:	08008f20 	.word	0x08008f20

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001dc:	4a05      	ldr	r2, [pc, #20]	; (80001f4 <NVIC_PriorityGroupConfig+0x20>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80001e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001e8:	60d3      	str	r3, [r2, #12]
}
 80001ea:	bf00      	nop
 80001ec:	370c      	adds	r7, #12
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b085      	sub	sp, #20
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000200:	2300      	movs	r3, #0
 8000202:	73fb      	strb	r3, [r7, #15]
 8000204:	2300      	movs	r3, #0
 8000206:	73bb      	strb	r3, [r7, #14]
 8000208:	230f      	movs	r3, #15
 800020a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	78db      	ldrb	r3, [r3, #3]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d038      	beq.n	8000286 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000214:	4b26      	ldr	r3, [pc, #152]	; (80002b0 <NVIC_Init+0xb8>)
 8000216:	68db      	ldr	r3, [r3, #12]
 8000218:	43db      	mvns	r3, r3
 800021a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800021e:	0a1b      	lsrs	r3, r3, #8
 8000220:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	f1c3 0304 	rsb	r3, r3, #4
 8000228:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800022a:	7b7a      	ldrb	r2, [r7, #13]
 800022c:	7bfb      	ldrb	r3, [r7, #15]
 800022e:	fa42 f303 	asr.w	r3, r2, r3
 8000232:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	785b      	ldrb	r3, [r3, #1]
 8000238:	461a      	mov	r2, r3
 800023a:	7bbb      	ldrb	r3, [r7, #14]
 800023c:	fa02 f303 	lsl.w	r3, r2, r3
 8000240:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	789a      	ldrb	r2, [r3, #2]
 8000246:	7b7b      	ldrb	r3, [r7, #13]
 8000248:	4013      	ands	r3, r2
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7bfb      	ldrb	r3, [r7, #15]
 800024e:	4313      	orrs	r3, r2
 8000250:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000252:	7bfb      	ldrb	r3, [r7, #15]
 8000254:	011b      	lsls	r3, r3, #4
 8000256:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000258:	4a16      	ldr	r2, [pc, #88]	; (80002b4 <NVIC_Init+0xbc>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	4413      	add	r3, r2
 8000260:	7bfa      	ldrb	r2, [r7, #15]
 8000262:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000266:	4a13      	ldr	r2, [pc, #76]	; (80002b4 <NVIC_Init+0xbc>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	095b      	lsrs	r3, r3, #5
 800026e:	b2db      	uxtb	r3, r3
 8000270:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	f003 031f 	and.w	r3, r3, #31
 800027a:	2101      	movs	r1, #1
 800027c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000280:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000284:	e00f      	b.n	80002a6 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000286:	490b      	ldr	r1, [pc, #44]	; (80002b4 <NVIC_Init+0xbc>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	095b      	lsrs	r3, r3, #5
 800028e:	b2db      	uxtb	r3, r3
 8000290:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	f003 031f 	and.w	r3, r3, #31
 800029a:	2201      	movs	r2, #1
 800029c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800029e:	f100 0320 	add.w	r3, r0, #32
 80002a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr
 80002b0:	e000ed00 	.word	0xe000ed00
 80002b4:	e000e100 	.word	0xe000e100

080002b8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b085      	sub	sp, #20
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002c2:	2300      	movs	r3, #0
 80002c4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	685b      	ldr	r3, [r3, #4]
 80002ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002da:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	791b      	ldrb	r3, [r3, #4]
 80002e0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002e2:	683b      	ldr	r3, [r7, #0]
 80002e4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002e6:	4313      	orrs	r3, r2
 80002e8:	68fa      	ldr	r2, [r7, #12]
 80002ea:	4313      	orrs	r3, r2
 80002ec:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	68fa      	ldr	r2, [r7, #12]
 80002f2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002fa:	68fa      	ldr	r2, [r7, #12]
 80002fc:	4b17      	ldr	r3, [pc, #92]	; (800035c <ADC_Init+0xa4>)
 80002fe:	4013      	ands	r3, r2
 8000300:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000306:	683b      	ldr	r3, [r7, #0]
 8000308:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800030a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000310:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	795b      	ldrb	r3, [r3, #5]
 8000316:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000318:	4313      	orrs	r3, r2
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	4313      	orrs	r3, r2
 800031e:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	68fa      	ldr	r2, [r7, #12]
 8000324:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800032a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000332:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	7d1b      	ldrb	r3, [r3, #20]
 8000338:	3b01      	subs	r3, #1
 800033a:	b2da      	uxtb	r2, r3
 800033c:	7afb      	ldrb	r3, [r7, #11]
 800033e:	4313      	orrs	r3, r2
 8000340:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000342:	7afb      	ldrb	r3, [r7, #11]
 8000344:	051b      	lsls	r3, r3, #20
 8000346:	68fa      	ldr	r2, [r7, #12]
 8000348:	4313      	orrs	r3, r2
 800034a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000352:	bf00      	nop
 8000354:	3714      	adds	r7, #20
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr
 800035c:	c0fff7fd 	.word	0xc0fff7fd

08000360 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	2200      	movs	r2, #0
 8000378:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2200      	movs	r2, #0
 8000384:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	2200      	movs	r2, #0
 800038a:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	2201      	movs	r2, #1
 8000390:	751a      	strb	r2, [r3, #20]
}
 8000392:	bf00      	nop
 8000394:	370c      	adds	r7, #12
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800039c:	b480      	push	{r7}
 800039e:	b085      	sub	sp, #20
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80003a8:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <ADC_CommonInit+0x48>)
 80003aa:	685b      	ldr	r3, [r3, #4]
 80003ac:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80003ae:	68fa      	ldr	r2, [r7, #12]
 80003b0:	4b0d      	ldr	r3, [pc, #52]	; (80003e8 <ADC_CommonInit+0x4c>)
 80003b2:	4013      	ands	r3, r2
 80003b4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003be:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003c4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003ca:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4313      	orrs	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80003d2:	4a04      	ldr	r2, [pc, #16]	; (80003e4 <ADC_CommonInit+0x48>)
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	6053      	str	r3, [r2, #4]
}
 80003d8:	bf00      	nop
 80003da:	3714      	adds	r7, #20
 80003dc:	46bd      	mov	sp, r7
 80003de:	bc80      	pop	{r7}
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	40012300 	.word	0x40012300
 80003e8:	fffc30e0 	.word	0xfffc30e0

080003ec <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	460b      	mov	r3, r1
 80003f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003f8:	78fb      	ldrb	r3, [r7, #3]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d006      	beq.n	800040c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	689b      	ldr	r3, [r3, #8]
 8000402:	f043 0201 	orr.w	r2, r3, #1
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800040a:	e005      	b.n	8000418 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	689b      	ldr	r3, [r3, #8]
 8000410:	f023 0201 	bic.w	r2, r3, #1
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	609a      	str	r2, [r3, #8]
  }
}
 8000418:	bf00      	nop
 800041a:	370c      	adds	r7, #12
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop

08000424 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000424:	b480      	push	{r7}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	4608      	mov	r0, r1
 800042e:	4611      	mov	r1, r2
 8000430:	461a      	mov	r2, r3
 8000432:	4603      	mov	r3, r0
 8000434:	70fb      	strb	r3, [r7, #3]
 8000436:	460b      	mov	r3, r1
 8000438:	70bb      	strb	r3, [r7, #2]
 800043a:	4613      	mov	r3, r2
 800043c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800043e:	2300      	movs	r3, #0
 8000440:	60fb      	str	r3, [r7, #12]
 8000442:	2300      	movs	r3, #0
 8000444:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000446:	78fb      	ldrb	r3, [r7, #3]
 8000448:	2b09      	cmp	r3, #9
 800044a:	d923      	bls.n	8000494 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	68db      	ldr	r3, [r3, #12]
 8000450:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000452:	78fb      	ldrb	r3, [r7, #3]
 8000454:	f1a3 020a 	sub.w	r2, r3, #10
 8000458:	4613      	mov	r3, r2
 800045a:	005b      	lsls	r3, r3, #1
 800045c:	4413      	add	r3, r2
 800045e:	2207      	movs	r2, #7
 8000460:	fa02 f303 	lsl.w	r3, r2, r3
 8000464:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000466:	68bb      	ldr	r3, [r7, #8]
 8000468:	43db      	mvns	r3, r3
 800046a:	68fa      	ldr	r2, [r7, #12]
 800046c:	4013      	ands	r3, r2
 800046e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000470:	7879      	ldrb	r1, [r7, #1]
 8000472:	78fb      	ldrb	r3, [r7, #3]
 8000474:	f1a3 020a 	sub.w	r2, r3, #10
 8000478:	4613      	mov	r3, r2
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	4413      	add	r3, r2
 800047e:	fa01 f303 	lsl.w	r3, r1, r3
 8000482:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	4313      	orrs	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	68fa      	ldr	r2, [r7, #12]
 8000490:	60da      	str	r2, [r3, #12]
 8000492:	e01e      	b.n	80004d2 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	691b      	ldr	r3, [r3, #16]
 8000498:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800049a:	78fa      	ldrb	r2, [r7, #3]
 800049c:	4613      	mov	r3, r2
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	4413      	add	r3, r2
 80004a2:	2207      	movs	r2, #7
 80004a4:	fa02 f303 	lsl.w	r3, r2, r3
 80004a8:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	43db      	mvns	r3, r3
 80004ae:	68fa      	ldr	r2, [r7, #12]
 80004b0:	4013      	ands	r3, r2
 80004b2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004b4:	7879      	ldrb	r1, [r7, #1]
 80004b6:	78fa      	ldrb	r2, [r7, #3]
 80004b8:	4613      	mov	r3, r2
 80004ba:	005b      	lsls	r3, r3, #1
 80004bc:	4413      	add	r3, r2
 80004be:	fa01 f303 	lsl.w	r3, r1, r3
 80004c2:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004c4:	68fa      	ldr	r2, [r7, #12]
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	4313      	orrs	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004d2:	78bb      	ldrb	r3, [r7, #2]
 80004d4:	2b06      	cmp	r3, #6
 80004d6:	d821      	bhi.n	800051c <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004dc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80004de:	78bb      	ldrb	r3, [r7, #2]
 80004e0:	1e5a      	subs	r2, r3, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	4413      	add	r3, r2
 80004e8:	221f      	movs	r2, #31
 80004ea:	fa02 f303 	lsl.w	r3, r2, r3
 80004ee:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	43db      	mvns	r3, r3
 80004f4:	68fa      	ldr	r2, [r7, #12]
 80004f6:	4013      	ands	r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80004fa:	78f9      	ldrb	r1, [r7, #3]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	1e5a      	subs	r2, r3, #1
 8000500:	4613      	mov	r3, r2
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	4413      	add	r3, r2
 8000506:	fa01 f303 	lsl.w	r3, r1, r3
 800050a:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800050c:	68fa      	ldr	r2, [r7, #12]
 800050e:	68bb      	ldr	r3, [r7, #8]
 8000510:	4313      	orrs	r3, r2
 8000512:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	68fa      	ldr	r2, [r7, #12]
 8000518:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800051a:	e047      	b.n	80005ac <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 800051c:	78bb      	ldrb	r3, [r7, #2]
 800051e:	2b0c      	cmp	r3, #12
 8000520:	d821      	bhi.n	8000566 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000528:	78bb      	ldrb	r3, [r7, #2]
 800052a:	1fda      	subs	r2, r3, #7
 800052c:	4613      	mov	r3, r2
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	4413      	add	r3, r2
 8000532:	221f      	movs	r2, #31
 8000534:	fa02 f303 	lsl.w	r3, r2, r3
 8000538:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	43db      	mvns	r3, r3
 800053e:	68fa      	ldr	r2, [r7, #12]
 8000540:	4013      	ands	r3, r2
 8000542:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000544:	78f9      	ldrb	r1, [r7, #3]
 8000546:	78bb      	ldrb	r3, [r7, #2]
 8000548:	1fda      	subs	r2, r3, #7
 800054a:	4613      	mov	r3, r2
 800054c:	009b      	lsls	r3, r3, #2
 800054e:	4413      	add	r3, r2
 8000550:	fa01 f303 	lsl.w	r3, r1, r3
 8000554:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000556:	68fa      	ldr	r2, [r7, #12]
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	4313      	orrs	r3, r2
 800055c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000564:	e022      	b.n	80005ac <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800056a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800056c:	78bb      	ldrb	r3, [r7, #2]
 800056e:	f1a3 020d 	sub.w	r2, r3, #13
 8000572:	4613      	mov	r3, r2
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	4413      	add	r3, r2
 8000578:	221f      	movs	r2, #31
 800057a:	fa02 f303 	lsl.w	r3, r2, r3
 800057e:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	43db      	mvns	r3, r3
 8000584:	68fa      	ldr	r2, [r7, #12]
 8000586:	4013      	ands	r3, r2
 8000588:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800058a:	78f9      	ldrb	r1, [r7, #3]
 800058c:	78bb      	ldrb	r3, [r7, #2]
 800058e:	f1a3 020d 	sub.w	r2, r3, #13
 8000592:	4613      	mov	r3, r2
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	4413      	add	r3, r2
 8000598:	fa01 f303 	lsl.w	r3, r1, r3
 800059c:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800059e:	68fa      	ldr	r2, [r7, #12]
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	4313      	orrs	r3, r2
 80005a4:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	68fa      	ldr	r2, [r7, #12]
 80005aa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80005ac:	bf00      	nop
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	689b      	ldr	r3, [r3, #8]
 80005c4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	609a      	str	r2, [r3, #8]
}
 80005cc:	bf00      	nop
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bc80      	pop	{r7}
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e4:	b29b      	uxth	r3, r3
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	370c      	adds	r7, #12
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	460b      	mov	r3, r1
 80005fa:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80005fc:	2300      	movs	r3, #0
 80005fe:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	78fb      	ldrb	r3, [r7, #3]
 8000606:	4013      	ands	r3, r2
 8000608:	2b00      	cmp	r3, #0
 800060a:	d002      	beq.n	8000612 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800060c:	2301      	movs	r3, #1
 800060e:	73fb      	strb	r3, [r7, #15]
 8000610:	e001      	b.n	8000616 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000612:	2300      	movs	r3, #0
 8000614:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000616:	7bfb      	ldrb	r3, [r7, #15]
}
 8000618:	4618      	mov	r0, r3
 800061a:	3714      	adds	r7, #20
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000624:	b480      	push	{r7}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	2300      	movs	r3, #0
 8000634:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000636:	4b13      	ldr	r3, [pc, #76]	; (8000684 <DAC_Init+0x60>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 800063c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	fa02 f303 	lsl.w	r3, r2, r3
 8000646:	43db      	mvns	r3, r3
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	4013      	ands	r3, r2
 800064c:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800065c:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000662:	4313      	orrs	r3, r2
 8000664:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	4313      	orrs	r3, r2
 8000672:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000674:	4a03      	ldr	r2, [pc, #12]	; (8000684 <DAC_Init+0x60>)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	6013      	str	r3, [r2, #0]
}
 800067a:	bf00      	nop
 800067c:	3714      	adds	r7, #20
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr
 8000684:	40007400 	.word	0x40007400

08000688 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000694:	78fb      	ldrb	r3, [r7, #3]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d009      	beq.n	80006ae <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800069a:	490c      	ldr	r1, [pc, #48]	; (80006cc <DAC_Cmd+0x44>)
 800069c:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <DAC_Cmd+0x44>)
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	2001      	movs	r0, #1
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	fa00 f303 	lsl.w	r3, r0, r3
 80006a8:	4313      	orrs	r3, r2
 80006aa:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 80006ac:	e009      	b.n	80006c2 <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80006ae:	4907      	ldr	r1, [pc, #28]	; (80006cc <DAC_Cmd+0x44>)
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <DAC_Cmd+0x44>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	2001      	movs	r0, #1
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	fa00 f303 	lsl.w	r3, r0, r3
 80006bc:	43db      	mvns	r3, r3
 80006be:	4013      	ands	r3, r2
 80006c0:	600b      	str	r3, [r1, #0]
  }
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40007400 	.word	0x40007400

080006d0 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006dc:	78fb      	ldrb	r3, [r7, #3]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d00a      	beq.n	80006f8 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 80006e2:	490d      	ldr	r1, [pc, #52]	; (8000718 <DAC_DMACmd+0x48>)
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <DAC_DMACmd+0x48>)
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	fa00 f303 	lsl.w	r3, r0, r3
 80006f2:	4313      	orrs	r3, r2
 80006f4:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
  }
}
 80006f6:	e00a      	b.n	800070e <DAC_DMACmd+0x3e>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 80006f8:	4907      	ldr	r1, [pc, #28]	; (8000718 <DAC_DMACmd+0x48>)
 80006fa:	4b07      	ldr	r3, [pc, #28]	; (8000718 <DAC_DMACmd+0x48>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	fa00 f303 	lsl.w	r3, r0, r3
 8000708:	43db      	mvns	r3, r3
 800070a:	4013      	ands	r3, r2
 800070c:	600b      	str	r3, [r1, #0]
  }
}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr
 8000718:	40007400 	.word	0x40007400

0800071c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f023 0201 	bic.w	r2, r3, #1
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2200      	movs	r2, #0
 800074c:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2221      	movs	r2, #33	; 0x21
 8000752:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a45      	ldr	r2, [pc, #276]	; (800086c <DMA_DeInit+0x150>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d103      	bne.n	8000764 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800075c:	4b44      	ldr	r3, [pc, #272]	; (8000870 <DMA_DeInit+0x154>)
 800075e:	223d      	movs	r2, #61	; 0x3d
 8000760:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000762:	e07e      	b.n	8000862 <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4a43      	ldr	r2, [pc, #268]	; (8000874 <DMA_DeInit+0x158>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d104      	bne.n	8000776 <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 800076c:	4b40      	ldr	r3, [pc, #256]	; (8000870 <DMA_DeInit+0x154>)
 800076e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000772:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000774:	e075      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a3f      	ldr	r2, [pc, #252]	; (8000878 <DMA_DeInit+0x15c>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d104      	bne.n	8000788 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800077e:	4b3c      	ldr	r3, [pc, #240]	; (8000870 <DMA_DeInit+0x154>)
 8000780:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000784:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000786:	e06c      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4a3c      	ldr	r2, [pc, #240]	; (800087c <DMA_DeInit+0x160>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d104      	bne.n	800079a <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000790:	4b37      	ldr	r3, [pc, #220]	; (8000870 <DMA_DeInit+0x154>)
 8000792:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000796:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000798:	e063      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a38      	ldr	r2, [pc, #224]	; (8000880 <DMA_DeInit+0x164>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d103      	bne.n	80007aa <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80007a2:	4b33      	ldr	r3, [pc, #204]	; (8000870 <DMA_DeInit+0x154>)
 80007a4:	4a37      	ldr	r2, [pc, #220]	; (8000884 <DMA_DeInit+0x168>)
 80007a6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007a8:	e05b      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a36      	ldr	r2, [pc, #216]	; (8000888 <DMA_DeInit+0x16c>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d103      	bne.n	80007ba <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80007b2:	4b2f      	ldr	r3, [pc, #188]	; (8000870 <DMA_DeInit+0x154>)
 80007b4:	4a35      	ldr	r2, [pc, #212]	; (800088c <DMA_DeInit+0x170>)
 80007b6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007b8:	e053      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a34      	ldr	r2, [pc, #208]	; (8000890 <DMA_DeInit+0x174>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d103      	bne.n	80007ca <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80007c2:	4b2b      	ldr	r3, [pc, #172]	; (8000870 <DMA_DeInit+0x154>)
 80007c4:	4a33      	ldr	r2, [pc, #204]	; (8000894 <DMA_DeInit+0x178>)
 80007c6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007c8:	e04b      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a32      	ldr	r2, [pc, #200]	; (8000898 <DMA_DeInit+0x17c>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d104      	bne.n	80007dc <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80007d2:	4b27      	ldr	r3, [pc, #156]	; (8000870 <DMA_DeInit+0x154>)
 80007d4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80007d8:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007da:	e042      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a2f      	ldr	r2, [pc, #188]	; (800089c <DMA_DeInit+0x180>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d103      	bne.n	80007ec <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80007e4:	4b2e      	ldr	r3, [pc, #184]	; (80008a0 <DMA_DeInit+0x184>)
 80007e6:	223d      	movs	r2, #61	; 0x3d
 80007e8:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007ea:	e03a      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a2d      	ldr	r2, [pc, #180]	; (80008a4 <DMA_DeInit+0x188>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d104      	bne.n	80007fe <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80007f4:	4b2a      	ldr	r3, [pc, #168]	; (80008a0 <DMA_DeInit+0x184>)
 80007f6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80007fa:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80007fc:	e031      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a29      	ldr	r2, [pc, #164]	; (80008a8 <DMA_DeInit+0x18c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d104      	bne.n	8000810 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000806:	4b26      	ldr	r3, [pc, #152]	; (80008a0 <DMA_DeInit+0x184>)
 8000808:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800080c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800080e:	e028      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a26      	ldr	r2, [pc, #152]	; (80008ac <DMA_DeInit+0x190>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d104      	bne.n	8000822 <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000818:	4b21      	ldr	r3, [pc, #132]	; (80008a0 <DMA_DeInit+0x184>)
 800081a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800081e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000820:	e01f      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a22      	ldr	r2, [pc, #136]	; (80008b0 <DMA_DeInit+0x194>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d103      	bne.n	8000832 <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <DMA_DeInit+0x184>)
 800082c:	4a15      	ldr	r2, [pc, #84]	; (8000884 <DMA_DeInit+0x168>)
 800082e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000830:	e017      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a1f      	ldr	r2, [pc, #124]	; (80008b4 <DMA_DeInit+0x198>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d103      	bne.n	8000842 <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800083a:	4b19      	ldr	r3, [pc, #100]	; (80008a0 <DMA_DeInit+0x184>)
 800083c:	4a13      	ldr	r2, [pc, #76]	; (800088c <DMA_DeInit+0x170>)
 800083e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000840:	e00f      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4a1c      	ldr	r2, [pc, #112]	; (80008b8 <DMA_DeInit+0x19c>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d103      	bne.n	8000852 <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800084a:	4b15      	ldr	r3, [pc, #84]	; (80008a0 <DMA_DeInit+0x184>)
 800084c:	4a11      	ldr	r2, [pc, #68]	; (8000894 <DMA_DeInit+0x178>)
 800084e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000850:	e007      	b.n	8000862 <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4a19      	ldr	r2, [pc, #100]	; (80008bc <DMA_DeInit+0x1a0>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d103      	bne.n	8000862 <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800085a:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <DMA_DeInit+0x184>)
 800085c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000860:	60da      	str	r2, [r3, #12]
    }
  }
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	40026010 	.word	0x40026010
 8000870:	40026000 	.word	0x40026000
 8000874:	40026028 	.word	0x40026028
 8000878:	40026040 	.word	0x40026040
 800087c:	40026058 	.word	0x40026058
 8000880:	40026070 	.word	0x40026070
 8000884:	2000003d 	.word	0x2000003d
 8000888:	40026088 	.word	0x40026088
 800088c:	20000f40 	.word	0x20000f40
 8000890:	400260a0 	.word	0x400260a0
 8000894:	203d0000 	.word	0x203d0000
 8000898:	400260b8 	.word	0x400260b8
 800089c:	40026410 	.word	0x40026410
 80008a0:	40026400 	.word	0x40026400
 80008a4:	40026428 	.word	0x40026428
 80008a8:	40026440 	.word	0x40026440
 80008ac:	40026458 	.word	0x40026458
 80008b0:	40026470 	.word	0x40026470
 80008b4:	40026488 	.word	0x40026488
 80008b8:	400264a0 	.word	0x400264a0
 80008bc:	400264b8 	.word	0x400264b8

080008c0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80008d4:	68fa      	ldr	r2, [r7, #12]
 80008d6:	4b24      	ldr	r3, [pc, #144]	; (8000968 <DMA_Init+0xa8>)
 80008d8:	4013      	ands	r3, r2
 80008da:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80008ea:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	699b      	ldr	r3, [r3, #24]
 80008f0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008f6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	6a1b      	ldr	r3, [r3, #32]
 80008fc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000902:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000908:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800090e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000914:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000916:	68fa      	ldr	r2, [r7, #12]
 8000918:	4313      	orrs	r3, r2
 800091a:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	695b      	ldr	r3, [r3, #20]
 8000926:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f023 0307 	bic.w	r3, r3, #7
 800092e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000938:	4313      	orrs	r3, r2
 800093a:	68fa      	ldr	r2, [r7, #12]
 800093c:	4313      	orrs	r3, r2
 800093e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	691a      	ldr	r2, [r3, #16]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685a      	ldr	r2, [r3, #4]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	689a      	ldr	r2, [r3, #8]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	60da      	str	r2, [r3, #12]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr
 8000968:	f01c803f 	.word	0xf01c803f

0800096c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	460b      	mov	r3, r1
 8000976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000978:	78fb      	ldrb	r3, [r7, #3]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d006      	beq.n	800098c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f043 0201 	orr.w	r2, r3, #1
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800098a:	e005      	b.n	8000998 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f023 0201 	bic.w	r2, r3, #1
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	601a      	str	r2, [r3, #0]
  }
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <DMA_FlowControllerConfig>:
  *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller 
  *                                          is the peripheral.    
  * @retval None
  */
void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d006      	beq.n	80009c2 <DMA_FlowControllerConfig+0x1e>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f043 0220 	orr.w	r2, r3, #32
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
  }
}
 80009c0:	e005      	b.n	80009ce <DMA_FlowControllerConfig+0x2a>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f023 0220 	bic.w	r2, r3, #32
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	601a      	str	r2, [r3, #0]
  }
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr

080009d8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a10      	ldr	r2, [pc, #64]	; (8000a28 <DMA_ClearFlag+0x50>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d802      	bhi.n	80009f0 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <DMA_ClearFlag+0x54>)
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	e001      	b.n	80009f4 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80009f0:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <DMA_ClearFlag+0x58>)
 80009f2:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d007      	beq.n	8000a0e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000a04:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000a0c:	e006      	b.n	8000a1c <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000a14:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	6093      	str	r3, [r2, #8]
  }    
}
 8000a1c:	bf00      	nop
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	4002640f 	.word	0x4002640f
 8000a2c:	40026000 	.word	0x40026000
 8000a30:	40026400 	.word	0x40026400

08000a34 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	4613      	mov	r3, r2
 8000a40:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00f      	beq.n	8000a6c <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d006      	beq.n	8000a60 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	615a      	str	r2, [r3, #20]
 8000a5e:	e005      	b.n	8000a6c <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	695b      	ldr	r3, [r3, #20]
 8000a64:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2b80      	cmp	r3, #128	; 0x80
 8000a70:	d014      	beq.n	8000a9c <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d008      	beq.n	8000a8a <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	f003 031e 	and.w	r3, r3, #30
 8000a82:	431a      	orrs	r2, r3
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000a88:	e008      	b.n	8000a9c <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	f003 031e 	and.w	r3, r3, #30
 8000a94:	43db      	mvns	r3, r3
 8000a96:	401a      	ands	r2, r3
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b087      	sub	sp, #28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	e076      	b.n	8000bb2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	693b      	ldr	r3, [r7, #16]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	429a      	cmp	r2, r3
 8000ade:	d165      	bne.n	8000bac <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	2103      	movs	r1, #3
 8000aea:	fa01 f303 	lsl.w	r3, r1, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	401a      	ands	r2, r3
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	791b      	ldrb	r3, [r3, #4]
 8000afe:	4619      	mov	r1, r3
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	fa01 f303 	lsl.w	r3, r1, r3
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	791b      	ldrb	r3, [r3, #4]
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d003      	beq.n	8000b1e <GPIO_Init+0x76>
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	791b      	ldrb	r3, [r3, #4]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d12e      	bne.n	8000b7c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	689a      	ldr	r2, [r3, #8]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	2103      	movs	r1, #3
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	401a      	ands	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	689a      	ldr	r2, [r3, #8]
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	795b      	ldrb	r3, [r3, #5]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	fa01 f303 	lsl.w	r3, r1, r3
 8000b46:	431a      	orrs	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685a      	ldr	r2, [r3, #4]
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	2101      	movs	r1, #1
 8000b56:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	799b      	ldrb	r3, [r3, #6]
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	fa01 f303 	lsl.w	r3, r1, r3
 8000b74:	b29b      	uxth	r3, r3
 8000b76:	431a      	orrs	r2, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	68da      	ldr	r2, [r3, #12]
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	2103      	movs	r1, #3
 8000b88:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	401a      	ands	r2, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68da      	ldr	r2, [r3, #12]
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	79db      	ldrb	r3, [r3, #7]
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba6:	431a      	orrs	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	2b0f      	cmp	r3, #15
 8000bb6:	d985      	bls.n	8000ac4 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000bb8:	bf00      	nop
 8000bba:	371c      	adds	r7, #28
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bc80      	pop	{r7}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	460b      	mov	r3, r1
 8000bce:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	691a      	ldr	r2, [r3, #16]
 8000bd8:	887b      	ldrh	r3, [r7, #2]
 8000bda:	4013      	ands	r3, r2
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d002      	beq.n	8000be6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000be0:	2301      	movs	r3, #1
 8000be2:	73fb      	strb	r3, [r7, #15]
 8000be4:	e001      	b.n	8000bea <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000be6:	2300      	movs	r3, #0
 8000be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	887a      	ldrh	r2, [r7, #2]
 8000c08:	831a      	strh	r2, [r3, #24]
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	887a      	ldrh	r2, [r7, #2]
 8000c24:	835a      	strh	r2, [r3, #26]
}
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr

08000c30 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c48:	787a      	ldrb	r2, [r7, #1]
 8000c4a:	887b      	ldrh	r3, [r7, #2]
 8000c4c:	f003 0307 	and.w	r3, r3, #7
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c58:	887b      	ldrh	r3, [r7, #2]
 8000c5a:	08db      	lsrs	r3, r3, #3
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	887b      	ldrh	r3, [r7, #2]
 8000c62:	08db      	lsrs	r3, r3, #3
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	461a      	mov	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	3208      	adds	r2, #8
 8000c6c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c70:	887b      	ldrh	r3, [r7, #2]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	210f      	movs	r1, #15
 8000c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	ea02 0103 	and.w	r1, r2, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	f100 0208 	add.w	r2, r0, #8
 8000c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000c8e:	887b      	ldrh	r3, [r7, #2]
 8000c90:	08db      	lsrs	r3, r3, #3
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	461a      	mov	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3208      	adds	r2, #8
 8000c9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000ca4:	887b      	ldrh	r3, [r7, #2]
 8000ca6:	08db      	lsrs	r3, r3, #3
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	461a      	mov	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3208      	adds	r2, #8
 8000cb0:	68b9      	ldr	r1, [r7, #8]
 8000cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cb6:	bf00      	nop
 8000cb8:	3714      	adds	r7, #20
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr

08000cc0 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a17      	ldr	r2, [pc, #92]	; (8000d28 <I2C_DeInit+0x68>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d10a      	bne.n	8000ce6 <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000cd6:	f000 fb29 	bl	800132c <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8000cda:	2100      	movs	r1, #0
 8000cdc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000ce0:	f000 fb24 	bl	800132c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 8000ce4:	e01c      	b.n	8000d20 <I2C_DeInit+0x60>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4a10      	ldr	r2, [pc, #64]	; (8000d2c <I2C_DeInit+0x6c>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d10a      	bne.n	8000d04 <I2C_DeInit+0x44>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8000cee:	2101      	movs	r1, #1
 8000cf0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000cf4:	f000 fb1a 	bl	800132c <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000cfe:	f000 fb15 	bl	800132c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 8000d02:	e00d      	b.n	8000d20 <I2C_DeInit+0x60>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4a0a      	ldr	r2, [pc, #40]	; (8000d30 <I2C_DeInit+0x70>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d109      	bne.n	8000d20 <I2C_DeInit+0x60>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000d12:	f000 fb0b 	bl	800132c <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8000d16:	2100      	movs	r1, #0
 8000d18:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000d1c:	f000 fb06 	bl	800132c <RCC_APB1PeriphResetCmd>
    }
  }
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	40005800 	.word	0x40005800
 8000d30:	40005c00 	.word	0x40005c00

08000d34 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08a      	sub	sp, #40	; 0x28
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000d42:	2300      	movs	r3, #0
 8000d44:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8000d46:	2304      	movs	r3, #4
 8000d48:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8000d4a:	4b57      	ldr	r3, [pc, #348]	; (8000ea8 <I2C_Init+0x174>)
 8000d4c:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	889b      	ldrh	r3, [r3, #4]
 8000d52:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8000d54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d5a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8000d5c:	f107 030c 	add.w	r3, r7, #12
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 f9df 	bl	8001124 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	4a4f      	ldr	r2, [pc, #316]	; (8000eac <I2C_Init+0x178>)
 8000d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d72:	0c9b      	lsrs	r3, r3, #18
 8000d74:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8000d76:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000d78:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000d82:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	f023 0301 	bic.w	r3, r3, #1
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a44      	ldr	r2, [pc, #272]	; (8000eb0 <I2C_Init+0x17c>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d815      	bhi.n	8000dce <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	69fa      	ldr	r2, [r7, #28]
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8000db0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000db2:	2b03      	cmp	r3, #3
 8000db4:	d801      	bhi.n	8000dba <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8000db6:	2304      	movs	r3, #4
 8000db8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8000dba:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000dbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8000dc2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	841a      	strh	r2, [r3, #32]
 8000dcc:	e040      	b.n	8000e50 <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	88db      	ldrh	r3, [r3, #6]
 8000dd2:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d109      	bne.n	8000dee <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	4613      	mov	r3, r2
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	4413      	add	r3, r2
 8000de4:	69fa      	ldr	r2, [r7, #28]
 8000de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dea:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000dec:	e00e      	b.n	8000e0c <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4613      	mov	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4413      	add	r3, r2
 8000df8:	009a      	lsls	r2, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	69fa      	ldr	r2, [r7, #28]
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8000e04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e0a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8000e0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d103      	bne.n	8000e1e <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8000e16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8000e1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000e20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000e2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000e2e:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000e30:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e36:	fb02 f303 	mul.w	r3, r2, r3
 8000e3a:	4a1e      	ldr	r2, [pc, #120]	; (8000eb4 <I2C_Init+0x180>)
 8000e3c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e40:	1192      	asrs	r2, r2, #6
 8000e42:	17db      	asrs	r3, r3, #31
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	3301      	adds	r3, #1
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e54:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000e6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e6e:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8000e72:	f023 0302 	bic.w	r3, r3, #2
 8000e76:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	889a      	ldrh	r2, [r3, #4]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	895b      	ldrh	r3, [r3, #10]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e86:	4313      	orrs	r3, r2
 8000e88:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000e8e:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	899a      	ldrh	r2, [r3, #12]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	891b      	ldrh	r3, [r3, #8]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	811a      	strh	r2, [r3, #8]
}
 8000ea0:	bf00      	nop
 8000ea2:	3728      	adds	r7, #40	; 0x28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	007a1200 	.word	0x007a1200
 8000eac:	431bde83 	.word	0x431bde83
 8000eb0:	000186a0 	.word	0x000186a0
 8000eb4:	10624dd3 	.word	0x10624dd3

08000eb8 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	460b      	mov	r3, r1
 8000ec2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ec4:	78fb      	ldrb	r3, [r7, #3]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d008      	beq.n	8000edc <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
  }
}
 8000eda:	e007      	b.n	8000eec <I2C_Cmd+0x34>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	f023 0301 	bic.w	r3, r3, #1
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	801a      	strh	r2, [r3, #0]
  }
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d008      	beq.n	8000f1c <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
  }
}
 8000f1a:	e007      	b.n	8000f2c <I2C_GenerateSTART+0x34>
    I2Cx->CR1 |= I2C_CR1_START;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	801a      	strh	r2, [r3, #0]
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d008      	beq.n	8000f5c <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8000f5a:	e007      	b.n	8000f6c <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	801a      	strh	r2, [r3, #0]
  }
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bc80      	pop	{r7}
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
 8000f84:	4613      	mov	r3, r2
 8000f86:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8000f88:	78bb      	ldrb	r3, [r7, #2]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d004      	beq.n	8000f98 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8000f8e:	78fb      	ldrb	r3, [r7, #3]
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	70fb      	strb	r3, [r7, #3]
 8000f96:	e003      	b.n	8000fa0 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8000f98:	78fb      	ldrb	r3, [r7, #3]
 8000f9a:	f023 0301 	bic.w	r3, r3, #1
 8000f9e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	821a      	strh	r2, [r3, #16]
}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d008      	beq.n	8000fd8 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	881b      	ldrh	r3, [r3, #0]
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
  }
}
 8000fd6:	e007      	b.n	8000fe8 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	801a      	strh	r2, [r3, #0]
  }
}
 8000fe8:	bf00      	nop
 8000fea:	370c      	adds	r7, #12
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	b29a      	uxth	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	821a      	strh	r2, [r3, #16]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	8a1b      	ldrh	r3, [r3, #16]
 8001020:	b29b      	uxth	r3, r3
 8001022:	b2db      	uxtb	r3, r3
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001030:	b480      	push	{r7}
 8001032:	b087      	sub	sp, #28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800103a:	2300      	movs	r3, #0
 800103c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	0f1b      	lsrs	r3, r3, #28
 800104e:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001056:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	3314      	adds	r3, #20
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	e005      	b.n	8001072 <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	0c1b      	lsrs	r3, r3, #16
 800106a:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	3318      	adds	r3, #24
 8001070:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	4013      	ands	r3, r2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d002      	beq.n	8001084 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 800107e:	2301      	movs	r3, #1
 8001080:	75fb      	strb	r3, [r7, #23]
 8001082:	e001      	b.n	8001088 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 8001084:	2300      	movs	r3, #0
 8001086:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8001088:	7dfb      	ldrb	r3, [r7, #23]
}
 800108a:	4618      	mov	r0, r3
 800108c:	371c      	adds	r7, #28
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <IWDG_WriteAccessCmd>:
  *            @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
  *            @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
  * @retval None
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 800109e:	4a04      	ldr	r2, [pc, #16]	; (80010b0 <IWDG_WriteAccessCmd+0x1c>)
 80010a0:	88fb      	ldrh	r3, [r7, #6]
 80010a2:	6013      	str	r3, [r2, #0]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40003000 	.word	0x40003000

080010b4 <IWDG_SetPrescaler>:
  *            @arg IWDG_Prescaler_128: IWDG prescaler set to 128
  *            @arg IWDG_Prescaler_256: IWDG prescaler set to 256
  * @retval None
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 80010be:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <IWDG_SetPrescaler+0x1c>)
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	6053      	str	r3, [r2, #4]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40003000 	.word	0x40003000

080010d4 <IWDG_SetReload>:
  * @param  Reload: specifies the IWDG Reload value.
  *          This parameter must be a number between 0 and 0x0FFF.
  * @retval None
  */
void IWDG_SetReload(uint16_t Reload)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 80010de:	4a04      	ldr	r2, [pc, #16]	; (80010f0 <IWDG_SetReload+0x1c>)
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	6093      	str	r3, [r2, #8]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	40003000 	.word	0x40003000

080010f4 <IWDG_ReloadCounter>:
  *         (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_RELOAD;
 80010f8:	4b03      	ldr	r3, [pc, #12]	; (8001108 <IWDG_ReloadCounter+0x14>)
 80010fa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80010fe:	601a      	str	r2, [r3, #0]
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	40003000 	.word	0x40003000

0800110c <IWDG_Enable>:
  * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_ENABLE;
 8001110:	4b03      	ldr	r3, [pc, #12]	; (8001120 <IWDG_Enable+0x14>)
 8001112:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001116:	601a      	str	r2, [r3, #0]
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	40003000 	.word	0x40003000

08001124 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001124:	b480      	push	{r7}
 8001126:	b089      	sub	sp, #36	; 0x24
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	2302      	movs	r3, #2
 800113a:	613b      	str	r3, [r7, #16]
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	2302      	movs	r3, #2
 8001142:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001144:	4b48      	ldr	r3, [pc, #288]	; (8001268 <RCC_GetClocksFreq+0x144>)
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	f003 030c 	and.w	r3, r3, #12
 800114c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	2b04      	cmp	r3, #4
 8001152:	d007      	beq.n	8001164 <RCC_GetClocksFreq+0x40>
 8001154:	2b08      	cmp	r3, #8
 8001156:	d009      	beq.n	800116c <RCC_GetClocksFreq+0x48>
 8001158:	2b00      	cmp	r3, #0
 800115a:	d13f      	bne.n	80011dc <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a43      	ldr	r2, [pc, #268]	; (800126c <RCC_GetClocksFreq+0x148>)
 8001160:	601a      	str	r2, [r3, #0]
      break;
 8001162:	e03f      	b.n	80011e4 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a42      	ldr	r2, [pc, #264]	; (8001270 <RCC_GetClocksFreq+0x14c>)
 8001168:	601a      	str	r2, [r3, #0]
      break;
 800116a:	e03b      	b.n	80011e4 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <RCC_GetClocksFreq+0x144>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001174:	0d9b      	lsrs	r3, r3, #22
 8001176:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <RCC_GetClocksFreq+0x144>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001180:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d00d      	beq.n	80011a4 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001188:	4a39      	ldr	r2, [pc, #228]	; (8001270 <RCC_GetClocksFreq+0x14c>)
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <RCC_GetClocksFreq+0x144>)
 8001192:	6859      	ldr	r1, [r3, #4]
 8001194:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001198:	400b      	ands	r3, r1
 800119a:	099b      	lsrs	r3, r3, #6
 800119c:	fb03 f302 	mul.w	r3, r3, r2
 80011a0:	61fb      	str	r3, [r7, #28]
 80011a2:	e00c      	b.n	80011be <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80011a4:	4a31      	ldr	r2, [pc, #196]	; (800126c <RCC_GetClocksFreq+0x148>)
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80011ac:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <RCC_GetClocksFreq+0x144>)
 80011ae:	6859      	ldr	r1, [r3, #4]
 80011b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80011b4:	400b      	ands	r3, r1
 80011b6:	099b      	lsrs	r3, r3, #6
 80011b8:	fb03 f302 	mul.w	r3, r3, r2
 80011bc:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80011be:	4b2a      	ldr	r3, [pc, #168]	; (8001268 <RCC_GetClocksFreq+0x144>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011c6:	0c1b      	lsrs	r3, r3, #16
 80011c8:	3301      	adds	r3, #1
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80011ce:	69fa      	ldr	r2, [r7, #28]
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	601a      	str	r2, [r3, #0]
      break;
 80011da:	e003      	b.n	80011e4 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a23      	ldr	r2, [pc, #140]	; (800126c <RCC_GetClocksFreq+0x148>)
 80011e0:	601a      	str	r2, [r3, #0]
      break;
 80011e2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80011e4:	4b20      	ldr	r3, [pc, #128]	; (8001268 <RCC_GetClocksFreq+0x144>)
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011ec:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	091b      	lsrs	r3, r3, #4
 80011f2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80011f4:	4a1f      	ldr	r2, [pc, #124]	; (8001274 <RCC_GetClocksFreq+0x150>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	4413      	add	r3, r2
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	40da      	lsrs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800120c:	4b16      	ldr	r3, [pc, #88]	; (8001268 <RCC_GetClocksFreq+0x144>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001214:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	0a9b      	lsrs	r3, r3, #10
 800121a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800121c:	4a15      	ldr	r2, [pc, #84]	; (8001274 <RCC_GetClocksFreq+0x150>)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	4413      	add	r3, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	40da      	lsrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <RCC_GetClocksFreq+0x144>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800123c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	0b5b      	lsrs	r3, r3, #13
 8001242:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001244:	4a0b      	ldr	r2, [pc, #44]	; (8001274 <RCC_GetClocksFreq+0x150>)
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	4413      	add	r3, r2
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	40da      	lsrs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	60da      	str	r2, [r3, #12]
}
 800125c:	bf00      	nop
 800125e:	3724      	adds	r7, #36	; 0x24
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40023800 	.word	0x40023800
 800126c:	00f42400 	.word	0x00f42400
 8001270:	017d7840 	.word	0x017d7840
 8001274:	20000000 	.word	0x20000000

08001278 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	460b      	mov	r3, r1
 8001282:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d006      	beq.n	8001298 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800128a:	4909      	ldr	r1, [pc, #36]	; (80012b0 <RCC_AHB1PeriphClockCmd+0x38>)
 800128c:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <RCC_AHB1PeriphClockCmd+0x38>)
 800128e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4313      	orrs	r3, r2
 8001294:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001296:	e006      	b.n	80012a6 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001298:	4905      	ldr	r1, [pc, #20]	; (80012b0 <RCC_AHB1PeriphClockCmd+0x38>)
 800129a:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <RCC_AHB1PeriphClockCmd+0x38>)
 800129c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	43db      	mvns	r3, r3
 80012a2:	4013      	ands	r3, r2
 80012a4:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr
 80012b0:	40023800 	.word	0x40023800

080012b4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012c0:	78fb      	ldrb	r3, [r7, #3]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d006      	beq.n	80012d4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80012c6:	4909      	ldr	r1, [pc, #36]	; (80012ec <RCC_APB1PeriphClockCmd+0x38>)
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <RCC_APB1PeriphClockCmd+0x38>)
 80012ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80012d2:	e006      	b.n	80012e2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80012d4:	4905      	ldr	r1, [pc, #20]	; (80012ec <RCC_APB1PeriphClockCmd+0x38>)
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <RCC_APB1PeriphClockCmd+0x38>)
 80012d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	43db      	mvns	r3, r3
 80012de:	4013      	ands	r3, r2
 80012e0:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	40023800 	.word	0x40023800

080012f0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	460b      	mov	r3, r1
 80012fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012fc:	78fb      	ldrb	r3, [r7, #3]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d006      	beq.n	8001310 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001302:	4909      	ldr	r1, [pc, #36]	; (8001328 <RCC_APB2PeriphClockCmd+0x38>)
 8001304:	4b08      	ldr	r3, [pc, #32]	; (8001328 <RCC_APB2PeriphClockCmd+0x38>)
 8001306:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4313      	orrs	r3, r2
 800130c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800130e:	e006      	b.n	800131e <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001310:	4905      	ldr	r1, [pc, #20]	; (8001328 <RCC_APB2PeriphClockCmd+0x38>)
 8001312:	4b05      	ldr	r3, [pc, #20]	; (8001328 <RCC_APB2PeriphClockCmd+0x38>)
 8001314:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	43db      	mvns	r3, r3
 800131a:	4013      	ands	r3, r2
 800131c:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40023800 	.word	0x40023800

0800132c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001338:	78fb      	ldrb	r3, [r7, #3]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d006      	beq.n	800134c <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800133e:	4909      	ldr	r1, [pc, #36]	; (8001364 <RCC_APB1PeriphResetCmd+0x38>)
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <RCC_APB1PeriphResetCmd+0x38>)
 8001342:	6a1a      	ldr	r2, [r3, #32]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4313      	orrs	r3, r2
 8001348:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 800134a:	e006      	b.n	800135a <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800134c:	4905      	ldr	r1, [pc, #20]	; (8001364 <RCC_APB1PeriphResetCmd+0x38>)
 800134e:	4b05      	ldr	r3, [pc, #20]	; (8001364 <RCC_APB1PeriphResetCmd+0x38>)
 8001350:	6a1a      	ldr	r2, [r3, #32]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	43db      	mvns	r3, r3
 8001356:	4013      	ands	r3, r2
 8001358:	620b      	str	r3, [r1, #32]
  }
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	40023800 	.word	0x40023800

08001368 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001374:	78fb      	ldrb	r3, [r7, #3]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d006      	beq.n	8001388 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800137a:	4909      	ldr	r1, [pc, #36]	; (80013a0 <RCC_APB2PeriphResetCmd+0x38>)
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <RCC_APB2PeriphResetCmd+0x38>)
 800137e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4313      	orrs	r3, r2
 8001384:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001386:	e006      	b.n	8001396 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001388:	4905      	ldr	r1, [pc, #20]	; (80013a0 <RCC_APB2PeriphResetCmd+0x38>)
 800138a:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <RCC_APB2PeriphResetCmd+0x38>)
 800138c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	43db      	mvns	r3, r3
 8001392:	4013      	ands	r3, r2
 8001394:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	40023800 	.word	0x40023800

080013a4 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80013b6:	2300      	movs	r3, #0
 80013b8:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	095b      	lsrs	r3, r3, #5
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d103      	bne.n	80013d0 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <RCC_GetFlagStatus+0x70>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	e009      	b.n	80013e4 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d103      	bne.n	80013de <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <RCC_GetFlagStatus+0x70>)
 80013d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	e002      	b.n	80013e4 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <RCC_GetFlagStatus+0x70>)
 80013e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013e2:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	f003 031f 	and.w	r3, r3, #31
 80013ea:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80013ec:	697a      	ldr	r2, [r7, #20]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	fa22 f303 	lsr.w	r3, r2, r3
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d002      	beq.n	8001402 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80013fc:	2301      	movs	r3, #1
 80013fe:	74fb      	strb	r3, [r7, #19]
 8001400:	e001      	b.n	8001406 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001406:	7cfb      	ldrb	r3, [r7, #19]
}
 8001408:	4618      	mov	r0, r3
 800140a:	371c      	adds	r7, #28
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	40023800 	.word	0x40023800

08001418 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 800141c:	4a04      	ldr	r2, [pc, #16]	; (8001430 <RCC_ClearFlag+0x18>)
 800141e:	4b04      	ldr	r3, [pc, #16]	; (8001430 <RCC_ClearFlag+0x18>)
 8001420:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001422:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001426:	6753      	str	r3, [r2, #116]	; 0x74
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr
 8001430:	40023800 	.word	0x40023800

08001434 <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 8001438:	2101      	movs	r1, #1
 800143a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800143e:	f7ff ff93 	bl	8001368 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8001442:	2100      	movs	r1, #0
 8001444:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001448:	f7ff ff8e 	bl	8001368 <RCC_APB2PeriphResetCmd>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <SDIO_Init+0x58>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	60fb      	str	r3, [r7, #12]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8001468:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800146c:	60fb      	str	r3, [r7, #12]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7d1b      	ldrb	r3, [r3, #20]
 8001472:	461a      	mov	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800147e:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800148a:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691b      	ldr	r3, [r3, #16]
 8001490:	4313      	orrs	r3, r2
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	4313      	orrs	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8001498:	4a03      	ldr	r2, [pc, #12]	; (80014a8 <SDIO_Init+0x58>)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6053      	str	r3, [r2, #4]
}
 800149e:	bf00      	nop
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	40012c00 	.word	0x40012c00

080014ac <SDIO_ClockCmd>:
  * @param  NewState: new state of the SDIO Clock. 
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_ClockCmd(FunctionalState NewState)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 80014b6:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <SDIO_ClockCmd+0x1c>)
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	422580a0 	.word	0x422580a0

080014cc <SDIO_SetPowerState>:
  *            @arg SDIO_PowerState_OFF: SDIO Power OFF
  *            @arg SDIO_PowerState_ON: SDIO Power ON
  * @retval None
  */
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 80014d4:	4a03      	ldr	r2, [pc, #12]	; (80014e4 <SDIO_SetPowerState+0x18>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	40012c00 	.word	0x40012c00

080014e8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <SDIO_GetPowerState+0x14>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0303 	and.w	r3, r3, #3
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	40012c00 	.word	0x40012c00

08001500 <SDIO_SendCommand>:
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800150c:	4a11      	ldr	r2, [pc, #68]	; (8001554 <SDIO_SendCommand+0x54>)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6093      	str	r3, [r2, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <SDIO_SendCommand+0x54>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	60fb      	str	r3, [r7, #12]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001520:	f023 0307 	bic.w	r3, r3, #7
 8001524:	60fb      	str	r3, [r7, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	431a      	orrs	r2, r3
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	4313      	orrs	r3, r2
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8001542:	4a04      	ldr	r2, [pc, #16]	; (8001554 <SDIO_SendCommand+0x54>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	60d3      	str	r3, [r2, #12]
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40012c00 	.word	0x40012c00

08001558 <SDIO_GetCommandResponse>:
  * @brief  Returns command index of last command for which response received.
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return (uint8_t)(SDIO->RESPCMD);
 800155c:	4b03      	ldr	r3, [pc, #12]	; (800156c <SDIO_GetCommandResponse+0x14>)
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	b2db      	uxtb	r3, r3
}
 8001562:	4618      	mov	r0, r3
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40012c00 	.word	0x40012c00

08001570 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	4b05      	ldr	r3, [pc, #20]	; (8001594 <SDIO_GetResponse+0x24>)
 8001580:	4413      	add	r3, r2
 8001582:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp); 
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40012c14 	.word	0x40012c14

08001598 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 80015a4:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <SDIO_DataConfig+0x58>)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6253      	str	r3, [r2, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 80015ac:	4a10      	ldr	r2, [pc, #64]	; (80015f0 <SDIO_DataConfig+0x58>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	6293      	str	r3, [r2, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 80015b4:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <SDIO_DataConfig+0x58>)
 80015b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b8:	60fb      	str	r3, [r7, #12]
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 80015c0:	60fb      	str	r3, [r7, #12]
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	431a      	orrs	r2, r3
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	4313      	orrs	r3, r2
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	4313      	orrs	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 80015de:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <SDIO_DataConfig+0x58>)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80015e4:	bf00      	nop
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40012c00 	.word	0x40012c00

080015f4 <SDIO_ReadData>:
  * @brief  Read one data word from Rx FIFO.
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return SDIO->FIFO;
 80015f8:	4b03      	ldr	r3, [pc, #12]	; (8001608 <SDIO_ReadData+0x14>)
 80015fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40012c00 	.word	0x40012c00

0800160c <SDIO_DMACmd>:
  * @param  NewState: new state of the selected SDIO DMA request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_DMACmd(FunctionalState NewState)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8001616:	4a04      	ldr	r2, [pc, #16]	; (8001628 <SDIO_DMACmd+0x1c>)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	6013      	str	r3, [r2, #0]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	4225858c 	.word	0x4225858c

0800162c <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001638:	78fb      	ldrb	r3, [r7, #3]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d006      	beq.n	800164c <SDIO_ITConfig+0x20>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 800163e:	4909      	ldr	r1, [pc, #36]	; (8001664 <SDIO_ITConfig+0x38>)
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <SDIO_ITConfig+0x38>)
 8001642:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4313      	orrs	r3, r2
 8001648:	63cb      	str	r3, [r1, #60]	; 0x3c
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
  } 
}
 800164a:	e006      	b.n	800165a <SDIO_ITConfig+0x2e>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 800164c:	4905      	ldr	r1, [pc, #20]	; (8001664 <SDIO_ITConfig+0x38>)
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <SDIO_ITConfig+0x38>)
 8001650:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	43db      	mvns	r3, r3
 8001656:	4013      	ands	r3, r2
 8001658:	63cb      	str	r3, [r1, #60]	; 0x3c
  } 
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	40012c00 	.word	0x40012c00

08001668 <SDIO_GetFlagStatus>:
  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval The new state of SDIO_FLAG (SET or RESET).
  */
FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)
{ 
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <SDIO_GetFlagStatus+0x30>)
 8001676:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4013      	ands	r3, r2
 800167c:	2b00      	cmp	r3, #0
 800167e:	d002      	beq.n	8001686 <SDIO_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	e001      	b.n	800168a <SDIO_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8001686:	2300      	movs	r3, #0
 8001688:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800168a:	7bfb      	ldrb	r3, [r7, #15]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40012c00 	.word	0x40012c00

0800169c <SDIO_ClearFlag>:
  *            @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *            @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 80016a4:	4a03      	ldr	r2, [pc, #12]	; (80016b4 <SDIO_ClearFlag+0x18>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr
 80016b4:	40012c00 	.word	0x40012c00

080016b8 <SDIO_GetITStatus>:
  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
  * @retval The new state of SDIO_IT (SET or RESET).
  */
ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)
{ 
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80016c0:	2300      	movs	r3, #0
 80016c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <SDIO_GetITStatus+0x30>)
 80016c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <SDIO_GetITStatus+0x1e>
  {
    bitstatus = SET;
 80016d0:	2301      	movs	r3, #1
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	e001      	b.n	80016da <SDIO_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 80016d6:	2300      	movs	r3, #0
 80016d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016da:	7bfb      	ldrb	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40012c00 	.word	0x40012c00

080016ec <SDIO_ClearITPendingBit>:
  *            @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *            @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 80016f4:	4a03      	ldr	r2, [pc, #12]	; (8001704 <SDIO_ClearITPendingBit+0x18>)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40012c00 	.word	0x40012c00

08001708 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a28      	ldr	r2, [pc, #160]	; (80017c0 <TIM_TimeBaseInit+0xb8>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d013      	beq.n	800174c <TIM_TimeBaseInit+0x44>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a27      	ldr	r2, [pc, #156]	; (80017c4 <TIM_TimeBaseInit+0xbc>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d00f      	beq.n	800174c <TIM_TimeBaseInit+0x44>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001732:	d00b      	beq.n	800174c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a24      	ldr	r2, [pc, #144]	; (80017c8 <TIM_TimeBaseInit+0xc0>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d007      	beq.n	800174c <TIM_TimeBaseInit+0x44>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a23      	ldr	r2, [pc, #140]	; (80017cc <TIM_TimeBaseInit+0xc4>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d003      	beq.n	800174c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a22      	ldr	r2, [pc, #136]	; (80017d0 <TIM_TimeBaseInit+0xc8>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d108      	bne.n	800175e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800174c:	89fb      	ldrh	r3, [r7, #14]
 800174e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001752:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	885a      	ldrh	r2, [r3, #2]
 8001758:	89fb      	ldrh	r3, [r7, #14]
 800175a:	4313      	orrs	r3, r2
 800175c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <TIM_TimeBaseInit+0xcc>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d00c      	beq.n	8001780 <TIM_TimeBaseInit+0x78>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4a1b      	ldr	r2, [pc, #108]	; (80017d8 <TIM_TimeBaseInit+0xd0>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d008      	beq.n	8001780 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800176e:	89fb      	ldrh	r3, [r7, #14]
 8001770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001774:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	891a      	ldrh	r2, [r3, #8]
 800177a:	89fb      	ldrh	r3, [r7, #14]
 800177c:	4313      	orrs	r3, r2
 800177e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	89fa      	ldrh	r2, [r7, #14]
 8001784:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	881a      	ldrh	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a09      	ldr	r2, [pc, #36]	; (80017c0 <TIM_TimeBaseInit+0xb8>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d003      	beq.n	80017a6 <TIM_TimeBaseInit+0x9e>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <TIM_TimeBaseInit+0xbc>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d104      	bne.n	80017b0 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	7a9b      	ldrb	r3, [r3, #10]
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	829a      	strh	r2, [r3, #20]
}
 80017b6:	bf00      	nop
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	40010000 	.word	0x40010000
 80017c4:	40010400 	.word	0x40010400
 80017c8:	40000400 	.word	0x40000400
 80017cc:	40000800 	.word	0x40000800
 80017d0:	40000c00 	.word	0x40000c00
 80017d4:	40001000 	.word	0x40001000
 80017d8:	40001400 	.word	0x40001400

080017dc <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f04f 32ff 	mov.w	r2, #4294967295
 80017ea:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	729a      	strb	r2, [r3, #10]
}
 8001804:	bf00      	nop
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop

08001810 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop

0800182c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001838:	78fb      	ldrb	r3, [r7, #3]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d008      	beq.n	8001850 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	b29b      	uxth	r3, r3
 8001844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001848:	b29a      	uxth	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 800184e:	e007      	b.n	8001860 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	b29b      	uxth	r3, r3
 8001856:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800185a:	b29a      	uxth	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	801a      	strh	r2, [r3, #0]
  }
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop

0800186c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d008      	beq.n	8001890 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	b29b      	uxth	r3, r3
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800188e:	e007      	b.n	80018a0 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	b29b      	uxth	r3, r3
 8001896:	f023 0301 	bic.w	r3, r3, #1
 800189a:	b29a      	uxth	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	801a      	strh	r2, [r3, #0]
  }
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop

080018ac <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	807b      	strh	r3, [r7, #2]
 80018b8:	4613      	mov	r3, r2
 80018ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018bc:	787b      	ldrb	r3, [r7, #1]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d008      	beq.n	80018d4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	899b      	ldrh	r3, [r3, #12]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80018d2:	e009      	b.n	80018e8 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	899b      	ldrh	r3, [r3, #12]
 80018d8:	b29a      	uxth	r2, r3
 80018da:	887b      	ldrh	r3, [r7, #2]
 80018dc:	43db      	mvns	r3, r3
 80018de:	b29b      	uxth	r3, r3
 80018e0:	4013      	ands	r3, r2
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	819a      	strh	r2, [r3, #12]
  }
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop

080018f4 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001900:	2300      	movs	r3, #0
 8001902:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001904:	2300      	movs	r3, #0
 8001906:	81bb      	strh	r3, [r7, #12]
 8001908:	2300      	movs	r3, #0
 800190a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	8a1b      	ldrh	r3, [r3, #16]
 8001910:	b29a      	uxth	r2, r3
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	4013      	ands	r3, r2
 8001916:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	899b      	ldrh	r3, [r3, #12]
 800191c:	b29a      	uxth	r2, r3
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	4013      	ands	r3, r2
 8001922:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001924:	89bb      	ldrh	r3, [r7, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d005      	beq.n	8001936 <TIM_GetITStatus+0x42>
 800192a:	897b      	ldrh	r3, [r7, #10]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d002      	beq.n	8001936 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001930:	2301      	movs	r3, #1
 8001932:	73fb      	strb	r3, [r7, #15]
 8001934:	e001      	b.n	800193a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001936:	2300      	movs	r3, #0
 8001938:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800193a:	7bfb      	ldrb	r3, [r7, #15]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop

08001948 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001954:	887b      	ldrh	r3, [r7, #2]
 8001956:	43db      	mvns	r3, r3
 8001958:	b29a      	uxth	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	821a      	strh	r2, [r3, #16]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr

08001968 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	460b      	mov	r3, r1
 8001972:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	889b      	ldrh	r3, [r3, #4]
 8001978:	b29b      	uxth	r3, r3
 800197a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800197e:	b29a      	uxth	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	889b      	ldrh	r3, [r3, #4]
 8001988:	b29a      	uxth	r2, r3
 800198a:	887b      	ldrh	r3, [r7, #2]
 800198c:	4313      	orrs	r3, r2
 800198e:	b29a      	uxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	809a      	strh	r2, [r3, #4]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop

080019a0 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	; 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80019aa:	2300      	movs	r3, #0
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
 80019ae:	2300      	movs	r3, #0
 80019b0:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	8a1b      	ldrh	r3, [r3, #16]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	88db      	ldrh	r3, [r3, #6]
 80019ce:	461a      	mov	r2, r3
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	4313      	orrs	r3, r2
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	b29a      	uxth	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	899b      	ldrh	r3, [r3, #12]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80019ec:	f023 030c 	bic.w	r3, r3, #12
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	889a      	ldrh	r2, [r3, #4]
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	891b      	ldrh	r3, [r3, #8]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	461a      	mov	r2, r3
 8001a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	8a9b      	ldrh	r3, [r3, #20]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	899b      	ldrh	r3, [r3, #12]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff fb70 	bl	8001124 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a30      	ldr	r2, [pc, #192]	; (8001b08 <USART_Init+0x168>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d003      	beq.n	8001a54 <USART_Init+0xb4>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a2f      	ldr	r2, [pc, #188]	; (8001b0c <USART_Init+0x16c>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d102      	bne.n	8001a5a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	e001      	b.n	8001a5e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	899b      	ldrh	r3, [r3, #12]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	b21b      	sxth	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	da0c      	bge.n	8001a84 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001a6a:	6a3a      	ldr	r2, [r7, #32]
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	009a      	lsls	r2, r3, #2
 8001a74:	441a      	add	r2, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	e00b      	b.n	8001a9c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001a84:	6a3a      	ldr	r2, [r7, #32]
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009a      	lsls	r2, r3, #2
 8001a8e:	441a      	add	r2, r3
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	4a1c      	ldr	r2, [pc, #112]	; (8001b10 <USART_Init+0x170>)
 8001aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa4:	095b      	lsrs	r3, r3, #5
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	091b      	lsrs	r3, r3, #4
 8001aae:	2264      	movs	r2, #100	; 0x64
 8001ab0:	fb02 f303 	mul.w	r3, r2, r3
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	899b      	ldrh	r3, [r3, #12]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da0c      	bge.n	8001ae0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	3332      	adds	r3, #50	; 0x32
 8001acc:	4a10      	ldr	r2, [pc, #64]	; (8001b10 <USART_Init+0x170>)
 8001ace:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	f003 0307 	and.w	r3, r3, #7
 8001ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ada:	4313      	orrs	r3, r2
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ade:	e00b      	b.n	8001af8 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	3332      	adds	r3, #50	; 0x32
 8001ae6:	4a0a      	ldr	r2, [pc, #40]	; (8001b10 <USART_Init+0x170>)
 8001ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8001aec:	095b      	lsrs	r3, r3, #5
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001af4:	4313      	orrs	r3, r2
 8001af6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	811a      	strh	r2, [r3, #8]
}
 8001b00:	bf00      	nop
 8001b02:	3728      	adds	r7, #40	; 0x28
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40011000 	.word	0x40011000
 8001b0c:	40011400 	.word	0x40011400
 8001b10:	51eb851f 	.word	0x51eb851f

08001b14 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b20:	78fb      	ldrb	r3, [r7, #3]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	899b      	ldrh	r3, [r3, #12]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001b36:	e007      	b.n	8001b48 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	899b      	ldrh	r3, [r3, #12]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	819a      	strh	r2, [r3, #12]
  }
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop

08001b54 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	809a      	strh	r2, [r3, #4]
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop

08001b78 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	889b      	ldrh	r3, [r3, #4]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b8a:	b29b      	uxth	r3, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop

08001b98 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b087      	sub	sp, #28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	095b      	lsrs	r3, r3, #5
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001bc6:	887b      	ldrh	r3, [r7, #2]
 8001bc8:	f003 031f 	and.w	r3, r3, #31
 8001bcc:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001bce:	2201      	movs	r2, #1
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d103      	bne.n	8001be6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	330c      	adds	r3, #12
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	e009      	b.n	8001bfa <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d103      	bne.n	8001bf4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	3310      	adds	r3, #16
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	e002      	b.n	8001bfa <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3314      	adds	r3, #20
 8001bf8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001bfa:	787b      	ldrb	r3, [r7, #1]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	6811      	ldr	r1, [r2, #0]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001c0c:	e006      	b.n	8001c1c <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	6811      	ldr	r1, [r2, #0]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	43d2      	mvns	r2, r2
 8001c18:	400a      	ands	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	371c      	adds	r7, #28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bc80      	pop	{r7}
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop

08001c28 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	887b      	ldrh	r3, [r7, #2]
 8001c40:	4013      	ands	r3, r2
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d002      	beq.n	8001c4e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
 8001c4c:	e001      	b.n	8001c52 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop

08001c60 <USART_GetITStatus>:
  *            @arg USART_IT_FE     : Framing Error interrupt
  *            @arg USART_IT_PE     : Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	460b      	mov	r3, r1
 8001c6a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	2300      	movs	r3, #0
 8001c76:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	095b      	lsrs	r3, r3, #5
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001c86:	887b      	ldrh	r3, [r7, #2]
 8001c88:	f003 031f 	and.w	r3, r3, #31
 8001c8c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001c8e:	2201      	movs	r2, #1
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d107      	bne.n	8001cae <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	899b      	ldrh	r3, [r3, #12]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	e011      	b.n	8001cd2 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d107      	bne.n	8001cc4 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	8a1b      	ldrh	r3, [r3, #16]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	e006      	b.n	8001cd2 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	8a9b      	ldrh	r3, [r3, #20]
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	461a      	mov	r2, r3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001cda:	2201      	movs	r2, #1
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <USART_GetITStatus+0xa4>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	74fb      	strb	r3, [r7, #19]
 8001d02:	e001      	b.n	8001d08 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001d04:	2300      	movs	r3, #0
 8001d06:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001d08:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001d20:	2300      	movs	r3, #0
 8001d22:	81fb      	strh	r3, [r7, #14]
 8001d24:	2300      	movs	r3, #0
 8001d26:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001d2e:	89fb      	ldrh	r3, [r7, #14]
 8001d30:	2201      	movs	r2, #1
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001d38:	89bb      	ldrh	r3, [r7, #12]
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	801a      	strh	r2, [r3, #0]
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <my_ADC_Init>:
#include "stm32f2xx_gpio.h"
#include "stm32f2xx_rcc.h"
#include "adc.h"

void my_ADC_Init()
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08c      	sub	sp, #48	; 0x30
 8001d50:	af00      	add	r7, sp, #0
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001d52:	2101      	movs	r1, #1
 8001d54:	2004      	movs	r0, #4
 8001d56:	f7ff fa8f 	bl	8001278 <RCC_AHB1PeriphClockCmd>

    GPIO_InitTypeDef GPIO_InitStruct;

    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	481a      	ldr	r0, [pc, #104]	; (8001ddc <my_ADC_Init+0x90>)
 8001d72:	f7fe fe99 	bl	8000aa8 <GPIO_Init>


    ADC_CommonInitTypeDef ADC_CommonInitStruct;
    ADC_InitTypeDef ADC_InitStruct;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC, ENABLE);
 8001d76:	2101      	movs	r1, #1
 8001d78:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d7c:	f7ff fab8 	bl	80012f0 <RCC_APB2PeriphClockCmd>

    ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61bb      	str	r3, [r7, #24]
    ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div8;
 8001d84:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001d88:	61fb      	str	r3, [r7, #28]
    ADC_CommonInitStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	623b      	str	r3, [r7, #32]
    ADC_CommonInitStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
    ADC_CommonInit(&ADC_CommonInitStruct);
 8001d92:	f107 0318 	add.w	r3, r7, #24
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe fb00 	bl	800039c <ADC_CommonInit>

    ADC_StructInit(&ADC_InitStruct); // Struct leeren, sonst werden andere Bits berschrieben
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fade 	bl	8000360 <ADC_StructInit>
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8001da4:	2300      	movs	r3, #0
 8001da6:	603b      	str	r3, [r7, #0]
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8001da8:	2300      	movs	r3, #0
 8001daa:	713b      	strb	r3, [r7, #4]
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	717b      	strb	r3, [r7, #5]
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1; // Dummy (=0)
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	753b      	strb	r3, [r7, #20]
    ADC_Init(ADC1, &ADC_InitStruct);
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4806      	ldr	r0, [pc, #24]	; (8001de0 <my_ADC_Init+0x94>)
 8001dc6:	f7fe fa77 	bl	80002b8 <ADC_Init>

    ADC_Cmd(ADC1, ENABLE);
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4804      	ldr	r0, [pc, #16]	; (8001de0 <my_ADC_Init+0x94>)
 8001dce:	f7fe fb0d 	bl	80003ec <ADC_Cmd>
}
 8001dd2:	bf00      	nop
 8001dd4:	3730      	adds	r7, #48	; 0x30
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40020800 	.word	0x40020800
 8001de0:	40012000 	.word	0x40012000

08001de4 <UB_ADC1_AV_Read>:

uint16_t UB_ADC1_AV_Read(uint8_t ADC_Channel, uint_fast16_t numOfSamples)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	6039      	str	r1, [r7, #0]
 8001dee:	71fb      	strb	r3, [r7, #7]
    uint32_t Sum = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < numOfSamples; i++)
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	e00b      	b.n	8001e12 <UB_ADC1_AV_Read+0x2e>
    {
        Sum += UB_ADC1_SINGLE_Read(ADC_Channel);
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f000 f815 	bl	8001e2c <UB_ADC1_SINGLE_Read>
 8001e02:	4603      	mov	r3, r0
 8001e04:	461a      	mov	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]

uint16_t UB_ADC1_AV_Read(uint8_t ADC_Channel, uint_fast16_t numOfSamples)
{
    uint32_t Sum = 0;

    for (int i = 0; i < numOfSamples; i++)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d3ef      	bcc.n	8001dfa <UB_ADC1_AV_Read+0x16>
    {
        Sum += UB_ADC1_SINGLE_Read(ADC_Channel);
    }

    return (uint16_t)(Sum / numOfSamples);
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e22:	b29b      	uxth	r3, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <UB_ADC1_SINGLE_Read>:

uint16_t UB_ADC1_SINGLE_Read(uint8_t ADC_Channel)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
    uint16_t messwert=0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	81fb      	strh	r3, [r7, #14]

    // Messkanal einrichten
    ADC_RegularChannelConfig(ADC1, ADC_Channel, 1, ADC_SampleTime_3Cycles);
 8001e3a:	79f9      	ldrb	r1, [r7, #7]
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	2201      	movs	r2, #1
 8001e40:	480b      	ldr	r0, [pc, #44]	; (8001e70 <UB_ADC1_SINGLE_Read+0x44>)
 8001e42:	f7fe faef 	bl	8000424 <ADC_RegularChannelConfig>
    // Messung starten
    ADC_SoftwareStartConv(ADC1);
 8001e46:	480a      	ldr	r0, [pc, #40]	; (8001e70 <UB_ADC1_SINGLE_Read+0x44>)
 8001e48:	f7fe fbb6 	bl	80005b8 <ADC_SoftwareStartConv>
    // warte bis Messung fertig ist
    while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8001e4c:	bf00      	nop
 8001e4e:	2102      	movs	r1, #2
 8001e50:	4807      	ldr	r0, [pc, #28]	; (8001e70 <UB_ADC1_SINGLE_Read+0x44>)
 8001e52:	f7fe fbcd 	bl	80005f0 <ADC_GetFlagStatus>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0f8      	beq.n	8001e4e <UB_ADC1_SINGLE_Read+0x22>
    // Messwert auslesen
    messwert=ADC_GetConversionValue(ADC1);
 8001e5c:	4804      	ldr	r0, [pc, #16]	; (8001e70 <UB_ADC1_SINGLE_Read+0x44>)
 8001e5e:	f7fe fbbb 	bl	80005d8 <ADC_GetConversionValue>
 8001e62:	4603      	mov	r3, r0
 8001e64:	81fb      	strh	r3, [r7, #14]

    return(messwert);
 8001e66:	89fb      	ldrh	r3, [r7, #14]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40012000 	.word	0x40012000

08001e74 <af_init>:

static uint8_t rf_on = 0;


void af_init()
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0


    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE); // 16MHz
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	2020      	movs	r0, #32
 8001e7e:	f7ff fa19 	bl	80012b4 <RCC_APB1PeriphClockCmd>
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fca9 	bl	80017dc <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 4-1;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	60bb      	str	r3, [r7, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 13333-1;  // Baudrate = f_tim / Period / Prescaler = 300 + 6,25e-6
 8001e8e:	f243 4314 	movw	r3, #13332	; 0x3414
 8001e92:	80bb      	strh	r3, [r7, #4]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	80fb      	strh	r3, [r7, #6]
    TIM_TimeBaseInit(TIM7, &TIM_TimeBaseInitStruct);
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	480d      	ldr	r0, [pc, #52]	; (8001ed8 <af_init+0x64>)
 8001ea2:	f7ff fc31 	bl	8001708 <TIM_TimeBaseInit>

    NVIC_InitTypeDef NVIC_InitStructure;
    NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8001ea6:	2337      	movs	r3, #55	; 0x37
 8001ea8:	703b      	strb	r3, [r7, #0]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	70fb      	strb	r3, [r7, #3]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8001eae:	230f      	movs	r3, #15
 8001eb0:	707b      	strb	r3, [r7, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8001eb2:	230f      	movs	r3, #15
 8001eb4:	70bb      	strb	r3, [r7, #2]
    NVIC_Init(&NVIC_InitStructure);
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7fe f99d 	bl	80001f8 <NVIC_Init>

    TIM_ITConfig(TIM7, TIM_IT_Update, ENABLE);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	4805      	ldr	r0, [pc, #20]	; (8001ed8 <af_init+0x64>)
 8001ec4:	f7ff fcf2 	bl	80018ac <TIM_ITConfig>

    TIM_Cmd(TIM7, ENABLE);
 8001ec8:	2101      	movs	r1, #1
 8001eca:	4803      	ldr	r0, [pc, #12]	; (8001ed8 <af_init+0x64>)
 8001ecc:	f7ff fcce 	bl	800186c <TIM_Cmd>
}
 8001ed0:	bf00      	nop
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40001400 	.word	0x40001400

08001edc <TIM7_IRQHandler>:

void TIM7_IRQHandler() // every 20/6 ms == 300 Hz == 300 Baud
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM7, TIM_IT_Update) != RESET)
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4832      	ldr	r0, [pc, #200]	; (8001fb0 <TIM7_IRQHandler+0xd4>)
 8001ee6:	f7ff fd05 	bl	80018f4 <TIM_GetITStatus>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d05a      	beq.n	8001fa6 <TIM7_IRQHandler+0xca>
    {
        TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	482f      	ldr	r0, [pc, #188]	; (8001fb0 <TIM7_IRQHandler+0xd4>)
 8001ef4:	f7ff fd28 	bl	8001948 <TIM_ClearITPendingBit>
        // TX String besteht aus: Startbits (1,0), Datenbits(xxxx xxxx)

        static uint8_t BytePosition = 0;
        static uint8_t BitPosition = 0;

        if (!rf_on) // -> rf_off
 8001ef8:	4b2e      	ldr	r3, [pc, #184]	; (8001fb4 <TIM7_IRQHandler+0xd8>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d106      	bne.n	8001f0e <TIM7_IRQHandler+0x32>
        {
            BytePosition = 0;
 8001f00:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]
            BitPosition = 0;
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
                    GPIO_ResetBits(GPIOA, GPIO_Pin_2);    // Disable PTT
                }
            }
        }
    }
}
 8001f0c:	e04b      	b.n	8001fa6 <TIM7_IRQHandler+0xca>
            BytePosition = 0;
            BitPosition = 0;
        }
        else
        {
            uint8_t txByte = (uint8_t)txString[BytePosition];
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	461a      	mov	r2, r3
 8001f14:	4b2a      	ldr	r3, [pc, #168]	; (8001fc0 <TIM7_IRQHandler+0xe4>)
 8001f16:	5c9b      	ldrb	r3, [r3, r2]
 8001f18:	71fb      	strb	r3, [r7, #7]

            if (BitPosition == 0)
 8001f1a:	4b28      	ldr	r3, [pc, #160]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d103      	bne.n	8001f2a <TIM7_IRQHandler+0x4e>
            {
                transmit(0);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f000 f97a 	bl	800221c <transmit>
 8001f28:	e018      	b.n	8001f5c <TIM7_IRQHandler+0x80>
            }
            else if ((BitPosition == 9) || (BitPosition == 10))
 8001f2a:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b09      	cmp	r3, #9
 8001f30:	d003      	beq.n	8001f3a <TIM7_IRQHandler+0x5e>
 8001f32:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b0a      	cmp	r3, #10
 8001f38:	d103      	bne.n	8001f42 <TIM7_IRQHandler+0x66>
            {
                transmit(1);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f000 f96e 	bl	800221c <transmit>
 8001f40:	e00c      	b.n	8001f5c <TIM7_IRQHandler+0x80>
            }
            else
            {
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8001f42:	79fa      	ldrb	r2, [r7, #7]
 8001f44:	4b1d      	ldr	r3, [pc, #116]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	fa42 f303 	asr.w	r3, r2, r3
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	f003 0301 	and.w	r3, r3, #1
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 f960 	bl	800221c <transmit>
            }

            BitPosition++;
 8001f5c:	4b17      	ldr	r3, [pc, #92]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f66:	701a      	strb	r2, [r3, #0]

            if (BitPosition > 10)
 8001f68:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b0a      	cmp	r3, #10
 8001f6e:	d91a      	bls.n	8001fa6 <TIM7_IRQHandler+0xca>
            {
                BytePosition++;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	3301      	adds	r3, #1
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f7a:	701a      	strb	r2, [r3, #0]
                BitPosition = 0;
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <TIM7_IRQHandler+0xe0>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	701a      	strb	r2, [r3, #0]

                //if (BytePosition >= (sizeof(txString) / sizeof(char)))
                if (BytePosition > txString_length)
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f84:	781a      	ldrb	r2, [r3, #0]
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <TIM7_IRQHandler+0xe8>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d90b      	bls.n	8001fa6 <TIM7_IRQHandler+0xca>
                {
                    BytePosition = 0;
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <TIM7_IRQHandler+0xdc>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
                    rf_on = 0;
 8001f94:	4b07      	ldr	r3, [pc, #28]	; (8001fb4 <TIM7_IRQHandler+0xd8>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
                    stopSine();
 8001f9a:	f000 f931 	bl	8002200 <stopSine>
                    GPIO_ResetBits(GPIOA, GPIO_Pin_2);    // Disable PTT
 8001f9e:	2104      	movs	r1, #4
 8001fa0:	4809      	ldr	r0, [pc, #36]	; (8001fc8 <TIM7_IRQHandler+0xec>)
 8001fa2:	f7fe fe37 	bl	8000c14 <GPIO_ResetBits>
                }
            }
        }
    }
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40001400 	.word	0x40001400
 8001fb4:	2000015c 	.word	0x2000015c
 8001fb8:	2000015d 	.word	0x2000015d
 8001fbc:	2000015e 	.word	0x2000015e
 8001fc0:	20000014 	.word	0x20000014
 8001fc4:	20000010 	.word	0x20000010
 8001fc8:	40020000 	.word	0x40020000

08001fcc <rf_send_string>:

void rf_send_string(char* buffer)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]

    uint8_t buffer_length = strlen(buffer);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7fe f8f3 	bl	80001c4 <strlen>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	73bb      	strb	r3, [r7, #14]

    txString_length = buffer_length + num_of_startbytes;
 8001fe2:	2214      	movs	r2, #20
 8001fe4:	7bbb      	ldrb	r3, [r7, #14]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	4b25      	ldr	r3, [pc, #148]	; (8002080 <rf_send_string+0xb4>)
 8001fec:	701a      	strb	r2, [r3, #0]

    if (txString_length > 200)
 8001fee:	4b24      	ldr	r3, [pc, #144]	; (8002080 <rf_send_string+0xb4>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2bc8      	cmp	r3, #200	; 0xc8
 8001ff4:	d90a      	bls.n	800200c <rf_send_string+0x40>
        txString_length = 200;
 8001ff6:	4b22      	ldr	r3, [pc, #136]	; (8002080 <rf_send_string+0xb4>)
 8001ff8:	22c8      	movs	r2, #200	; 0xc8
 8001ffa:	701a      	strb	r2, [r3, #0]

    for (; i < num_of_startbytes; i++)
 8001ffc:	e006      	b.n	800200c <rf_send_string+0x40>
    {
        txString[i] = '\0';
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	4a20      	ldr	r2, [pc, #128]	; (8002084 <rf_send_string+0xb8>)
 8002002:	2100      	movs	r1, #0
 8002004:	54d1      	strb	r1, [r2, r3]
    txString_length = buffer_length + num_of_startbytes;

    if (txString_length > 200)
        txString_length = 200;

    for (; i < num_of_startbytes; i++)
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	3301      	adds	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	2214      	movs	r2, #20
 800200e:	7bfb      	ldrb	r3, [r7, #15]
 8002010:	4293      	cmp	r3, r2
 8002012:	d3f4      	bcc.n	8001ffe <rf_send_string+0x32>
    {
        txString[i] = '\0';
    }

    for (; i < txString_length; i++)
 8002014:	e00c      	b.n	8002030 <rf_send_string+0x64>
    {
        txString[i] = buffer[i-num_of_startbytes];
 8002016:	7bfb      	ldrb	r3, [r7, #15]
 8002018:	7bfa      	ldrb	r2, [r7, #15]
 800201a:	2114      	movs	r1, #20
 800201c:	1a52      	subs	r2, r2, r1
 800201e:	4611      	mov	r1, r2
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	440a      	add	r2, r1
 8002024:	7811      	ldrb	r1, [r2, #0]
 8002026:	4a17      	ldr	r2, [pc, #92]	; (8002084 <rf_send_string+0xb8>)
 8002028:	54d1      	strb	r1, [r2, r3]
    for (; i < num_of_startbytes; i++)
    {
        txString[i] = '\0';
    }

    for (; i < txString_length; i++)
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	3301      	adds	r3, #1
 800202e:	73fb      	strb	r3, [r7, #15]
 8002030:	4b13      	ldr	r3, [pc, #76]	; (8002080 <rf_send_string+0xb4>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	7bfa      	ldrb	r2, [r7, #15]
 8002036:	429a      	cmp	r2, r3
 8002038:	d3ed      	bcc.n	8002016 <rf_send_string+0x4a>
    {
        txString[i] = buffer[i-num_of_startbytes];
    }

    txString[i++] = '\0';
 800203a:	7bfb      	ldrb	r3, [r7, #15]
 800203c:	1c5a      	adds	r2, r3, #1
 800203e:	73fa      	strb	r2, [r7, #15]
 8002040:	461a      	mov	r2, r3
 8002042:	4b10      	ldr	r3, [pc, #64]	; (8002084 <rf_send_string+0xb8>)
 8002044:	2100      	movs	r1, #0
 8002046:	5499      	strb	r1, [r3, r2]
    txString[i++] = '\0';
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	1c5a      	adds	r2, r3, #1
 800204c:	73fa      	strb	r2, [r7, #15]
 800204e:	461a      	mov	r2, r3
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <rf_send_string+0xb8>)
 8002052:	2100      	movs	r1, #0
 8002054:	5499      	strb	r1, [r3, r2]
    txString[i++] = '\0';
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	73fa      	strb	r2, [r7, #15]
 800205c:	461a      	mov	r2, r3
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <rf_send_string+0xb8>)
 8002060:	2100      	movs	r1, #0
 8002062:	5499      	strb	r1, [r3, r2]

    startSine();
 8002064:	f000 f880 	bl	8002168 <startSine>
    rf_on = 1;
 8002068:	4b07      	ldr	r3, [pc, #28]	; (8002088 <rf_send_string+0xbc>)
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
    GPIO_SetBits(GPIOA, GPIO_Pin_2);    // Enable PTT
 800206e:	2104      	movs	r1, #4
 8002070:	4806      	ldr	r0, [pc, #24]	; (800208c <rf_send_string+0xc0>)
 8002072:	f7fe fdc1 	bl	8000bf8 <GPIO_SetBits>
}
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000010 	.word	0x20000010
 8002084:	20000014 	.word	0x20000014
 8002088:	2000015c 	.word	0x2000015c
 800208c:	40020000 	.word	0x40020000

08002090 <my_DAC_Init>:
extern const uint16_t sine_table[];

DAC_InitTypeDef DAC_InitStruct;  // MUSS Global sein (BUGFIX)

void my_DAC_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
    //GPIO Config
    GPIO_InitTypeDef GPIO_InitStruct;

    // Ausgang DAC
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002096:	2101      	movs	r1, #1
 8002098:	2001      	movs	r0, #1
 800209a:	f7ff f8ed 	bl	8001278 <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
 800209e:	2310      	movs	r3, #16
 80020a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 80020a2:	2303      	movs	r3, #3
 80020a4:	753b      	strb	r3, [r7, #20]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020aa:	f107 0310 	add.w	r3, r7, #16
 80020ae:	4619      	mov	r1, r3
 80020b0:	482a      	ldr	r0, [pc, #168]	; (800215c <my_DAC_Init+0xcc>)
 80020b2:	f7fe fcf9 	bl	8000aa8 <GPIO_Init>

    //Trigger Timer Config
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE); // 16MHz
 80020b6:	2101      	movs	r1, #1
 80020b8:	2010      	movs	r0, #16
 80020ba:	f7ff f8fb 	bl	80012b4 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fb8b 	bl	80017dc <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 15-1;   //alt: 15
 80020c6:	230e      	movs	r3, #14
 80020c8:	60bb      	str	r3, [r7, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 1-1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	80bb      	strh	r3, [r7, #4]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80020ce:	2300      	movs	r3, #0
 80020d0:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80020d2:	2300      	movs	r3, #0
 80020d4:	80fb      	strh	r3, [r7, #6]
    TIM_TimeBaseInit(TIM6, &TIM_TimeBaseInitStruct);
 80020d6:	1d3b      	adds	r3, r7, #4
 80020d8:	4619      	mov	r1, r3
 80020da:	4821      	ldr	r0, [pc, #132]	; (8002160 <my_DAC_Init+0xd0>)
 80020dc:	f7ff fb14 	bl	8001708 <TIM_TimeBaseInit>
    TIM_ARRPreloadConfig(TIM6, ENABLE);
 80020e0:	2101      	movs	r1, #1
 80020e2:	481f      	ldr	r0, [pc, #124]	; (8002160 <my_DAC_Init+0xd0>)
 80020e4:	f7ff fba2 	bl	800182c <TIM_ARRPreloadConfig>

    TIM_SelectOutputTrigger(TIM6, TIM_TRGOSource_Update);
 80020e8:	2120      	movs	r1, #32
 80020ea:	481d      	ldr	r0, [pc, #116]	; (8002160 <my_DAC_Init+0xd0>)
 80020ec:	f7ff fc3c 	bl	8001968 <TIM_SelectOutputTrigger>

    TIM_Cmd(TIM6, ENABLE);
 80020f0:	2101      	movs	r1, #1
 80020f2:	481b      	ldr	r0, [pc, #108]	; (8002160 <my_DAC_Init+0xd0>)
 80020f4:	f7ff fbba 	bl	800186c <TIM_Cmd>

    //DAC Config
    //DAC_InitTypeDef MUSS Global sein sonst kaputt!

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80020f8:	2101      	movs	r1, #1
 80020fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80020fe:	f7ff f8d9 	bl	80012b4 <RCC_APB1PeriphClockCmd>

    DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 8002102:	4b18      	ldr	r3, [pc, #96]	; (8002164 <my_DAC_Init+0xd4>)
 8002104:	2204      	movs	r2, #4
 8002106:	601a      	str	r2, [r3, #0]
    DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8002108:	4b16      	ldr	r3, [pc, #88]	; (8002164 <my_DAC_Init+0xd4>)
 800210a:	2200      	movs	r2, #0
 800210c:	605a      	str	r2, [r3, #4]
    DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <my_DAC_Init+0xd4>)
 8002110:	2200      	movs	r2, #0
 8002112:	60da      	str	r2, [r3, #12]
    DAC_Init(DAC_Channel_1, &DAC_InitStruct);
 8002114:	4913      	ldr	r1, [pc, #76]	; (8002164 <my_DAC_Init+0xd4>)
 8002116:	2000      	movs	r0, #0
 8002118:	f7fe fa84 	bl	8000624 <DAC_Init>

    DAC_Cmd(DAC_Channel_1, ENABLE);
 800211c:	2101      	movs	r1, #1
 800211e:	2000      	movs	r0, #0
 8002120:	f7fe fab2 	bl	8000688 <DAC_Cmd>

    //startSine();

    // PTT
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002124:	2101      	movs	r1, #1
 8002126:	2001      	movs	r0, #1
 8002128:	f7ff f8a6 	bl	8001278 <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 800212c:	2304      	movs	r3, #4
 800212e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002130:	2301      	movs	r3, #1
 8002132:	753b      	strb	r3, [r7, #20]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002134:	2300      	movs	r3, #0
 8002136:	75bb      	strb	r3, [r7, #22]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 8002138:	2300      	movs	r3, #0
 800213a:	757b      	strb	r3, [r7, #21]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	75fb      	strb	r3, [r7, #23]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	4619      	mov	r1, r3
 8002146:	4805      	ldr	r0, [pc, #20]	; (800215c <my_DAC_Init+0xcc>)
 8002148:	f7fe fcae 	bl	8000aa8 <GPIO_Init>

    GPIO_ResetBits(GPIOA, GPIO_Pin_5);    // Disable PTT
 800214c:	2120      	movs	r1, #32
 800214e:	4803      	ldr	r0, [pc, #12]	; (800215c <my_DAC_Init+0xcc>)
 8002150:	f7fe fd60 	bl	8000c14 <GPIO_ResetBits>

}
 8002154:	bf00      	nop
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40020000 	.word	0x40020000
 8002160:	40001000 	.word	0x40001000
 8002164:	200004c8 	.word	0x200004c8

08002168 <startSine>:

void startSine()
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b090      	sub	sp, #64	; 0x40
 800216c:	af00      	add	r7, sp, #0
    DMA_InitTypeDef DMA_InitStruct;

    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 800216e:	2101      	movs	r1, #1
 8002170:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002174:	f7ff f880 	bl	8001278 <RCC_AHB1PeriphClockCmd>

    DMA_Cmd(DMA1_Stream5, DISABLE);
 8002178:	2100      	movs	r1, #0
 800217a:	481e      	ldr	r0, [pc, #120]	; (80021f4 <startSine+0x8c>)
 800217c:	f7fe fbf6 	bl	800096c <DMA_Cmd>
    DMA_DeInit(DMA1_Stream5);
 8002180:	481c      	ldr	r0, [pc, #112]	; (80021f4 <startSine+0x8c>)
 8002182:	f7fe facb 	bl	800071c <DMA_DeInit>
    DMA_InitStruct.DMA_Channel = DMA_Channel_7;
 8002186:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 800218a:	607b      	str	r3, [r7, #4]
    DMA_InitStruct.DMA_PeripheralBaseAddr = DAC_BASE + 0x08;    // Addresse von DAC_DHR12R1
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <startSine+0x90>)
 800218e:	60bb      	str	r3, [r7, #8]
    DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&sine_table;
 8002190:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <startSine+0x94>)
 8002192:	60fb      	str	r3, [r7, #12]
    DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8002194:	2340      	movs	r3, #64	; 0x40
 8002196:	613b      	str	r3, [r7, #16]
    //DMA_InitStruct.DMA_BufferSize = sizeof(sine_table)/sizeof(uint16_t);   //Lnge der Sinustabelle
    DMA_InitStruct.DMA_BufferSize = 738;
 8002198:	f240 23e2 	movw	r3, #738	; 0x2e2
 800219c:	617b      	str	r3, [r7, #20]
    DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
    DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80021a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021a6:	61fb      	str	r3, [r7, #28]
    DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 80021a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021ac:	623b      	str	r3, [r7, #32]
    DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 80021ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021b2:	627b      	str	r3, [r7, #36]	; 0x24
    DMA_InitStruct.DMA_Mode = DMA_Mode_Circular;
 80021b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021b8:	62bb      	str	r3, [r7, #40]	; 0x28
    DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 80021ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021be:	62fb      	str	r3, [r7, #44]	; 0x2c
    DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 80021c0:	2300      	movs	r3, #0
 80021c2:	633b      	str	r3, [r7, #48]	; 0x30
    DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 80021c4:	2301      	movs	r3, #1
 80021c6:	637b      	str	r3, [r7, #52]	; 0x34
    DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80021c8:	2300      	movs	r3, #0
 80021ca:	63bb      	str	r3, [r7, #56]	; 0x38
    DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80021cc:	2300      	movs	r3, #0
 80021ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    DMA_Init(DMA1_Stream5, &DMA_InitStruct);
 80021d0:	1d3b      	adds	r3, r7, #4
 80021d2:	4619      	mov	r1, r3
 80021d4:	4807      	ldr	r0, [pc, #28]	; (80021f4 <startSine+0x8c>)
 80021d6:	f7fe fb73 	bl	80008c0 <DMA_Init>

    DMA_Cmd(DMA1_Stream5, ENABLE);
 80021da:	2101      	movs	r1, #1
 80021dc:	4805      	ldr	r0, [pc, #20]	; (80021f4 <startSine+0x8c>)
 80021de:	f7fe fbc5 	bl	800096c <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, ENABLE);
 80021e2:	2101      	movs	r1, #1
 80021e4:	2000      	movs	r0, #0
 80021e6:	f7fe fa73 	bl	80006d0 <DAC_DMACmd>
}
 80021ea:	bf00      	nop
 80021ec:	3740      	adds	r7, #64	; 0x40
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40026088 	.word	0x40026088
 80021f8:	40007408 	.word	0x40007408
 80021fc:	08008fe0 	.word	0x08008fe0

08002200 <stopSine>:

void stopSine()
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
    DMA_Cmd(DMA1_Stream5, DISABLE);
 8002204:	2100      	movs	r1, #0
 8002206:	4804      	ldr	r0, [pc, #16]	; (8002218 <stopSine+0x18>)
 8002208:	f7fe fbb0 	bl	800096c <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, DISABLE);
 800220c:	2100      	movs	r1, #0
 800220e:	2000      	movs	r0, #0
 8002210:	f7fe fa5e 	bl	80006d0 <DAC_DMACmd>
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40026088 	.word	0x40026088

0800221c <transmit>:

void transmit(uint8_t value)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
    if (value)
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d004      	beq.n	8002236 <transmit+0x1a>
        TIM_SetAutoreload(TIM6, 15-1); // alt: 15
 800222c:	210e      	movs	r1, #14
 800222e:	4806      	ldr	r0, [pc, #24]	; (8002248 <transmit+0x2c>)
 8002230:	f7ff faee 	bl	8001810 <TIM_SetAutoreload>
    else
        TIM_SetAutoreload(TIM6, 17-1); // alt: 17
}
 8002234:	e003      	b.n	800223e <transmit+0x22>
void transmit(uint8_t value)
{
    if (value)
        TIM_SetAutoreload(TIM6, 15-1); // alt: 15
    else
        TIM_SetAutoreload(TIM6, 17-1); // alt: 17
 8002236:	2110      	movs	r1, #16
 8002238:	4803      	ldr	r0, [pc, #12]	; (8002248 <transmit+0x2c>)
 800223a:	f7ff fae9 	bl	8001810 <TIM_SetAutoreload>
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40001000 	.word	0x40001000

0800224c <MCP_9800_init>:
#include "i2c.h"
#include "MCP9800.h"

void MCP_9800_init(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
	//UB_I2C_WriteByte(I2C1, 0x90, 0x01, 0x00);	//config register: default
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <MCP9800_get_tmp>:

int16_t MCP9800_get_tmp(uint8_t address)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
    int16_t temp = -99;
 8002262:	f64f 739d 	movw	r3, #65437	; 0xff9d
 8002266:	81fb      	strh	r3, [r7, #14]
    uint8_t timeout = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	737b      	strb	r3, [r7, #13]

    do
    {
    	uint8_t* get = UB_I2C_ReadWord(I2C1, address, 0x00);	//Temperatur auslesen
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2200      	movs	r2, #0
 8002270:	4619      	mov	r1, r3
 8002272:	4811      	ldr	r0, [pc, #68]	; (80022b8 <MCP9800_get_tmp+0x60>)
 8002274:	f005 f876 	bl	8007364 <UB_I2C_ReadWord>
 8002278:	60b8      	str	r0, [r7, #8]
		if(get)
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d009      	beq.n	8002294 <MCP9800_get_tmp+0x3c>
		{
			temp = (uint16_t)get[0] | ((uint16_t)get[1] << 8);
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	b21a      	sxth	r2, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	3301      	adds	r3, #1
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	021b      	lsls	r3, r3, #8
 800228e:	b21b      	sxth	r3, r3
 8002290:	4313      	orrs	r3, r2
 8002292:	81fb      	strh	r3, [r7, #14]
		}
		timeout++;
 8002294:	7b7b      	ldrb	r3, [r7, #13]
 8002296:	3301      	adds	r3, #1
 8002298:	737b      	strb	r3, [r7, #13]
    } while ( (temp == -99) && (timeout < 5) );
 800229a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800229e:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80022a2:	d102      	bne.n	80022aa <MCP9800_get_tmp+0x52>
 80022a4:	7b7b      	ldrb	r3, [r7, #13]
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d9e0      	bls.n	800226c <MCP9800_get_tmp+0x14>

    return temp;
 80022aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40005400 	.word	0x40005400

080022bc <MS5607_init>:


// dynamisches auslesen der Kalibrierwerte
// wird hier nicht verwendet
void MS5607_init(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0

    // Read Calibration from Chip
    uint8_t* raw = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	607b      	str	r3, [r7, #4]

    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA0);
 80022c6:	22a0      	movs	r2, #160	; 0xa0
 80022c8:	21ee      	movs	r1, #238	; 0xee
 80022ca:	4852      	ldr	r0, [pc, #328]	; (8002414 <MS5607_init+0x158>)
 80022cc:	f005 f9fa 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80022d0:	21ee      	movs	r1, #238	; 0xee
 80022d2:	4850      	ldr	r0, [pc, #320]	; (8002414 <MS5607_init+0x158>)
 80022d4:	f004 ffae 	bl	8007234 <UB_I2C_Read>
 80022d8:	6078      	str	r0, [r7, #4]
    if(raw)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d009      	beq.n	80022f4 <MS5607_init+0x38>
        calibration[0] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	3201      	adds	r2, #1
 80022ea:	7812      	ldrb	r2, [r2, #0]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	461a      	mov	r2, r3
 80022f0:	4b49      	ldr	r3, [pc, #292]	; (8002418 <MS5607_init+0x15c>)
 80022f2:	601a      	str	r2, [r3, #0]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA2);
 80022f4:	22a2      	movs	r2, #162	; 0xa2
 80022f6:	21ee      	movs	r1, #238	; 0xee
 80022f8:	4846      	ldr	r0, [pc, #280]	; (8002414 <MS5607_init+0x158>)
 80022fa:	f005 f9e3 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80022fe:	21ee      	movs	r1, #238	; 0xee
 8002300:	4844      	ldr	r0, [pc, #272]	; (8002414 <MS5607_init+0x158>)
 8002302:	f004 ff97 	bl	8007234 <UB_I2C_Read>
 8002306:	6078      	str	r0, [r7, #4]
    if(raw)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <MS5607_init+0x66>
        calibration[1] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	021b      	lsls	r3, r3, #8
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	3201      	adds	r2, #1
 8002318:	7812      	ldrb	r2, [r2, #0]
 800231a:	4313      	orrs	r3, r2
 800231c:	461a      	mov	r2, r3
 800231e:	4b3e      	ldr	r3, [pc, #248]	; (8002418 <MS5607_init+0x15c>)
 8002320:	605a      	str	r2, [r3, #4]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA4);
 8002322:	22a4      	movs	r2, #164	; 0xa4
 8002324:	21ee      	movs	r1, #238	; 0xee
 8002326:	483b      	ldr	r0, [pc, #236]	; (8002414 <MS5607_init+0x158>)
 8002328:	f005 f9cc 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 800232c:	21ee      	movs	r1, #238	; 0xee
 800232e:	4839      	ldr	r0, [pc, #228]	; (8002414 <MS5607_init+0x158>)
 8002330:	f004 ff80 	bl	8007234 <UB_I2C_Read>
 8002334:	6078      	str	r0, [r7, #4]
    if(raw)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d009      	beq.n	8002350 <MS5607_init+0x94>
        calibration[2] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	021b      	lsls	r3, r3, #8
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	3201      	adds	r2, #1
 8002346:	7812      	ldrb	r2, [r2, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	461a      	mov	r2, r3
 800234c:	4b32      	ldr	r3, [pc, #200]	; (8002418 <MS5607_init+0x15c>)
 800234e:	609a      	str	r2, [r3, #8]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA6);
 8002350:	22a6      	movs	r2, #166	; 0xa6
 8002352:	21ee      	movs	r1, #238	; 0xee
 8002354:	482f      	ldr	r0, [pc, #188]	; (8002414 <MS5607_init+0x158>)
 8002356:	f005 f9b5 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 800235a:	21ee      	movs	r1, #238	; 0xee
 800235c:	482d      	ldr	r0, [pc, #180]	; (8002414 <MS5607_init+0x158>)
 800235e:	f004 ff69 	bl	8007234 <UB_I2C_Read>
 8002362:	6078      	str	r0, [r7, #4]
    if(raw)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d009      	beq.n	800237e <MS5607_init+0xc2>
        calibration[3] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	021b      	lsls	r3, r3, #8
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	3201      	adds	r2, #1
 8002374:	7812      	ldrb	r2, [r2, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	461a      	mov	r2, r3
 800237a:	4b27      	ldr	r3, [pc, #156]	; (8002418 <MS5607_init+0x15c>)
 800237c:	60da      	str	r2, [r3, #12]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA8);
 800237e:	22a8      	movs	r2, #168	; 0xa8
 8002380:	21ee      	movs	r1, #238	; 0xee
 8002382:	4824      	ldr	r0, [pc, #144]	; (8002414 <MS5607_init+0x158>)
 8002384:	f005 f99e 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8002388:	21ee      	movs	r1, #238	; 0xee
 800238a:	4822      	ldr	r0, [pc, #136]	; (8002414 <MS5607_init+0x158>)
 800238c:	f004 ff52 	bl	8007234 <UB_I2C_Read>
 8002390:	6078      	str	r0, [r7, #4]
    if(raw)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d009      	beq.n	80023ac <MS5607_init+0xf0>
        calibration[4] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	021b      	lsls	r3, r3, #8
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	3201      	adds	r2, #1
 80023a2:	7812      	ldrb	r2, [r2, #0]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	461a      	mov	r2, r3
 80023a8:	4b1b      	ldr	r3, [pc, #108]	; (8002418 <MS5607_init+0x15c>)
 80023aa:	611a      	str	r2, [r3, #16]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAA);
 80023ac:	22aa      	movs	r2, #170	; 0xaa
 80023ae:	21ee      	movs	r1, #238	; 0xee
 80023b0:	4818      	ldr	r0, [pc, #96]	; (8002414 <MS5607_init+0x158>)
 80023b2:	f005 f987 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80023b6:	21ee      	movs	r1, #238	; 0xee
 80023b8:	4816      	ldr	r0, [pc, #88]	; (8002414 <MS5607_init+0x158>)
 80023ba:	f004 ff3b 	bl	8007234 <UB_I2C_Read>
 80023be:	6078      	str	r0, [r7, #4]
    if(raw)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <MS5607_init+0x11e>
        calibration[5] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	3201      	adds	r2, #1
 80023d0:	7812      	ldrb	r2, [r2, #0]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b10      	ldr	r3, [pc, #64]	; (8002418 <MS5607_init+0x15c>)
 80023d8:	615a      	str	r2, [r3, #20]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAC);
 80023da:	22ac      	movs	r2, #172	; 0xac
 80023dc:	21ee      	movs	r1, #238	; 0xee
 80023de:	480d      	ldr	r0, [pc, #52]	; (8002414 <MS5607_init+0x158>)
 80023e0:	f005 f970 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80023e4:	21ee      	movs	r1, #238	; 0xee
 80023e6:	480b      	ldr	r0, [pc, #44]	; (8002414 <MS5607_init+0x158>)
 80023e8:	f004 ff24 	bl	8007234 <UB_I2C_Read>
 80023ec:	6078      	str	r0, [r7, #4]
    if(raw)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00a      	beq.n	800240a <MS5607_init+0x14e>
        calibration[6] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	021b      	lsls	r3, r3, #8
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	3201      	adds	r2, #1
 80023fe:	7812      	ldrb	r2, [r2, #0]
 8002400:	4313      	orrs	r3, r2
 8002402:	461a      	mov	r2, r3
 8002404:	4b04      	ldr	r3, [pc, #16]	; (8002418 <MS5607_init+0x15c>)
 8002406:	619a      	str	r2, [r3, #24]


    return;
 8002408:	bf00      	nop
 800240a:	bf00      	nop
}
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40005400 	.word	0x40005400
 8002418:	20000160 	.word	0x20000160

0800241c <MS5607_get_pressure>:

void MS5607_get_pressure(uint16_t* pressure, int16_t* temperature) // P[mbar] = pressure
{
 800241c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002420:	b0a1      	sub	sp, #132	; 0x84
 8002422:	af00      	add	r7, sp, #0
 8002424:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002426:	62b9      	str	r1, [r7, #40]	; 0x28
    UB_I2C_WriteCommand(I2C1, 0xEE, 0x48);   // Convert D1, max resolution
 8002428:	2248      	movs	r2, #72	; 0x48
 800242a:	21ee      	movs	r1, #238	; 0xee
 800242c:	4818      	ldr	r0, [pc, #96]	; (8002490 <MS5607_get_pressure+0x74>)
 800242e:	f005 f949 	bl	80076c4 <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 8002432:	2300      	movs	r3, #0
 8002434:	63bb      	str	r3, [r7, #56]	; 0x38
 8002436:	e002      	b.n	800243e <MS5607_get_pressure+0x22>
 8002438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800243a:	3301      	adds	r3, #1
 800243c:	63bb      	str	r3, [r7, #56]	; 0x38
 800243e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002440:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002444:	429a      	cmp	r2, r3
 8002446:	ddf7      	ble.n	8002438 <MS5607_get_pressure+0x1c>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 8002448:	2200      	movs	r2, #0
 800244a:	21ee      	movs	r1, #238	; 0xee
 800244c:	4810      	ldr	r0, [pc, #64]	; (8002490 <MS5607_get_pressure+0x74>)
 800244e:	f005 f939 	bl	80076c4 <UB_I2C_WriteCommand>
    uint8_t* raw = UB_I2C_Read24b(I2C1, 0xEE);
 8002452:	21ee      	movs	r1, #238	; 0xee
 8002454:	480e      	ldr	r0, [pc, #56]	; (8002490 <MS5607_get_pressure+0x74>)
 8002456:	f005 f87f 	bl	8007558 <UB_I2C_Read24b>
 800245a:	6678      	str	r0, [r7, #100]	; 0x64
    uint32_t D1 = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	67fb      	str	r3, [r7, #124]	; 0x7c
    if(raw)
 8002460:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00c      	beq.n	8002480 <MS5607_get_pressure+0x64>
    {
        D1 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 8002466:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	041a      	lsls	r2, r3, #16
 800246c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800246e:	3301      	adds	r3, #1
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	431a      	orrs	r2, r3
 8002476:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002478:	3302      	adds	r3, #2
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	4313      	orrs	r3, r2
 800247e:	67fb      	str	r3, [r7, #124]	; 0x7c
    }



    UB_I2C_WriteCommand(I2C1, 0xEE, 0x58);   // Convert D2, max resolution
 8002480:	2258      	movs	r2, #88	; 0x58
 8002482:	21ee      	movs	r1, #238	; 0xee
 8002484:	4802      	ldr	r0, [pc, #8]	; (8002490 <MS5607_get_pressure+0x74>)
 8002486:	f005 f91d 	bl	80076c4 <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 800248a:	2300      	movs	r3, #0
 800248c:	637b      	str	r3, [r7, #52]	; 0x34
 800248e:	e004      	b.n	800249a <MS5607_get_pressure+0x7e>
 8002490:	40005400 	.word	0x40005400
 8002494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002496:	3301      	adds	r3, #1
 8002498:	637b      	str	r3, [r7, #52]	; 0x34
 800249a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800249c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80024a0:	429a      	cmp	r2, r3
 80024a2:	ddf7      	ble.n	8002494 <MS5607_get_pressure+0x78>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 80024a4:	2200      	movs	r2, #0
 80024a6:	21ee      	movs	r1, #238	; 0xee
 80024a8:	48b2      	ldr	r0, [pc, #712]	; (8002774 <MS5607_get_pressure+0x358>)
 80024aa:	f005 f90b 	bl	80076c4 <UB_I2C_WriteCommand>
    raw = UB_I2C_Read24b(I2C1, 0xEE);
 80024ae:	21ee      	movs	r1, #238	; 0xee
 80024b0:	48b0      	ldr	r0, [pc, #704]	; (8002774 <MS5607_get_pressure+0x358>)
 80024b2:	f005 f851 	bl	8007558 <UB_I2C_Read24b>
 80024b6:	6678      	str	r0, [r7, #100]	; 0x64

    uint32_t D2 = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	67bb      	str	r3, [r7, #120]	; 0x78
    if(raw)
 80024bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00c      	beq.n	80024dc <MS5607_get_pressure+0xc0>
    {
        D2 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 80024c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	041a      	lsls	r2, r3, #16
 80024c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024ca:	3301      	adds	r3, #1
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	021b      	lsls	r3, r3, #8
 80024d0:	431a      	orrs	r2, r3
 80024d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024d4:	3302      	adds	r3, #2
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	4313      	orrs	r3, r2
 80024da:	67bb      	str	r3, [r7, #120]	; 0x78
    }

    int64_t dT = (int32_t)D2 - ((int32_t)calibration[5] * 256);
 80024dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80024de:	4ba6      	ldr	r3, [pc, #664]	; (8002778 <MS5607_get_pressure+0x35c>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	021b      	lsls	r3, r3, #8
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80024ea:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 80024ee:	4ba2      	ldr	r3, [pc, #648]	; (8002778 <MS5607_get_pressure+0x35c>)
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f04f 0400 	mov.w	r4, #0
 80024f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024f8:	fb04 f102 	mul.w	r1, r4, r2
 80024fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80024fe:	fb03 f202 	mul.w	r2, r3, r2
 8002502:	4411      	add	r1, r2
 8002504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002506:	fba2 3403 	umull	r3, r4, r2, r3
 800250a:	190a      	adds	r2, r1, r4
 800250c:	4614      	mov	r4, r2
 800250e:	2b00      	cmp	r3, #0
 8002510:	f174 0200 	sbcs.w	r2, r4, #0
 8002514:	da05      	bge.n	8002522 <MS5607_get_pressure+0x106>
 8002516:	4999      	ldr	r1, [pc, #612]	; (800277c <MS5607_get_pressure+0x360>)
 8002518:	f04f 0200 	mov.w	r2, #0
 800251c:	185b      	adds	r3, r3, r1
 800251e:	eb44 0402 	adc.w	r4, r4, r2
 8002522:	ea4f 58d3 	mov.w	r8, r3, lsr #23
 8002526:	ea48 2844 	orr.w	r8, r8, r4, lsl #9
 800252a:	ea4f 59e4 	mov.w	r9, r4, asr #23
 800252e:	4643      	mov	r3, r8
 8002530:	464c      	mov	r4, r9
 8002532:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002536:	657b      	str	r3, [r7, #84]	; 0x54

    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 8002538:	4b8f      	ldr	r3, [pc, #572]	; (8002778 <MS5607_get_pressure+0x35c>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f04f 0400 	mov.w	r4, #0
 8002540:	0462      	lsls	r2, r4, #17
 8002542:	627a      	str	r2, [r7, #36]	; 0x24
 8002544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002546:	ea42 32d3 	orr.w	r2, r2, r3, lsr #15
 800254a:	627a      	str	r2, [r7, #36]	; 0x24
 800254c:	045b      	lsls	r3, r3, #17
 800254e:	623b      	str	r3, [r7, #32]
 8002550:	4b89      	ldr	r3, [pc, #548]	; (8002778 <MS5607_get_pressure+0x35c>)
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8002558:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800255a:	fb04 f102 	mul.w	r1, r4, r2
 800255e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002560:	fb03 f202 	mul.w	r2, r3, r2
 8002564:	4411      	add	r1, r2
 8002566:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002568:	fba2 3403 	umull	r3, r4, r2, r3
 800256c:	190a      	adds	r2, r1, r4
 800256e:	4614      	mov	r4, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	f174 0200 	sbcs.w	r2, r4, #0
 8002576:	da02      	bge.n	800257e <MS5607_get_pressure+0x162>
 8002578:	333f      	adds	r3, #63	; 0x3f
 800257a:	f144 0400 	adc.w	r4, r4, #0
 800257e:	099a      	lsrs	r2, r3, #6
 8002580:	61ba      	str	r2, [r7, #24]
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8002588:	61ba      	str	r2, [r7, #24]
 800258a:	11a3      	asrs	r3, r4, #6
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002592:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002596:	18c9      	adds	r1, r1, r3
 8002598:	eb42 0204 	adc.w	r2, r2, r4
 800259c:	460b      	mov	r3, r1
 800259e:	4614      	mov	r4, r2
 80025a0:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
    int64_t SENS = (int64_t)calibration[1] * (1 << 16) + ((int32_t)calibration[3] * dT) / (1 << 7);
 80025a4:	4b74      	ldr	r3, [pc, #464]	; (8002778 <MS5607_get_pressure+0x35c>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f04f 0400 	mov.w	r4, #0
 80025ac:	ea4f 4b04 	mov.w	fp, r4, lsl #16
 80025b0:	ea4b 4b13 	orr.w	fp, fp, r3, lsr #16
 80025b4:	ea4f 4a03 	mov.w	sl, r3, lsl #16
 80025b8:	4b6f      	ldr	r3, [pc, #444]	; (8002778 <MS5607_get_pressure+0x35c>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80025c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80025c2:	fb04 f102 	mul.w	r1, r4, r2
 80025c6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80025c8:	fb03 f202 	mul.w	r2, r3, r2
 80025cc:	440a      	add	r2, r1
 80025ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80025d0:	fba1 3403 	umull	r3, r4, r1, r3
 80025d4:	4422      	add	r2, r4
 80025d6:	4614      	mov	r4, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f174 0200 	sbcs.w	r2, r4, #0
 80025de:	da02      	bge.n	80025e6 <MS5607_get_pressure+0x1ca>
 80025e0:	337f      	adds	r3, #127	; 0x7f
 80025e2:	f144 0400 	adc.w	r4, r4, #0
 80025e6:	09da      	lsrs	r2, r3, #7
 80025e8:	613a      	str	r2, [r7, #16]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	ea42 6244 	orr.w	r2, r2, r4, lsl #25
 80025f0:	613a      	str	r2, [r7, #16]
 80025f2:	11e3      	asrs	r3, r4, #7
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80025fa:	eb13 030a 	adds.w	r3, r3, sl
 80025fe:	eb44 040b 	adc.w	r4, r4, fp
 8002602:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40


    int64_t T2 = 0;
 8002606:	f04f 0300 	mov.w	r3, #0
 800260a:	f04f 0400 	mov.w	r4, #0
 800260e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
    int32_t OFF2 = 0;
 8002612:	2300      	movs	r3, #0
 8002614:	66fb      	str	r3, [r7, #108]	; 0x6c
    int32_t SENS2 = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	66bb      	str	r3, [r7, #104]	; 0x68

    if (TEMP < 2000)
 800261a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800261c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002620:	da5c      	bge.n	80026dc <MS5607_get_pressure+0x2c0>
    {
        T2 = dT * dT / (1 << 31);
 8002622:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002624:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002626:	fb02 f203 	mul.w	r2, r2, r3
 800262a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800262c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800262e:	fb01 f303 	mul.w	r3, r1, r3
 8002632:	441a      	add	r2, r3
 8002634:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002636:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002638:	fba1 3403 	umull	r3, r4, r1, r3
 800263c:	4422      	add	r2, r4
 800263e:	4614      	mov	r4, r2
 8002640:	2b00      	cmp	r3, #0
 8002642:	f174 0200 	sbcs.w	r2, r4, #0
 8002646:	da06      	bge.n	8002656 <MS5607_get_pressure+0x23a>
 8002648:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	185b      	adds	r3, r3, r1
 8002652:	eb44 0402 	adc.w	r4, r4, r2
 8002656:	0fdd      	lsrs	r5, r3, #31
 8002658:	ea45 0544 	orr.w	r5, r5, r4, lsl #1
 800265c:	17e6      	asrs	r6, r4, #31
 800265e:	426d      	negs	r5, r5
 8002660:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8002664:	e9c7 561c 	strd	r5, r6, [r7, #112]	; 0x70
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8002668:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800266a:	f5a3 62fa 	sub.w	r2, r3, #2000	; 0x7d0
 800266e:	4613      	mov	r3, r2
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	1a9b      	subs	r3, r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800267a:	f5a2 62fa 	sub.w	r2, r2, #2000	; 0x7d0
 800267e:	fb02 f303 	mul.w	r3, r2, r3
 8002682:	2b00      	cmp	r3, #0
 8002684:	da00      	bge.n	8002688 <MS5607_get_pressure+0x26c>
 8002686:	330f      	adds	r3, #15
 8002688:	111b      	asrs	r3, r3, #4
 800268a:	66fb      	str	r3, [r7, #108]	; 0x6c
        SENS2 = 2 * (TEMP - 2000) * (TEMP - 2000);
 800268c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800268e:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002696:	f5a2 62fa 	sub.w	r2, r2, #2000	; 0x7d0
 800269a:	fb02 f303 	mul.w	r3, r2, r3
 800269e:	66bb      	str	r3, [r7, #104]	; 0x68

        if (TEMP < -1500)
 80026a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026a2:	4a37      	ldr	r2, [pc, #220]	; (8002780 <MS5607_get_pressure+0x364>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	da19      	bge.n	80026dc <MS5607_get_pressure+0x2c0>
        {
            OFF2 = OFF2 + 15 * (TEMP + 1500)* (TEMP + 1500);
 80026a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026aa:	f203 52dc 	addw	r2, r3, #1500	; 0x5dc
 80026ae:	4613      	mov	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	1a9b      	subs	r3, r3, r2
 80026b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80026b6:	f202 52dc 	addw	r2, r2, #1500	; 0x5dc
 80026ba:	fb02 f303 	mul.w	r3, r2, r3
 80026be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026c0:	4413      	add	r3, r2
 80026c2:	66fb      	str	r3, [r7, #108]	; 0x6c
            SENS2 = SENS2 + 8 * (TEMP + 1500)* (TEMP + 1500);
 80026c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026c6:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80026ce:	f202 52dc 	addw	r2, r2, #1500	; 0x5dc
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80026d8:	4413      	add	r3, r2
 80026da:	66bb      	str	r3, [r7, #104]	; 0x68
        }
    }

    TEMP = TEMP - T2;
 80026dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80026de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	657b      	str	r3, [r7, #84]	; 0x54
    OFF = OFF - OFF2;
 80026e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026e6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80026ea:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80026ee:	1acb      	subs	r3, r1, r3
 80026f0:	eb62 0404 	sbc.w	r4, r2, r4
 80026f4:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
    SENS = SENS - SENS2;
 80026f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026fa:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80026fe:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8002702:	1acb      	subs	r3, r1, r3
 8002704:	eb62 0404 	sbc.w	r4, r2, r4
 8002708:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40


    int32_t P = (D1 * SENS / (1 << 21) - OFF) / (1 << 15);
 800270c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800270e:	f04f 0400 	mov.w	r4, #0
 8002712:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002714:	fb04 f102 	mul.w	r1, r4, r2
 8002718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800271a:	fb03 f202 	mul.w	r2, r3, r2
 800271e:	440a      	add	r2, r1
 8002720:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002722:	fba1 3403 	umull	r3, r4, r1, r3
 8002726:	4422      	add	r2, r4
 8002728:	4614      	mov	r4, r2
 800272a:	2b00      	cmp	r3, #0
 800272c:	f174 0200 	sbcs.w	r2, r4, #0
 8002730:	da05      	bge.n	800273e <MS5607_get_pressure+0x322>
 8002732:	4914      	ldr	r1, [pc, #80]	; (8002784 <MS5607_get_pressure+0x368>)
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	185b      	adds	r3, r3, r1
 800273a:	eb44 0402 	adc.w	r4, r4, r2
 800273e:	0d5a      	lsrs	r2, r3, #21
 8002740:	60ba      	str	r2, [r7, #8]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	ea42 22c4 	orr.w	r2, r2, r4, lsl #11
 8002748:	60ba      	str	r2, [r7, #8]
 800274a:	1563      	asrs	r3, r4, #21
 800274c:	60fb      	str	r3, [r7, #12]
 800274e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002752:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002756:	1acb      	subs	r3, r1, r3
 8002758:	eb62 0404 	sbc.w	r4, r2, r4
 800275c:	2b00      	cmp	r3, #0
 800275e:	f174 0200 	sbcs.w	r2, r4, #0
 8002762:	da11      	bge.n	8002788 <MS5607_get_pressure+0x36c>
 8002764:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	185b      	adds	r3, r3, r1
 800276e:	eb44 0402 	adc.w	r4, r4, r2
 8002772:	e009      	b.n	8002788 <MS5607_get_pressure+0x36c>
 8002774:	40005400 	.word	0x40005400
 8002778:	20000160 	.word	0x20000160
 800277c:	007fffff 	.word	0x007fffff
 8002780:	fffffa24 	.word	0xfffffa24
 8002784:	001fffff 	.word	0x001fffff
 8002788:	0bda      	lsrs	r2, r3, #15
 800278a:	603a      	str	r2, [r7, #0]
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
 8002792:	603a      	str	r2, [r7, #0]
 8002794:	13e3      	asrs	r3, r4, #15
 8002796:	607b      	str	r3, [r7, #4]
 8002798:	e897 0018 	ldmia.w	r7, {r3, r4}
 800279c:	63fb      	str	r3, [r7, #60]	; 0x3c
    P/=100;
 800279e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027a0:	4a09      	ldr	r2, [pc, #36]	; (80027c8 <MS5607_get_pressure+0x3ac>)
 80027a2:	fb82 1203 	smull	r1, r2, r2, r3
 80027a6:	1152      	asrs	r2, r2, #5
 80027a8:	17db      	asrs	r3, r3, #31
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    *pressure = (uint16_t)P;
 80027ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b4:	801a      	strh	r2, [r3, #0]
    *temperature = TEMP;
 80027b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027b8:	b21a      	sxth	r2, r3
 80027ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027bc:	801a      	strh	r2, [r3, #0]

    /* return P; */
}
 80027be:	bf00      	nop
 80027c0:	3784      	adds	r7, #132	; 0x84
 80027c2:	46bd      	mov	sp, r7
 80027c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027c8:	51eb851f 	.word	0x51eb851f

080027cc <FillState>:
#include "RingBuffer.h"

//#define FILL_STATE(P) ((P)->writePosition - (P)->readPosition))

static inline uint32_t FillState(RingBuffer_t const * const ptr2Buffer)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80027e0:	1ad3      	subs	r3, r2, r3
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <InitRingBuffer>:

void InitRingBuffer (RingBuffer_t * ptr2Buffer)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  ptr2Buffer->writePosition = 0;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  ptr2Buffer->readPosition = 0;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop

08002810 <RingBufferRead>:

RingBufferError_t RingBufferRead(RingBuffer_t * const ptr2Buffer, char * ptr2Chr)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  if ( FillState(ptr2Buffer) == 0U )
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff ffd6 	bl	80027cc <FillState>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <RingBufferRead+0x1a>
  {
    return BUFFER_EMPTY;
 8002826:	2301      	movs	r3, #1
 8002828:	e00c      	b.n	8002844 <RingBufferRead+0x34>
  } else
  {
    *ptr2Chr = ptr2Buffer->chBuffer[ptr2Buffer->readPosition++ & BUFFER_MASK];
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002830:	1c59      	adds	r1, r3, #1
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
 8002838:	b2db      	uxtb	r3, r3
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	5cd2      	ldrb	r2, [r2, r3]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 8002842:	2300      	movs	r3, #0
  }
}
 8002844:	4618      	mov	r0, r3
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <RingBufferWrite>:

RingBufferError_t RingBufferWrite(RingBuffer_t * const ptr2Buffer, char const theChr)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	70fb      	strb	r3, [r7, #3]
  if( FillState(ptr2Buffer) < BUFFER_DIM )
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff ffb7 	bl	80027cc <FillState>
 800285e:	4603      	mov	r3, r0
 8002860:	2bff      	cmp	r3, #255	; 0xff
 8002862:	d80c      	bhi.n	800287e <RingBufferWrite+0x32>
  {
    ptr2Buffer->chBuffer[ptr2Buffer->writePosition++ & BUFFER_MASK] = theChr;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800286a:	1c59      	adds	r1, r3, #1
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
 8002872:	b2db      	uxtb	r3, r3
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	78f9      	ldrb	r1, [r7, #3]
 8002878:	54d1      	strb	r1, [r2, r3]

    return BUFFER_FULL;
 800287a:	2302      	movs	r3, #2
 800287c:	e000      	b.n	8002880 <RingBufferWrite+0x34>
  } else
  {
    return NO_ERROR;
 800287e:	2300      	movs	r3, #0
  }
}
 8002880:	4618      	mov	r0, r3
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber (0..) */
)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d01e      	beq.n	80028d6 <disk_initialize+0x4e>
 8002898:	2b02      	cmp	r3, #2
 800289a:	d002      	beq.n	80028a2 <disk_initialize+0x1a>
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00d      	beq.n	80028bc <disk_initialize+0x34>
 80028a0:	e026      	b.n	80028f0 <disk_initialize+0x68>
	case ATA :
		result = ATA_disk_initialize();
 80028a2:	f002 fa41 	bl	8004d28 <ATA_disk_initialize>
 80028a6:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d102      	bne.n	80028b4 <disk_initialize+0x2c>
		  stat=0;
 80028ae:	2300      	movs	r3, #0
 80028b0:	73fb      	strb	r3, [r7, #15]
 80028b2:	e001      	b.n	80028b8 <disk_initialize+0x30>
		}
		else {
		  stat=STA_NOINIT;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
 80028ba:	e01a      	b.n	80028f2 <disk_initialize+0x6a>

	case MMC :
		result = MMC_disk_initialize();
 80028bc:	f002 fa94 	bl	8004de8 <MMC_disk_initialize>
 80028c0:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d102      	bne.n	80028ce <disk_initialize+0x46>
		  stat=0;
 80028c8:	2300      	movs	r3, #0
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	e001      	b.n	80028d2 <disk_initialize+0x4a>
		}
		else {
		  stat=STA_NOINIT;
 80028ce:	2301      	movs	r3, #1
 80028d0:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	e00d      	b.n	80028f2 <disk_initialize+0x6a>

	case USB :
		result = USB_disk_initialize();
 80028d6:	f004 f92f 	bl	8006b38 <USB_disk_initialize>
 80028da:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d102      	bne.n	80028e8 <disk_initialize+0x60>
		  stat=0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]
 80028e6:	e001      	b.n	80028ec <disk_initialize+0x64>
		}
		else {
		  stat=STA_NOINIT;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	e000      	b.n	80028f2 <disk_initialize+0x6a>
	}
	return STA_NOINIT;
 80028f0:	2301      	movs	r3, #1
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop

080028fc <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber (0..) */
)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d01e      	beq.n	800294a <disk_status+0x4e>
 800290c:	2b02      	cmp	r3, #2
 800290e:	d002      	beq.n	8002916 <disk_status+0x1a>
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00d      	beq.n	8002930 <disk_status+0x34>
 8002914:	e026      	b.n	8002964 <disk_status+0x68>
	case ATA :
		result = ATA_disk_status();
 8002916:	f002 fa13 	bl	8004d40 <ATA_disk_status>
 800291a:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d102      	bne.n	8002928 <disk_status+0x2c>
		  stat=0;
 8002922:	2300      	movs	r3, #0
 8002924:	73fb      	strb	r3, [r7, #15]
 8002926:	e001      	b.n	800292c <disk_status+0x30>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002928:	2303      	movs	r3, #3
 800292a:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	e01a      	b.n	8002966 <disk_status+0x6a>

	case MMC :
		result = MMC_disk_status();
 8002930:	f002 fa74 	bl	8004e1c <MMC_disk_status>
 8002934:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <disk_status+0x46>
		  stat=0;
 800293c:	2300      	movs	r3, #0
 800293e:	73fb      	strb	r3, [r7, #15]
 8002940:	e001      	b.n	8002946 <disk_status+0x4a>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 8002942:	2303      	movs	r3, #3
 8002944:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	e00d      	b.n	8002966 <disk_status+0x6a>

	case USB :
		result = USB_disk_status();
 800294a:	f004 f901 	bl	8006b50 <USB_disk_status>
 800294e:	60b8      	str	r0, [r7, #8]

		// translate the reslut code here
		if(result==0) {
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d102      	bne.n	800295c <disk_status+0x60>
		  stat=0;
 8002956:	2300      	movs	r3, #0
 8002958:	73fb      	strb	r3, [r7, #15]
 800295a:	e001      	b.n	8002960 <disk_status+0x64>
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 800295c:	2303      	movs	r3, #3
 800295e:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	e000      	b.n	8002966 <disk_status+0x6a>
	}
	return STA_NOINIT;
 8002964:	2301      	movs	r3, #1
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop

08002970 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address (LBA) */
	BYTE count		/* Number of sectors to read (1..128) */
)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60b9      	str	r1, [r7, #8]
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	461a      	mov	r2, r3
 800297c:	4603      	mov	r3, r0
 800297e:	73fb      	strb	r3, [r7, #15]
 8002980:	4613      	mov	r3, r2
 8002982:	73bb      	strb	r3, [r7, #14]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d026      	beq.n	80029d8 <disk_read+0x68>
 800298a:	2b02      	cmp	r3, #2
 800298c:	d002      	beq.n	8002994 <disk_read+0x24>
 800298e:	2b00      	cmp	r3, #0
 8002990:	d011      	beq.n	80029b6 <disk_read+0x46>
 8002992:	e032      	b.n	80029fa <disk_read+0x8a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 8002994:	7bbb      	ldrb	r3, [r7, #14]
 8002996:	461a      	mov	r2, r3
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	68b8      	ldr	r0, [r7, #8]
 800299c:	f002 f9dc 	bl	8004d58 <ATA_disk_read>
 80029a0:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d102      	bne.n	80029ae <disk_read+0x3e>
		  res=RES_OK;
 80029a8:	2300      	movs	r3, #0
 80029aa:	75fb      	strb	r3, [r7, #23]
 80029ac:	e001      	b.n	80029b2 <disk_read+0x42>
		}
		else {
		  res=RES_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	e022      	b.n	80029fc <disk_read+0x8c>

	case MMC :
		// translate the arguments here

		result = MMC_disk_read(buff, sector, count);
 80029b6:	7bbb      	ldrb	r3, [r7, #14]
 80029b8:	461a      	mov	r2, r3
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	68b8      	ldr	r0, [r7, #8]
 80029be:	f002 fa45 	bl	8004e4c <MMC_disk_read>
 80029c2:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d102      	bne.n	80029d0 <disk_read+0x60>
		  res=RES_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	75fb      	strb	r3, [r7, #23]
 80029ce:	e001      	b.n	80029d4 <disk_read+0x64>
		}
		else {
		  res=RES_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	e011      	b.n	80029fc <disk_read+0x8c>

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 80029d8:	7bbb      	ldrb	r3, [r7, #14]
 80029da:	461a      	mov	r2, r3
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	68b8      	ldr	r0, [r7, #8]
 80029e0:	f004 f8c2 	bl	8006b68 <USB_disk_read>
 80029e4:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d102      	bne.n	80029f2 <disk_read+0x82>
		  res=RES_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	75fb      	strb	r3, [r7, #23]
 80029f0:	e001      	b.n	80029f6 <disk_read+0x86>
		}
		else {
		  res=RES_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 80029f6:	7dfb      	ldrb	r3, [r7, #23]
 80029f8:	e000      	b.n	80029fc <disk_read+0x8c>
	}
	return RES_PARERR;
 80029fa:	2304      	movs	r3, #4
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber (0..) */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address (LBA) */
	BYTE count			/* Number of sectors to write (1..128) */
)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4603      	mov	r3, r0
 8002a12:	73fb      	strb	r3, [r7, #15]
 8002a14:	4613      	mov	r3, r2
 8002a16:	73bb      	strb	r3, [r7, #14]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d026      	beq.n	8002a6c <disk_write+0x68>
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d002      	beq.n	8002a28 <disk_write+0x24>
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d011      	beq.n	8002a4a <disk_write+0x46>
 8002a26:	e032      	b.n	8002a8e <disk_write+0x8a>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	68b8      	ldr	r0, [r7, #8]
 8002a30:	f002 f9a2 	bl	8004d78 <ATA_disk_write>
 8002a34:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d102      	bne.n	8002a42 <disk_write+0x3e>
		  res=RES_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	75fb      	strb	r3, [r7, #23]
 8002a40:	e001      	b.n	8002a46 <disk_write+0x42>
		}
		else {
		  res=RES_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	e022      	b.n	8002a90 <disk_write+0x8c>

	case MMC :
		// translate the arguments here

		result = MMC_disk_write(buff, sector, count);
 8002a4a:	7bbb      	ldrb	r3, [r7, #14]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	68b8      	ldr	r0, [r7, #8]
 8002a52:	f002 fa2d 	bl	8004eb0 <MMC_disk_write>
 8002a56:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d102      	bne.n	8002a64 <disk_write+0x60>
		  res=RES_OK;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	75fb      	strb	r3, [r7, #23]
 8002a62:	e001      	b.n	8002a68 <disk_write+0x64>
		}
		else {
		  res=RES_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
 8002a6a:	e011      	b.n	8002a90 <disk_write+0x8c>

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 8002a6c:	7bbb      	ldrb	r3, [r7, #14]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	68b8      	ldr	r0, [r7, #8]
 8002a74:	f004 f888 	bl	8006b88 <USB_disk_write>
 8002a78:	6138      	str	r0, [r7, #16]

		// translate the reslut code here
		if(result==0) {
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <disk_write+0x82>
		  res=RES_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	75fb      	strb	r3, [r7, #23]
 8002a84:	e001      	b.n	8002a8a <disk_write+0x86>
		}
		else {
		  res=RES_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8002a8a:	7dfb      	ldrb	r3, [r7, #23]
 8002a8c:	e000      	b.n	8002a90 <disk_write+0x8c>
	}
	return RES_PARERR;
 8002a8e:	2304      	movs	r3, #4
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <get_fattime>:
/*-----------------------------------------------------------------------*/
/* Miscellaneous Functions                                               */
/*-----------------------------------------------------------------------*/

DWORD get_fattime (void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
	return	((2006UL-1980) << 25)	      // Year = 2006
 8002a9c:	4b02      	ldr	r3, [pc, #8]	; (8002aa8 <get_fattime+0x10>)
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	3449b3c0 	.word	0x3449b3c0

08002aac <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	603a      	str	r2, [r7, #0]
 8002ab6:	71fb      	strb	r3, [r7, #7]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	int result;

	switch (pdrv) {
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d024      	beq.n	8002b0c <disk_ioctl+0x60>
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d002      	beq.n	8002acc <disk_ioctl+0x20>
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d010      	beq.n	8002aec <disk_ioctl+0x40>
 8002aca:	e02f      	b.n	8002b2c <disk_ioctl+0x80>
	case ATA :
		// pre-process here

		result = ATA_disk_ioctl(cmd, buff);
 8002acc:	79bb      	ldrb	r3, [r7, #6]
 8002ace:	6839      	ldr	r1, [r7, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f002 f961 	bl	8004d98 <ATA_disk_ioctl>
 8002ad6:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d102      	bne.n	8002ae4 <disk_ioctl+0x38>
		  res=RES_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	73fb      	strb	r3, [r7, #15]
 8002ae2:	e001      	b.n	8002ae8 <disk_ioctl+0x3c>
		}
		else {
		  res=RES_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8002ae8:	7bfb      	ldrb	r3, [r7, #15]
 8002aea:	e020      	b.n	8002b2e <disk_ioctl+0x82>

	case MMC :
		// pre-process here

		result = MMC_disk_ioctl(cmd, buff);
 8002aec:	79bb      	ldrb	r3, [r7, #6]
 8002aee:	6839      	ldr	r1, [r7, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f002 fa0f 	bl	8004f14 <MMC_disk_ioctl>
 8002af6:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d102      	bne.n	8002b04 <disk_ioctl+0x58>
		  res=RES_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	73fb      	strb	r3, [r7, #15]
 8002b02:	e001      	b.n	8002b08 <disk_ioctl+0x5c>
		}
		else {
		  res=RES_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
 8002b0a:	e010      	b.n	8002b2e <disk_ioctl+0x82>

	case USB :
		// pre-process here

		result = USB_disk_ioctl(cmd, buff);
 8002b0c:	79bb      	ldrb	r3, [r7, #6]
 8002b0e:	6839      	ldr	r1, [r7, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f004 f849 	bl	8006ba8 <USB_disk_ioctl>
 8002b16:	60b8      	str	r0, [r7, #8]

		// post-process here
		if(result==0) {
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d102      	bne.n	8002b24 <disk_ioctl+0x78>
		  res=RES_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	73fb      	strb	r3, [r7, #15]
 8002b22:	e001      	b.n	8002b28 <disk_ioctl+0x7c>
		}
		else {
		  res=RES_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
		}

		return res;
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
 8002b2a:	e000      	b.n	8002b2e <disk_ioctl+0x82>
	}
	return RES_PARERR;
 8002b2c:	2304      	movs	r3, #4
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop

08002b38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8002b38:	b480      	push	{r7}
 8002b3a:	b087      	sub	sp, #28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002b4c:	e007      	b.n	8002b5e <mem_cpy+0x26>
		*d++ = *s++;
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	1c5a      	adds	r2, r3, #1
 8002b52:	617a      	str	r2, [r7, #20]
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	1c51      	adds	r1, r2, #1
 8002b58:	6139      	str	r1, [r7, #16]
 8002b5a:	7812      	ldrb	r2, [r2, #0]
 8002b5c:	701a      	strb	r2, [r3, #0]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	1e5a      	subs	r2, r3, #1
 8002b62:	607a      	str	r2, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1f2      	bne.n	8002b4e <mem_cpy+0x16>
		*d++ = *s++;
}
 8002b68:	bf00      	nop
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop

08002b74 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002b74:	b480      	push	{r7}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8002b84:	e005      	b.n	8002b92 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	1c5a      	adds	r2, r3, #1
 8002b8a:	617a      	str	r2, [r7, #20]
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	1e5a      	subs	r2, r3, #1
 8002b96:	607a      	str	r2, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1f4      	bne.n	8002b86 <mem_set+0x12>
		*d++ = (BYTE)val;
}
 8002b9c:	bf00      	nop
 8002b9e:	371c      	adds	r7, #28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop

08002ba8 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8002ba8:	b480      	push	{r7}
 8002baa:	b089      	sub	sp, #36	; 0x24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	61fb      	str	r3, [r7, #28]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8002bc0:	bf00      	nop
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	1e5a      	subs	r2, r3, #1
 8002bc6:	607a      	str	r2, [r7, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00d      	beq.n	8002be8 <mem_cmp+0x40>
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	1c5a      	adds	r2, r3, #1
 8002bd0:	61fa      	str	r2, [r7, #28]
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	61ba      	str	r2, [r7, #24]
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	1acb      	subs	r3, r1, r3
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0ec      	beq.n	8002bc2 <mem_cmp+0x1a>
	return r;
 8002be8:	697b      	ldr	r3, [r7, #20]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3724      	adds	r7, #36	; 0x24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr

08002bf4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8002bfe:	e002      	b.n	8002c06 <chk_chr+0x12>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3301      	adds	r3, #1
 8002c04:	607b      	str	r3, [r7, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <chk_chr+0x26>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d1f2      	bne.n	8002c00 <chk_chr+0xc>
	return *str;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	781b      	ldrb	r3, [r3, #0]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bc80      	pop	{r7}
 8002c26:	4770      	bx	lr

08002c28 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS *fs		/* File system object */
)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	791b      	ldrb	r3, [r3, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d038      	beq.n	8002caa <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3c:	60fb      	str	r3, [r7, #12]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	7858      	ldrb	r0, [r3, #1]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002c48:	2301      	movs	r3, #1
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	f7ff feda 	bl	8002a04 <disk_write>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <sync_window+0x32>
			return FR_DISK_ERR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e028      	b.n	8002cac <sync_window+0x84>
		fs->wflag = 0;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	711a      	strb	r2, [r3, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d81f      	bhi.n	8002caa <sync_window+0x82>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	441a      	add	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d917      	bls.n	8002caa <sync_window+0x82>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	78db      	ldrb	r3, [r3, #3]
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	e010      	b.n	8002ca4 <sync_window+0x7c>
				wsect += fs->fsize;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	4413      	add	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
				disk_write(fs->drv, fs->win, wsect, 1);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	7858      	ldrb	r0, [r3, #1]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002c96:	2301      	movs	r3, #1
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	f7ff feb3 	bl	8002a04 <disk_write>
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
			return FR_DISK_ERR;
		fs->wflag = 0;
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	60bb      	str	r3, [r7, #8]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d8eb      	bhi.n	8002c82 <sync_window+0x5a>
				wsect += fs->fsize;
				disk_write(fs->drv, fs->win, wsect, 1);
			}
		}
	}
	return FR_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
	if (sector != fs->winsect) {	/* Changed current window */
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d018      	beq.n	8002cfa <move_window+0x46>
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffad 	bl	8002c28 <sync_window>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <move_window+0x24>
			return FR_DISK_ERR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e011      	b.n	8002cfc <move_window+0x48>
#endif
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	7858      	ldrb	r0, [r3, #1]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	f7ff fe43 	bl	8002970 <disk_read>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <move_window+0x40>
			return FR_DISK_ERR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e003      	b.n	8002cfc <move_window+0x48>
		fs->winsect = sector;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	631a      	str	r2, [r3, #48]	; 0x30
	}

	return FR_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3708      	adds	r7, #8
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs		/* File system object */
)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff ff8b 	bl	8002c28 <sync_window>
 8002d12:	4603      	mov	r3, r0
 8002d14:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f040 808a 	bne.w	8002e32 <sync_fs+0x12e>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d179      	bne.n	8002e1a <sync_fs+0x116>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	795b      	ldrb	r3, [r3, #5]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d075      	beq.n	8002e1a <sync_fs+0x116>
			fs->winsect = 0;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	631a      	str	r2, [r3, #48]	; 0x30
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3334      	adds	r3, #52	; 0x34
 8002d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff ff18 	bl	8002b74 <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2255      	movs	r2, #85	; 0x55
 8002d48:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	22aa      	movs	r2, #170	; 0xaa
 8002d50:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2252      	movs	r2, #82	; 0x52
 8002d58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2252      	movs	r2, #82	; 0x52
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2261      	movs	r2, #97	; 0x61
 8002d68:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2241      	movs	r2, #65	; 0x41
 8002d70:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2272      	movs	r2, #114	; 0x72
 8002d78:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2272      	movs	r2, #114	; 0x72
 8002d80:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2241      	movs	r2, #65	; 0x41
 8002d88:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2261      	movs	r2, #97	; 0x61
 8002d90:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	121b      	asrs	r3, r3, #8
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	0e1b      	lsrs	r3, r3, #24
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	121b      	asrs	r3, r3, #8
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	0c1b      	lsrs	r3, r3, #16
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	0e1b      	lsrs	r3, r3, #24
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	7858      	ldrb	r0, [r3, #1]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	2301      	movs	r3, #1
 8002e10:	f7ff fdf8 	bl	8002a04 <disk_write>
			fs->fsi_flag = 0;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	785b      	ldrb	r3, [r3, #1]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fe42 	bl	8002aac <disk_ioctl>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <sync_fs+0x12e>
			res = FR_DISK_ERR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	3b02      	subs	r3, #2
 8002e4a:	603b      	str	r3, [r7, #0]
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	1e9a      	subs	r2, r3, #2
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d801      	bhi.n	8002e5c <clust2sect+0x20>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	e008      	b.n	8002e6e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	789b      	ldrb	r3, [r3, #2]
 8002e60:	461a      	mov	r2, r3
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	fb03 f202 	mul.w	r2, r3, r2
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	4413      	add	r3, r2
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d904      	bls.n	8002e92 <get_fat+0x1a>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	699a      	ldr	r2, [r3, #24]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d801      	bhi.n	8002e96 <get_fat+0x1e>
		return 1;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e09d      	b.n	8002fd2 <get_fat+0x15a>

	switch (fs->fs_type) {
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d046      	beq.n	8002f2c <get_fat+0xb4>
 8002e9e:	2b03      	cmp	r3, #3
 8002ea0:	d065      	beq.n	8002f6e <get_fat+0xf6>
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	f040 8093 	bne.w	8002fce <get_fat+0x156>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	085b      	lsrs	r3, r3, #1
 8002eb0:	697a      	ldr	r2, [r7, #20]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	0a5b      	lsrs	r3, r3, #9
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7ff fef6 	bl	8002cb4 <move_window>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d178      	bne.n	8002fc0 <get_fat+0x148>
		wc = fs->win[bc % SS(fs)]; bc++;
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002edc:	613b      	str	r3, [r7, #16]
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	0a5b      	lsrs	r3, r3, #9
 8002eec:	4413      	add	r3, r2
 8002eee:	4619      	mov	r1, r3
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff fedf 	bl	8002cb4 <move_window>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d163      	bne.n	8002fc4 <get_fat+0x14c>
		wc |= fs->win[bc % SS(fs)] << 8;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	4413      	add	r3, r2
 8002f06:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <get_fat+0xac>
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	e056      	b.n	8002fd2 <get_fat+0x15a>
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2a:	e052      	b.n	8002fd2 <get_fat+0x15a>

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	0a1b      	lsrs	r3, r3, #8
 8002f34:	4413      	add	r3, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff febb 	bl	8002cb4 <move_window>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d141      	bne.n	8002fc8 <get_fat+0x150>
		p = &fs->win[clst * 2 % SS(fs)];
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8002f4c:	3330      	adds	r3, #48	; 0x30
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	4413      	add	r3, r2
 8002f52:	3304      	adds	r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]
		return LD_WORD(p);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	021b      	lsls	r3, r3, #8
 8002f5e:	b21a      	sxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	b21b      	sxth	r3, r3
 8002f66:	4313      	orrs	r3, r2
 8002f68:	b21b      	sxth	r3, r3
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	e031      	b.n	8002fd2 <get_fat+0x15a>

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	09db      	lsrs	r3, r3, #7
 8002f76:	4413      	add	r3, r2
 8002f78:	4619      	mov	r1, r3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fe9a 	bl	8002cb4 <move_window>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d122      	bne.n	8002fcc <get_fat+0x154>
		p = &fs->win[clst * 4 % SS(fs)];
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002f8e:	3330      	adds	r3, #48	; 0x30
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	4413      	add	r3, r2
 8002f94:	3304      	adds	r3, #4
 8002f96:	60fb      	str	r3, [r7, #12]
		return LD_DWORD(p) & 0x0FFFFFFF;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	3303      	adds	r3, #3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	061a      	lsls	r2, r3, #24
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	3302      	adds	r3, #2
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	041b      	lsls	r3, r3, #16
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	3201      	adds	r2, #1
 8002fae:	7812      	ldrb	r2, [r2, #0]
 8002fb0:	0212      	lsls	r2, r2, #8
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	68fa      	ldr	r2, [r7, #12]
 8002fb6:	7812      	ldrb	r2, [r2, #0]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002fbe:	e008      	b.n	8002fd2 <get_fat+0x15a>
		return 1;

	switch (fs->fs_type) {
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8002fc0:	bf00      	nop
 8002fc2:	e004      	b.n	8002fce <get_fat+0x156>
		wc = fs->win[bc % SS(fs)]; bc++;
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8002fc4:	bf00      	nop
 8002fc6:	e002      	b.n	8002fce <get_fat+0x156>
		wc |= fs->win[bc % SS(fs)] << 8;
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8002fc8:	bf00      	nop
 8002fca:	e000      	b.n	8002fce <get_fat+0x156>
		p = &fs->win[clst * 2 % SS(fs)];
		return LD_WORD(p);

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8002fcc:	bf00      	nop
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop

08002fdc <put_fat>:
FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b088      	sub	sp, #32
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d904      	bls.n	8002ff8 <put_fat+0x1c>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	699a      	ldr	r2, [r3, #24]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d802      	bhi.n	8002ffe <put_fat+0x22>
		res = FR_INT_ERR;
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	77fb      	strb	r3, [r7, #31]
 8002ffc:	e0eb      	b.n	80031d6 <put_fat+0x1fa>

	} else {
		switch (fs->fs_type) {
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d074      	beq.n	80030f0 <put_fat+0x114>
 8003006:	2b03      	cmp	r3, #3
 8003008:	f000 8094 	beq.w	8003134 <put_fat+0x158>
 800300c:	2b01      	cmp	r3, #1
 800300e:	f040 80d5 	bne.w	80031bc <put_fat+0x1e0>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	085b      	lsrs	r3, r3, #1
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4413      	add	r3, r2
 800301e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	0a5b      	lsrs	r3, r3, #9
 8003028:	4413      	add	r3, r2
 800302a:	4619      	mov	r1, r3
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f7ff fe41 	bl	8002cb4 <move_window>
 8003032:	4603      	mov	r3, r0
 8003034:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003036:	7ffb      	ldrb	r3, [r7, #31]
 8003038:	2b00      	cmp	r3, #0
 800303a:	f040 80c2 	bne.w	80031c2 <put_fat+0x1e6>
			p = &fs->win[bc % SS(fs)];
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003044:	3330      	adds	r3, #48	; 0x30
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4413      	add	r3, r2
 800304a:	3304      	adds	r3, #4
 800304c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00f      	beq.n	8003078 <put_fat+0x9c>
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	b25b      	sxtb	r3, r3
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	b25a      	sxtb	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	b25b      	sxtb	r3, r3
 800306a:	f023 030f 	bic.w	r3, r3, #15
 800306e:	b25b      	sxtb	r3, r3
 8003070:	4313      	orrs	r3, r2
 8003072:	b25b      	sxtb	r3, r3
 8003074:	b2db      	uxtb	r3, r3
 8003076:	e001      	b.n	800307c <put_fat+0xa0>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	7013      	strb	r3, [r2, #0]
			bc++;
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	3301      	adds	r3, #1
 8003084:	61bb      	str	r3, [r7, #24]
			fs->wflag = 1;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2201      	movs	r2, #1
 800308a:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	0a5b      	lsrs	r3, r3, #9
 8003094:	4413      	add	r3, r2
 8003096:	4619      	mov	r1, r3
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f7ff fe0b 	bl	8002cb4 <move_window>
 800309e:	4603      	mov	r3, r0
 80030a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80030a2:	7ffb      	ldrb	r3, [r7, #31]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f040 808e 	bne.w	80031c6 <put_fat+0x1ea>
			p = &fs->win[bc % SS(fs)];
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b0:	3330      	adds	r3, #48	; 0x30
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	4413      	add	r3, r2
 80030b6:	3304      	adds	r3, #4
 80030b8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <put_fat+0xf0>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	091b      	lsrs	r3, r3, #4
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	e00e      	b.n	80030ea <put_fat+0x10e>
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	b25b      	sxtb	r3, r3
 80030d2:	f023 030f 	bic.w	r3, r3, #15
 80030d6:	b25a      	sxtb	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	0a1b      	lsrs	r3, r3, #8
 80030dc:	b25b      	sxtb	r3, r3
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	b25b      	sxtb	r3, r3
 80030e4:	4313      	orrs	r3, r2
 80030e6:	b25b      	sxtb	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	7013      	strb	r3, [r2, #0]
			break;
 80030ee:	e06f      	b.n	80031d0 <put_fat+0x1f4>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	4413      	add	r3, r2
 80030fa:	4619      	mov	r1, r3
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f7ff fdd9 	bl	8002cb4 <move_window>
 8003102:	4603      	mov	r3, r0
 8003104:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003106:	7ffb      	ldrb	r3, [r7, #31]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d15e      	bne.n	80031ca <put_fat+0x1ee>
			p = &fs->win[clst * 2 % SS(fs)];
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003114:	3330      	adds	r3, #48	; 0x30
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	4413      	add	r3, r2
 800311a:	3304      	adds	r3, #4
 800311c:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	3301      	adds	r3, #1
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	1212      	asrs	r2, r2, #8
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]
			break;
 8003132:	e04d      	b.n	80031d0 <put_fat+0x1f4>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	09db      	lsrs	r3, r3, #7
 800313c:	4413      	add	r3, r2
 800313e:	4619      	mov	r1, r3
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f7ff fdb7 	bl	8002cb4 <move_window>
 8003146:	4603      	mov	r3, r0
 8003148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800314a:	7ffb      	ldrb	r3, [r7, #31]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d13e      	bne.n	80031ce <put_fat+0x1f2>
			p = &fs->win[clst * 4 % SS(fs)];
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8003158:	3330      	adds	r3, #48	; 0x30
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	4413      	add	r3, r2
 800315e:	3304      	adds	r3, #4
 8003160:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	3303      	adds	r3, #3
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	061a      	lsls	r2, r3, #24
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	3302      	adds	r3, #2
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	041b      	lsls	r3, r3, #16
 8003172:	4313      	orrs	r3, r2
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	3201      	adds	r2, #1
 8003178:	7812      	ldrb	r2, [r2, #0]
 800317a:	0212      	lsls	r2, r2, #8
 800317c:	4313      	orrs	r3, r2
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	7812      	ldrb	r2, [r2, #0]
 8003182:	4313      	orrs	r3, r2
 8003184:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	4313      	orrs	r3, r2
 800318c:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	b2da      	uxtb	r2, r3
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	701a      	strb	r2, [r3, #0]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	3301      	adds	r3, #1
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	1212      	asrs	r2, r2, #8
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	3302      	adds	r3, #2
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	0c12      	lsrs	r2, r2, #16
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	701a      	strb	r2, [r3, #0]
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	3303      	adds	r3, #3
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	0e12      	lsrs	r2, r2, #24
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	701a      	strb	r2, [r3, #0]
			break;
 80031ba:	e009      	b.n	80031d0 <put_fat+0x1f4>

		default :
			res = FR_INT_ERR;
 80031bc:	2302      	movs	r3, #2
 80031be:	77fb      	strb	r3, [r7, #31]
 80031c0:	e006      	b.n	80031d0 <put_fat+0x1f4>
	} else {
		switch (fs->fs_type) {
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
 80031c2:	bf00      	nop
 80031c4:	e004      	b.n	80031d0 <put_fat+0x1f4>
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
 80031c6:	bf00      	nop
 80031c8:	e002      	b.n	80031d0 <put_fat+0x1f4>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
			break;

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
			if (res != FR_OK) break;
 80031ca:	bf00      	nop
 80031cc:	e000      	b.n	80031d0 <put_fat+0x1f4>
			ST_WORD(p, (WORD)val);
			break;

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
			if (res != FR_OK) break;
 80031ce:	bf00      	nop
			break;

		default :
			res = FR_INT_ERR;
		}
		fs->wflag = 1;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2201      	movs	r2, #1
 80031d4:	711a      	strb	r2, [r3, #4]
	}

	return res;
 80031d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3720      	adds	r7, #32
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d904      	bls.n	80031fa <remove_chain+0x1a>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699a      	ldr	r2, [r3, #24]
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d802      	bhi.n	8003200 <remove_chain+0x20>
		res = FR_INT_ERR;
 80031fa:	2302      	movs	r3, #2
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	e039      	b.n	8003274 <remove_chain+0x94>

	} else {
		res = FR_OK;
 8003200:	2300      	movs	r3, #0
 8003202:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003204:	e02d      	b.n	8003262 <remove_chain+0x82>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8003206:	6839      	ldr	r1, [r7, #0]
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f7ff fe35 	bl	8002e78 <get_fat>
 800320e:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d02b      	beq.n	800326e <remove_chain+0x8e>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d102      	bne.n	8003222 <remove_chain+0x42>
 800321c:	2302      	movs	r3, #2
 800321e:	73fb      	strb	r3, [r7, #15]
 8003220:	e028      	b.n	8003274 <remove_chain+0x94>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003228:	d102      	bne.n	8003230 <remove_chain+0x50>
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
 800322e:	e021      	b.n	8003274 <remove_chain+0x94>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8003230:	2200      	movs	r2, #0
 8003232:	6839      	ldr	r1, [r7, #0]
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f7ff fed1 	bl	8002fdc <put_fat>
 800323a:	4603      	mov	r3, r0
 800323c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d116      	bne.n	8003272 <remove_chain+0x92>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324c:	d007      	beq.n	800325e <remove_chain+0x7e>
				fs->free_clust++;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	611a      	str	r2, [r3, #16]
				fs->fsi_flag = 1;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	715a      	strb	r2, [r3, #5]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	603b      	str	r3, [r7, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699a      	ldr	r2, [r3, #24]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d8cc      	bhi.n	8003206 <remove_chain+0x26>
 800326c:	e002      	b.n	8003274 <remove_chain+0x94>
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
 800326e:	bf00      	nop
 8003270:	e000      	b.n	8003274 <remove_chain+0x94>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
			if (res != FR_OK) break;
 8003272:	bf00      	nop
#endif
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
 8003274:	7bfb      	ldrb	r3, [r7, #15]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop

08003280 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d004      	beq.n	80032a6 <create_chain+0x26>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699a      	ldr	r2, [r3, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d815      	bhi.n	80032d2 <create_chain+0x52>
 80032a6:	2301      	movs	r3, #1
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	e012      	b.n	80032d2 <create_chain+0x52>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 80032ac:	6839      	ldr	r1, [r7, #0]
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7ff fde2 	bl	8002e78 <get_fat>
 80032b4:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* It is an invalid cluster */
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d801      	bhi.n	80032c0 <create_chain+0x40>
 80032bc:	2301      	movs	r3, #1
 80032be:	e064      	b.n	800338a <create_chain+0x10a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	699a      	ldr	r2, [r3, #24]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d901      	bls.n	80032ce <create_chain+0x4e>
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	e05d      	b.n	800338a <create_chain+0x10a>
		scl = clst;
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	3301      	adds	r3, #1
 80032da:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	699a      	ldr	r2, [r3, #24]
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d807      	bhi.n	80032f6 <create_chain+0x76>
			ncl = 2;
 80032e6:	2302      	movs	r3, #2
 80032e8:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d901      	bls.n	80032f6 <create_chain+0x76>
 80032f2:	2300      	movs	r3, #0
 80032f4:	e049      	b.n	800338a <create_chain+0x10a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80032f6:	6979      	ldr	r1, [r7, #20]
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7ff fdbd 	bl	8002e78 <get_fat>
 80032fe:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00e      	beq.n	8003324 <create_chain+0xa4>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330c:	d002      	beq.n	8003314 <create_chain+0x94>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <create_chain+0x98>
			return cs;
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	e038      	b.n	800338a <create_chain+0x10a>
		if (ncl == scl) return 0;		/* No free cluster */
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	429a      	cmp	r2, r3
 800331e:	d1da      	bne.n	80032d6 <create_chain+0x56>
 8003320:	2300      	movs	r3, #0
 8003322:	e032      	b.n	800338a <create_chain+0x10a>
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
		if (cs == 0) break;				/* Found a free cluster */
 8003324:	bf00      	nop
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8003326:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800332a:	6979      	ldr	r1, [r7, #20]
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff fe55 	bl	8002fdc <put_fat>
 8003332:	4603      	mov	r3, r0
 8003334:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8003336:	7bfb      	ldrb	r3, [r7, #15]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d109      	bne.n	8003350 <create_chain+0xd0>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d006      	beq.n	8003350 <create_chain+0xd0>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	6839      	ldr	r1, [r7, #0]
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff fe48 	bl	8002fdc <put_fat>
 800334c:	4603      	mov	r3, r0
 800334e:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d110      	bne.n	8003378 <create_chain+0xf8>
		fs->last_clust = ncl;			/* Update FSINFO */
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d010      	beq.n	8003388 <create_chain+0x108>
			fs->free_clust--;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	1e5a      	subs	r2, r3, #1
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag = 1;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	715a      	strb	r2, [r3, #5]
 8003376:	e007      	b.n	8003388 <create_chain+0x108>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d102      	bne.n	8003384 <create_chain+0x104>
 800337e:	f04f 33ff 	mov.w	r3, #4294967295
 8003382:	e000      	b.n	8003386 <create_chain+0x106>
 8003384:	2301      	movs	r3, #1
 8003386:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8003388:	697b      	ldr	r3, [r7, #20]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3718      	adds	r7, #24
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop

08003394 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Index of directory table */
)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	807b      	strh	r3, [r7, #2]
	DWORD clst;
	WORD ic;


	dj->index = idx;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	887a      	ldrh	r2, [r7, #2]
 80033a4:	80da      	strh	r2, [r3, #6]
	clst = dj->sclust;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	60fb      	str	r3, [r7, #12]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d005      	beq.n	80033be <dir_sdi+0x2a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699a      	ldr	r2, [r3, #24]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d801      	bhi.n	80033c2 <dir_sdi+0x2e>
		return FR_INT_ERR;
 80033be:	2302      	movs	r3, #2
 80033c0:	e066      	b.n	8003490 <dir_sdi+0xfc>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d108      	bne.n	80033da <dir_sdi+0x46>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d103      	bne.n	80033da <dir_sdi+0x46>
		clst = dj->fs->dirbase;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	60fb      	str	r3, [r7, #12]

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d114      	bne.n	800340a <dir_sdi+0x76>
		dj->clust = clst;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	60da      	str	r2, [r3, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	891b      	ldrh	r3, [r3, #8]
 80033ec:	887a      	ldrh	r2, [r7, #2]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d301      	bcc.n	80033f6 <dir_sdi+0x62>
			return FR_INT_ERR;
 80033f2:	2302      	movs	r3, #2
 80033f4:	e04c      	b.n	8003490 <dir_sdi+0xfc>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fc:	887a      	ldrh	r2, [r7, #2]
 80033fe:	0912      	lsrs	r2, r2, #4
 8003400:	b292      	uxth	r2, r2
 8003402:	441a      	add	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	611a      	str	r2, [r3, #16]
 8003408:	e036      	b.n	8003478 <dir_sdi+0xe4>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	789b      	ldrb	r3, [r3, #2]
 8003410:	b29b      	uxth	r3, r3
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	817b      	strh	r3, [r7, #10]
		while (idx >= ic) {	/* Follow cluster chain */
 8003416:	e01b      	b.n	8003450 <dir_sdi+0xbc>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68f9      	ldr	r1, [r7, #12]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fd2a 	bl	8002e78 <get_fat>
 8003424:	60f8      	str	r0, [r7, #12]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342c:	d101      	bne.n	8003432 <dir_sdi+0x9e>
 800342e:	2301      	movs	r3, #1
 8003430:	e02e      	b.n	8003490 <dir_sdi+0xfc>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d905      	bls.n	8003444 <dir_sdi+0xb0>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	429a      	cmp	r2, r3
 8003442:	d801      	bhi.n	8003448 <dir_sdi+0xb4>
				return FR_INT_ERR;
 8003444:	2302      	movs	r3, #2
 8003446:	e023      	b.n	8003490 <dir_sdi+0xfc>
			idx -= ic;
 8003448:	887a      	ldrh	r2, [r7, #2]
 800344a:	897b      	ldrh	r3, [r7, #10]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	807b      	strh	r3, [r7, #2]
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
 8003450:	887a      	ldrh	r2, [r7, #2]
 8003452:	897b      	ldrh	r3, [r7, #10]
 8003454:	429a      	cmp	r2, r3
 8003456:	d2df      	bcs.n	8003418 <dir_sdi+0x84>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
				return FR_INT_ERR;
			idx -= ic;
		}
		dj->clust = clst;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	60da      	str	r2, [r3, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68f9      	ldr	r1, [r7, #12]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff fce9 	bl	8002e3c <clust2sect>
 800346a:	4602      	mov	r2, r0
 800346c:	887b      	ldrh	r3, [r7, #2]
 800346e:	091b      	lsrs	r3, r3, #4
 8003470:	b29b      	uxth	r3, r3
 8003472:	441a      	add	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	611a      	str	r2, [r3, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8003480:	887b      	ldrh	r3, [r7, #2]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	015b      	lsls	r3, r3, #5
 8003488:	441a      	add	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	615a      	str	r2, [r3, #20]

	return FR_OK;	/* Seek succeeded */
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR *dj,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	88db      	ldrh	r3, [r3, #6]
 80034a6:	3301      	adds	r3, #1
 80034a8:	813b      	strh	r3, [r7, #8]
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 80034aa:	893b      	ldrh	r3, [r7, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <dir_next+0x20>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691b      	ldr	r3, [r3, #16]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <dir_next+0x24>
		return FR_NO_FILE;
 80034b8:	2304      	movs	r3, #4
 80034ba:	e0bb      	b.n	8003634 <dir_next+0x19c>

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 80034bc:	893b      	ldrh	r3, [r7, #8]
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f040 80a6 	bne.w	8003616 <dir_next+0x17e>
		dj->sect++;					/* Next sector */
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	1c5a      	adds	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	611a      	str	r2, [r3, #16]

		if (dj->clust == 0) {	/* Static table */
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d108      	bne.n	80034ee <dir_next+0x56>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	891b      	ldrh	r3, [r3, #8]
 80034e2:	893a      	ldrh	r2, [r7, #8]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	f0c0 8096 	bcc.w	8003616 <dir_next+0x17e>
				return FR_NO_FILE;
 80034ea:	2304      	movs	r3, #4
 80034ec:	e0a2      	b.n	8003634 <dir_next+0x19c>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 80034ee:	893b      	ldrh	r3, [r7, #8]
 80034f0:	091b      	lsrs	r3, r3, #4
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	789b      	ldrb	r3, [r3, #2]
 80034fc:	3b01      	subs	r3, #1
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 8088 	bne.w	8003616 <dir_next+0x17e>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	4619      	mov	r1, r3
 8003510:	4610      	mov	r0, r2
 8003512:	f7ff fcb1 	bl	8002e78 <get_fat>
 8003516:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d801      	bhi.n	8003522 <dir_next+0x8a>
 800351e:	2302      	movs	r3, #2
 8003520:	e088      	b.n	8003634 <dir_next+0x19c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003528:	d101      	bne.n	800352e <dir_next+0x96>
 800352a:	2301      	movs	r3, #1
 800352c:	e082      	b.n	8003634 <dir_next+0x19c>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699a      	ldr	r2, [r3, #24]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	429a      	cmp	r2, r3
 8003538:	d861      	bhi.n	80035fe <dir_next+0x166>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <dir_next+0xac>
 8003540:	2304      	movs	r3, #4
 8003542:	e077      	b.n	8003634 <dir_next+0x19c>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	4619      	mov	r1, r3
 800354e:	4610      	mov	r0, r2
 8003550:	f7ff fe96 	bl	8003280 <create_chain>
 8003554:	60f8      	str	r0, [r7, #12]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <dir_next+0xc8>
 800355c:	2307      	movs	r3, #7
 800355e:	e069      	b.n	8003634 <dir_next+0x19c>
					if (clst == 1) return FR_INT_ERR;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <dir_next+0xd2>
 8003566:	2302      	movs	r3, #2
 8003568:	e064      	b.n	8003634 <dir_next+0x19c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d101      	bne.n	8003576 <dir_next+0xde>
 8003572:	2301      	movs	r3, #1
 8003574:	e05e      	b.n	8003634 <dir_next+0x19c>
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fb54 	bl	8002c28 <sync_window>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <dir_next+0xf2>
 8003586:	2301      	movs	r3, #1
 8003588:	e054      	b.n	8003634 <dir_next+0x19c>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3334      	adds	r3, #52	; 0x34
 8003590:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003594:	2100      	movs	r1, #0
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff faec 	bl	8002b74 <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681c      	ldr	r4, [r3, #0]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68f9      	ldr	r1, [r7, #12]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fc48 	bl	8002e3c <clust2sect>
 80035ac:	4603      	mov	r3, r0
 80035ae:	6323      	str	r3, [r4, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80035b0:	2300      	movs	r3, #0
 80035b2:	72fb      	strb	r3, [r7, #11]
 80035b4:	e015      	b.n	80035e2 <dir_next+0x14a>
						dj->fs->wflag = 1;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2201      	movs	r2, #1
 80035bc:	711a      	strb	r2, [r3, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff fb30 	bl	8002c28 <sync_window>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <dir_next+0x13a>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e030      	b.n	8003634 <dir_next+0x19c>
						dj->fs->winsect++;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035d8:	3201      	adds	r2, #1
 80035da:	631a      	str	r2, [r3, #48]	; 0x30
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80035dc:	7afb      	ldrb	r3, [r7, #11]
 80035de:	3301      	adds	r3, #1
 80035e0:	72fb      	strb	r3, [r7, #11]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	789b      	ldrb	r3, [r3, #2]
 80035e8:	7afa      	ldrb	r2, [r7, #11]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d3e3      	bcc.n	80035b6 <dir_next+0x11e>
						dj->fs->wflag = 1;
						if (sync_window(dj->fs)) return FR_DISK_ERR;
						dj->fs->winsect++;
					}
					dj->fs->winsect -= c;						/* Rewind window address */
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80035f8:	7afa      	ldrb	r2, [r7, #11]
 80035fa:	1a8a      	subs	r2, r1, r2
 80035fc:	631a      	str	r2, [r3, #48]	; 0x30
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	60da      	str	r2, [r3, #12]
				dj->sect = clust2sect(dj->fs, clst);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68f9      	ldr	r1, [r7, #12]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff fc16 	bl	8002e3c <clust2sect>
 8003610:	4602      	mov	r2, r0
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dj->index = i;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	893a      	ldrh	r2, [r7, #8]
 800361a:	80da      	strh	r2, [r3, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8003624:	893b      	ldrh	r3, [r7, #8]
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	015b      	lsls	r3, r3, #5
 800362c:	441a      	add	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	615a      	str	r2, [r3, #20]

	return FR_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	bd90      	pop	{r4, r7, pc}

0800363c <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dj,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dj, 0);
 8003646:	2100      	movs	r1, #0
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f7ff fea3 	bl	8003394 <dir_sdi>
 800364e:	4603      	mov	r3, r0
 8003650:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d12d      	bne.n	80036b4 <dir_alloc+0x78>
		n = 0;
 8003658:	2300      	movs	r3, #0
 800365a:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dj->fs, dj->sect);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	4619      	mov	r1, r3
 8003666:	4610      	mov	r0, r2
 8003668:	f7ff fb24 	bl	8002cb4 <move_window>
 800366c:	4603      	mov	r3, r0
 800366e:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d11d      	bne.n	80036b2 <dir_alloc+0x76>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2be5      	cmp	r3, #229	; 0xe5
 800367e:	d004      	beq.n	800368a <dir_alloc+0x4e>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <dir_alloc+0x5e>
				if (++n == nent) break;	/* A block of contiguous entry is found */
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	3301      	adds	r3, #1
 800368e:	60bb      	str	r3, [r7, #8]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	429a      	cmp	r2, r3
 8003696:	d102      	bne.n	800369e <dir_alloc+0x62>
 8003698:	e00c      	b.n	80036b4 <dir_alloc+0x78>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800369a:	2300      	movs	r3, #0
 800369c:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 800369e:	2101      	movs	r1, #1
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f7ff fef9 	bl	8003498 <dir_next>
 80036a6:	4603      	mov	r3, r0
 80036a8:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0d5      	beq.n	800365c <dir_alloc+0x20>
 80036b0:	e000      	b.n	80036b4 <dir_alloc+0x78>
	res = dir_sdi(dj, 0);
	if (res == FR_OK) {
		n = 0;
		do {
			res = move_window(dj->fs, dj->sect);
			if (res != FR_OK) break;
 80036b2:	bf00      	nop
				n = 0;					/* Not a blank entry. Restart to search */
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
		} while (res == FR_OK);
	}
	return res;
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop

080036c0 <ld_clust>:
static
DWORD ld_clust (
	FATFS *fs,	/* Pointer to the fs object */
	BYTE *dir	/* Pointer to the directory entry */
)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	331b      	adds	r3, #27
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	021b      	lsls	r3, r3, #8
 80036d2:	b21a      	sxth	r2, r3
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	331a      	adds	r3, #26
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	b21b      	sxth	r3, r3
 80036dc:	4313      	orrs	r3, r2
 80036de:	b21b      	sxth	r3, r3
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b03      	cmp	r3, #3
 80036ea:	d10f      	bne.n	800370c <ld_clust+0x4c>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	3315      	adds	r3, #21
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	b21a      	sxth	r2, r3
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	3314      	adds	r3, #20
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	b21b      	sxth	r3, r3
 80036fe:	4313      	orrs	r3, r2
 8003700:	b21b      	sxth	r3, r3
 8003702:	b29b      	uxth	r3, r3
 8003704:	041b      	lsls	r3, r3, #16
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	4313      	orrs	r3, r2
 800370a:	60fb      	str	r3, [r7, #12]

	return cl;
 800370c:	68fb      	ldr	r3, [r7, #12]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr

08003718 <st_clust>:
static
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
	ST_WORD(dir+DIR_FstClusLO, cl);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	331a      	adds	r3, #26
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	b2d2      	uxtb	r2, r2
 800372a:	701a      	strb	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	331b      	adds	r3, #27
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	1212      	asrs	r2, r2, #8
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3314      	adds	r3, #20
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	0c12      	lsrs	r2, r2, #16
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3315      	adds	r3, #21
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	0c12      	lsrs	r2, r2, #16
 800374c:	1212      	asrs	r2, r2, #8
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8003764:	2100      	movs	r1, #0
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7ff fe14 	bl	8003394 <dir_sdi>
 800376c:	4603      	mov	r3, r0
 800376e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8003770:	7dfb      	ldrb	r3, [r7, #23]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <dir_find+0x1e>
 8003776:	7dfb      	ldrb	r3, [r7, #23]
 8003778:	e037      	b.n	80037ea <dir_find+0x8e>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	4619      	mov	r1, r3
 8003784:	4610      	mov	r0, r2
 8003786:	f7ff fa95 	bl	8002cb4 <move_window>
 800378a:	4603      	mov	r3, r0
 800378c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800378e:	7dfb      	ldrb	r3, [r7, #23]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d126      	bne.n	80037e2 <dir_find+0x86>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d102      	bne.n	80037ac <dir_find+0x50>
 80037a6:	2304      	movs	r3, #4
 80037a8:	75fb      	strb	r3, [r7, #23]
 80037aa:	e01d      	b.n	80037e8 <dir_find+0x8c>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	330b      	adds	r3, #11
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	f003 0308 	and.w	r3, r3, #8
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <dir_find+0x72>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	220b      	movs	r2, #11
 80037c0:	4619      	mov	r1, r3
 80037c2:	6938      	ldr	r0, [r7, #16]
 80037c4:	f7ff f9f0 	bl	8002ba8 <mem_cmp>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00b      	beq.n	80037e6 <dir_find+0x8a>
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
 80037ce:	2100      	movs	r1, #0
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f7ff fe61 	bl	8003498 <dir_next>
 80037d6:	4603      	mov	r3, r0
 80037d8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80037da:	7dfb      	ldrb	r3, [r7, #23]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0cc      	beq.n	800377a <dir_find+0x1e>
 80037e0:	e002      	b.n	80037e8 <dir_find+0x8c>
#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
		if (res != FR_OK) break;
 80037e2:	bf00      	nop
 80037e4:	e000      	b.n	80037e8 <dir_find+0x8c>
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
 80037e6:	bf00      	nop
#endif
		res = dir_next(dj, 0);		/* Next entry */
	} while (res == FR_OK);

	return res;
 80037e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3718      	adds	r7, #24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop

080037f4 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
				res = dir_next(dj, 0);	/* Next entry */
			} while (res == FR_OK && --ne);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
 80037fc:	2101      	movs	r1, #1
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7ff ff1c 	bl	800363c <dir_alloc>
 8003804:	4603      	mov	r3, r0
 8003806:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d11f      	bne.n	800384e <dir_register+0x5a>
		res = move_window(dj->fs, dj->sect);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	4619      	mov	r1, r3
 8003818:	4610      	mov	r0, r2
 800381a:	f7ff fa4b 	bl	8002cb4 <move_window>
 800381e:	4603      	mov	r3, r0
 8003820:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003822:	7bfb      	ldrb	r3, [r7, #15]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d112      	bne.n	800384e <dir_register+0x5a>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	2220      	movs	r2, #32
 800382e:	2100      	movs	r1, #0
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff f99f 	bl	8002b74 <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6958      	ldr	r0, [r3, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	220b      	movs	r2, #11
 8003840:	4619      	mov	r1, r3
 8003842:	f7ff f979 	bl	8002b38 <mem_cpy>
#if _USE_LFN
			dj->dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dj->fs->wflag = 1;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2201      	movs	r2, #1
 800384c:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 800384e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e002      	b.n	8003870 <create_name+0x18>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	3301      	adds	r3, #1
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b2f      	cmp	r3, #47	; 0x2f
 8003876:	d0f8      	beq.n	800386a <create_name+0x12>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b5c      	cmp	r3, #92	; 0x5c
 800387e:	d0f4      	beq.n	800386a <create_name+0x12>
	sfn = dj->fn;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8003886:	220b      	movs	r2, #11
 8003888:	2120      	movs	r1, #32
 800388a:	68b8      	ldr	r0, [r7, #8]
 800388c:	f7ff f972 	bl	8002b74 <mem_set>
	si = i = b = 0; ni = 8;
 8003890:	2300      	movs	r3, #0
 8003892:	77fb      	strb	r3, [r7, #31]
 8003894:	2300      	movs	r3, #0
 8003896:	613b      	str	r3, [r7, #16]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	2308      	movs	r3, #8
 800389e:	61bb      	str	r3, [r7, #24]
		sfn[NS] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	617a      	str	r2, [r7, #20]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4413      	add	r3, r2
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 80038ae:	7fbb      	ldrb	r3, [r7, #30]
 80038b0:	2b20      	cmp	r3, #32
 80038b2:	d953      	bls.n	800395c <create_name+0x104>
 80038b4:	7fbb      	ldrb	r3, [r7, #30]
 80038b6:	2b2f      	cmp	r3, #47	; 0x2f
 80038b8:	d050      	beq.n	800395c <create_name+0x104>
 80038ba:	7fbb      	ldrb	r3, [r7, #30]
 80038bc:	2b5c      	cmp	r3, #92	; 0x5c
 80038be:	d04d      	beq.n	800395c <create_name+0x104>
		if (c == '.' || i >= ni) {
 80038c0:	7fbb      	ldrb	r3, [r7, #30]
 80038c2:	2b2e      	cmp	r3, #46	; 0x2e
 80038c4:	d003      	beq.n	80038ce <create_name+0x76>
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d30f      	bcc.n	80038ee <create_name+0x96>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d102      	bne.n	80038da <create_name+0x82>
 80038d4:	7fbb      	ldrb	r3, [r7, #30]
 80038d6:	2b2e      	cmp	r3, #46	; 0x2e
 80038d8:	d001      	beq.n	80038de <create_name+0x86>
 80038da:	2306      	movs	r3, #6
 80038dc:	e073      	b.n	80039c6 <create_name+0x16e>
			i = 8; ni = 11;
 80038de:	2308      	movs	r3, #8
 80038e0:	613b      	str	r3, [r7, #16]
 80038e2:	230b      	movs	r3, #11
 80038e4:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 80038e6:	7ffb      	ldrb	r3, [r7, #31]
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	77fb      	strb	r3, [r7, #31]
 80038ec:	e035      	b.n	800395a <create_name+0x102>
		}
		if (c >= 0x80) {				/* Extended char? */
 80038ee:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	da08      	bge.n	8003908 <create_name+0xb0>
			b |= 3;						/* Eliminate NT flag */
 80038f6:	7ffb      	ldrb	r3, [r7, #31]
 80038f8:	f043 0303 	orr.w	r3, r3, #3
 80038fc:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended chars (SBCS cfg) */
 80038fe:	7fbb      	ldrb	r3, [r7, #30]
 8003900:	3b80      	subs	r3, #128	; 0x80
 8003902:	4a33      	ldr	r2, [pc, #204]	; (80039d0 <create_name+0x178>)
 8003904:	5cd3      	ldrb	r3, [r2, r3]
 8003906:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8003908:	7fbb      	ldrb	r3, [r7, #30]
 800390a:	4619      	mov	r1, r3
 800390c:	4831      	ldr	r0, [pc, #196]	; (80039d4 <create_name+0x17c>)
 800390e:	f7ff f971 	bl	8002bf4 <chk_chr>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <create_name+0xc4>
				return FR_INVALID_NAME;
 8003918:	2306      	movs	r3, #6
 800391a:	e054      	b.n	80039c6 <create_name+0x16e>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800391c:	7fbb      	ldrb	r3, [r7, #30]
 800391e:	2b40      	cmp	r3, #64	; 0x40
 8003920:	d907      	bls.n	8003932 <create_name+0xda>
 8003922:	7fbb      	ldrb	r3, [r7, #30]
 8003924:	2b5a      	cmp	r3, #90	; 0x5a
 8003926:	d804      	bhi.n	8003932 <create_name+0xda>
				b |= 2;
 8003928:	7ffb      	ldrb	r3, [r7, #31]
 800392a:	f043 0302 	orr.w	r3, r3, #2
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e00c      	b.n	800394c <create_name+0xf4>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 8003932:	7fbb      	ldrb	r3, [r7, #30]
 8003934:	2b60      	cmp	r3, #96	; 0x60
 8003936:	d909      	bls.n	800394c <create_name+0xf4>
 8003938:	7fbb      	ldrb	r3, [r7, #30]
 800393a:	2b7a      	cmp	r3, #122	; 0x7a
 800393c:	d806      	bhi.n	800394c <create_name+0xf4>
					b |= 1; c -= 0x20;
 800393e:	7ffb      	ldrb	r3, [r7, #31]
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	77fb      	strb	r3, [r7, #31]
 8003946:	7fbb      	ldrb	r3, [r7, #30]
 8003948:	3b20      	subs	r3, #32
 800394a:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	613a      	str	r2, [r7, #16]
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	4413      	add	r3, r2
 8003956:	7fba      	ldrb	r2, [r7, #30]
 8003958:	701a      	strb	r2, [r3, #0]
		}
	}
 800395a:	e7a1      	b.n	80038a0 <create_name+0x48>
	*path = &p[si];						/* Return pointer to the next segment */
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	441a      	add	r2, r3
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8003966:	7fbb      	ldrb	r3, [r7, #30]
 8003968:	2b20      	cmp	r3, #32
 800396a:	d801      	bhi.n	8003970 <create_name+0x118>
 800396c:	2304      	movs	r3, #4
 800396e:	e000      	b.n	8003972 <create_name+0x11a>
 8003970:	2300      	movs	r3, #0
 8003972:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d101      	bne.n	800397e <create_name+0x126>
 800397a:	2306      	movs	r3, #6
 800397c:	e023      	b.n	80039c6 <create_name+0x16e>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2be5      	cmp	r3, #229	; 0xe5
 8003984:	d102      	bne.n	800398c <create_name+0x134>
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2205      	movs	r2, #5
 800398a:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b08      	cmp	r3, #8
 8003990:	d102      	bne.n	8003998 <create_name+0x140>
 8003992:	7ffb      	ldrb	r3, [r7, #31]
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8003998:	7ffb      	ldrb	r3, [r7, #31]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d103      	bne.n	80039aa <create_name+0x152>
 80039a2:	7fbb      	ldrb	r3, [r7, #30]
 80039a4:	f043 0310 	orr.w	r3, r3, #16
 80039a8:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80039aa:	7ffb      	ldrb	r3, [r7, #31]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d103      	bne.n	80039bc <create_name+0x164>
 80039b4:	7fbb      	ldrb	r3, [r7, #30]
 80039b6:	f043 0308 	orr.w	r3, r3, #8
 80039ba:	77bb      	strb	r3, [r7, #30]

	sfn[NS] = c;		/* Store NT flag, File name is created */
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	330b      	adds	r3, #11
 80039c0:	7fba      	ldrb	r2, [r7, #30]
 80039c2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80039c4:	2300      	movs	r3, #0
#endif
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3720      	adds	r7, #32
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	080095a4 	.word	0x080095a4
 80039d4:	08008f38 	.word	0x08008f38

080039d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
	}
#else
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b2f      	cmp	r3, #47	; 0x2f
 80039e8:	d003      	beq.n	80039f2 <follow_path+0x1a>
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b5c      	cmp	r3, #92	; 0x5c
 80039f0:	d102      	bne.n	80039f8 <follow_path+0x20>
		path++;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	603b      	str	r3, [r7, #0]
	dj->sclust = 0;						/* Start from the root dir */
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b1f      	cmp	r3, #31
 8003a04:	d809      	bhi.n	8003a1a <follow_path+0x42>
		res = dir_sdi(dj, 0);
 8003a06:	2100      	movs	r1, #0
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff fcc3 	bl	8003394 <dir_sdi>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	73fb      	strb	r3, [r7, #15]
		dj->dir = 0;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	615a      	str	r2, [r3, #20]
 8003a18:	e043      	b.n	8003aa2 <follow_path+0xca>
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
 8003a1a:	463b      	mov	r3, r7
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7ff ff1a 	bl	8003858 <create_name>
 8003a24:	4603      	mov	r3, r0
 8003a26:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d132      	bne.n	8003a94 <follow_path+0xbc>
			res = dir_find(dj);				/* Find it */
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7ff fe94 	bl	800375c <dir_find>
 8003a34:	4603      	mov	r3, r0
 8003a36:	73fb      	strb	r3, [r7, #15]
			ns = *(dj->fn+NS);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	7adb      	ldrb	r3, [r3, #11]
 8003a3e:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <follow_path+0x84>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	2b04      	cmp	r3, #4
 8003a4a:	d125      	bne.n	8003a98 <follow_path+0xc0>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8003a4c:	7bbb      	ldrb	r3, [r7, #14]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d122      	bne.n	8003a9c <follow_path+0xc4>
 8003a56:	2305      	movs	r3, #5
 8003a58:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8003a5a:	e01f      	b.n	8003a9c <follow_path+0xc4>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8003a5c:	7bbb      	ldrb	r3, [r7, #14]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d11c      	bne.n	8003aa0 <follow_path+0xc8>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	330b      	adds	r3, #11
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	f003 0310 	and.w	r3, r3, #16
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d102      	bne.n	8003a80 <follow_path+0xa8>
				res = FR_NO_PATH; break;
 8003a7a:	2305      	movs	r3, #5
 8003a7c:	73fb      	strb	r3, [r7, #15]
 8003a7e:	e010      	b.n	8003aa2 <follow_path+0xca>
			}
			dj->sclust = ld_clust(dj->fs, dir);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68b9      	ldr	r1, [r7, #8]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff fe1a 	bl	80036c0 <ld_clust>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	609a      	str	r2, [r3, #8]
		}
 8003a92:	e7c2      	b.n	8003a1a <follow_path+0x42>
		res = dir_sdi(dj, 0);
		dj->dir = 0;
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
			if (res != FR_OK) break;
 8003a94:	bf00      	nop
 8003a96:	e004      	b.n	8003aa2 <follow_path+0xca>
			res = dir_find(dj);				/* Find it */
			ns = *(dj->fn+NS);
			if (res != FR_OK) {				/* Failed to find the object */
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 8003a98:	bf00      	nop
 8003a9a:	e002      	b.n	8003aa2 <follow_path+0xca>
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
				}
				break;
 8003a9c:	bf00      	nop
 8003a9e:	e000      	b.n	8003aa2 <follow_path+0xca>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 8003aa0:	bf00      	nop
			}
			dj->sclust = ld_clust(dj->fs, dir);
		}
	}

	return res;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	7858      	ldrb	r0, [r3, #1]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	f7fe ff54 	bl	8002970 <disk_read>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <check_fs+0x26>
		return 3;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e04a      	b.n	8003b68 <check_fs+0xbc>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f203 2332 	addw	r3, r3, #562	; 0x232
 8003ad8:	3301      	adds	r3, #1
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	021b      	lsls	r3, r3, #8
 8003ade:	b21a      	sxth	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3232 	ldrb.w	r3, [r3, #562]	; 0x232
 8003ae6:	b21b      	sxth	r3, r3
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	b21b      	sxth	r3, r3
 8003aec:	4a20      	ldr	r2, [pc, #128]	; (8003b70 <check_fs+0xc4>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d001      	beq.n	8003af6 <check_fs+0x4a>
		return 2;
 8003af2:	2302      	movs	r3, #2
 8003af4:	e038      	b.n	8003b68 <check_fs+0xbc>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	336a      	adds	r3, #106	; 0x6a
 8003afa:	3303      	adds	r3, #3
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	061a      	lsls	r2, r3, #24
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	336a      	adds	r3, #106	; 0x6a
 8003b04:	3302      	adds	r3, #2
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	326a      	adds	r2, #106	; 0x6a
 8003b10:	3201      	adds	r2, #1
 8003b12:	7812      	ldrb	r2, [r2, #0]
 8003b14:	0212      	lsls	r2, r2, #8
 8003b16:	4313      	orrs	r3, r2
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	f892 206a 	ldrb.w	r2, [r2, #106]	; 0x6a
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b24:	4a13      	ldr	r2, [pc, #76]	; (8003b74 <check_fs+0xc8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d101      	bne.n	8003b2e <check_fs+0x82>
		return 0;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	e01c      	b.n	8003b68 <check_fs+0xbc>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3386      	adds	r3, #134	; 0x86
 8003b32:	3303      	adds	r3, #3
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	061a      	lsls	r2, r3, #24
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3386      	adds	r3, #134	; 0x86
 8003b3c:	3302      	adds	r3, #2
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	041b      	lsls	r3, r3, #16
 8003b42:	4313      	orrs	r3, r2
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	3286      	adds	r2, #134	; 0x86
 8003b48:	3201      	adds	r2, #1
 8003b4a:	7812      	ldrb	r2, [r2, #0]
 8003b4c:	0212      	lsls	r2, r2, #8
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
 8003b56:	4313      	orrs	r3, r2
 8003b58:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b5c:	4a05      	ldr	r2, [pc, #20]	; (8003b74 <check_fs+0xc8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d101      	bne.n	8003b66 <check_fs+0xba>
		return 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	e000      	b.n	8003b68 <check_fs+0xbc>

	return 1;
 8003b66:	2301      	movs	r3, #1
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	ffffaa55 	.word	0xffffaa55
 8003b74:	00544146 	.word	0x00544146

08003b78 <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b092      	sub	sp, #72	; 0x48
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	4613      	mov	r3, r2
 8003b84:	71fb      	strb	r3, [r7, #7]
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	FATFS *fs;


	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
 8003b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	3b30      	subs	r3, #48	; 0x30
 8003b92:	643b      	str	r3, [r7, #64]	; 0x40
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 8003b94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b96:	2b09      	cmp	r3, #9
 8003b98:	d80b      	bhi.n	8003bb2 <chk_mounted+0x3a>
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	2b3a      	cmp	r3, #58	; 0x3a
 8003ba2:	d106      	bne.n	8003bb2 <chk_mounted+0x3a>
		p += 2; *path = p;				/* Return pointer to the path name */
 8003ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba6:	3302      	adds	r3, #2
 8003ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	e001      	b.n	8003bb6 <chk_mounted+0x3e>
	} else {							/* No drive number, use default drive */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
#else
		vol = 0;						/* Use drive 0 */
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	643b      	str	r3, [r7, #64]	; 0x40
#endif
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8003bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <chk_mounted+0x4e>
		return FR_INVALID_DRIVE;
 8003bc2:	230b      	movs	r3, #11
 8003bc4:	e273      	b.n	80040ae <chk_mounted+0x536>
	fs = FatFs[vol];					/* Get corresponding file system object */
 8003bc6:	4aaf      	ldr	r2, [pc, #700]	; (8003e84 <chk_mounted+0x30c>)
 8003bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bce:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <chk_mounted+0x62>
 8003bd6:	230c      	movs	r3, #12
 8003bd8:	e269      	b.n	80040ae <chk_mounted+0x536>

	ENTER_FF(fs);						/* Lock volume */

	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bde:	601a      	str	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d01a      	beq.n	8003c1e <chk_mounted+0xa6>
		stat = disk_status(fs->drv);
 8003be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bea:	785b      	ldrb	r3, [r3, #1]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7fe fe85 	bl	80028fc <disk_status>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8003bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10c      	bne.n	8003c1e <chk_mounted+0xa6>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d007      	beq.n	8003c1a <chk_mounted+0xa2>
 8003c0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <chk_mounted+0xa2>
				return FR_WRITE_PROTECTED;
 8003c16:	230a      	movs	r3, #10
 8003c18:	e249      	b.n	80040ae <chk_mounted+0x536>
			return FR_OK;				/* The file system object is valid */
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	e247      	b.n	80040ae <chk_mounted+0x536>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	785b      	ldrb	r3, [r3, #1]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fe fe29 	bl	8002888 <disk_initialize>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8003c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <chk_mounted+0xd4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e230      	b.n	80040ae <chk_mounted+0x536>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d007      	beq.n	8003c62 <chk_mounted+0xea>
 8003c52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c56:	f003 0304 	and.w	r3, r3, #4
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <chk_mounted+0xea>
		return FR_WRITE_PROTECTED;
 8003c5e:	230a      	movs	r3, #10
 8003c60:	e225      	b.n	80040ae <chk_mounted+0x536>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8003c62:	2300      	movs	r3, #0
 8003c64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c66:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003c68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c6a:	f7ff ff1f 	bl	8003aac <check_fs>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8003c74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d134      	bne.n	8003ce6 <chk_mounted+0x16e>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		if (pi) pi--;
 8003c82:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d004      	beq.n	8003c94 <chk_mounted+0x11c>
 8003c8a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
 8003c94:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003c9e:	3330      	adds	r3, #48	; 0x30
 8003ca0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	623b      	str	r3, [r7, #32]
		if (tbl[4]) {						/* Is the partition existing? */
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	3304      	adds	r3, #4
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d019      	beq.n	8003ce6 <chk_mounted+0x16e>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	330b      	adds	r3, #11
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	061a      	lsls	r2, r3, #24
 8003cba:	6a3b      	ldr	r3, [r7, #32]
 8003cbc:	330a      	adds	r3, #10
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	6a3a      	ldr	r2, [r7, #32]
 8003cc6:	3209      	adds	r2, #9
 8003cc8:	7812      	ldrb	r2, [r2, #0]
 8003cca:	0212      	lsls	r2, r2, #8
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	6a3a      	ldr	r2, [r7, #32]
 8003cd0:	3208      	adds	r2, #8
 8003cd2:	7812      	ldrb	r2, [r2, #0]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
			fmt = check_fs(fs, bsect);		/* Check the partition */
 8003cd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003cda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cdc:	f7ff fee6 	bl	8003aac <check_fs>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 8003ce6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d101      	bne.n	8003cf2 <chk_mounted+0x17a>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e1dd      	b.n	80040ae <chk_mounted+0x536>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8003cf2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <chk_mounted+0x186>
 8003cfa:	230d      	movs	r3, #13
 8003cfc:	e1d7      	b.n	80040ae <chk_mounted+0x536>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	b21a      	sxth	r2, r3
 8003d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d0e:	b21b      	sxth	r3, r3
 8003d10:	4313      	orrs	r3, r2
 8003d12:	b21b      	sxth	r3, r3
 8003d14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d18:	d001      	beq.n	8003d1e <chk_mounted+0x1a6>
		return FR_NO_FILESYSTEM;
 8003d1a:	230d      	movs	r3, #13
 8003d1c:	e1c7      	b.n	80040ae <chk_mounted+0x536>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8003d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d20:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003d24:	021b      	lsls	r3, r3, #8
 8003d26:	b21a      	sxth	r2, r3
 8003d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8003d2e:	b21b      	sxth	r3, r3
 8003d30:	4313      	orrs	r3, r2
 8003d32:	b21b      	sxth	r3, r3
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8003d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d112      	bne.n	8003d64 <chk_mounted+0x1ec>
 8003d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d40:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8003d44:	061a      	lsls	r2, r3, #24
 8003d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d48:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 8003d4c:	041b      	lsls	r3, r3, #16
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d52:	f892 2059 	ldrb.w	r2, [r2, #89]	; 0x59
 8003d56:	0212      	lsls	r2, r2, #8
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d5c:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
 8003d60:	4313      	orrs	r3, r2
 8003d62:	63bb      	str	r3, [r7, #56]	; 0x38
	fs->fsize = fasize;
 8003d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d68:	61da      	str	r2, [r3, #28]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8003d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d70:	77fb      	strb	r3, [r7, #31]
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	7ffa      	ldrb	r2, [r7, #31]
 8003d76:	70da      	strb	r2, [r3, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 8003d78:	7ffb      	ldrb	r3, [r7, #31]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d004      	beq.n	8003d88 <chk_mounted+0x210>
 8003d7e:	7ffb      	ldrb	r3, [r7, #31]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d001      	beq.n	8003d88 <chk_mounted+0x210>
 8003d84:	230d      	movs	r3, #13
 8003d86:	e192      	b.n	80040ae <chk_mounted+0x536>
	fasize *= b;										/* Number of sectors for FAT area */
 8003d88:	7ffa      	ldrb	r2, [r7, #31]
 8003d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8c:	fb02 f303 	mul.w	r3, r2, r3
 8003d90:	63bb      	str	r3, [r7, #56]	; 0x38

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 8003d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d98:	77fb      	strb	r3, [r7, #31]
 8003d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d9c:	7ffa      	ldrb	r2, [r7, #31]
 8003d9e:	709a      	strb	r2, [r3, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003da0:	7ffb      	ldrb	r3, [r7, #31]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <chk_mounted+0x23a>
 8003da6:	7ffa      	ldrb	r2, [r7, #31]
 8003da8:	7ffb      	ldrb	r3, [r7, #31]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <chk_mounted+0x23e>
 8003db2:	230d      	movs	r3, #13
 8003db4:	e17b      	b.n	80040ae <chk_mounted+0x536>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 8003db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	b21a      	sxth	r2, r3
 8003dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003dc6:	b21b      	sxth	r3, r3
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	b21b      	sxth	r3, r3
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd0:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 8003dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd4:	891b      	ldrh	r3, [r3, #8]
 8003dd6:	f003 030f 	and.w	r3, r3, #15
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <chk_mounted+0x26c>
 8003de0:	230d      	movs	r3, #13
 8003de2:	e164      	b.n	80040ae <chk_mounted+0x536>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8003dea:	021b      	lsls	r3, r3, #8
 8003dec:	b21a      	sxth	r2, r3
 8003dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df0:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003df4:	b21b      	sxth	r3, r3
 8003df6:	4313      	orrs	r3, r2
 8003df8:	b21b      	sxth	r3, r3
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	637b      	str	r3, [r7, #52]	; 0x34
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 8003dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d112      	bne.n	8003e2a <chk_mounted+0x2b2>
 8003e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e06:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 8003e0a:	061a      	lsls	r2, r3, #24
 8003e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e0e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003e12:	041b      	lsls	r3, r3, #16
 8003e14:	4313      	orrs	r3, r2
 8003e16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e18:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003e1c:	0212      	lsls	r2, r2, #8
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e22:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003e26:	4313      	orrs	r3, r2
 8003e28:	637b      	str	r3, [r7, #52]	; 0x34

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 8003e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e2c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e30:	021b      	lsls	r3, r3, #8
 8003e32:	b21a      	sxth	r2, r3
 8003e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e3a:	b21b      	sxth	r3, r3
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	b21b      	sxth	r3, r3
 8003e40:	83bb      	strh	r3, [r7, #28]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 8003e42:	8bbb      	ldrh	r3, [r7, #28]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <chk_mounted+0x2d4>
 8003e48:	230d      	movs	r3, #13
 8003e4a:	e130      	b.n	80040ae <chk_mounted+0x536>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 8003e4c:	8bba      	ldrh	r2, [r7, #28]
 8003e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e50:	4413      	add	r3, r2
 8003e52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e54:	8912      	ldrh	r2, [r2, #8]
 8003e56:	0912      	lsrs	r2, r2, #4
 8003e58:	b292      	uxth	r2, r2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003e5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d201      	bcs.n	8003e6a <chk_mounted+0x2f2>
 8003e66:	230d      	movs	r3, #13
 8003e68:	e121      	b.n	80040ae <chk_mounted+0x536>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8003e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e72:	7892      	ldrb	r2, [r2, #2]
 8003e74:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e78:	617b      	str	r3, [r7, #20]
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d103      	bne.n	8003e88 <chk_mounted+0x310>
 8003e80:	230d      	movs	r3, #13
 8003e82:	e114      	b.n	80040ae <chk_mounted+0x536>
 8003e84:	2000017c 	.word	0x2000017c
	fmt = FS_FAT12;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f640 72f5 	movw	r2, #4085	; 0xff5
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d902      	bls.n	8003e9e <chk_mounted+0x326>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d902      	bls.n	8003eae <chk_mounted+0x336>
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	1c9a      	adds	r2, r3, #2
 8003eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb4:	619a      	str	r2, [r3, #24]
	fs->volbase = bsect;								/* Volume start sector */
 8003eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003eba:	621a      	str	r2, [r3, #32]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8003ebc:	8bba      	ldrh	r2, [r7, #28]
 8003ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec0:	441a      	add	r2, r3
 8003ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec4:	625a      	str	r2, [r3, #36]	; 0x24
	fs->database = bsect + sysect;						/* Data start sector */
 8003ec6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	441a      	add	r2, r3
 8003ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ece:	62da      	str	r2, [r3, #44]	; 0x2c
	if (fmt == FS_FAT32) {
 8003ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d11e      	bne.n	8003f16 <chk_mounted+0x39e>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8003ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eda:	891b      	ldrh	r3, [r3, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <chk_mounted+0x36c>
 8003ee0:	230d      	movs	r3, #13
 8003ee2:	e0e4      	b.n	80040ae <chk_mounted+0x536>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 8003ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee6:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8003eea:	061a      	lsls	r2, r3, #24
 8003eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eee:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8003ef2:	041b      	lsls	r3, r3, #16
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ef8:	f892 2061 	ldrb.w	r2, [r2, #97]	; 0x61
 8003efc:	0212      	lsls	r2, r2, #8
 8003efe:	4313      	orrs	r3, r2
 8003f00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f02:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8003f06:	431a      	orrs	r2, r3
 8003f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0a:	629a      	str	r2, [r3, #40]	; 0x28
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 8003f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	633b      	str	r3, [r7, #48]	; 0x30
 8003f14:	e01f      	b.n	8003f56 <chk_mounted+0x3de>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8003f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f18:	891b      	ldrh	r3, [r3, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <chk_mounted+0x3aa>
 8003f1e:	230d      	movs	r3, #13
 8003f20:	e0c5      	b.n	80040ae <chk_mounted+0x536>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8003f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f28:	441a      	add	r2, r3
 8003f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f2c:	629a      	str	r2, [r3, #40]	; 0x28
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003f2e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d103      	bne.n	8003f3e <chk_mounted+0x3c6>
 8003f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	e00a      	b.n	8003f54 <chk_mounted+0x3dc>
 8003f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f40:	699a      	ldr	r2, [r3, #24]
 8003f42:	4613      	mov	r3, r2
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	4413      	add	r3, r2
 8003f48:	085a      	lsrs	r2, r3, #1
 8003f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	4413      	add	r3, r2
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
 8003f54:	633b      	str	r3, [r7, #48]	; 0x30
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 8003f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003f60:	0a5b      	lsrs	r3, r3, #9
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d201      	bcs.n	8003f6a <chk_mounted+0x3f2>
		return FR_NO_FILESYSTEM;
 8003f66:	230d      	movs	r3, #13
 8003f68:	e0a1      	b.n	80040ae <chk_mounted+0x536>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
 8003f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f70:	611a      	str	r2, [r3, #16]
	fs->last_clust = 0;
 8003f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f74:	2200      	movs	r2, #0
 8003f76:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
 8003f78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003f7c:	2b03      	cmp	r3, #3
 8003f7e:	f040 8081 	bne.w	8004084 <chk_mounted+0x50c>
	 	fs->fsi_flag = 0;
 8003f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f84:	2200      	movs	r2, #0
 8003f86:	715a      	strb	r2, [r3, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 8003f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8a:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003f8e:	021b      	lsls	r3, r3, #8
 8003f90:	b21a      	sxth	r2, r3
 8003f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f94:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003f98:	b21b      	sxth	r3, r3
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	b21b      	sxth	r3, r3
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fa4:	441a      	add	r2, r3
 8003fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa8:	615a      	str	r2, [r3, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8003faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fac:	7858      	ldrb	r0, [r3, #1]
 8003fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f7fe fcd9 	bl	8002970 <disk_read>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d15f      	bne.n	8004084 <chk_mounted+0x50c>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8003fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc6:	f893 3233 	ldrb.w	r3, [r3, #563]	; 0x233
 8003fca:	021b      	lsls	r3, r3, #8
 8003fcc:	b21a      	sxth	r2, r3
 8003fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd0:	f893 3232 	ldrb.w	r3, [r3, #562]	; 0x232
 8003fd4:	b21b      	sxth	r3, r3
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	b21b      	sxth	r3, r3

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8003fda:	4a37      	ldr	r2, [pc, #220]	; (80040b8 <chk_mounted+0x540>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d151      	bne.n	8004084 <chk_mounted+0x50c>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 8003fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003fe6:	061a      	lsls	r2, r3, #24
 8003fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fea:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003fee:	041b      	lsls	r3, r3, #16
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ff4:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 8003ff8:	0212      	lsls	r2, r2, #8
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ffe:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004002:	4313      	orrs	r3, r2
	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8004004:	4a2d      	ldr	r2, [pc, #180]	; (80040bc <chk_mounted+0x544>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d13c      	bne.n	8004084 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
 800400a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800400c:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8004010:	061a      	lsls	r2, r3, #24
 8004012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004014:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8004018:	041b      	lsls	r3, r3, #16
 800401a:	4313      	orrs	r3, r2
 800401c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800401e:	f892 2219 	ldrb.w	r2, [r2, #537]	; 0x219
 8004022:	0212      	lsls	r2, r2, #8
 8004024:	4313      	orrs	r3, r2
 8004026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004028:	f892 2218 	ldrb.w	r2, [r2, #536]	; 0x218
 800402c:	4313      	orrs	r3, r2
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 800402e:	4a24      	ldr	r2, [pc, #144]	; (80040c0 <chk_mounted+0x548>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d127      	bne.n	8004084 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8004034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004036:	f893 3223 	ldrb.w	r3, [r3, #547]	; 0x223
 800403a:	061a      	lsls	r2, r3, #24
 800403c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800403e:	f893 3222 	ldrb.w	r3, [r3, #546]	; 0x222
 8004042:	041b      	lsls	r3, r3, #16
 8004044:	4313      	orrs	r3, r2
 8004046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004048:	f892 2221 	ldrb.w	r2, [r2, #545]	; 0x221
 800404c:	0212      	lsls	r2, r2, #8
 800404e:	4313      	orrs	r3, r2
 8004050:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004052:	f892 2220 	ldrb.w	r2, [r2, #544]	; 0x220
 8004056:	431a      	orrs	r2, r3
 8004058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405a:	60da      	str	r2, [r3, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 800405c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800405e:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
 8004062:	061a      	lsls	r2, r3, #24
 8004064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004066:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 800406a:	041b      	lsls	r3, r3, #16
 800406c:	4313      	orrs	r3, r2
 800406e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004070:	f892 221d 	ldrb.w	r2, [r2, #541]	; 0x21d
 8004074:	0212      	lsls	r2, r2, #8
 8004076:	4313      	orrs	r3, r2
 8004078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800407a:	f892 221c 	ldrb.w	r2, [r2, #540]	; 0x21c
 800407e:	431a      	orrs	r2, r3
 8004080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004082:	611a      	str	r2, [r3, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800408a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800408c:	4b0d      	ldr	r3, [pc, #52]	; (80040c4 <chk_mounted+0x54c>)
 800408e:	881b      	ldrh	r3, [r3, #0]
 8004090:	3301      	adds	r3, #1
 8004092:	b29a      	uxth	r2, r3
 8004094:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <chk_mounted+0x54c>)
 8004096:	801a      	strh	r2, [r3, #0]
 8004098:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <chk_mounted+0x54c>)
 800409a:	881a      	ldrh	r2, [r3, #0]
 800409c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800409e:	80da      	strh	r2, [r3, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 80040a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a2:	2200      	movs	r2, #0
 80040a4:	631a      	str	r2, [r3, #48]	; 0x30
	fs->wflag = 0;
 80040a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a8:	2200      	movs	r2, #0
 80040aa:	711a      	strb	r2, [r3, #4]
#endif
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3748      	adds	r7, #72	; 0x48
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	ffffaa55 	.word	0xffffaa55
 80040bc:	41615252 	.word	0x41615252
 80040c0:	61417272 	.word	0x61417272
 80040c4:	20000180 	.word	0x20000180

080040c8 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00f      	beq.n	80040fa <validate+0x32>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00b      	beq.n	80040fa <validate+0x32>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d006      	beq.n	80040fa <validate+0x32>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	88da      	ldrh	r2, [r3, #6]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	889b      	ldrh	r3, [r3, #4]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d001      	beq.n	80040fe <validate+0x36>
		return FR_INVALID_OBJECT;
 80040fa:	2309      	movs	r3, #9
 80040fc:	e00d      	b.n	800411a <validate+0x52>

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	4618      	mov	r0, r3
 8004106:	f7fe fbf9 	bl	80028fc <disk_status>
 800410a:	4603      	mov	r3, r0
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <validate+0x50>
		return FR_NOT_READY;
 8004114:	2303      	movs	r3, #3
 8004116:	e000      	b.n	800411a <validate+0x52>

	return FR_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop

08004124 <f_mount>:

FRESULT f_mount (
	BYTE vol,		/* Logical drive number to be mounted/unmounted */
	FATFS *fs		/* Pointer to new file system object (NULL for unmount)*/
)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	6039      	str	r1, [r7, #0]
 800412e:	71fb      	strb	r3, [r7, #7]
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <f_mount+0x16>
		return FR_INVALID_DRIVE;
 8004136:	230b      	movs	r3, #11
 8004138:	e016      	b.n	8004168 <f_mount+0x44>
	rfs = FatFs[vol];			/* Get current fs object */
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	4a0d      	ldr	r2, [pc, #52]	; (8004174 <f_mount+0x50>)
 800413e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004142:	60fb      	str	r3, [r7, #12]

	if (rfs) {
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <f_mount+0x2c>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <f_mount+0x38>
		fs->fs_type = 0;		/* Clear new fs object */
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	4905      	ldr	r1, [pc, #20]	; (8004174 <f_mount+0x50>)
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return FR_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	bc80      	pop	{r7}
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	2000017c 	.word	0x2000017c

08004178 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b092      	sub	sp, #72	; 0x48
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	4613      	mov	r3, r2
 8004184:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <f_open+0x18>
 800418c:	2309      	movs	r3, #9
 800418e:	e129      	b.n	80043e4 <f_open+0x26c>
	fp->fs = 0;			/* Clear file object */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	601a      	str	r2, [r3, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	f003 031f 	and.w	r3, r3, #31
 800419c:	71fb      	strb	r3, [r7, #7]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	f023 0301 	bic.w	r3, r3, #1
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	f107 011c 	add.w	r1, r7, #28
 80041aa:	f107 0308 	add.w	r3, r7, #8
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff fce2 	bl	8003b78 <chk_mounted>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 80041ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f040 810e 	bne.w	80043e0 <f_open+0x268>
		INIT_BUF(dj);
 80041c4:	f107 0310 	add.w	r3, r7, #16
 80041c8:	637b      	str	r3, [r7, #52]	; 0x34
		res = follow_path(&dj, path);	/* Follow the file path */
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	f107 031c 	add.w	r3, r7, #28
 80041d0:	4611      	mov	r1, r2
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff fc00 	bl	80039d8 <follow_path>
 80041d8:	4603      	mov	r3, r0
 80041da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		dir = dj.dir;
 80041de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e0:	643b      	str	r3, [r7, #64]	; 0x40
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80041e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d105      	bne.n	80041f6 <f_open+0x7e>
			if (!dir)	/* Current dir itself */
 80041ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <f_open+0x7e>
				res = FR_INVALID_NAME;
 80041f0:	2306      	movs	r3, #6
 80041f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80041f6:	79fb      	ldrb	r3, [r7, #7]
 80041f8:	f003 031c 	and.w	r3, r3, #28
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 808d 	beq.w	800431c <f_open+0x1a4>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 8004202:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004206:	2b00      	cmp	r3, #0
 8004208:	d012      	beq.n	8004230 <f_open+0xb8>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800420a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800420e:	2b04      	cmp	r3, #4
 8004210:	d107      	bne.n	8004222 <f_open+0xaa>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 8004212:	f107 031c 	add.w	r3, r7, #28
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff faec 	bl	80037f4 <dir_register>
 800421c:	4603      	mov	r3, r0
 800421e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004222:	79fb      	ldrb	r3, [r7, #7]
 8004224:	f043 0308 	orr.w	r3, r3, #8
 8004228:	71fb      	strb	r3, [r7, #7]
				dir = dj.dir;					/* New entry */
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	643b      	str	r3, [r7, #64]	; 0x40
 800422e:	e012      	b.n	8004256 <f_open+0xde>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004230:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004232:	330b      	adds	r3, #11
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	f003 0311 	and.w	r3, r3, #17
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <f_open+0xce>
					res = FR_DENIED;
 800423e:	2307      	movs	r3, #7
 8004240:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004244:	e007      	b.n	8004256 <f_open+0xde>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8004246:	79fb      	ldrb	r3, [r7, #7]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <f_open+0xde>
						res = FR_EXIST;
 8004250:	2308      	movs	r3, #8
 8004252:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004256:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800425a:	2b00      	cmp	r3, #0
 800425c:	d17c      	bne.n	8004358 <f_open+0x1e0>
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d077      	beq.n	8004358 <f_open+0x1e0>
				dw = get_fattime();					/* Created time */
 8004268:	f7fe fc16 	bl	8002a98 <get_fattime>
 800426c:	63f8      	str	r0, [r7, #60]	; 0x3c
				ST_DWORD(dir+DIR_CrtTime, dw);
 800426e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004270:	330e      	adds	r3, #14
 8004272:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	701a      	strb	r2, [r3, #0]
 8004278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800427a:	330f      	adds	r3, #15
 800427c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800427e:	1212      	asrs	r2, r2, #8
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004286:	3310      	adds	r3, #16
 8004288:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800428a:	0c12      	lsrs	r2, r2, #16
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	701a      	strb	r2, [r3, #0]
 8004290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004292:	3311      	adds	r3, #17
 8004294:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004296:	0e12      	lsrs	r2, r2, #24
 8004298:	b2d2      	uxtb	r2, r2
 800429a:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 800429c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800429e:	330b      	adds	r3, #11
 80042a0:	2200      	movs	r2, #0
 80042a2:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 80042a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042a6:	331c      	adds	r3, #28
 80042a8:	2200      	movs	r2, #0
 80042aa:	701a      	strb	r2, [r3, #0]
 80042ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ae:	331d      	adds	r3, #29
 80042b0:	2200      	movs	r2, #0
 80042b2:	701a      	strb	r2, [r3, #0]
 80042b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042b6:	331e      	adds	r3, #30
 80042b8:	2200      	movs	r2, #0
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042be:	331f      	adds	r3, #31
 80042c0:	2200      	movs	r2, #0
 80042c2:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7ff f9f9 	bl	80036c0 <ld_clust>
 80042ce:	63b8      	str	r0, [r7, #56]	; 0x38
				st_clust(dir, 0);					/* cluster = 0 */
 80042d0:	2100      	movs	r1, #0
 80042d2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80042d4:	f7ff fa20 	bl	8003718 <st_clust>
				dj.fs->wflag = 1;
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	2201      	movs	r2, #1
 80042dc:	711a      	strb	r2, [r3, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 80042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d039      	beq.n	8004358 <f_open+0x1e0>
					dw = dj.fs->winsect;
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e8:	63fb      	str	r3, [r7, #60]	; 0x3c
					res = remove_chain(dj.fs, cl);
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe ff76 	bl	80031e0 <remove_chain>
 80042f4:	4603      	mov	r3, r0
 80042f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					if (res == FR_OK) {
 80042fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d12a      	bne.n	8004358 <f_open+0x1e0>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004306:	3a01      	subs	r2, #1
 8004308:	60da      	str	r2, [r3, #12]
						res = move_window(dj.fs, dw);
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800430e:	4618      	mov	r0, r3
 8004310:	f7fe fcd0 	bl	8002cb4 <move_window>
 8004314:	4603      	mov	r3, r0
 8004316:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800431a:	e01d      	b.n	8004358 <f_open+0x1e0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
 800431c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004320:	2b00      	cmp	r3, #0
 8004322:	d119      	bne.n	8004358 <f_open+0x1e0>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8004324:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004326:	330b      	adds	r3, #11
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	f003 0310 	and.w	r3, r3, #16
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <f_open+0x1c2>
					res = FR_NO_FILE;
 8004332:	2304      	movs	r3, #4
 8004334:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004338:	e00e      	b.n	8004358 <f_open+0x1e0>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d009      	beq.n	8004358 <f_open+0x1e0>
 8004344:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004346:	330b      	adds	r3, #11
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <f_open+0x1e0>
						res = FR_DENIED;
 8004352:	2307      	movs	r3, #7
 8004354:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		if (res == FR_OK) {
 8004358:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10f      	bne.n	8004380 <f_open+0x208>
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 8004360:	79fb      	ldrb	r3, [r7, #7]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <f_open+0x1fa>
				mode |= FA__WRITTEN;
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	f043 0320 	orr.w	r3, r3, #32
 8004370:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	61da      	str	r2, [r3, #28]
			fp->dir_ptr = dir;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800437e:	621a      	str	r2, [r3, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8004380:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004384:	2b00      	cmp	r3, #0
 8004386:	d12b      	bne.n	80043e0 <f_open+0x268>
			fp->flag = mode;					/* File access mode */
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	79fa      	ldrb	r2, [r7, #7]
 800438c:	719a      	strb	r2, [r3, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff f994 	bl	80036c0 <ld_clust>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	611a      	str	r2, [r3, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 800439e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a0:	331f      	adds	r3, #31
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	061a      	lsls	r2, r3, #24
 80043a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a8:	331e      	adds	r3, #30
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	041b      	lsls	r3, r3, #16
 80043ae:	4313      	orrs	r3, r2
 80043b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043b2:	321d      	adds	r2, #29
 80043b4:	7812      	ldrb	r2, [r2, #0]
 80043b6:	0212      	lsls	r2, r2, #8
 80043b8:	4313      	orrs	r3, r2
 80043ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043bc:	321c      	adds	r2, #28
 80043be:	7812      	ldrb	r2, [r2, #0]
 80043c0:	431a      	orrs	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	60da      	str	r2, [r3, #12]
			fp->fptr = 0;						/* File pointer */
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	609a      	str	r2, [r3, #8]
			fp->dsect = 0;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 80043d2:	69fa      	ldr	r2, [r7, #28]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	88da      	ldrh	r2, [r3, #6]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	809a      	strh	r2, [r3, #4]
		}
	}

	LEAVE_FF(dj.fs, res);
 80043e0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3748      	adds	r7, #72	; 0x48
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b08a      	sub	sp, #40	; 0x28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2200      	movs	r2, #0
 8004402:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff fe5f 	bl	80040c8 <validate>
 800440a:	4603      	mov	r3, r0
 800440c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800440e:	7dfb      	ldrb	r3, [r7, #23]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d001      	beq.n	8004418 <f_write+0x2c>
 8004414:	7dfb      	ldrb	r3, [r7, #23]
 8004416:	e166      	b.n	80046e6 <f_write+0x2fa>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	799b      	ldrb	r3, [r3, #6]
 800441c:	b25b      	sxtb	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	da01      	bge.n	8004426 <f_write+0x3a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8004422:	2302      	movs	r3, #2
 8004424:	e15f      	b.n	80046e6 <f_write+0x2fa>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	799b      	ldrb	r3, [r3, #6]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <f_write+0x4a>
		LEAVE_FF(fp->fs, FR_DENIED);
 8004432:	2307      	movs	r3, #7
 8004434:	e157      	b.n	80046e6 <f_write+0x2fa>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	441a      	add	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	429a      	cmp	r2, r3
 8004444:	f080 8137 	bcs.w	80046b6 <f_write+0x2ca>
 8004448:	2300      	movs	r3, #0
 800444a:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800444c:	e133      	b.n	80046b6 <f_write+0x2ca>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004456:	2b00      	cmp	r3, #0
 8004458:	f040 80f8 	bne.w	800464c <f_write+0x260>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	0a5b      	lsrs	r3, r3, #9
 8004462:	b2da      	uxtb	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	789b      	ldrb	r3, [r3, #2]
 800446a:	3b01      	subs	r3, #1
 800446c:	b2db      	uxtb	r3, r3
 800446e:	4013      	ands	r3, r2
 8004470:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8004472:	7dbb      	ldrb	r3, [r7, #22]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d13d      	bne.n	80044f4 <f_write+0x108>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d110      	bne.n	80044a2 <f_write+0xb6>
					clst = fp->sclust;		/* Follow from the origin */
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d113      	bne.n	80044b4 <f_write+0xc8>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2100      	movs	r1, #0
 8004492:	4618      	mov	r0, r3
 8004494:	f7fe fef4 	bl	8003280 <create_chain>
 8004498:	6278      	str	r0, [r7, #36]	; 0x24
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800449e:	611a      	str	r2, [r3, #16]
 80044a0:	e008      	b.n	80044b4 <f_write+0xc8>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	4619      	mov	r1, r3
 80044ac:	4610      	mov	r0, r2
 80044ae:	f7fe fee7 	bl	8003280 <create_chain>
 80044b2:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80044b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f000 8102 	beq.w	80046c0 <f_write+0x2d4>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d108      	bne.n	80044d4 <f_write+0xe8>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	799b      	ldrb	r3, [r3, #6]
 80044c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	719a      	strb	r2, [r3, #6]
 80044d0:	2302      	movs	r3, #2
 80044d2:	e108      	b.n	80046e6 <f_write+0x2fa>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80044d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044da:	d108      	bne.n	80044ee <f_write+0x102>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	799b      	ldrb	r3, [r3, #6]
 80044e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80044e4:	b2da      	uxtb	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	719a      	strb	r2, [r3, #6]
 80044ea:	2301      	movs	r3, #1
 80044ec:	e0fb      	b.n	80046e6 <f_write+0x2fa>
				fp->clust = clst;			/* Update current cluster */
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f2:	615a      	str	r2, [r3, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	799b      	ldrb	r3, [r3, #6]
 80044f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01d      	beq.n	800453c <f_write+0x150>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	7858      	ldrb	r0, [r3, #1]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	699a      	ldr	r2, [r3, #24]
 8004510:	2301      	movs	r3, #1
 8004512:	f7fe fa77 	bl	8002a04 <disk_write>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d008      	beq.n	800452e <f_write+0x142>
					ABORT(fp->fs, FR_DISK_ERR);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	799b      	ldrb	r3, [r3, #6]
 8004520:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004524:	b2da      	uxtb	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	719a      	strb	r2, [r3, #6]
 800452a:	2301      	movs	r3, #1
 800452c:	e0db      	b.n	80046e6 <f_write+0x2fa>
				fp->flag &= ~FA__DIRTY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	799b      	ldrb	r3, [r3, #6]
 8004532:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004536:	b2da      	uxtb	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	4619      	mov	r1, r3
 8004546:	4610      	mov	r0, r2
 8004548:	f7fe fc78 	bl	8002e3c <clust2sect>
 800454c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d108      	bne.n	8004566 <f_write+0x17a>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	799b      	ldrb	r3, [r3, #6]
 8004558:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800455c:	b2da      	uxtb	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	719a      	strb	r2, [r3, #6]
 8004562:	2302      	movs	r3, #2
 8004564:	e0bf      	b.n	80046e6 <f_write+0x2fa>
			sect += csect;
 8004566:	7dbb      	ldrb	r3, [r7, #22]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4413      	add	r3, r2
 800456c:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	0a5b      	lsrs	r3, r3, #9
 8004572:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d044      	beq.n	8004604 <f_write+0x218>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800457a:	7dba      	ldrb	r2, [r7, #22]
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	4413      	add	r3, r2
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	7892      	ldrb	r2, [r2, #2]
 8004586:	4293      	cmp	r3, r2
 8004588:	d906      	bls.n	8004598 <f_write+0x1ac>
					cc = fp->fs->csize - csect;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	789b      	ldrb	r3, [r3, #2]
 8004590:	461a      	mov	r2, r3
 8004592:	7dbb      	ldrb	r3, [r7, #22]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	7858      	ldrb	r0, [r3, #1]
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	69b9      	ldr	r1, [r7, #24]
 80045a6:	f7fe fa2d 	bl	8002a04 <disk_write>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <f_write+0x1d6>
					ABORT(fp->fs, FR_DISK_ERR);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	799b      	ldrb	r3, [r3, #6]
 80045b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	719a      	strb	r2, [r3, #6]
 80045be:	2301      	movs	r3, #1
 80045c0:	e091      	b.n	80046e6 <f_write+0x2fa>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad2      	subs	r2, r2, r3
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d215      	bcs.n	80045fc <f_write+0x210>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	025b      	lsls	r3, r3, #9
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	4413      	add	r3, r2
 80045e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045e8:	4619      	mov	r1, r3
 80045ea:	f7fe faa5 	bl	8002b38 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	799b      	ldrb	r3, [r3, #6]
 80045f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	719a      	strb	r2, [r3, #6]
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	025b      	lsls	r3, r3, #9
 8004600:	623b      	str	r3, [r7, #32]
				continue;
 8004602:	e044      	b.n	800468e <f_write+0x2a2>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	699a      	ldr	r2, [r3, #24]
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	429a      	cmp	r2, r3
 800460c:	d01b      	beq.n	8004646 <f_write+0x25a>
				if (fp->fptr < fp->fsize &&
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	429a      	cmp	r2, r3
 8004618:	d215      	bcs.n	8004646 <f_write+0x25a>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	7858      	ldrb	r0, [r3, #1]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004626:	2301      	movs	r3, #1
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	f7fe f9a1 	bl	8002970 <disk_read>
 800462e:	4603      	mov	r3, r0
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
				if (fp->fptr < fp->fsize &&
 8004630:	2b00      	cmp	r3, #0
 8004632:	d008      	beq.n	8004646 <f_write+0x25a>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	799b      	ldrb	r3, [r3, #6]
 8004638:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800463c:	b2da      	uxtb	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	719a      	strb	r2, [r3, #6]
 8004642:	2301      	movs	r3, #1
 8004644:	e04f      	b.n	80046e6 <f_write+0x2fa>
			}
#endif
			fp->dsect = sect;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004654:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8004658:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800465a:	6a3a      	ldr	r2, [r7, #32]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	429a      	cmp	r2, r3
 8004660:	d901      	bls.n	8004666 <f_write+0x27a>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466e:	3320      	adds	r3, #32
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4413      	add	r3, r2
 8004674:	3304      	adds	r3, #4
 8004676:	6a3a      	ldr	r2, [r7, #32]
 8004678:	69b9      	ldr	r1, [r7, #24]
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fa5c 	bl	8002b38 <mem_cpy>
		fp->flag |= FA__DIRTY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	799b      	ldrb	r3, [r3, #6]
 8004684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	719a      	strb	r2, [r3, #6]
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	6a3b      	ldr	r3, [r7, #32]
 8004692:	4413      	add	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	6a3b      	ldr	r3, [r7, #32]
 800469c:	441a      	add	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	609a      	str	r2, [r3, #8]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	6a3b      	ldr	r3, [r7, #32]
 80046a8:	441a      	add	r2, r3
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6a3b      	ldr	r3, [r7, #32]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	607b      	str	r3, [r7, #4]
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f47f aec8 	bne.w	800444e <f_write+0x62>
 80046be:	e000      	b.n	80046c2 <f_write+0x2d6>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80046c0:	bf00      	nop
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d903      	bls.n	80046d6 <f_write+0x2ea>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	799b      	ldrb	r3, [r3, #6]
 80046da:	f043 0320 	orr.w	r3, r3, #32
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3728      	adds	r7, #40	; 0x28
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop

080046f0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff fce5 	bl	80040c8 <validate>
 80046fe:	4603      	mov	r3, r0
 8004700:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004702:	7dfb      	ldrb	r3, [r7, #23]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f040 8092 	bne.w	800482e <f_sync+0x13e>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	799b      	ldrb	r3, [r3, #6]
 800470e:	f003 0320 	and.w	r3, r3, #32
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 808b 	beq.w	800482e <f_sync+0x13e>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	799b      	ldrb	r3, [r3, #6]
 800471c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004720:	2b00      	cmp	r3, #0
 8004722:	d016      	beq.n	8004752 <f_sync+0x62>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	7858      	ldrb	r0, [r3, #1]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699a      	ldr	r2, [r3, #24]
 8004734:	2301      	movs	r3, #1
 8004736:	f7fe f965 	bl	8002a04 <disk_write>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d001      	beq.n	8004744 <f_sync+0x54>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8004740:	2301      	movs	r3, #1
 8004742:	e075      	b.n	8004830 <f_sync+0x140>
				fp->flag &= ~FA__DIRTY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	799b      	ldrb	r3, [r3, #6]
 8004748:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800474c:	b2da      	uxtb	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	4619      	mov	r1, r3
 800475c:	4610      	mov	r0, r2
 800475e:	f7fe faa9 	bl	8002cb4 <move_window>
 8004762:	4603      	mov	r3, r0
 8004764:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8004766:	7dfb      	ldrb	r3, [r7, #23]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d160      	bne.n	800482e <f_sync+0x13e>
				dir = fp->dir_ptr;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	330b      	adds	r3, #11
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	320b      	adds	r2, #11
 800477a:	7812      	ldrb	r2, [r2, #0]
 800477c:	f042 0220 	orr.w	r2, r2, #32
 8004780:	b2d2      	uxtb	r2, r2
 8004782:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	331c      	adds	r3, #28
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	68d2      	ldr	r2, [r2, #12]
 800478c:	b2d2      	uxtb	r2, r2
 800478e:	701a      	strb	r2, [r3, #0]
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	331d      	adds	r3, #29
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	68d2      	ldr	r2, [r2, #12]
 8004798:	1212      	asrs	r2, r2, #8
 800479a:	b2d2      	uxtb	r2, r2
 800479c:	701a      	strb	r2, [r3, #0]
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	331e      	adds	r3, #30
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	68d2      	ldr	r2, [r2, #12]
 80047a6:	0c12      	lsrs	r2, r2, #16
 80047a8:	b2d2      	uxtb	r2, r2
 80047aa:	701a      	strb	r2, [r3, #0]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	331f      	adds	r3, #31
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	68d2      	ldr	r2, [r2, #12]
 80047b4:	0e12      	lsrs	r2, r2, #24
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	4619      	mov	r1, r3
 80047c0:	6938      	ldr	r0, [r7, #16]
 80047c2:	f7fe ffa9 	bl	8003718 <st_clust>
				tm = get_fattime();							/* Update updated time */
 80047c6:	f7fe f967 	bl	8002a98 <get_fattime>
 80047ca:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tm);
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3316      	adds	r3, #22
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	b2d2      	uxtb	r2, r2
 80047d4:	701a      	strb	r2, [r3, #0]
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	3317      	adds	r3, #23
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	1212      	asrs	r2, r2, #8
 80047de:	b2d2      	uxtb	r2, r2
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	3318      	adds	r3, #24
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	0c12      	lsrs	r2, r2, #16
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	701a      	strb	r2, [r3, #0]
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	3319      	adds	r3, #25
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	0e12      	lsrs	r2, r2, #24
 80047f6:	b2d2      	uxtb	r2, r2
 80047f8:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir+DIR_LstAccDate, 0);
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	3312      	adds	r3, #18
 80047fe:	2200      	movs	r2, #0
 8004800:	701a      	strb	r2, [r3, #0]
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	3313      	adds	r3, #19
 8004806:	2200      	movs	r2, #0
 8004808:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	799b      	ldrb	r3, [r3, #6]
 800480e:	f023 0320 	bic.w	r3, r3, #32
 8004812:	b2da      	uxtb	r2, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2201      	movs	r2, #1
 800481e:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4618      	mov	r0, r3
 8004826:	f7fe fa6d 	bl	8002d04 <sync_fs>
 800482a:	4603      	mov	r3, r0
 800482c:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800482e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7ff ff55 	bl	80046f0 <f_sync>
 8004846:	4603      	mov	r3, r0
 8004848:	73fb      	strb	r3, [r7, #15]
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 800484a:	7bfb      	ldrb	r3, [r7, #15]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d102      	bne.n	8004856 <f_close+0x1e>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
	return res;
 8004856:	7bfb      	ldrb	r3, [r7, #15]
#endif
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f7ff fc2c 	bl	80040c8 <validate>
 8004870:	4603      	mov	r3, r0
 8004872:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8004874:	7dfb      	ldrb	r3, [r7, #23]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <f_lseek+0x1e>
 800487a:	7dfb      	ldrb	r3, [r7, #23]
 800487c:	e13b      	b.n	8004af6 <f_lseek+0x296>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	799b      	ldrb	r3, [r3, #6]
 8004882:	b25b      	sxtb	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	da01      	bge.n	800488c <f_lseek+0x2c>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8004888:	2302      	movs	r3, #2
 800488a:	e134      	b.n	8004af6 <f_lseek+0x296>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d208      	bcs.n	80048a8 <f_lseek+0x48>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	799b      	ldrb	r3, [r3, #6]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d102      	bne.n	80048a8 <f_lseek+0x48>
#endif
			) ofs = fp->fsize;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	61bb      	str	r3, [r7, #24]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	609a      	str	r2, [r3, #8]
		if (ofs) {
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 80c1 	beq.w	8004a42 <f_lseek+0x1e2>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	789b      	ldrb	r3, [r3, #2]
 80048c6:	025b      	lsls	r3, r3, #9
 80048c8:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d01b      	beq.n	8004908 <f_lseek+0xa8>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	1e5a      	subs	r2, r3, #1
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1e59      	subs	r1, r3, #1
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	fbb1 f3f3 	udiv	r3, r1, r3

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
		if (ofs) {
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
			if (ifptr > 0 &&
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d30f      	bcc.n	8004908 <f_lseek+0xa8>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1e5a      	subs	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	425b      	negs	r3, r3
 80048f0:	401a      	ands	r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	609a      	str	r2, [r3, #8]
				ofs -= fp->fptr;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	61fb      	str	r3, [r7, #28]
 8004906:	e02b      	b.n	8004960 <f_lseek+0x100>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	61fb      	str	r3, [r7, #28]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d122      	bne.n	800495a <f_lseek+0xfa>
					clst = create_chain(fp->fs, 0);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2100      	movs	r1, #0
 800491a:	4618      	mov	r0, r3
 800491c:	f7fe fcb0 	bl	8003280 <create_chain>
 8004920:	61f8      	str	r0, [r7, #28]
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d108      	bne.n	800493a <f_lseek+0xda>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	799b      	ldrb	r3, [r3, #6]
 800492c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004930:	b2da      	uxtb	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	719a      	strb	r2, [r3, #6]
 8004936:	2302      	movs	r3, #2
 8004938:	e0dd      	b.n	8004af6 <f_lseek+0x296>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004940:	d108      	bne.n	8004954 <f_lseek+0xf4>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	799b      	ldrb	r3, [r3, #6]
 8004946:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800494a:	b2da      	uxtb	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	719a      	strb	r2, [r3, #6]
 8004950:	2301      	movs	r3, #1
 8004952:	e0d0      	b.n	8004af6 <f_lseek+0x296>
					fp->sclust = clst;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	69fa      	ldr	r2, [r7, #28]
 8004958:	611a      	str	r2, [r3, #16]
				}
#endif
				fp->clust = clst;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69fa      	ldr	r2, [r7, #28]
 800495e:	615a      	str	r2, [r3, #20]
			}
			if (clst != 0) {
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d06d      	beq.n	8004a42 <f_lseek+0x1e2>
				while (ofs > bcs) {						/* Cluster following loop */
 8004966:	e045      	b.n	80049f4 <f_lseek+0x194>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	799b      	ldrb	r3, [r3, #6]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00c      	beq.n	800498e <f_lseek+0x12e>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	69f9      	ldr	r1, [r7, #28]
 800497a:	4618      	mov	r0, r3
 800497c:	f7fe fc80 	bl	8003280 <create_chain>
 8004980:	61f8      	str	r0, [r7, #28]
						if (clst == 0) {				/* When disk gets full, clip file size */
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d109      	bne.n	800499c <f_lseek+0x13c>
							ofs = bcs; break;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	603b      	str	r3, [r7, #0]
 800498c:	e036      	b.n	80049fc <f_lseek+0x19c>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	69f9      	ldr	r1, [r7, #28]
 8004994:	4618      	mov	r0, r3
 8004996:	f7fe fa6f 	bl	8002e78 <get_fat>
 800499a:	61f8      	str	r0, [r7, #28]
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d108      	bne.n	80049b6 <f_lseek+0x156>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	799b      	ldrb	r3, [r3, #6]
 80049a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	719a      	strb	r2, [r3, #6]
 80049b2:	2301      	movs	r3, #1
 80049b4:	e09f      	b.n	8004af6 <f_lseek+0x296>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d905      	bls.n	80049c8 <f_lseek+0x168>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699a      	ldr	r2, [r3, #24]
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d808      	bhi.n	80049da <f_lseek+0x17a>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	799b      	ldrb	r3, [r3, #6]
 80049cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	719a      	strb	r2, [r3, #6]
 80049d6:	2302      	movs	r3, #2
 80049d8:	e08d      	b.n	8004af6 <f_lseek+0x296>
					fp->clust = clst;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69fa      	ldr	r2, [r7, #28]
 80049de:	615a      	str	r2, [r3, #20]
					fp->fptr += bcs;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	441a      	add	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	609a      	str	r2, [r3, #8]
					ofs -= bcs;
 80049ec:	683a      	ldr	r2, [r7, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	603b      	str	r3, [r7, #0]
				}
#endif
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d8b5      	bhi.n	8004968 <f_lseek+0x108>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
					fp->clust = clst;
					fp->fptr += bcs;
					ofs -= bcs;
				}
				fp->fptr += ofs;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	441a      	add	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	609a      	str	r2, [r3, #8]
				if (ofs % SS(fp->fs)) {
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d017      	beq.n	8004a42 <f_lseek+0x1e2>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	69f9      	ldr	r1, [r7, #28]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7fe fa0f 	bl	8002e3c <clust2sect>
 8004a1e:	61b8      	str	r0, [r7, #24]
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d108      	bne.n	8004a38 <f_lseek+0x1d8>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	799b      	ldrb	r3, [r3, #6]
 8004a2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	719a      	strb	r2, [r3, #6]
 8004a34:	2302      	movs	r3, #2
 8004a36:	e05e      	b.n	8004af6 <f_lseek+0x296>
					nsect += ofs / SS(fp->fs);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	0a5b      	lsrs	r3, r3, #9
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4413      	add	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d041      	beq.n	8004ad2 <f_lseek+0x272>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699a      	ldr	r2, [r3, #24]
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d03c      	beq.n	8004ad2 <f_lseek+0x272>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	799b      	ldrb	r3, [r3, #6]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d01d      	beq.n	8004aa0 <f_lseek+0x240>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	7858      	ldrb	r0, [r3, #1]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	2301      	movs	r3, #1
 8004a76:	f7fd ffc5 	bl	8002a04 <disk_write>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d008      	beq.n	8004a92 <f_lseek+0x232>
					ABORT(fp->fs, FR_DISK_ERR);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	799b      	ldrb	r3, [r3, #6]
 8004a84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	719a      	strb	r2, [r3, #6]
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e031      	b.n	8004af6 <f_lseek+0x296>
				fp->flag &= ~FA__DIRTY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	799b      	ldrb	r3, [r3, #6]
 8004a96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	7858      	ldrb	r0, [r3, #1]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8004aac:	2301      	movs	r3, #1
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	f7fd ff5e 	bl	8002970 <disk_read>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d008      	beq.n	8004acc <f_lseek+0x26c>
				ABORT(fp->fs, FR_DISK_ERR);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	799b      	ldrb	r3, [r3, #6]
 8004abe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	719a      	strb	r2, [r3, #6]
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e014      	b.n	8004af6 <f_lseek+0x296>
#endif
			fp->dsect = nsect;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	619a      	str	r2, [r3, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d90a      	bls.n	8004af4 <f_lseek+0x294>
			fp->fsize = fp->fptr;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	60da      	str	r2, [r3, #12]
			fp->flag |= FA__WRITTEN;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	799b      	ldrb	r3, [r3, #6]
 8004aea:	f043 0320 	orr.w	r3, r3, #32
 8004aee:	b2da      	uxtb	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 8004af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop

08004b00 <f_getfree>:
FRESULT f_getfree (
	const TCHAR *path,	/* Path name of the logical drive number */
	DWORD *nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS **fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08e      	sub	sp, #56	; 0x38
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get drive number */
	res = chk_mounted(&path, fatfs, 0);
 8004b0c:	f107 030c 	add.w	r3, r7, #12
 8004b10:	2200      	movs	r2, #0
 8004b12:	6879      	ldr	r1, [r7, #4]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7ff f82f 	bl	8003b78 <chk_mounted>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 8004b26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f040 80a5 	bne.w	8004c7a <f_getfree+0x17a>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	3b02      	subs	r3, #2
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d804      	bhi.n	8004b48 <f_getfree+0x48>
			*nclst = fs->free_clust;
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e098      	b.n	8004c7a <f_getfree+0x17a>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	76fb      	strb	r3, [r7, #27]
			n = 0;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 8004b52:	7efb      	ldrb	r3, [r7, #27]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d124      	bne.n	8004ba2 <f_getfree+0xa2>
				clst = 2;
 8004b58:	2302      	movs	r3, #2
 8004b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 8004b5c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b5e:	69f8      	ldr	r0, [r7, #28]
 8004b60:	f7fe f98a 	bl	8002e78 <get_fat>
 8004b64:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6c:	d103      	bne.n	8004b76 <f_getfree+0x76>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004b74:	e075      	b.n	8004c62 <f_getfree+0x162>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d103      	bne.n	8004b84 <f_getfree+0x84>
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004b82:	e06e      	b.n	8004c62 <f_getfree+0x162>
					if (stat == 0) n++;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d102      	bne.n	8004b90 <f_getfree+0x90>
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 8004b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b92:	3301      	adds	r3, #1
 8004b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d3dd      	bcc.n	8004b5c <f_getfree+0x5c>
 8004ba0:	e05f      	b.n	8004c62 <f_getfree+0x162>
			} else {
				clst = fs->n_fatent;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bac:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d113      	bne.n	8004be4 <f_getfree+0xe4>
						res = move_window(fs, sect++);
 8004bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bbe:	1c5a      	adds	r2, r3, #1
 8004bc0:	62ba      	str	r2, [r7, #40]	; 0x28
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	69f8      	ldr	r0, [r7, #28]
 8004bc6:	f7fe f875 	bl	8002cb4 <move_window>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 8004bd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d143      	bne.n	8004c60 <f_getfree+0x160>
						p = fs->win;
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	3334      	adds	r3, #52	; 0x34
 8004bdc:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 8004bde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004be2:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 8004be4:	7efb      	ldrb	r3, [r7, #27]
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d115      	bne.n	8004c16 <f_getfree+0x116>
						if (LD_WORD(p) == 0) n++;
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	3301      	adds	r3, #1
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	b21a      	sxth	r2, r3
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	b21b      	sxth	r3, r3
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	b21b      	sxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d102      	bne.n	8004c08 <f_getfree+0x108>
 8004c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c04:	3301      	adds	r3, #1
 8004c06:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	3302      	adds	r3, #2
 8004c0c:	623b      	str	r3, [r7, #32]
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c10:	3b02      	subs	r3, #2
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
 8004c14:	e01d      	b.n	8004c52 <f_getfree+0x152>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	3303      	adds	r3, #3
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	061a      	lsls	r2, r3, #24
 8004c1e:	6a3b      	ldr	r3, [r7, #32]
 8004c20:	3302      	adds	r3, #2
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	041b      	lsls	r3, r3, #16
 8004c26:	4313      	orrs	r3, r2
 8004c28:	6a3a      	ldr	r2, [r7, #32]
 8004c2a:	3201      	adds	r2, #1
 8004c2c:	7812      	ldrb	r2, [r2, #0]
 8004c2e:	0212      	lsls	r2, r2, #8
 8004c30:	4313      	orrs	r3, r2
 8004c32:	6a3a      	ldr	r2, [r7, #32]
 8004c34:	7812      	ldrb	r2, [r2, #0]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d102      	bne.n	8004c46 <f_getfree+0x146>
 8004c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c42:	3301      	adds	r3, #1
 8004c44:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	3304      	adds	r3, #4
 8004c4a:	623b      	str	r3, [r7, #32]
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	3b04      	subs	r3, #4
 8004c50:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 8004c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c54:	3b01      	subs	r3, #1
 8004c56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1ab      	bne.n	8004bb6 <f_getfree+0xb6>
 8004c5e:	e000      	b.n	8004c62 <f_getfree+0x162>
				sect = fs->fatbase;
				i = 0; p = 0;
				do {
					if (!i) {
						res = move_window(fs, sect++);
						if (res != FR_OK) break;
 8004c60:	bf00      	nop
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
						p += 4; i -= 4;
					}
				} while (--clst);
			}
			fs->free_clust = n;
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c66:	611a      	str	r2, [r3, #16]
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 8004c68:	7efb      	ldrb	r3, [r7, #27]
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d102      	bne.n	8004c74 <f_getfree+0x174>
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	2201      	movs	r2, #1
 8004c72:	715a      	strb	r2, [r3, #5]
			*nclst = n;
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c78:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 8004c7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3738      	adds	r7, #56	; 0x38
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop

08004c88 <f_putc>:

int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fp		/* Pointer to the file object */
)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	6039      	str	r1, [r7, #0]
 8004c92:	71fb      	strb	r3, [r7, #7]
	UINT bw, btw;
	BYTE s[3];


#if _USE_STRFUNC >= 2
	if (c == '\n') f_putc ('\r', fp);	/* LF -> CRLF conversion */
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	2b0a      	cmp	r3, #10
 8004c98:	d103      	bne.n	8004ca2 <f_putc+0x1a>
 8004c9a:	6839      	ldr	r1, [r7, #0]
 8004c9c:	200d      	movs	r0, #13
 8004c9e:	f7ff fff3 	bl	8004c88 <f_putc>
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	733b      	strb	r3, [r7, #12]
	btw = 1;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
#endif
	f_write(fp, s, btw, &bw);		/* Write the char to the file */
 8004caa:	f107 0310 	add.w	r3, r7, #16
 8004cae:	f107 010c 	add.w	r1, r7, #12
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	6838      	ldr	r0, [r7, #0]
 8004cb6:	f7ff fb99 	bl	80043ec <f_write>
	return (bw == btw) ? 1 : EOF;	/* Return the result */
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d101      	bne.n	8004cc6 <f_putc+0x3e>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e001      	b.n	8004cca <f_putc+0x42>
 8004cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop

08004cd4 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
	int n;


	for (n = 0; *str; str++, n++) {
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	e012      	b.n	8004d0a <f_puts+0x36>
		if (f_putc(*str, fp) == EOF) return EOF;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	6839      	ldr	r1, [r7, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff ffcc 	bl	8004c88 <f_putc>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf6:	d102      	bne.n	8004cfe <f_puts+0x2a>
 8004cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8004cfc:	e00a      	b.n	8004d14 <f_puts+0x40>
)
{
	int n;


	for (n = 0; *str; str++, n++) {
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3301      	adds	r3, #1
 8004d02:	607b      	str	r3, [r7, #4]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	3301      	adds	r3, #1
 8004d08:	60fb      	str	r3, [r7, #12]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e8      	bne.n	8004ce4 <f_puts+0x10>
		if (f_putc(*str, fp) == EOF) return EOF;
	}
	return n;
 8004d12:	68fb      	ldr	r3, [r7, #12]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0

}
 8004d20:	bf00      	nop
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bc80      	pop	{r7}
 8004d26:	4770      	bx	lr

08004d28 <ATA_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_initialize(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8004d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d32:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8004d34:	687b      	ldr	r3, [r7, #4]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	370c      	adds	r7, #12
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <ATA_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_status(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8004d46:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4a:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8004d4c:	687b      	ldr	r3, [r7, #4]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr

08004d58 <ATA_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	4613      	mov	r3, r2
 8004d64:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8004d66:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6a:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8004d6c:	697b      	ldr	r3, [r7, #20]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	371c      	adds	r7, #28
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bc80      	pop	{r7}
 8004d76:	4770      	bx	lr

08004d78 <ATA_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b087      	sub	sp, #28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	4613      	mov	r3, r2
 8004d84:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8004d86:	f04f 33ff 	mov.w	r3, #4294967295
 8004d8a:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8004d8c:	697b      	ldr	r3, [r7, #20]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <ATA_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	6039      	str	r1, [r7, #0]
 8004da2:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8004da4:	f04f 33ff 	mov.w	r3, #4294967295
 8004da8:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8004daa:	68fb      	ldr	r3, [r7, #12]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop

08004db8 <UB_SDCard_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die SDCard-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_SDCard_Init(void)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	af00      	add	r7, sp, #0
  // Interrupt-Controller initialisieren
  NVIC_Configuration();
 8004dbc:	f000 f8e2 	bl	8004f84 <NVIC_Configuration>
  // GPIO initialisieren
  SD_LowLevel_Init();
 8004dc0:	f001 fd9e 	bl	8006900 <SD_LowLevel_Init>
}
 8004dc4:	bf00      	nop
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <UB_SDCard_CheckMedia>:
// Return Wert :
//   SD_PRESENT      = wenn Medium eingelegt ist
//   SD_NOT_PRESENT  = wenn kein Medium eingelegt ist
//--------------------------------------------------------------
uint8_t UB_SDCard_CheckMedia(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_NOT_PRESENT;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	71fb      	strb	r3, [r7, #7]

  // Abfrage ob SD-Karte eingesteckt
  status=SD_Detect();
 8004dd2:	f000 f98b 	bl	80050ec <SD_Detect>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	71fb      	strb	r3, [r7, #7]

  return(status);
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	b2db      	uxtb	r3, r3
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3708      	adds	r7, #8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop

08004de8 <MMC_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_initialize(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8004dee:	f04f 33ff 	mov.w	r3, #4294967295
 8004df2:	607b      	str	r3, [r7, #4]
  SD_Error res = SD_OK;
 8004df4:	2300      	movs	r3, #0
 8004df6:	70fb      	strb	r3, [r7, #3]
  
  res=SD_Init();
 8004df8:	f000 f8e4 	bl	8004fc4 <SD_Init>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	70fb      	strb	r3, [r7, #3]
  
  if(res == SD_OK) {
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d102      	bne.n	8004e0c <MMC_disk_initialize+0x24>
    ret_wert=0; // Ok
 8004e06:	2300      	movs	r3, #0
 8004e08:	607b      	str	r3, [r7, #4]
 8004e0a:	e002      	b.n	8004e12 <MMC_disk_initialize+0x2a>
  }
  else {
    ret_wert=-1;
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	607b      	str	r3, [r7, #4]
  }

  return(ret_wert);
 8004e12:	687b      	ldr	r3, [r7, #4]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <MMC_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_status(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8004e22:	f04f 33ff 	mov.w	r3, #4294967295
 8004e26:	607b      	str	r3, [r7, #4]
  uint8_t state;

  state=SD_Detect();
 8004e28:	f000 f960 	bl	80050ec <SD_Detect>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	70fb      	strb	r3, [r7, #3]
  if(state==SD_PRESENT) {
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d102      	bne.n	8004e3c <MMC_disk_status+0x20>
    ret_wert=0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	607b      	str	r3, [r7, #4]
 8004e3a:	e002      	b.n	8004e42 <MMC_disk_status+0x26>
  }
  else {
    ret_wert=-1;
 8004e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e40:	607b      	str	r3, [r7, #4]
  }

  return(ret_wert);
 8004e42:	687b      	ldr	r3, [r7, #4]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3708      	adds	r7, #8
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <MMC_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8004e4c:	b590      	push	{r4, r7, lr}
 8004e4e:	b089      	sub	sp, #36	; 0x24
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	4613      	mov	r3, r2
 8004e58:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8004e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e5e:	617b      	str	r3, [r7, #20]
  SD_Error status = SD_OK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	74fb      	strb	r3, [r7, #19]

  SD_ReadMultiBlocks(buff, sector << 9, 512, 1);
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	025b      	lsls	r3, r3, #9
 8004e68:	f04f 0400 	mov.w	r4, #0
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	9201      	str	r2, [sp, #4]
 8004e70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e74:	9200      	str	r2, [sp, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	4623      	mov	r3, r4
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fe7c 	bl	8005b78 <SD_ReadMultiBlocks>

  /* Check if the Transfer is finished */
  status =  SD_WaitReadOperation();
 8004e80:	f000 ff14 	bl	8005cac <SD_WaitReadOperation>
 8004e84:	4603      	mov	r3, r0
 8004e86:	74fb      	strb	r3, [r7, #19]
  while(SD_GetStatus() != SD_TRANSFER_OK);
 8004e88:	bf00      	nop
 8004e8a:	f000 f8f7 	bl	800507c <SD_GetStatus>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1fa      	bne.n	8004e8a <MMC_disk_read+0x3e>

  if (status == SD_OK) {
 8004e94:	7cfb      	ldrb	r3, [r7, #19]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d102      	bne.n	8004ea0 <MMC_disk_read+0x54>
    ret_wert=0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	617b      	str	r3, [r7, #20]
 8004e9e:	e002      	b.n	8004ea6 <MMC_disk_read+0x5a>
  }
  else {
    ret_wert=-1;
 8004ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea4:	617b      	str	r3, [r7, #20]
  }


  return(ret_wert);
 8004ea6:	697b      	ldr	r3, [r7, #20]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd90      	pop	{r4, r7, pc}

08004eb0 <MMC_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8004eb0:	b590      	push	{r4, r7, lr}
 8004eb2:	b089      	sub	sp, #36	; 0x24
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8004ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8004ec2:	617b      	str	r3, [r7, #20]

  SD_Error status = SD_OK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	74fb      	strb	r3, [r7, #19]

  SD_WriteMultiBlocks((BYTE *)buff, sector << 9, 512, 1);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	025b      	lsls	r3, r3, #9
 8004ecc:	f04f 0400 	mov.w	r4, #0
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	9201      	str	r2, [sp, #4]
 8004ed4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed8:	9200      	str	r2, [sp, #0]
 8004eda:	461a      	mov	r2, r3
 8004edc:	4623      	mov	r3, r4
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 ff42 	bl	8005d68 <SD_WriteMultiBlocks>

  /* Check if the Transfer is finished */
  status = SD_WaitWriteOperation();
 8004ee4:	f001 f818 	bl	8005f18 <SD_WaitWriteOperation>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	74fb      	strb	r3, [r7, #19]
  while(SD_GetStatus() != SD_TRANSFER_OK);     
 8004eec:	bf00      	nop
 8004eee:	f000 f8c5 	bl	800507c <SD_GetStatus>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1fa      	bne.n	8004eee <MMC_disk_write+0x3e>

  if (status == SD_OK) {
 8004ef8:	7cfb      	ldrb	r3, [r7, #19]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d102      	bne.n	8004f04 <MMC_disk_write+0x54>
    ret_wert=0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	617b      	str	r3, [r7, #20]
 8004f02:	e002      	b.n	8004f0a <MMC_disk_write+0x5a>
  }
  else {
    ret_wert=-1;
 8004f04:	f04f 33ff 	mov.w	r3, #4294967295
 8004f08:	617b      	str	r3, [r7, #20]
  }

  return(ret_wert);
 8004f0a:	697b      	ldr	r3, [r7, #20]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd90      	pop	{r4, r7, pc}

08004f14 <MMC_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int MMC_disk_ioctl(BYTE cmd, void *buff)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	6039      	str	r1, [r7, #0]
 8004f1e:	71fb      	strb	r3, [r7, #7]
  int ret_wert=0; // immer ok
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]

  switch (cmd) {
 8004f24:	79fb      	ldrb	r3, [r7, #7]
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d826      	bhi.n	8004f78 <MMC_disk_ioctl+0x64>
 8004f2a:	a201      	add	r2, pc, #4	; (adr r2, 8004f30 <MMC_disk_ioctl+0x1c>)
 8004f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f30:	08004f6d 	.word	0x08004f6d
 8004f34:	08004f45 	.word	0x08004f45
 8004f38:	08004f53 	.word	0x08004f53
 8004f3c:	08004f61 	.word	0x08004f61
 8004f40:	08004f73 	.word	0x08004f73
    case GET_SECTOR_COUNT :    // Get number of sectors on the disk (DWORD)
      *(DWORD*)buff = 131072;  // 4*1024*32 = 131072
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f4a:	601a      	str	r2, [r3, #0]
      ret_wert = 0;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	60fb      	str	r3, [r7, #12]
    break;
 8004f50:	e012      	b.n	8004f78 <MMC_disk_ioctl+0x64>
    case GET_SECTOR_SIZE :     // Get R/W sector size (WORD) 
      *(WORD*)buff = 512;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f58:	801a      	strh	r2, [r3, #0]
      ret_wert = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60fb      	str	r3, [r7, #12]
    break;
 8004f5e:	e00b      	b.n	8004f78 <MMC_disk_ioctl+0x64>
    case GET_BLOCK_SIZE :      // Get erase block size in unit of sector (DWORD)
      *(DWORD*)buff = 32;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2220      	movs	r2, #32
 8004f64:	601a      	str	r2, [r3, #0]
      ret_wert = 0;
 8004f66:	2300      	movs	r3, #0
 8004f68:	60fb      	str	r3, [r7, #12]
    break;
 8004f6a:	e005      	b.n	8004f78 <MMC_disk_ioctl+0x64>
    case CTRL_SYNC :
      ret_wert = 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60fb      	str	r3, [r7, #12]
    break;
 8004f70:	e002      	b.n	8004f78 <MMC_disk_ioctl+0x64>
    case CTRL_ERASE_SECTOR :
      ret_wert = 0;
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]
    break;
 8004f76:	bf00      	nop
  }

  return(ret_wert);
 8004f78:	68fb      	ldr	r3, [r7, #12]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr

08004f84 <NVIC_Configuration>:



//--------------------------------------------------------------
static void NVIC_Configuration(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8004f8a:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8004f8e:	f7fb f921 	bl	80001d4 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8004f92:	2331      	movs	r3, #49	; 0x31
 8004f94:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8004f96:	2300      	movs	r3, #0
 8004f98:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8004fa2:	1d3b      	adds	r3, r7, #4
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fb f927 	bl	80001f8 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannel = SD_SDIO_DMA_IRQn;
 8004faa:	233b      	movs	r3, #59	; 0x3b
 8004fac:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	717b      	strb	r3, [r7, #5]
  NVIC_Init(&NVIC_InitStructure);
 8004fb2:	1d3b      	adds	r3, r7, #4
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f7fb f91f 	bl	80001f8 <NVIC_Init>
}
 8004fba:	bf00      	nop
 8004fbc:	3708      	adds	r7, #8
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop

08004fc4 <SD_Init>:
// Init der SD-Karte
// -> die restliche Initialisierung (GPIO,NVIC)
//    muss schon gemacht sein
//--------------------------------------------------------------
SD_Error SD_Init(void)
{
 8004fc4:	b590      	push	{r4, r7, lr}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
  __IO SD_Error errorstatus = SD_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	71fb      	strb	r3, [r7, #7]
  
  
  SDIO_DeInit();
 8004fce:	f7fc fa31 	bl	8001434 <SDIO_DeInit>

  errorstatus = SD_PowerON();
 8004fd2:	f000 f8a3 	bl	800511c <SD_PowerON>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <SD_Init+0x24>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	e040      	b.n	800506a <SD_Init+0xa6>
  }

  errorstatus = SD_InitializeCards();
 8004fe8:	f000 f9ae 	bl	8005348 <SD_InitializeCards>
 8004fec:	4603      	mov	r3, r0
 8004fee:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <SD_Init+0x3a>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	e035      	b.n	800506a <SD_Init+0xa6>
  }

  /*!< Configure the SDIO peripheral */
  /*!< SDIO_CK = SDIOCLK / (SDIO_TRANSFER_CLK_DIV + 2) */
  /*!< on STM32F4xx devices, SDIOCLK is fixed to 48MHz */
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV;
 8004ffe:	4b1d      	ldr	r3, [pc, #116]	; (8005074 <SD_Init+0xb0>)
 8005000:	2200      	movs	r2, #0
 8005002:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005004:	4b1b      	ldr	r3, [pc, #108]	; (8005074 <SD_Init+0xb0>)
 8005006:	2200      	movs	r2, #0
 8005008:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 800500a:	4b1a      	ldr	r3, [pc, #104]	; (8005074 <SD_Init+0xb0>)
 800500c:	2200      	movs	r2, #0
 800500e:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005010:	4b18      	ldr	r3, [pc, #96]	; (8005074 <SD_Init+0xb0>)
 8005012:	2200      	movs	r2, #0
 8005014:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8005016:	4b17      	ldr	r3, [pc, #92]	; (8005074 <SD_Init+0xb0>)
 8005018:	2200      	movs	r2, #0
 800501a:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800501c:	4b15      	ldr	r3, [pc, #84]	; (8005074 <SD_Init+0xb0>)
 800501e:	2200      	movs	r2, #0
 8005020:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
 8005022:	4814      	ldr	r0, [pc, #80]	; (8005074 <SD_Init+0xb0>)
 8005024:	f7fc fa14 	bl	8001450 <SDIO_Init>

  /*----------------- Read CSD/CID MSD registers ------------------*/
  errorstatus = SD_GetCardInfo(&SDCardInfo);
 8005028:	4813      	ldr	r0, [pc, #76]	; (8005078 <SD_Init+0xb4>)
 800502a:	f000 fa53 	bl	80054d4 <SD_GetCardInfo>
 800502e:	4603      	mov	r3, r0
 8005030:	71fb      	strb	r3, [r7, #7]

  if (errorstatus == SD_OK)
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10b      	bne.n	8005052 <SD_Init+0x8e>
  {
    /*----------------- Select Card --------------------------------*/
    errorstatus = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 800503a:	4b0f      	ldr	r3, [pc, #60]	; (8005078 <SD_Init+0xb4>)
 800503c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8005040:	041b      	lsls	r3, r3, #16
 8005042:	f04f 0400 	mov.w	r4, #0
 8005046:	4618      	mov	r0, r3
 8005048:	4621      	mov	r1, r4
 800504a:	f000 fd6f 	bl	8005b2c <SD_SelectDeselect>
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
  }

  if (errorstatus == SD_OK)
 8005052:	79fb      	ldrb	r3, [r7, #7]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d105      	bne.n	8005066 <SD_Init+0xa2>
  {
    errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_4b);
 800505a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800505e:	f000 fcf9 	bl	8005a54 <SD_EnableWideBusOperation>
 8005062:	4603      	mov	r3, r0
 8005064:	71fb      	strb	r3, [r7, #7]
  }  

  return(errorstatus);
 8005066:	79fb      	ldrb	r3, [r7, #7]
 8005068:	b2db      	uxtb	r3, r3
}
 800506a:	4618      	mov	r0, r3
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bd90      	pop	{r4, r7, pc}
 8005072:	bf00      	nop
 8005074:	20000548 	.word	0x20000548
 8005078:	200004f0 	.word	0x200004f0

0800507c <SD_GetStatus>:

//--------------------------------------------------------------
SDTransferState SD_GetStatus(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
  SDCardState cardstate =  SD_CARD_TRANSFER;
 8005082:	2304      	movs	r3, #4
 8005084:	71fb      	strb	r3, [r7, #7]

  cardstate = SD_GetState();
 8005086:	f000 f811 	bl	80050ac <SD_GetState>
 800508a:	4603      	mov	r3, r0
 800508c:	71fb      	strb	r3, [r7, #7]
  
  if (cardstate == SD_CARD_TRANSFER)
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	2b04      	cmp	r3, #4
 8005092:	d101      	bne.n	8005098 <SD_GetStatus+0x1c>
  {
    return(SD_TRANSFER_OK);
 8005094:	2300      	movs	r3, #0
 8005096:	e005      	b.n	80050a4 <SD_GetStatus+0x28>
  }
  else if(cardstate == SD_CARD_ERROR)
 8005098:	79fb      	ldrb	r3, [r7, #7]
 800509a:	2bff      	cmp	r3, #255	; 0xff
 800509c:	d101      	bne.n	80050a2 <SD_GetStatus+0x26>
  {
    return (SD_TRANSFER_ERROR);
 800509e:	2302      	movs	r3, #2
 80050a0:	e000      	b.n	80050a4 <SD_GetStatus+0x28>
  }
  else
  {
    return(SD_TRANSFER_BUSY);
 80050a2:	2301      	movs	r3, #1
  }
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3708      	adds	r7, #8
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <SD_GetState>:

//--------------------------------------------------------------
SDCardState SD_GetState(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
  uint32_t resp1 = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	607b      	str	r3, [r7, #4]
  
  if(SD_Detect()== SD_PRESENT)
 80050b6:	f000 f819 	bl	80050ec <SD_Detect>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d10f      	bne.n	80050e0 <SD_GetState+0x34>
  {
    if (SD_SendStatus(&resp1) != SD_OK)
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	4618      	mov	r0, r3
 80050c4:	f000 ffaa 	bl	800601c <SD_SendStatus>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <SD_GetState+0x26>
    {
      return SD_CARD_ERROR;
 80050ce:	23ff      	movs	r3, #255	; 0xff
 80050d0:	e007      	b.n	80050e2 <SD_GetState+0x36>
    }
    else
    {
      return (SDCardState)((resp1 >> 9) & 0x0F);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	0a5b      	lsrs	r3, r3, #9
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	f003 030f 	and.w	r3, r3, #15
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	e000      	b.n	80050e2 <SD_GetState+0x36>
    }
  }
  else
  {
    return SD_CARD_ERROR;
 80050e0:	23ff      	movs	r3, #255	; 0xff
  }
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop

080050ec <SD_Detect>:

//--------------------------------------------------------------
uint8_t SD_Detect(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80050f2:	2301      	movs	r3, #1
 80050f4:	71fb      	strb	r3, [r7, #7]

  /*!< Check GPIO to detect SD */
  if (GPIO_ReadInputDataBit(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != Bit_RESET)
 80050f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80050fa:	4807      	ldr	r0, [pc, #28]	; (8005118 <SD_Detect+0x2c>)
 80050fc:	f7fb fd62 	bl	8000bc4 <GPIO_ReadInputDataBit>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <SD_Detect+0x1e>
  {
    status = SD_NOT_PRESENT;
 8005106:	2300      	movs	r3, #0
 8005108:	71fb      	strb	r3, [r7, #7]
  }
  return status;
 800510a:	79fb      	ldrb	r3, [r7, #7]
 800510c:	b2db      	uxtb	r3, r3
}
 800510e:	4618      	mov	r0, r3
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40020000 	.word	0x40020000

0800511c <SD_PowerON>:

//--------------------------------------------------------------
SD_Error SD_PowerON(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
  __IO SD_Error errorstatus = SD_OK;
 8005122:	2300      	movs	r3, #0
 8005124:	71fb      	strb	r3, [r7, #7]
  uint32_t response = 0, count = 0, validvoltage = 0;
 8005126:	2300      	movs	r3, #0
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
 800512e:	2300      	movs	r3, #0
 8005130:	60fb      	str	r3, [r7, #12]
  uint32_t SDType = SD_STD_CAPACITY;
 8005132:	2300      	movs	r3, #0
 8005134:	60bb      	str	r3, [r7, #8]
  /*!< Power ON Sequence -----------------------------------------------------*/
  /*!< Configure the SDIO peripheral */
  /*!< SDIO_CK = SDIOCLK / (SDIO_INIT_CLK_DIV + 2) */
  /*!< on STM32F4xx devices, SDIOCLK is fixed to 48MHz */
  /*!< SDIO_CK for initialization should not exceed 400 KHz */  
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 8005136:	4b81      	ldr	r3, [pc, #516]	; (800533c <SD_PowerON+0x220>)
 8005138:	2276      	movs	r2, #118	; 0x76
 800513a:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 800513c:	4b7f      	ldr	r3, [pc, #508]	; (800533c <SD_PowerON+0x220>)
 800513e:	2200      	movs	r2, #0
 8005140:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005142:	4b7e      	ldr	r3, [pc, #504]	; (800533c <SD_PowerON+0x220>)
 8005144:	2200      	movs	r2, #0
 8005146:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005148:	4b7c      	ldr	r3, [pc, #496]	; (800533c <SD_PowerON+0x220>)
 800514a:	2200      	movs	r2, #0
 800514c:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 800514e:	4b7b      	ldr	r3, [pc, #492]	; (800533c <SD_PowerON+0x220>)
 8005150:	2200      	movs	r2, #0
 8005152:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8005154:	4b79      	ldr	r3, [pc, #484]	; (800533c <SD_PowerON+0x220>)
 8005156:	2200      	movs	r2, #0
 8005158:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
 800515a:	4878      	ldr	r0, [pc, #480]	; (800533c <SD_PowerON+0x220>)
 800515c:	f7fc f978 	bl	8001450 <SDIO_Init>

  /*!< Set Power State to ON */
  SDIO_SetPowerState(SDIO_PowerState_ON);
 8005160:	2003      	movs	r0, #3
 8005162:	f7fc f9b3 	bl	80014cc <SDIO_SetPowerState>

  /*!< Enable SDIO Clock */
  SDIO_ClockCmd(ENABLE);
 8005166:	2001      	movs	r0, #1
 8005168:	f7fc f9a0 	bl	80014ac <SDIO_ClockCmd>

  /*!< CMD0: GO_IDLE_STATE ---------------------------------------------------*/
  /*!< No CMD response required */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 800516c:	4b74      	ldr	r3, [pc, #464]	; (8005340 <SD_PowerON+0x224>)
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_GO_IDLE_STATE;
 8005172:	4b73      	ldr	r3, [pc, #460]	; (8005340 <SD_PowerON+0x224>)
 8005174:	2200      	movs	r2, #0
 8005176:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
 8005178:	4b71      	ldr	r3, [pc, #452]	; (8005340 <SD_PowerON+0x224>)
 800517a:	2200      	movs	r2, #0
 800517c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800517e:	4b70      	ldr	r3, [pc, #448]	; (8005340 <SD_PowerON+0x224>)
 8005180:	2200      	movs	r2, #0
 8005182:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005184:	4b6e      	ldr	r3, [pc, #440]	; (8005340 <SD_PowerON+0x224>)
 8005186:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800518a:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800518c:	486c      	ldr	r0, [pc, #432]	; (8005340 <SD_PowerON+0x224>)
 800518e:	f7fc f9b7 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdError();
 8005192:	f000 fffb 	bl	800618c <CmdError>
 8005196:	4603      	mov	r3, r0
 8005198:	71fb      	strb	r3, [r7, #7]

  if (errorstatus != SD_OK)
 800519a:	79fb      	ldrb	r3, [r7, #7]
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <SD_PowerON+0x8c>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
 80051a2:	79fb      	ldrb	r3, [r7, #7]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	e0c5      	b.n	8005334 <SD_PowerON+0x218>
  /*!< Send CMD8 to verify SD card interface operating condition */
  /*!< Argument: - [31:12]: Reserved (shall be set to '0')
               - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
               - [7:0]: Check Pattern (recommended 0xAA) */
  /*!< CMD Response: R7 */
  SDIO_CmdInitStructure.SDIO_Argument = SD_CHECK_PATTERN;
 80051a8:	4b65      	ldr	r3, [pc, #404]	; (8005340 <SD_PowerON+0x224>)
 80051aa:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80051ae:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_IF_COND;
 80051b0:	4b63      	ldr	r3, [pc, #396]	; (8005340 <SD_PowerON+0x224>)
 80051b2:	2208      	movs	r2, #8
 80051b4:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80051b6:	4b62      	ldr	r3, [pc, #392]	; (8005340 <SD_PowerON+0x224>)
 80051b8:	2240      	movs	r2, #64	; 0x40
 80051ba:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80051bc:	4b60      	ldr	r3, [pc, #384]	; (8005340 <SD_PowerON+0x224>)
 80051be:	2200      	movs	r2, #0
 80051c0:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80051c2:	4b5f      	ldr	r3, [pc, #380]	; (8005340 <SD_PowerON+0x224>)
 80051c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051c8:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80051ca:	485d      	ldr	r0, [pc, #372]	; (8005340 <SD_PowerON+0x224>)
 80051cc:	f7fc f998 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp7Error();
 80051d0:	f001 f802 	bl	80061d8 <CmdResp7Error>
 80051d4:	4603      	mov	r3, r0
 80051d6:	71fb      	strb	r3, [r7, #7]

  if (errorstatus == SD_OK)
 80051d8:	79fb      	ldrb	r3, [r7, #7]
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d106      	bne.n	80051ee <SD_PowerON+0xd2>
  {
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 80051e0:	4b58      	ldr	r3, [pc, #352]	; (8005344 <SD_PowerON+0x228>)
 80051e2:	2201      	movs	r2, #1
 80051e4:	601a      	str	r2, [r3, #0]
    SDType = SD_HIGH_CAPACITY;
 80051e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051ea:	60bb      	str	r3, [r7, #8]
 80051ec:	e017      	b.n	800521e <SD_PowerON+0x102>
  }
  else
  {
    /*!< CMD55 */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80051ee:	4b54      	ldr	r3, [pc, #336]	; (8005340 <SD_PowerON+0x224>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80051f4:	4b52      	ldr	r3, [pc, #328]	; (8005340 <SD_PowerON+0x224>)
 80051f6:	2237      	movs	r2, #55	; 0x37
 80051f8:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80051fa:	4b51      	ldr	r3, [pc, #324]	; (8005340 <SD_PowerON+0x224>)
 80051fc:	2240      	movs	r2, #64	; 0x40
 80051fe:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005200:	4b4f      	ldr	r3, [pc, #316]	; (8005340 <SD_PowerON+0x224>)
 8005202:	2200      	movs	r2, #0
 8005204:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005206:	4b4e      	ldr	r3, [pc, #312]	; (8005340 <SD_PowerON+0x224>)
 8005208:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800520c:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 800520e:	484c      	ldr	r0, [pc, #304]	; (8005340 <SD_PowerON+0x224>)
 8005210:	f7fc f976 	bl	8001500 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8005214:	2037      	movs	r0, #55	; 0x37
 8005216:	f001 f81b 	bl	8006250 <CmdResp1Error>
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]
  }
  /*!< CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 800521e:	4b48      	ldr	r3, [pc, #288]	; (8005340 <SD_PowerON+0x224>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8005224:	4b46      	ldr	r3, [pc, #280]	; (8005340 <SD_PowerON+0x224>)
 8005226:	2237      	movs	r2, #55	; 0x37
 8005228:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800522a:	4b45      	ldr	r3, [pc, #276]	; (8005340 <SD_PowerON+0x224>)
 800522c:	2240      	movs	r2, #64	; 0x40
 800522e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005230:	4b43      	ldr	r3, [pc, #268]	; (8005340 <SD_PowerON+0x224>)
 8005232:	2200      	movs	r2, #0
 8005234:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005236:	4b42      	ldr	r3, [pc, #264]	; (8005340 <SD_PowerON+0x224>)
 8005238:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800523c:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800523e:	4840      	ldr	r0, [pc, #256]	; (8005340 <SD_PowerON+0x224>)
 8005240:	f7fc f95e 	bl	8001500 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8005244:	2037      	movs	r0, #55	; 0x37
 8005246:	f001 f803 	bl	8006250 <CmdResp1Error>
 800524a:	4603      	mov	r3, r0
 800524c:	71fb      	strb	r3, [r7, #7]

  /*!< If errorstatus is Command TimeOut, it is a MMC card */
  /*!< If errorstatus is SD_OK it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  if (errorstatus == SD_OK)
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d16c      	bne.n	8005330 <SD_PowerON+0x214>
  {
    /*!< SD CARD */
    /*!< Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 8005256:	e04f      	b.n	80052f8 <SD_PowerON+0x1dc>
    {

      /*!< SEND CMD55 APP_CMD with RCA as 0 */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8005258:	4b39      	ldr	r3, [pc, #228]	; (8005340 <SD_PowerON+0x224>)
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800525e:	4b38      	ldr	r3, [pc, #224]	; (8005340 <SD_PowerON+0x224>)
 8005260:	2237      	movs	r2, #55	; 0x37
 8005262:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005264:	4b36      	ldr	r3, [pc, #216]	; (8005340 <SD_PowerON+0x224>)
 8005266:	2240      	movs	r2, #64	; 0x40
 8005268:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800526a:	4b35      	ldr	r3, [pc, #212]	; (8005340 <SD_PowerON+0x224>)
 800526c:	2200      	movs	r2, #0
 800526e:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005270:	4b33      	ldr	r3, [pc, #204]	; (8005340 <SD_PowerON+0x224>)
 8005272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005276:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005278:	4831      	ldr	r0, [pc, #196]	; (8005340 <SD_PowerON+0x224>)
 800527a:	f7fc f941 	bl	8001500 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800527e:	2037      	movs	r0, #55	; 0x37
 8005280:	f000 ffe6 	bl	8006250 <CmdResp1Error>
 8005284:	4603      	mov	r3, r0
 8005286:	71fb      	strb	r3, [r7, #7]

      if (errorstatus != SD_OK)
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <SD_PowerON+0x17a>
      {
        return(errorstatus);
 8005290:	79fb      	ldrb	r3, [r7, #7]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	e04e      	b.n	8005334 <SD_PowerON+0x218>
      }
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800529c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052a0:	4a27      	ldr	r2, [pc, #156]	; (8005340 <SD_PowerON+0x224>)
 80052a2:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 80052a4:	4b26      	ldr	r3, [pc, #152]	; (8005340 <SD_PowerON+0x224>)
 80052a6:	2229      	movs	r2, #41	; 0x29
 80052a8:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80052aa:	4b25      	ldr	r3, [pc, #148]	; (8005340 <SD_PowerON+0x224>)
 80052ac:	2240      	movs	r2, #64	; 0x40
 80052ae:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80052b0:	4b23      	ldr	r3, [pc, #140]	; (8005340 <SD_PowerON+0x224>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80052b6:	4b22      	ldr	r3, [pc, #136]	; (8005340 <SD_PowerON+0x224>)
 80052b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80052bc:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80052be:	4820      	ldr	r0, [pc, #128]	; (8005340 <SD_PowerON+0x224>)
 80052c0:	f7fc f91e 	bl	8001500 <SDIO_SendCommand>

      errorstatus = CmdResp3Error();
 80052c4:	f001 f896 	bl	80063f4 <CmdResp3Error>
 80052c8:	4603      	mov	r3, r0
 80052ca:	71fb      	strb	r3, [r7, #7]
      if (errorstatus != SD_OK)
 80052cc:	79fb      	ldrb	r3, [r7, #7]
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d002      	beq.n	80052da <SD_PowerON+0x1be>
      {
        return(errorstatus);
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	e02c      	b.n	8005334 <SD_PowerON+0x218>
      }

      response = SDIO_GetResponse(SDIO_RESP1);
 80052da:	2000      	movs	r0, #0
 80052dc:	f7fc f948 	bl	8001570 <SDIO_GetResponse>
 80052e0:	6178      	str	r0, [r7, #20]
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	0fdb      	lsrs	r3, r3, #31
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	bf0c      	ite	eq
 80052ea:	2301      	moveq	r3, #1
 80052ec:	2300      	movne	r3, #0
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	60fb      	str	r3, [r7, #12]
      count++;
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	3301      	adds	r3, #1
 80052f6:	613b      	str	r3, [r7, #16]
     or SD card 1.x */
  if (errorstatus == SD_OK)
  {
    /*!< SD CARD */
    /*!< Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d104      	bne.n	8005308 <SD_PowerON+0x1ec>
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005304:	4293      	cmp	r3, r2
 8005306:	d9a7      	bls.n	8005258 <SD_PowerON+0x13c>

      response = SDIO_GetResponse(SDIO_RESP1);
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
      count++;
    }
    if (count >= SD_MAX_VOLT_TRIAL)
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800530e:	4293      	cmp	r3, r2
 8005310:	d904      	bls.n	800531c <SD_PowerON+0x200>
    {
      errorstatus = SD_INVALID_VOLTRANGE;
 8005312:	231b      	movs	r3, #27
 8005314:	71fb      	strb	r3, [r7, #7]
      return(errorstatus);
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	b2db      	uxtb	r3, r3
 800531a:	e00b      	b.n	8005334 <SD_PowerON+0x218>
    }

    if (response &= SD_HIGH_CAPACITY)
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d002      	beq.n	8005330 <SD_PowerON+0x214>
    {
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
 800532a:	4b06      	ldr	r3, [pc, #24]	; (8005344 <SD_PowerON+0x228>)
 800532c:	2202      	movs	r2, #2
 800532e:	601a      	str	r2, [r3, #0]
    }

  }/*!< else MMC Card */

  return(errorstatus);
 8005330:	79fb      	ldrb	r3, [r7, #7]
 8005332:	b2db      	uxtb	r3, r3
}
 8005334:	4618      	mov	r0, r3
 8005336:	3718      	adds	r7, #24
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	20000548 	.word	0x20000548
 8005340:	200004d8 	.word	0x200004d8
 8005344:	20000184 	.word	0x20000184

08005348 <SD_InitializeCards>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_InitializeCards(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	71fb      	strb	r3, [r7, #7]
  uint16_t rca = 0x01;
 8005352:	2301      	movs	r3, #1
 8005354:	80bb      	strh	r3, [r7, #4]

  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
 8005356:	f7fc f8c7 	bl	80014e8 <SDIO_GetPowerState>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d103      	bne.n	8005368 <SD_InitializeCards+0x20>
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
 8005360:	2325      	movs	r3, #37	; 0x25
 8005362:	71fb      	strb	r3, [r7, #7]
    return(errorstatus);
 8005364:	79fb      	ldrb	r3, [r7, #7]
 8005366:	e0a7      	b.n	80054b8 <SD_InitializeCards+0x170>
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8005368:	4b55      	ldr	r3, [pc, #340]	; (80054c0 <SD_InitializeCards+0x178>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b04      	cmp	r3, #4
 800536e:	d033      	beq.n	80053d8 <SD_InitializeCards+0x90>
  {
    /*!< Send CMD2 ALL_SEND_CID */
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8005370:	4b54      	ldr	r3, [pc, #336]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005372:	2200      	movs	r2, #0
 8005374:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 8005376:	4b53      	ldr	r3, [pc, #332]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005378:	2202      	movs	r2, #2
 800537a:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 800537c:	4b51      	ldr	r3, [pc, #324]	; (80054c4 <SD_InitializeCards+0x17c>)
 800537e:	22c0      	movs	r2, #192	; 0xc0
 8005380:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005382:	4b50      	ldr	r3, [pc, #320]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005384:	2200      	movs	r2, #0
 8005386:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005388:	4b4e      	ldr	r3, [pc, #312]	; (80054c4 <SD_InitializeCards+0x17c>)
 800538a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800538e:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005390:	484c      	ldr	r0, [pc, #304]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005392:	f7fc f8b5 	bl	8001500 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 8005396:	f001 f855 	bl	8006444 <CmdResp2Error>
 800539a:	4603      	mov	r3, r0
 800539c:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 800539e:	79fb      	ldrb	r3, [r7, #7]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <SD_InitializeCards+0x60>
    {
      return(errorstatus);
 80053a4:	79fb      	ldrb	r3, [r7, #7]
 80053a6:	e087      	b.n	80054b8 <SD_InitializeCards+0x170>
    }

    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 80053a8:	2000      	movs	r0, #0
 80053aa:	f7fc f8e1 	bl	8001570 <SDIO_GetResponse>
 80053ae:	4602      	mov	r2, r0
 80053b0:	4b45      	ldr	r3, [pc, #276]	; (80054c8 <SD_InitializeCards+0x180>)
 80053b2:	601a      	str	r2, [r3, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 80053b4:	2004      	movs	r0, #4
 80053b6:	f7fc f8db 	bl	8001570 <SDIO_GetResponse>
 80053ba:	4602      	mov	r2, r0
 80053bc:	4b42      	ldr	r3, [pc, #264]	; (80054c8 <SD_InitializeCards+0x180>)
 80053be:	605a      	str	r2, [r3, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 80053c0:	2008      	movs	r0, #8
 80053c2:	f7fc f8d5 	bl	8001570 <SDIO_GetResponse>
 80053c6:	4602      	mov	r2, r0
 80053c8:	4b3f      	ldr	r3, [pc, #252]	; (80054c8 <SD_InitializeCards+0x180>)
 80053ca:	609a      	str	r2, [r3, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 80053cc:	200c      	movs	r0, #12
 80053ce:	f7fc f8cf 	bl	8001570 <SDIO_GetResponse>
 80053d2:	4602      	mov	r2, r0
 80053d4:	4b3c      	ldr	r3, [pc, #240]	; (80054c8 <SD_InitializeCards+0x180>)
 80053d6:	60da      	str	r2, [r3, #12]
  }
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
 80053d8:	4b39      	ldr	r3, [pc, #228]	; (80054c0 <SD_InitializeCards+0x178>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00b      	beq.n	80053f8 <SD_InitializeCards+0xb0>
 80053e0:	4b37      	ldr	r3, [pc, #220]	; (80054c0 <SD_InitializeCards+0x178>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d007      	beq.n	80053f8 <SD_InitializeCards+0xb0>
 80053e8:	4b35      	ldr	r3, [pc, #212]	; (80054c0 <SD_InitializeCards+0x178>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b06      	cmp	r3, #6
 80053ee:	d003      	beq.n	80053f8 <SD_InitializeCards+0xb0>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 80053f0:	4b33      	ldr	r3, [pc, #204]	; (80054c0 <SD_InitializeCards+0x178>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d11e      	bne.n	8005436 <SD_InitializeCards+0xee>
  {
    /*!< Send CMD3 SET_REL_ADDR with argument 0 */
    /*!< SD Card publishes its RCA. */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80053f8:	4b32      	ldr	r3, [pc, #200]	; (80054c4 <SD_InitializeCards+0x17c>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 80053fe:	4b31      	ldr	r3, [pc, #196]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005400:	2203      	movs	r2, #3
 8005402:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005404:	4b2f      	ldr	r3, [pc, #188]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005406:	2240      	movs	r2, #64	; 0x40
 8005408:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800540a:	4b2e      	ldr	r3, [pc, #184]	; (80054c4 <SD_InitializeCards+0x17c>)
 800540c:	2200      	movs	r2, #0
 800540e:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005410:	4b2c      	ldr	r3, [pc, #176]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005412:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005416:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005418:	482a      	ldr	r0, [pc, #168]	; (80054c4 <SD_InitializeCards+0x17c>)
 800541a:	f7fc f871 	bl	8001500 <SDIO_SendCommand>

    errorstatus = CmdResp6Error(SD_CMD_SET_REL_ADDR, &rca);
 800541e:	1d3b      	adds	r3, r7, #4
 8005420:	4619      	mov	r1, r3
 8005422:	2003      	movs	r0, #3
 8005424:	f001 f842 	bl	80064ac <CmdResp6Error>
 8005428:	4603      	mov	r3, r0
 800542a:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 800542c:	79fb      	ldrb	r3, [r7, #7]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <SD_InitializeCards+0xee>
    {
      return(errorstatus);
 8005432:	79fb      	ldrb	r3, [r7, #7]
 8005434:	e040      	b.n	80054b8 <SD_InitializeCards+0x170>
    }
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8005436:	4b22      	ldr	r3, [pc, #136]	; (80054c0 <SD_InitializeCards+0x178>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2b04      	cmp	r3, #4
 800543c:	d039      	beq.n	80054b2 <SD_InitializeCards+0x16a>
  {
    RCA = rca;
 800543e:	88bb      	ldrh	r3, [r7, #4]
 8005440:	461a      	mov	r2, r3
 8005442:	4b22      	ldr	r3, [pc, #136]	; (80054cc <SD_InitializeCards+0x184>)
 8005444:	601a      	str	r2, [r3, #0]

    /*!< Send CMD9 SEND_CSD with argument as card's RCA */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 8005446:	88bb      	ldrh	r3, [r7, #4]
 8005448:	041b      	lsls	r3, r3, #16
 800544a:	461a      	mov	r2, r3
 800544c:	4b1d      	ldr	r3, [pc, #116]	; (80054c4 <SD_InitializeCards+0x17c>)
 800544e:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_CSD;
 8005450:	4b1c      	ldr	r3, [pc, #112]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005452:	2209      	movs	r2, #9
 8005454:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8005456:	4b1b      	ldr	r3, [pc, #108]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005458:	22c0      	movs	r2, #192	; 0xc0
 800545a:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800545c:	4b19      	ldr	r3, [pc, #100]	; (80054c4 <SD_InitializeCards+0x17c>)
 800545e:	2200      	movs	r2, #0
 8005460:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005462:	4b18      	ldr	r3, [pc, #96]	; (80054c4 <SD_InitializeCards+0x17c>)
 8005464:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005468:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 800546a:	4816      	ldr	r0, [pc, #88]	; (80054c4 <SD_InitializeCards+0x17c>)
 800546c:	f7fc f848 	bl	8001500 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 8005470:	f000 ffe8 	bl	8006444 <CmdResp2Error>
 8005474:	4603      	mov	r3, r0
 8005476:	71fb      	strb	r3, [r7, #7]

    if (SD_OK != errorstatus)
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <SD_InitializeCards+0x13a>
    {
      return(errorstatus);
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	e01a      	b.n	80054b8 <SD_InitializeCards+0x170>
    }

    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8005482:	2000      	movs	r0, #0
 8005484:	f7fc f874 	bl	8001570 <SDIO_GetResponse>
 8005488:	4602      	mov	r2, r0
 800548a:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <SD_InitializeCards+0x188>)
 800548c:	601a      	str	r2, [r3, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 800548e:	2004      	movs	r0, #4
 8005490:	f7fc f86e 	bl	8001570 <SDIO_GetResponse>
 8005494:	4602      	mov	r2, r0
 8005496:	4b0e      	ldr	r3, [pc, #56]	; (80054d0 <SD_InitializeCards+0x188>)
 8005498:	605a      	str	r2, [r3, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 800549a:	2008      	movs	r0, #8
 800549c:	f7fc f868 	bl	8001570 <SDIO_GetResponse>
 80054a0:	4602      	mov	r2, r0
 80054a2:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <SD_InitializeCards+0x188>)
 80054a4:	609a      	str	r2, [r3, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 80054a6:	200c      	movs	r0, #12
 80054a8:	f7fc f862 	bl	8001570 <SDIO_GetResponse>
 80054ac:	4602      	mov	r2, r0
 80054ae:	4b08      	ldr	r3, [pc, #32]	; (80054d0 <SD_InitializeCards+0x188>)
 80054b0:	60da      	str	r2, [r3, #12]
  }

  errorstatus = SD_OK; /*!< All cards get intialized */
 80054b2:	2300      	movs	r3, #0
 80054b4:	71fb      	strb	r3, [r7, #7]

  return(errorstatus);
 80054b6:	79fb      	ldrb	r3, [r7, #7]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3708      	adds	r7, #8
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	20000184 	.word	0x20000184
 80054c4:	200004d8 	.word	0x200004d8
 80054c8:	20000198 	.word	0x20000198
 80054cc:	200001a8 	.word	0x200001a8
 80054d0:	20000188 	.word	0x20000188

080054d4 <SD_GetCardInfo>:

//--------------------------------------------------------------
SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)
{
 80054d4:	b4b0      	push	{r4, r5, r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 80054dc:	2200      	movs	r2, #0
 80054de:	73ba      	strb	r2, [r7, #14]
  uint8_t tmp = 0;
 80054e0:	2200      	movs	r2, #0
 80054e2:	73fa      	strb	r2, [r7, #15]

  cardinfo->CardType = (uint8_t)CardType;
 80054e4:	4a88      	ldr	r2, [pc, #544]	; (8005708 <SD_GetCardInfo+0x234>)
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	b2d1      	uxtb	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	f882 1056 	strb.w	r1, [r2, #86]	; 0x56
  cardinfo->RCA = (uint16_t)RCA;
 80054f0:	4a86      	ldr	r2, [pc, #536]	; (800570c <SD_GetCardInfo+0x238>)
 80054f2:	6812      	ldr	r2, [r2, #0]
 80054f4:	b291      	uxth	r1, r2
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	f8a2 1054 	strh.w	r1, [r2, #84]	; 0x54

  /*!< Byte 0 */
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 80054fc:	4a84      	ldr	r2, [pc, #528]	; (8005710 <SD_GetCardInfo+0x23c>)
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	0e12      	lsrs	r2, r2, #24
 8005502:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 8005504:	7bfa      	ldrb	r2, [r7, #15]
 8005506:	0992      	lsrs	r2, r2, #6
 8005508:	b2d1      	uxtb	r1, r2
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	7011      	strb	r1, [r2, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 800550e:	7bfa      	ldrb	r2, [r7, #15]
 8005510:	1092      	asrs	r2, r2, #2
 8005512:	b2d2      	uxtb	r2, r2
 8005514:	f002 020f 	and.w	r2, r2, #15
 8005518:	b2d1      	uxtb	r1, r2
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	7051      	strb	r1, [r2, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 800551e:	7bfa      	ldrb	r2, [r7, #15]
 8005520:	f002 0203 	and.w	r2, r2, #3
 8005524:	b2d1      	uxtb	r1, r2
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	7091      	strb	r1, [r2, #2]

  /*!< Byte 1 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
 800552a:	4a79      	ldr	r2, [pc, #484]	; (8005710 <SD_GetCardInfo+0x23c>)
 800552c:	6812      	ldr	r2, [r2, #0]
 800552e:	0c12      	lsrs	r2, r2, #16
 8005530:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.TAAC = tmp;
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	7bf9      	ldrb	r1, [r7, #15]
 8005536:	70d1      	strb	r1, [r2, #3]

  /*!< Byte 2 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
 8005538:	4a75      	ldr	r2, [pc, #468]	; (8005710 <SD_GetCardInfo+0x23c>)
 800553a:	6812      	ldr	r2, [r2, #0]
 800553c:	0a12      	lsrs	r2, r2, #8
 800553e:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.NSAC = tmp;
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	7bf9      	ldrb	r1, [r7, #15]
 8005544:	7111      	strb	r1, [r2, #4]

  /*!< Byte 3 */
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
 8005546:	4a72      	ldr	r2, [pc, #456]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005548:	6812      	ldr	r2, [r2, #0]
 800554a:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	7bf9      	ldrb	r1, [r7, #15]
 8005550:	7151      	strb	r1, [r2, #5]

  /*!< Byte 4 */
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 8005552:	4a6f      	ldr	r2, [pc, #444]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005554:	6852      	ldr	r2, [r2, #4]
 8005556:	0e12      	lsrs	r2, r2, #24
 8005558:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
 800555a:	7bfa      	ldrb	r2, [r7, #15]
 800555c:	b292      	uxth	r2, r2
 800555e:	0112      	lsls	r2, r2, #4
 8005560:	b291      	uxth	r1, r2
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	80d1      	strh	r1, [r2, #6]

  /*!< Byte 5 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
 8005566:	4a6a      	ldr	r2, [pc, #424]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005568:	6852      	ldr	r2, [r2, #4]
 800556a:	0c12      	lsrs	r2, r2, #16
 800556c:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	88d2      	ldrh	r2, [r2, #6]
 8005572:	b291      	uxth	r1, r2
 8005574:	7bfa      	ldrb	r2, [r7, #15]
 8005576:	0912      	lsrs	r2, r2, #4
 8005578:	b2d2      	uxtb	r2, r2
 800557a:	b292      	uxth	r2, r2
 800557c:	430a      	orrs	r2, r1
 800557e:	b291      	uxth	r1, r2
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	80d1      	strh	r1, [r2, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 8005584:	7bfa      	ldrb	r2, [r7, #15]
 8005586:	f002 020f 	and.w	r2, r2, #15
 800558a:	b2d1      	uxtb	r1, r2
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	7211      	strb	r1, [r2, #8]

  /*!< Byte 6 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
 8005590:	4a5f      	ldr	r2, [pc, #380]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005592:	6852      	ldr	r2, [r2, #4]
 8005594:	0a12      	lsrs	r2, r2, #8
 8005596:	73fa      	strb	r2, [r7, #15]
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
 8005598:	7bfa      	ldrb	r2, [r7, #15]
 800559a:	09d2      	lsrs	r2, r2, #7
 800559c:	b2d1      	uxtb	r1, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	7251      	strb	r1, [r2, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
 80055a2:	7bfa      	ldrb	r2, [r7, #15]
 80055a4:	1192      	asrs	r2, r2, #6
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	f002 0201 	and.w	r2, r2, #1
 80055ac:	b2d1      	uxtb	r1, r2
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	7291      	strb	r1, [r2, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
 80055b2:	7bfa      	ldrb	r2, [r7, #15]
 80055b4:	1152      	asrs	r2, r2, #5
 80055b6:	b2d2      	uxtb	r2, r2
 80055b8:	f002 0201 	and.w	r2, r2, #1
 80055bc:	b2d1      	uxtb	r1, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	72d1      	strb	r1, [r2, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
 80055c2:	7bfa      	ldrb	r2, [r7, #15]
 80055c4:	1112      	asrs	r2, r2, #4
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	f002 0201 	and.w	r2, r2, #1
 80055cc:	b2d1      	uxtb	r1, r2
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	7311      	strb	r1, [r2, #12]
  cardinfo->SD_csd.Reserved2 = 0; /*!< Reserved */
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	2100      	movs	r1, #0
 80055d6:	7351      	strb	r1, [r2, #13]

  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 80055d8:	4a4b      	ldr	r2, [pc, #300]	; (8005708 <SD_GetCardInfo+0x234>)
 80055da:	6812      	ldr	r2, [r2, #0]
 80055dc:	2a00      	cmp	r2, #0
 80055de:	d004      	beq.n	80055ea <SD_GetCardInfo+0x116>
 80055e0:	4a49      	ldr	r2, [pc, #292]	; (8005708 <SD_GetCardInfo+0x234>)
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	2a01      	cmp	r2, #1
 80055e6:	f040 8095 	bne.w	8005714 <SD_GetCardInfo+0x240>
  {
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 80055ea:	7bfb      	ldrb	r3, [r7, #15]
 80055ec:	029b      	lsls	r3, r3, #10
 80055ee:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	611a      	str	r2, [r3, #16]

    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
 80055f6:	4b46      	ldr	r3, [pc, #280]	; (8005710 <SD_GetCardInfo+0x23c>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	7bfa      	ldrb	r2, [r7, #15]
 8005602:	0092      	lsls	r2, r2, #2
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	611a      	str	r2, [r3, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 800560a:	4b41      	ldr	r3, [pc, #260]	; (8005710 <SD_GetCardInfo+0x23c>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	0e1b      	lsrs	r3, r3, #24
 8005610:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	7bfa      	ldrb	r2, [r7, #15]
 8005618:	0992      	lsrs	r2, r2, #6
 800561a:	b2d2      	uxtb	r2, r2
 800561c:	431a      	orrs	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	611a      	str	r2, [r3, #16]

    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	10db      	asrs	r3, r3, #3
 8005626:	b2db      	uxtb	r3, r3
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	b2da      	uxtb	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	751a      	strb	r2, [r3, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 8005632:	7bfb      	ldrb	r3, [r7, #15]
 8005634:	f003 0307 	and.w	r3, r3, #7
 8005638:	b2da      	uxtb	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	755a      	strb	r2, [r3, #21]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 800563e:	4b34      	ldr	r3, [pc, #208]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	0c1b      	lsrs	r3, r3, #16
 8005644:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8005646:	7bfb      	ldrb	r3, [r7, #15]
 8005648:	095b      	lsrs	r3, r3, #5
 800564a:	b2da      	uxtb	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	759a      	strb	r2, [r3, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	109b      	asrs	r3, r3, #2
 8005654:	b2db      	uxtb	r3, r3
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	b2da      	uxtb	r2, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	75da      	strb	r2, [r3, #23]
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
 8005660:	7bfb      	ldrb	r3, [r7, #15]
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	b2db      	uxtb	r3, r3
 8005666:	f003 0306 	and.w	r3, r3, #6
 800566a:	b2da      	uxtb	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	761a      	strb	r2, [r3, #24]
    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8005670:	4b27      	ldr	r3, [pc, #156]	; (8005710 <SD_GetCardInfo+0x23c>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	0a1b      	lsrs	r3, r3, #8
 8005676:	73fb      	strb	r3, [r7, #15]
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7e1b      	ldrb	r3, [r3, #24]
 800567c:	b2da      	uxtb	r2, r3
 800567e:	7bfb      	ldrb	r3, [r7, #15]
 8005680:	09db      	lsrs	r3, r3, #7
 8005682:	b2db      	uxtb	r3, r3
 8005684:	4313      	orrs	r3, r2
 8005686:	b2da      	uxtb	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	761a      	strb	r2, [r3, #24]
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	691b      	ldr	r3, [r3, #16]
 8005690:	3301      	adds	r3, #1
 8005692:	f04f 0400 	mov.w	r4, #0
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	7e1b      	ldrb	r3, [r3, #24]
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	3302      	adds	r3, #2
 80056a4:	2201      	movs	r2, #1
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	e9d2 1212 	ldrd	r1, r2, [r2, #72]	; 0x48
 80056b0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80056b4:	fb03 f502 	mul.w	r5, r3, r2
 80056b8:	fb01 f004 	mul.w	r0, r1, r4
 80056bc:	4428      	add	r0, r5
 80056be:	fba1 3403 	umull	r3, r4, r1, r3
 80056c2:	1902      	adds	r2, r0, r4
 80056c4:	4614      	mov	r4, r2
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	7a1b      	ldrb	r3, [r3, #8]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	461a      	mov	r2, r3
 80056d4:	2301      	movs	r3, #1
 80056d6:	4093      	lsls	r3, r2
 80056d8:	461a      	mov	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	651a      	str	r2, [r3, #80]	; 0x50
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	e9d3 1212 	ldrd	r1, r2, [r3, #72]	; 0x48
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056e8:	f04f 0400 	mov.w	r4, #0
 80056ec:	fb03 f502 	mul.w	r5, r3, r2
 80056f0:	fb01 f004 	mul.w	r0, r1, r4
 80056f4:	4428      	add	r0, r5
 80056f6:	fba1 3403 	umull	r3, r4, r1, r3
 80056fa:	1902      	adds	r2, r0, r4
 80056fc:	4614      	mov	r4, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
 8005704:	e03f      	b.n	8005786 <SD_GetCardInfo+0x2b2>
 8005706:	bf00      	nop
 8005708:	20000184 	.word	0x20000184
 800570c:	200001a8 	.word	0x200001a8
 8005710:	20000188 	.word	0x20000188
  }
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8005714:	4aa5      	ldr	r2, [pc, #660]	; (80059ac <SD_GetCardInfo+0x4d8>)
 8005716:	6812      	ldr	r2, [r2, #0]
 8005718:	2a02      	cmp	r2, #2
 800571a:	d134      	bne.n	8005786 <SD_GetCardInfo+0x2b2>
  {
    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
 800571c:	4aa4      	ldr	r2, [pc, #656]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 800571e:	6852      	ldr	r2, [r2, #4]
 8005720:	73fa      	strb	r2, [r7, #15]
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 8005722:	7bfa      	ldrb	r2, [r7, #15]
 8005724:	0412      	lsls	r2, r2, #16
 8005726:	f402 117c 	and.w	r1, r2, #4128768	; 0x3f0000
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6111      	str	r1, [r2, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 800572e:	4aa0      	ldr	r2, [pc, #640]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 8005730:	6892      	ldr	r2, [r2, #8]
 8005732:	0e12      	lsrs	r2, r2, #24
 8005734:	73fa      	strb	r2, [r7, #15]

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	6912      	ldr	r2, [r2, #16]
 800573a:	7bf9      	ldrb	r1, [r7, #15]
 800573c:	0209      	lsls	r1, r1, #8
 800573e:	4311      	orrs	r1, r2
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6111      	str	r1, [r2, #16]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 8005744:	4a9a      	ldr	r2, [pc, #616]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 8005746:	6892      	ldr	r2, [r2, #8]
 8005748:	0c12      	lsrs	r2, r2, #16
 800574a:	73fa      	strb	r2, [r7, #15]

    cardinfo->SD_csd.DeviceSize |= (tmp);
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6911      	ldr	r1, [r2, #16]
 8005750:	7bfa      	ldrb	r2, [r7, #15]
 8005752:	4311      	orrs	r1, r2
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6111      	str	r1, [r2, #16]

    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8005758:	4a95      	ldr	r2, [pc, #596]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 800575a:	6892      	ldr	r2, [r2, #8]
 800575c:	0a12      	lsrs	r2, r2, #8
 800575e:	73fa      	strb	r2, [r7, #15]
    
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6912      	ldr	r2, [r2, #16]
 8005764:	4611      	mov	r1, r2
 8005766:	f04f 0200 	mov.w	r2, #0
 800576a:	3101      	adds	r1, #1
 800576c:	f142 0200 	adc.w	r2, r2, #0
 8005770:	04d4      	lsls	r4, r2, #19
 8005772:	ea44 3451 	orr.w	r4, r4, r1, lsr #13
 8005776:	04cb      	lsls	r3, r1, #19
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
    cardinfo->CardBlockSize = 512;    
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005784:	651a      	str	r2, [r3, #80]	; 0x50
  }


  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 8005786:	7bfb      	ldrb	r3, [r7, #15]
 8005788:	119b      	asrs	r3, r3, #6
 800578a:	b2db      	uxtb	r3, r3
 800578c:	f003 0301 	and.w	r3, r3, #1
 8005790:	b2da      	uxtb	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	765a      	strb	r2, [r3, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	769a      	strb	r2, [r3, #26]

  /*!< Byte 11 */
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
 80057a6:	4b82      	ldr	r3, [pc, #520]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	7e9b      	ldrb	r3, [r3, #26]
 80057b0:	b2da      	uxtb	r2, r3
 80057b2:	7bfb      	ldrb	r3, [r7, #15]
 80057b4:	09db      	lsrs	r3, r3, #7
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	4313      	orrs	r3, r2
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	769a      	strb	r2, [r3, #26]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	76da      	strb	r2, [r3, #27]

  /*!< Byte 12 */
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 80057cc:	4b78      	ldr	r3, [pc, #480]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	0e1b      	lsrs	r3, r3, #24
 80057d2:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 80057d4:	7bfb      	ldrb	r3, [r7, #15]
 80057d6:	09db      	lsrs	r3, r3, #7
 80057d8:	b2da      	uxtb	r2, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	771a      	strb	r2, [r3, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	115b      	asrs	r3, r3, #5
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 0303 	and.w	r3, r3, #3
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	775a      	strb	r2, [r3, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
 80057f0:	109b      	asrs	r3, r3, #2
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f003 0307 	and.w	r3, r3, #7
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	779a      	strb	r2, [r3, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 80057fe:	7bfb      	ldrb	r3, [r7, #15]
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	b2db      	uxtb	r3, r3
 8005804:	f003 030c 	and.w	r3, r3, #12
 8005808:	b2da      	uxtb	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	77da      	strb	r2, [r3, #31]

  /*!< Byte 13 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
 800580e:	4b68      	ldr	r3, [pc, #416]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	0c1b      	lsrs	r3, r3, #16
 8005814:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	7fdb      	ldrb	r3, [r3, #31]
 800581a:	b2da      	uxtb	r2, r3
 800581c:	7bfb      	ldrb	r3, [r7, #15]
 800581e:	099b      	lsrs	r3, r3, #6
 8005820:	b2db      	uxtb	r3, r3
 8005822:	4313      	orrs	r3, r2
 8005824:	b2da      	uxtb	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	77da      	strb	r2, [r3, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
 800582c:	115b      	asrs	r3, r3, #5
 800582e:	b2db      	uxtb	r3, r3
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	b2da      	uxtb	r2, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f883 2020 	strb.w	r2, [r3, #32]
  cardinfo->SD_csd.Reserved3 = 0;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 8005844:	7bfb      	ldrb	r3, [r7, #15]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	b2da      	uxtb	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  /*!< Byte 14 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
 8005852:	4b57      	ldr	r3, [pc, #348]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	0a1b      	lsrs	r3, r3, #8
 8005858:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	09db      	lsrs	r3, r3, #7
 800585e:	b2da      	uxtb	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
 8005866:	7bfb      	ldrb	r3, [r7, #15]
 8005868:	119b      	asrs	r3, r3, #6
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	b2da      	uxtb	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
 8005878:	7bfb      	ldrb	r3, [r7, #15]
 800587a:	115b      	asrs	r3, r3, #5
 800587c:	b2db      	uxtb	r3, r3
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	b2da      	uxtb	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 800588a:	7bfb      	ldrb	r3, [r7, #15]
 800588c:	111b      	asrs	r3, r3, #4
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	b2da      	uxtb	r2, r3
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 800589c:	7bfb      	ldrb	r3, [r7, #15]
 800589e:	109b      	asrs	r3, r3, #2
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 80058ae:	7bfb      	ldrb	r3, [r7, #15]
 80058b0:	f003 0303 	and.w	r3, r3, #3
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /*!< Byte 15 */
  tmp = (uint8_t)(CSD_Tab[3] & 0x000000FF);
 80058bc:	4b3c      	ldr	r3, [pc, #240]	; (80059b0 <SD_GetCardInfo+0x4dc>)
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
 80058c2:	7bfb      	ldrb	r3, [r7, #15]
 80058c4:	085b      	lsrs	r3, r3, #1
 80058c6:	b2da      	uxtb	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  cardinfo->SD_csd.Reserved4 = 1;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a


  /*!< Byte 0 */
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 80058d6:	4b37      	ldr	r3, [pc, #220]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	0e1b      	lsrs	r3, r3, #24
 80058dc:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ManufacturerID = tmp;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	7bfa      	ldrb	r2, [r7, #15]
 80058e2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /*!< Byte 1 */
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
 80058e6:	4b33      	ldr	r3, [pc, #204]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	0c1b      	lsrs	r3, r3, #16
 80058ec:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
 80058ee:	7bfb      	ldrb	r3, [r7, #15]
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	021b      	lsls	r3, r3, #8
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /*!< Byte 2 */
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
 80058fa:	4b2e      	ldr	r3, [pc, #184]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	0a1b      	lsrs	r3, r3, #8
 8005900:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005906:	b29a      	uxth	r2, r3
 8005908:	7bfb      	ldrb	r3, [r7, #15]
 800590a:	b29b      	uxth	r3, r3
 800590c:	4313      	orrs	r3, r2
 800590e:	b29a      	uxth	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	85da      	strh	r2, [r3, #46]	; 0x2e

  /*!< Byte 3 */
  tmp = (uint8_t)(CID_Tab[0] & 0x000000FF);
 8005914:	4b27      	ldr	r3, [pc, #156]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 800591a:	7bfb      	ldrb	r3, [r7, #15]
 800591c:	061b      	lsls	r3, r3, #24
 800591e:	461a      	mov	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 8005924:	4b23      	ldr	r3, [pc, #140]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	0e1b      	lsrs	r3, r3, #24
 800592a:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005930:	7bfa      	ldrb	r2, [r7, #15]
 8005932:	0412      	lsls	r2, r2, #16
 8005934:	431a      	orrs	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
 800593a:	4b1e      	ldr	r3, [pc, #120]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	0c1b      	lsrs	r3, r3, #16
 8005940:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	7bfa      	ldrb	r2, [r7, #15]
 8005948:	0212      	lsls	r2, r2, #8
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 6 */
  tmp = (uint8_t)((CID_Tab[1] & 0x0000FF00) >> 8);
 8005950:	4b18      	ldr	r3, [pc, #96]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	0a1b      	lsrs	r3, r3, #8
 8005956:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName1 |= tmp;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800595c:	7bfb      	ldrb	r3, [r7, #15]
 800595e:	431a      	orrs	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	631a      	str	r2, [r3, #48]	; 0x30

  /*!< Byte 7 */
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
 8005964:	4b13      	ldr	r3, [pc, #76]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdName2 = tmp;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	7bfa      	ldrb	r2, [r7, #15]
 800596e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /*!< Byte 8 */
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
 8005972:	4b10      	ldr	r3, [pc, #64]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	0e1b      	lsrs	r3, r3, #24
 8005978:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdRev = tmp;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	7bfa      	ldrb	r2, [r7, #15]
 800597e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /*!< Byte 9 */
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
 8005982:	4b0c      	ldr	r3, [pc, #48]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	0c1b      	lsrs	r3, r3, #16
 8005988:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN = tmp << 24;
 800598a:	7bfb      	ldrb	r3, [r7, #15]
 800598c:	061b      	lsls	r3, r3, #24
 800598e:	461a      	mov	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 10 */
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
 8005994:	4b07      	ldr	r3, [pc, #28]	; (80059b4 <SD_GetCardInfo+0x4e0>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	0a1b      	lsrs	r3, r3, #8
 800599a:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a0:	7bfa      	ldrb	r2, [r7, #15]
 80059a2:	0412      	lsls	r2, r2, #16
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	639a      	str	r2, [r3, #56]	; 0x38
 80059aa:	e005      	b.n	80059b8 <SD_GetCardInfo+0x4e4>
 80059ac:	20000184 	.word	0x20000184
 80059b0:	20000188 	.word	0x20000188
 80059b4:	20000198 	.word	0x20000198

  /*!< Byte 11 */
  tmp = (uint8_t)(CID_Tab[2] & 0x000000FF);
 80059b8:	4b25      	ldr	r3, [pc, #148]	; (8005a50 <SD_GetCardInfo+0x57c>)
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c2:	7bfa      	ldrb	r2, [r7, #15]
 80059c4:	0212      	lsls	r2, r2, #8
 80059c6:	431a      	orrs	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 12 */
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
 80059cc:	4b20      	ldr	r3, [pc, #128]	; (8005a50 <SD_GetCardInfo+0x57c>)
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	0e1b      	lsrs	r3, r3, #24
 80059d2:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ProdSN |= tmp;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	431a      	orrs	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	639a      	str	r2, [r3, #56]	; 0x38

  /*!< Byte 13 */
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
 80059e0:	4b1b      	ldr	r3, [pc, #108]	; (8005a50 <SD_GetCardInfo+0x57c>)
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	0c1b      	lsrs	r3, r3, #16
 80059e6:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	7bfb      	ldrb	r3, [r7, #15]
 80059f2:	091b      	lsrs	r3, r3, #4
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	4313      	orrs	r3, r2
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
 8005a02:	021b      	lsls	r3, r3, #8
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*!< Byte 14 */
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
 8005a10:	4b0f      	ldr	r3, [pc, #60]	; (8005a50 <SD_GetCardInfo+0x57c>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	0a1b      	lsrs	r3, r3, #8
 8005a16:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.ManufactDate |= tmp;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	4313      	orrs	r3, r2
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*!< Byte 15 */
  tmp = (uint8_t)(CID_Tab[3] & 0x000000FF);
 8005a2a:	4b09      	ldr	r3, [pc, #36]	; (8005a50 <SD_GetCardInfo+0x57c>)
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	73fb      	strb	r3, [r7, #15]
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	085b      	lsrs	r3, r3, #1
 8005a34:	b2da      	uxtb	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  cardinfo->SD_cid.Reserved2 = 1;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  
  return(errorstatus);
 8005a44:	7bbb      	ldrb	r3, [r7, #14]
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3714      	adds	r7, #20
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bcb0      	pop	{r4, r5, r7}
 8005a4e:	4770      	bx	lr
 8005a50:	20000198 	.word	0x20000198

08005a54 <SD_EnableWideBusOperation>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_EnableWideBusOperation(uint32_t WideMode)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	73fb      	strb	r3, [r7, #15]

  /*!< MMC Card doesn't support this feature */
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8005a60:	4b30      	ldr	r3, [pc, #192]	; (8005b24 <SD_EnableWideBusOperation+0xd0>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d103      	bne.n	8005a70 <SD_EnableWideBusOperation+0x1c>
  {
    errorstatus = SD_UNSUPPORTED_FEATURE;
 8005a68:	2327      	movs	r3, #39	; 0x27
 8005a6a:	73fb      	strb	r3, [r7, #15]
    return(errorstatus);
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
 8005a6e:	e054      	b.n	8005b1a <SD_EnableWideBusOperation+0xc6>
  }
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 8005a70:	4b2c      	ldr	r3, [pc, #176]	; (8005b24 <SD_EnableWideBusOperation+0xd0>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d007      	beq.n	8005a88 <SD_EnableWideBusOperation+0x34>
 8005a78:	4b2a      	ldr	r3, [pc, #168]	; (8005b24 <SD_EnableWideBusOperation+0xd0>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d003      	beq.n	8005a88 <SD_EnableWideBusOperation+0x34>
 8005a80:	4b28      	ldr	r3, [pc, #160]	; (8005b24 <SD_EnableWideBusOperation+0xd0>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d147      	bne.n	8005b18 <SD_EnableWideBusOperation+0xc4>
  {
    if (SDIO_BusWide_8b == WideMode)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	d103      	bne.n	8005a98 <SD_EnableWideBusOperation+0x44>
    {
      errorstatus = SD_UNSUPPORTED_FEATURE;
 8005a90:	2327      	movs	r3, #39	; 0x27
 8005a92:	73fb      	strb	r3, [r7, #15]
      return(errorstatus);
 8005a94:	7bfb      	ldrb	r3, [r7, #15]
 8005a96:	e040      	b.n	8005b1a <SD_EnableWideBusOperation+0xc6>
    }
    else if (SDIO_BusWide_4b == WideMode)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a9e:	d11e      	bne.n	8005ade <SD_EnableWideBusOperation+0x8a>
    {
      errorstatus = SDEnWideBus(ENABLE);
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	f000 fd6b 	bl	800657c <SDEnWideBus>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	73fb      	strb	r3, [r7, #15]

      if (SD_OK == errorstatus)
 8005aaa:	7bfb      	ldrb	r3, [r7, #15]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d133      	bne.n	8005b18 <SD_EnableWideBusOperation+0xc4>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8005ab0:	4b1d      	ldr	r3, [pc, #116]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005ab6:	4b1c      	ldr	r3, [pc, #112]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005abc:	4b1a      	ldr	r3, [pc, #104]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005abe:	2200      	movs	r2, #0
 8005ac0:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005ac2:	4b19      	ldr	r3, [pc, #100]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
 8005ac8:	4b17      	ldr	r3, [pc, #92]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005aca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ace:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8005ad0:	4b15      	ldr	r3, [pc, #84]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
 8005ad6:	4814      	ldr	r0, [pc, #80]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005ad8:	f7fb fcba 	bl	8001450 <SDIO_Init>
 8005adc:	e01c      	b.n	8005b18 <SD_EnableWideBusOperation+0xc4>
      }
    }
    else
    {
      errorstatus = SDEnWideBus(DISABLE);
 8005ade:	2000      	movs	r0, #0
 8005ae0:	f000 fd4c 	bl	800657c <SDEnWideBus>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	73fb      	strb	r3, [r7, #15]

      if (SD_OK == errorstatus)
 8005ae8:	7bfb      	ldrb	r3, [r7, #15]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d114      	bne.n	8005b18 <SD_EnableWideBusOperation+0xc4>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8005aee:	4b0e      	ldr	r3, [pc, #56]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8005af4:	4b0c      	ldr	r3, [pc, #48]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8005afa:	4b0b      	ldr	r3, [pc, #44]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8005b00:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8005b06:	4b08      	ldr	r3, [pc, #32]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8005b0c:	4b06      	ldr	r3, [pc, #24]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
 8005b12:	4805      	ldr	r0, [pc, #20]	; (8005b28 <SD_EnableWideBusOperation+0xd4>)
 8005b14:	f7fb fc9c 	bl	8001450 <SDIO_Init>
      }
    }
  }

  return(errorstatus);
 8005b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20000184 	.word	0x20000184
 8005b28:	20000548 	.word	0x20000548

08005b2c <SD_SelectDeselect>:

//--------------------------------------------------------------
SD_Error SD_SelectDeselect(uint64_t addr)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	e9c7 0100 	strd	r0, r1, [r7]
  SD_Error errorstatus = SD_OK;
 8005b36:	2300      	movs	r3, #0
 8005b38:	73fb      	strb	r3, [r7, #15]

  /*!< Send CMD7 SDIO_SEL_DESEL_CARD */
  SDIO_CmdInitStructure.SDIO_Argument =  (uint32_t)addr;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	4a0d      	ldr	r2, [pc, #52]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b3e:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 8005b40:	4b0c      	ldr	r3, [pc, #48]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b42:	2207      	movs	r2, #7
 8005b44:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005b46:	4b0b      	ldr	r3, [pc, #44]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b48:	2240      	movs	r2, #64	; 0x40
 8005b4a:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005b4c:	4b09      	ldr	r3, [pc, #36]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005b52:	4b08      	ldr	r3, [pc, #32]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b58:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005b5a:	4806      	ldr	r0, [pc, #24]	; (8005b74 <SD_SelectDeselect+0x48>)
 8005b5c:	f7fb fcd0 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 8005b60:	2007      	movs	r0, #7
 8005b62:	f000 fb75 	bl	8006250 <CmdResp1Error>
 8005b66:	4603      	mov	r3, r0
 8005b68:	73fb      	strb	r3, [r7, #15]

  return(errorstatus);
 8005b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	200004d8 	.word	0x200004d8

08005b78 <SD_ReadMultiBlocks>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint64_t ReadAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 8005b78:	b5b0      	push	{r4, r5, r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	e9c7 2300 	strd	r2, r3, [r7]
  SD_Error errorstatus = SD_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	75fb      	strb	r3, [r7, #23]
  TransferError = SD_OK;
 8005b88:	4b41      	ldr	r3, [pc, #260]	; (8005c90 <SD_ReadMultiBlocks+0x118>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8005b8e:	4b41      	ldr	r3, [pc, #260]	; (8005c94 <SD_ReadMultiBlocks+0x11c>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 8005b94:	4b40      	ldr	r3, [pc, #256]	; (8005c98 <SD_ReadMultiBlocks+0x120>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
	
  SDIO->DCTRL = 0x0;
 8005b9a:	4b40      	ldr	r3, [pc, #256]	; (8005c9c <SD_ReadMultiBlocks+0x124>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	62da      	str	r2, [r3, #44]	; 0x2c

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	f240 302a 	movw	r0, #810	; 0x32a
 8005ba6:	f7fb fd41 	bl	800162c <SDIO_ITConfig>
  SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
 8005baa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005bac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bae:	fb02 f303 	mul.w	r3, r2, r3
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 ff5b 	bl	8006a70 <SD_LowLevel_DMA_RxConfig>
  SDIO_DMACmd(ENABLE);
 8005bba:	2001      	movs	r0, #1
 8005bbc:	f7fb fd26 	bl	800160c <SDIO_DMACmd>

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8005bc0:	4b37      	ldr	r3, [pc, #220]	; (8005ca0 <SD_ReadMultiBlocks+0x128>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d10a      	bne.n	8005bde <SD_ReadMultiBlocks+0x66>
  {
    BlockSize = 512;
 8005bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005bcc:	853b      	strh	r3, [r7, #40]	; 0x28
    ReadAddr /= 512;
 8005bce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bd2:	0a54      	lsrs	r4, r2, #9
 8005bd4:	ea44 54c3 	orr.w	r4, r4, r3, lsl #23
 8005bd8:	0a5d      	lsrs	r5, r3, #9
 8005bda:	e9c7 4500 	strd	r4, r5, [r7]
  }

  /*!< Set Block Size for Card */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8005bde:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005be0:	4a30      	ldr	r2, [pc, #192]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005be2:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8005be4:	4b2f      	ldr	r3, [pc, #188]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005be6:	2210      	movs	r2, #16
 8005be8:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005bea:	4b2e      	ldr	r3, [pc, #184]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005bec:	2240      	movs	r2, #64	; 0x40
 8005bee:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005bf0:	4b2c      	ldr	r3, [pc, #176]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005bf6:	4b2b      	ldr	r3, [pc, #172]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005bf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bfc:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005bfe:	4829      	ldr	r0, [pc, #164]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c00:	f7fb fc7e 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8005c04:	2010      	movs	r0, #16
 8005c06:	f000 fb23 	bl	8006250 <CmdResp1Error>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8005c0e:	7dfb      	ldrb	r3, [r7, #23]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <SD_ReadMultiBlocks+0xa0>
  {
    return(errorstatus);
 8005c14:	7dfb      	ldrb	r3, [r7, #23]
 8005c16:	e036      	b.n	8005c86 <SD_ReadMultiBlocks+0x10e>
  }
    
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8005c18:	4b23      	ldr	r3, [pc, #140]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c1e:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 8005c20:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005c22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c24:	fb02 f303 	mul.w	r3, r2, r3
 8005c28:	4a1f      	ldr	r2, [pc, #124]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c2a:	6053      	str	r3, [r2, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8005c2c:	4b1e      	ldr	r3, [pc, #120]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c2e:	2290      	movs	r2, #144	; 0x90
 8005c30:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8005c32:	4b1d      	ldr	r3, [pc, #116]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c34:	2202      	movs	r2, #2
 8005c36:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8005c38:	4b1b      	ldr	r3, [pc, #108]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8005c3e:	4b1a      	ldr	r3, [pc, #104]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c40:	2201      	movs	r2, #1
 8005c42:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8005c44:	4818      	ldr	r0, [pc, #96]	; (8005ca8 <SD_ReadMultiBlocks+0x130>)
 8005c46:	f7fb fca7 	bl	8001598 <SDIO_DataConfig>

  /*!< Send CMD18 READ_MULT_BLOCK with argument data address */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	4a15      	ldr	r2, [pc, #84]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c4e:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 8005c50:	4b14      	ldr	r3, [pc, #80]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c52:	2212      	movs	r2, #18
 8005c54:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005c56:	4b13      	ldr	r3, [pc, #76]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c58:	2240      	movs	r2, #64	; 0x40
 8005c5a:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005c5c:	4b11      	ldr	r3, [pc, #68]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005c62:	4b10      	ldr	r3, [pc, #64]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c68:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005c6a:	480e      	ldr	r0, [pc, #56]	; (8005ca4 <SD_ReadMultiBlocks+0x12c>)
 8005c6c:	f7fb fc48 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 8005c70:	2012      	movs	r0, #18
 8005c72:	f000 faed 	bl	8006250 <CmdResp1Error>
 8005c76:	4603      	mov	r3, r0
 8005c78:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <SD_ReadMultiBlocks+0x10c>
  {
    return(errorstatus);
 8005c80:	7dfb      	ldrb	r3, [r7, #23]
 8005c82:	e000      	b.n	8005c86 <SD_ReadMultiBlocks+0x10e>
  }

  return(errorstatus);
 8005c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3718      	adds	r7, #24
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	200001b0 	.word	0x200001b0
 8005c94:	200001b4 	.word	0x200001b4
 8005c98:	200001ac 	.word	0x200001ac
 8005c9c:	40012c00 	.word	0x40012c00
 8005ca0:	20000184 	.word	0x20000184
 8005ca4:	200004d8 	.word	0x200004d8
 8005ca8:	20000560 	.word	0x20000560

08005cac <SD_WaitReadOperation>:

//--------------------------------------------------------------
SD_Error SD_WaitReadOperation(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
 8005cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cba:	603b      	str	r3, [r7, #0]
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8005cbc:	e002      	b.n	8005cc4 <SD_WaitReadOperation+0x18>
  {
    timeout--;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	603b      	str	r3, [r7, #0]
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8005cc4:	4b23      	ldr	r3, [pc, #140]	; (8005d54 <SD_WaitReadOperation+0xa8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10b      	bne.n	8005ce4 <SD_WaitReadOperation+0x38>
 8005ccc:	4b22      	ldr	r3, [pc, #136]	; (8005d58 <SD_WaitReadOperation+0xac>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d107      	bne.n	8005ce4 <SD_WaitReadOperation+0x38>
 8005cd4:	4b21      	ldr	r3, [pc, #132]	; (8005d5c <SD_WaitReadOperation+0xb0>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d102      	bne.n	8005ce4 <SD_WaitReadOperation+0x38>
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1ec      	bne.n	8005cbe <SD_WaitReadOperation+0x12>
  {
    timeout--;
  }
  
  DMAEndOfTransfer = 0x00;
 8005ce4:	4b1b      	ldr	r3, [pc, #108]	; (8005d54 <SD_WaitReadOperation+0xa8>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	601a      	str	r2, [r3, #0]

  timeout = SD_DATATIMEOUT;
 8005cea:	f04f 33ff 	mov.w	r3, #4294967295
 8005cee:	603b      	str	r3, [r7, #0]
  
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8005cf0:	e002      	b.n	8005cf8 <SD_WaitReadOperation+0x4c>
  {
    timeout--;  
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	603b      	str	r3, [r7, #0]
  
  DMAEndOfTransfer = 0x00;

  timeout = SD_DATATIMEOUT;
  
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8005cf8:	4b19      	ldr	r3, [pc, #100]	; (8005d60 <SD_WaitReadOperation+0xb4>)
 8005cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d002      	beq.n	8005d0a <SD_WaitReadOperation+0x5e>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f3      	bne.n	8005cf2 <SD_WaitReadOperation+0x46>
  {
    timeout--;  
  }

  if (StopCondition == 1)
 8005d0a:	4b16      	ldr	r3, [pc, #88]	; (8005d64 <SD_WaitReadOperation+0xb8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d106      	bne.n	8005d20 <SD_WaitReadOperation+0x74>
  {
    errorstatus = SD_StopTransfer();
 8005d12:	f000 f95f 	bl	8005fd4 <SD_StopTransfer>
 8005d16:	4603      	mov	r3, r0
 8005d18:	71fb      	strb	r3, [r7, #7]
    StopCondition = 0;
 8005d1a:	4b12      	ldr	r3, [pc, #72]	; (8005d64 <SD_WaitReadOperation+0xb8>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]
  }
  
  if ((timeout == 0) && (errorstatus == SD_OK))
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d104      	bne.n	8005d30 <SD_WaitReadOperation+0x84>
 8005d26:	79fb      	ldrb	r3, [r7, #7]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d101      	bne.n	8005d30 <SD_WaitReadOperation+0x84>
  {
    errorstatus = SD_DATA_TIMEOUT;
 8005d2c:	2304      	movs	r3, #4
 8005d2e:	71fb      	strb	r3, [r7, #7]
  }
  
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8005d30:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8005d34:	f7fb fcb2 	bl	800169c <SDIO_ClearFlag>

  if (TransferError != SD_OK)
 8005d38:	4b08      	ldr	r3, [pc, #32]	; (8005d5c <SD_WaitReadOperation+0xb0>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d003      	beq.n	8005d4a <SD_WaitReadOperation+0x9e>
  {
    return(TransferError);
 8005d42:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <SD_WaitReadOperation+0xb0>)
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	e000      	b.n	8005d4c <SD_WaitReadOperation+0xa0>
  }
  else
  {
    return(errorstatus);  
 8005d4a:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	200001b8 	.word	0x200001b8
 8005d58:	200001b4 	.word	0x200001b4
 8005d5c:	200001b0 	.word	0x200001b0
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	200001ac 	.word	0x200001ac

08005d68 <SD_WriteMultiBlocks>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint64_t WriteAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 8005d68:	b5b0      	push	{r4, r5, r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	e9c7 2300 	strd	r2, r3, [r7]
  SD_Error errorstatus = SD_OK;
 8005d74:	2300      	movs	r3, #0
 8005d76:	75fb      	strb	r3, [r7, #23]

  TransferError = SD_OK;
 8005d78:	4b5f      	ldr	r3, [pc, #380]	; (8005ef8 <SD_WriteMultiBlocks+0x190>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8005d7e:	4b5f      	ldr	r3, [pc, #380]	; (8005efc <SD_WriteMultiBlocks+0x194>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
  StopCondition = 1;
 8005d84:	4b5e      	ldr	r3, [pc, #376]	; (8005f00 <SD_WriteMultiBlocks+0x198>)
 8005d86:	2201      	movs	r2, #1
 8005d88:	601a      	str	r2, [r3, #0]
  SDIO->DCTRL = 0x0;
 8005d8a:	4b5e      	ldr	r3, [pc, #376]	; (8005f04 <SD_WriteMultiBlocks+0x19c>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	62da      	str	r2, [r3, #44]	; 0x2c

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8005d90:	2101      	movs	r1, #1
 8005d92:	f240 302a 	movw	r0, #810	; 0x32a
 8005d96:	f7fb fc49 	bl	800162c <SDIO_ITConfig>
  SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
 8005d9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d9e:	fb02 f303 	mul.w	r3, r2, r3
 8005da2:	4619      	mov	r1, r3
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fe11 	bl	80069cc <SD_LowLevel_DMA_TxConfig>
  SDIO_DMACmd(ENABLE);
 8005daa:	2001      	movs	r0, #1
 8005dac:	f7fb fc2e 	bl	800160c <SDIO_DMACmd>

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8005db0:	4b55      	ldr	r3, [pc, #340]	; (8005f08 <SD_WriteMultiBlocks+0x1a0>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d10a      	bne.n	8005dce <SD_WriteMultiBlocks+0x66>
  {
    BlockSize = 512;
 8005db8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dbc:	853b      	strh	r3, [r7, #40]	; 0x28
    WriteAddr /= 512;
 8005dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dc2:	0a54      	lsrs	r4, r2, #9
 8005dc4:	ea44 54c3 	orr.w	r4, r4, r3, lsl #23
 8005dc8:	0a5d      	lsrs	r5, r3, #9
 8005dca:	e9c7 4500 	strd	r4, r5, [r7]
  }

  /* Set Block Size for Card */ 
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8005dce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005dd0:	4a4e      	ldr	r2, [pc, #312]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005dd2:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8005dd4:	4b4d      	ldr	r3, [pc, #308]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005dd6:	2210      	movs	r2, #16
 8005dd8:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005dda:	4b4c      	ldr	r3, [pc, #304]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005ddc:	2240      	movs	r2, #64	; 0x40
 8005dde:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005de0:	4b4a      	ldr	r3, [pc, #296]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005de2:	2200      	movs	r2, #0
 8005de4:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005de6:	4b49      	ldr	r3, [pc, #292]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005de8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005dec:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005dee:	4847      	ldr	r0, [pc, #284]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005df0:	f7fb fb86 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8005df4:	2010      	movs	r0, #16
 8005df6:	f000 fa2b 	bl	8006250 <CmdResp1Error>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8005dfe:	7dfb      	ldrb	r3, [r7, #23]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <SD_WriteMultiBlocks+0xa0>
  {
    return(errorstatus);
 8005e04:	7dfb      	ldrb	r3, [r7, #23]
 8005e06:	e072      	b.n	8005eee <SD_WriteMultiBlocks+0x186>
  }
  
  /*!< To improve performance */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8005e08:	4b41      	ldr	r3, [pc, #260]	; (8005f10 <SD_WriteMultiBlocks+0x1a8>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	041b      	lsls	r3, r3, #16
 8005e0e:	4a3f      	ldr	r2, [pc, #252]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e10:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8005e12:	4b3e      	ldr	r3, [pc, #248]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e14:	2237      	movs	r2, #55	; 0x37
 8005e16:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005e18:	4b3c      	ldr	r3, [pc, #240]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e1a:	2240      	movs	r2, #64	; 0x40
 8005e1c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005e1e:	4b3b      	ldr	r3, [pc, #236]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005e24:	4b39      	ldr	r3, [pc, #228]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e2a:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005e2c:	4837      	ldr	r0, [pc, #220]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e2e:	f7fb fb67 	bl	8001500 <SDIO_SendCommand>


  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8005e32:	2037      	movs	r0, #55	; 0x37
 8005e34:	f000 fa0c 	bl	8006250 <CmdResp1Error>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d001      	beq.n	8005e46 <SD_WriteMultiBlocks+0xde>
  {
    return(errorstatus);
 8005e42:	7dfb      	ldrb	r3, [r7, #23]
 8005e44:	e053      	b.n	8005eee <SD_WriteMultiBlocks+0x186>
  }
  /*!< To improve performance */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
 8005e46:	4a31      	ldr	r2, [pc, #196]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e4a:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 8005e4c:	4b2f      	ldr	r3, [pc, #188]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e4e:	2217      	movs	r2, #23
 8005e50:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005e52:	4b2e      	ldr	r3, [pc, #184]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e54:	2240      	movs	r2, #64	; 0x40
 8005e56:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005e58:	4b2c      	ldr	r3, [pc, #176]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005e5e:	4b2b      	ldr	r3, [pc, #172]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e64:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005e66:	4829      	ldr	r0, [pc, #164]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e68:	f7fb fb4a 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCK_COUNT);
 8005e6c:	2017      	movs	r0, #23
 8005e6e:	f000 f9ef 	bl	8006250 <CmdResp1Error>
 8005e72:	4603      	mov	r3, r0
 8005e74:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d001      	beq.n	8005e80 <SD_WriteMultiBlocks+0x118>
  {
    return(errorstatus);
 8005e7c:	7dfb      	ldrb	r3, [r7, #23]
 8005e7e:	e036      	b.n	8005eee <SD_WriteMultiBlocks+0x186>
  }


  /*!< Send CMD25 WRITE_MULT_BLOCK with argument data address */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)WriteAddr;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	4a22      	ldr	r2, [pc, #136]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e84:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8005e86:	4b21      	ldr	r3, [pc, #132]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e88:	2219      	movs	r2, #25
 8005e8a:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005e8c:	4b1f      	ldr	r3, [pc, #124]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e8e:	2240      	movs	r2, #64	; 0x40
 8005e90:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005e92:	4b1e      	ldr	r3, [pc, #120]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005e98:	4b1c      	ldr	r3, [pc, #112]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005e9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e9e:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005ea0:	481a      	ldr	r0, [pc, #104]	; (8005f0c <SD_WriteMultiBlocks+0x1a4>)
 8005ea2:	f7fb fb2d 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_WRITE_MULT_BLOCK);
 8005ea6:	2019      	movs	r0, #25
 8005ea8:	f000 f9d2 	bl	8006250 <CmdResp1Error>
 8005eac:	4603      	mov	r3, r0
 8005eae:	75fb      	strb	r3, [r7, #23]

  if (SD_OK != errorstatus)
 8005eb0:	7dfb      	ldrb	r3, [r7, #23]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <SD_WriteMultiBlocks+0x152>
  {
    return(errorstatus);
 8005eb6:	7dfb      	ldrb	r3, [r7, #23]
 8005eb8:	e019      	b.n	8005eee <SD_WriteMultiBlocks+0x186>
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8005eba:	4b16      	ldr	r3, [pc, #88]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec0:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 8005ec2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005ec4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ec6:	fb02 f303 	mul.w	r3, r2, r3
 8005eca:	4a12      	ldr	r2, [pc, #72]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ecc:	6053      	str	r3, [r2, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8005ece:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ed0:	2290      	movs	r2, #144	; 0x90
 8005ed2:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8005ed4:	4b0f      	ldr	r3, [pc, #60]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8005eda:	4b0e      	ldr	r3, [pc, #56]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8005ee0:	4b0c      	ldr	r3, [pc, #48]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8005ee6:	480b      	ldr	r0, [pc, #44]	; (8005f14 <SD_WriteMultiBlocks+0x1ac>)
 8005ee8:	f7fb fb56 	bl	8001598 <SDIO_DataConfig>

  return(errorstatus);
 8005eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3718      	adds	r7, #24
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	200001b0 	.word	0x200001b0
 8005efc:	200001b4 	.word	0x200001b4
 8005f00:	200001ac 	.word	0x200001ac
 8005f04:	40012c00 	.word	0x40012c00
 8005f08:	20000184 	.word	0x20000184
 8005f0c:	200004d8 	.word	0x200004d8
 8005f10:	200001a8 	.word	0x200001a8
 8005f14:	20000560 	.word	0x20000560

08005f18 <SD_WaitWriteOperation>:

//--------------------------------------------------------------
SD_Error SD_WaitWriteOperation(void)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	71fb      	strb	r3, [r7, #7]
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
 8005f22:	f04f 33ff 	mov.w	r3, #4294967295
 8005f26:	603b      	str	r3, [r7, #0]
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8005f28:	e002      	b.n	8005f30 <SD_WaitWriteOperation+0x18>
  {
    timeout--;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	603b      	str	r3, [r7, #0]
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SD_DATATIMEOUT;
  
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8005f30:	4b23      	ldr	r3, [pc, #140]	; (8005fc0 <SD_WaitWriteOperation+0xa8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d10b      	bne.n	8005f50 <SD_WaitWriteOperation+0x38>
 8005f38:	4b22      	ldr	r3, [pc, #136]	; (8005fc4 <SD_WaitWriteOperation+0xac>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d107      	bne.n	8005f50 <SD_WaitWriteOperation+0x38>
 8005f40:	4b21      	ldr	r3, [pc, #132]	; (8005fc8 <SD_WaitWriteOperation+0xb0>)
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d102      	bne.n	8005f50 <SD_WaitWriteOperation+0x38>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1ec      	bne.n	8005f2a <SD_WaitWriteOperation+0x12>
  {
    timeout--;
  }
  
  DMAEndOfTransfer = 0x00;
 8005f50:	4b1b      	ldr	r3, [pc, #108]	; (8005fc0 <SD_WaitWriteOperation+0xa8>)
 8005f52:	2200      	movs	r2, #0
 8005f54:	601a      	str	r2, [r3, #0]

  timeout = SD_DATATIMEOUT;
 8005f56:	f04f 33ff 	mov.w	r3, #4294967295
 8005f5a:	603b      	str	r3, [r7, #0]
  
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 8005f5c:	e002      	b.n	8005f64 <SD_WaitWriteOperation+0x4c>
  {
    timeout--;  
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	603b      	str	r3, [r7, #0]
  
  DMAEndOfTransfer = 0x00;

  timeout = SD_DATATIMEOUT;
  
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 8005f64:	4b19      	ldr	r3, [pc, #100]	; (8005fcc <SD_WaitWriteOperation+0xb4>)
 8005f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d002      	beq.n	8005f76 <SD_WaitWriteOperation+0x5e>
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1f3      	bne.n	8005f5e <SD_WaitWriteOperation+0x46>
  {
    timeout--;  
  }

  if (StopCondition == 1)
 8005f76:	4b16      	ldr	r3, [pc, #88]	; (8005fd0 <SD_WaitWriteOperation+0xb8>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d106      	bne.n	8005f8c <SD_WaitWriteOperation+0x74>
  {
    errorstatus = SD_StopTransfer();
 8005f7e:	f000 f829 	bl	8005fd4 <SD_StopTransfer>
 8005f82:	4603      	mov	r3, r0
 8005f84:	71fb      	strb	r3, [r7, #7]
    StopCondition = 0;
 8005f86:	4b12      	ldr	r3, [pc, #72]	; (8005fd0 <SD_WaitWriteOperation+0xb8>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
  }
  
  if ((timeout == 0) && (errorstatus == SD_OK))
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <SD_WaitWriteOperation+0x84>
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <SD_WaitWriteOperation+0x84>
  {
    errorstatus = SD_DATA_TIMEOUT;
 8005f98:	2304      	movs	r3, #4
 8005f9a:	71fb      	strb	r3, [r7, #7]
  }
  
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8005f9c:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8005fa0:	f7fb fb7c 	bl	800169c <SDIO_ClearFlag>
  
  if (TransferError != SD_OK)
 8005fa4:	4b08      	ldr	r3, [pc, #32]	; (8005fc8 <SD_WaitWriteOperation+0xb0>)
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <SD_WaitWriteOperation+0x9e>
  {
    return(TransferError);
 8005fae:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <SD_WaitWriteOperation+0xb0>)
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	e000      	b.n	8005fb8 <SD_WaitWriteOperation+0xa0>
  }
  else
  {
    return(errorstatus);
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	200001b8 	.word	0x200001b8
 8005fc4:	200001b4 	.word	0x200001b4
 8005fc8:	200001b0 	.word	0x200001b0
 8005fcc:	40012c00 	.word	0x40012c00
 8005fd0:	200001ac 	.word	0x200001ac

08005fd4 <SD_StopTransfer>:
  }
}

//--------------------------------------------------------------
SD_Error SD_StopTransfer(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	71fb      	strb	r3, [r7, #7]

  /*!< Send CMD12 STOP_TRANSMISSION  */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8005fde:	4b0e      	ldr	r3, [pc, #56]	; (8006018 <SD_StopTransfer+0x44>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 8005fe4:	4b0c      	ldr	r3, [pc, #48]	; (8006018 <SD_StopTransfer+0x44>)
 8005fe6:	220c      	movs	r2, #12
 8005fe8:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8005fea:	4b0b      	ldr	r3, [pc, #44]	; (8006018 <SD_StopTransfer+0x44>)
 8005fec:	2240      	movs	r2, #64	; 0x40
 8005fee:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <SD_StopTransfer+0x44>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8005ff6:	4b08      	ldr	r3, [pc, #32]	; (8006018 <SD_StopTransfer+0x44>)
 8005ff8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ffc:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8005ffe:	4806      	ldr	r0, [pc, #24]	; (8006018 <SD_StopTransfer+0x44>)
 8006000:	f7fb fa7e 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 8006004:	200c      	movs	r0, #12
 8006006:	f000 f923 	bl	8006250 <CmdResp1Error>
 800600a:	4603      	mov	r3, r0
 800600c:	71fb      	strb	r3, [r7, #7]

  return(errorstatus);
 800600e:	79fb      	ldrb	r3, [r7, #7]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3708      	adds	r7, #8
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	200004d8 	.word	0x200004d8

0800601c <SD_SendStatus>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_SendStatus(uint32_t *pcardstatus)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  SD_Error errorstatus = SD_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	73fb      	strb	r3, [r7, #15]

  if (pcardstatus == NULL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d103      	bne.n	8006036 <SD_SendStatus+0x1a>
  {
    errorstatus = SD_INVALID_PARAMETER;
 800602e:	2326      	movs	r3, #38	; 0x26
 8006030:	73fb      	strb	r3, [r7, #15]
    return(errorstatus);
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	e025      	b.n	8006082 <SD_SendStatus+0x66>
  }

  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8006036:	4b15      	ldr	r3, [pc, #84]	; (800608c <SD_SendStatus+0x70>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	041b      	lsls	r3, r3, #16
 800603c:	4a14      	ldr	r2, [pc, #80]	; (8006090 <SD_SendStatus+0x74>)
 800603e:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8006040:	4b13      	ldr	r3, [pc, #76]	; (8006090 <SD_SendStatus+0x74>)
 8006042:	220d      	movs	r2, #13
 8006044:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8006046:	4b12      	ldr	r3, [pc, #72]	; (8006090 <SD_SendStatus+0x74>)
 8006048:	2240      	movs	r2, #64	; 0x40
 800604a:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800604c:	4b10      	ldr	r3, [pc, #64]	; (8006090 <SD_SendStatus+0x74>)
 800604e:	2200      	movs	r2, #0
 8006050:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8006052:	4b0f      	ldr	r3, [pc, #60]	; (8006090 <SD_SendStatus+0x74>)
 8006054:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006058:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800605a:	480d      	ldr	r0, [pc, #52]	; (8006090 <SD_SendStatus+0x74>)
 800605c:	f7fb fa50 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8006060:	200d      	movs	r0, #13
 8006062:	f000 f8f5 	bl	8006250 <CmdResp1Error>
 8006066:	4603      	mov	r3, r0
 8006068:	73fb      	strb	r3, [r7, #15]

  if (errorstatus != SD_OK)
 800606a:	7bfb      	ldrb	r3, [r7, #15]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <SD_SendStatus+0x58>
  {
    return(errorstatus);
 8006070:	7bfb      	ldrb	r3, [r7, #15]
 8006072:	e006      	b.n	8006082 <SD_SendStatus+0x66>
  }

  *pcardstatus = SDIO_GetResponse(SDIO_RESP1);
 8006074:	2000      	movs	r0, #0
 8006076:	f7fb fa7b 	bl	8001570 <SDIO_GetResponse>
 800607a:	4602      	mov	r2, r0
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	601a      	str	r2, [r3, #0]

  return(errorstatus);
 8006080:	7bfb      	ldrb	r3, [r7, #15]
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	200001a8 	.word	0x200001a8
 8006090:	200004d8 	.word	0x200004d8

08006094 <SD_ProcessIRQSrc>:
  return(errorstatus);
}

//--------------------------------------------------------------
SD_Error SD_ProcessIRQSrc(void)
{ 
 8006094:	b580      	push	{r7, lr}
 8006096:	af00      	add	r7, sp, #0
  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
 8006098:	f44f 7080 	mov.w	r0, #256	; 0x100
 800609c:	f7fb fb0c 	bl	80016b8 <SDIO_GetITStatus>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <SD_ProcessIRQSrc+0x28>
  {
    TransferError = SD_OK;
 80060a6:	4b2b      	ldr	r3, [pc, #172]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 80060a8:	2200      	movs	r2, #0
 80060aa:	701a      	strb	r2, [r3, #0]
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 80060ac:	f44f 7080 	mov.w	r0, #256	; 0x100
 80060b0:	f7fb fb1c 	bl	80016ec <SDIO_ClearITPendingBit>
    TransferEnd = 1;
 80060b4:	4b28      	ldr	r3, [pc, #160]	; (8006158 <SD_ProcessIRQSrc+0xc4>)
 80060b6:	2201      	movs	r2, #1
 80060b8:	601a      	str	r2, [r3, #0]
 80060ba:	e041      	b.n	8006140 <SD_ProcessIRQSrc+0xac>
  }  
  else if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
 80060bc:	2002      	movs	r0, #2
 80060be:	f7fb fafb 	bl	80016b8 <SDIO_GetITStatus>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d006      	beq.n	80060d6 <SD_ProcessIRQSrc+0x42>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
 80060c8:	2002      	movs	r0, #2
 80060ca:	f7fb fb0f 	bl	80016ec <SDIO_ClearITPendingBit>
    #if SDIO_STM32F4_REV==1
      // Workaround for CRC_BUG in Revision-A CPU
      TransferError = SD_DATA_CRC_FAIL;
 80060ce:	4b21      	ldr	r3, [pc, #132]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 80060d0:	2202      	movs	r2, #2
 80060d2:	701a      	strb	r2, [r3, #0]
 80060d4:	e034      	b.n	8006140 <SD_ProcessIRQSrc+0xac>
    #endif
  }
  else if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
 80060d6:	2008      	movs	r0, #8
 80060d8:	f7fb faee 	bl	80016b8 <SDIO_GetITStatus>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d006      	beq.n	80060f0 <SD_ProcessIRQSrc+0x5c>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
 80060e2:	2008      	movs	r0, #8
 80060e4:	f7fb fb02 	bl	80016ec <SDIO_ClearITPendingBit>
    TransferError = SD_DATA_TIMEOUT;
 80060e8:	4b1a      	ldr	r3, [pc, #104]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 80060ea:	2204      	movs	r2, #4
 80060ec:	701a      	strb	r2, [r3, #0]
 80060ee:	e027      	b.n	8006140 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
 80060f0:	2020      	movs	r0, #32
 80060f2:	f7fb fae1 	bl	80016b8 <SDIO_GetITStatus>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d006      	beq.n	800610a <SD_ProcessIRQSrc+0x76>
  {
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
 80060fc:	2020      	movs	r0, #32
 80060fe:	f7fb faf5 	bl	80016ec <SDIO_ClearITPendingBit>
    TransferError = SD_RX_OVERRUN;
 8006102:	4b14      	ldr	r3, [pc, #80]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 8006104:	2206      	movs	r2, #6
 8006106:	701a      	strb	r2, [r3, #0]
 8006108:	e01a      	b.n	8006140 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
 800610a:	2010      	movs	r0, #16
 800610c:	f7fb fad4 	bl	80016b8 <SDIO_GetITStatus>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d006      	beq.n	8006124 <SD_ProcessIRQSrc+0x90>
  {
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
 8006116:	2010      	movs	r0, #16
 8006118:	f7fb fae8 	bl	80016ec <SDIO_ClearITPendingBit>
    TransferError = SD_TX_UNDERRUN;
 800611c:	4b0d      	ldr	r3, [pc, #52]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 800611e:	2205      	movs	r2, #5
 8006120:	701a      	strb	r2, [r3, #0]
 8006122:	e00d      	b.n	8006140 <SD_ProcessIRQSrc+0xac>
  }
  else if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
 8006124:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006128:	f7fb fac6 	bl	80016b8 <SDIO_GetITStatus>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d006      	beq.n	8006140 <SD_ProcessIRQSrc+0xac>
  {
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
 8006132:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006136:	f7fb fad9 	bl	80016ec <SDIO_ClearITPendingBit>
    TransferError = SD_START_BIT_ERR;
 800613a:	4b06      	ldr	r3, [pc, #24]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 800613c:	2207      	movs	r2, #7
 800613e:	701a      	strb	r2, [r3, #0]
  }

  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 8006140:	2100      	movs	r1, #0
 8006142:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8006146:	f7fb fa71 	bl	800162c <SDIO_ITConfig>
                SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
  return(TransferError);
 800614a:	4b02      	ldr	r3, [pc, #8]	; (8006154 <SD_ProcessIRQSrc+0xc0>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	b2db      	uxtb	r3, r3
}
 8006150:	4618      	mov	r0, r3
 8006152:	bd80      	pop	{r7, pc}
 8006154:	200001b0 	.word	0x200001b0
 8006158:	200001b4 	.word	0x200001b4

0800615c <SD_ProcessDMAIRQ>:

//--------------------------------------------------------------
void SD_ProcessDMAIRQ(void)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	af00      	add	r7, sp, #0
  if(DMA2->LISR & SD_SDIO_DMA_FLAG_TCIF)
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <SD_ProcessDMAIRQ+0x24>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d007      	beq.n	800617c <SD_ProcessDMAIRQ+0x20>
  {
    DMAEndOfTransfer = 0x01;
 800616c:	4b05      	ldr	r3, [pc, #20]	; (8006184 <SD_ProcessDMAIRQ+0x28>)
 800616e:	2201      	movs	r2, #1
 8006170:	601a      	str	r2, [r3, #0]
    DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF|SD_SDIO_DMA_FLAG_FEIF);
 8006172:	f04f 51c2 	mov.w	r1, #406847488	; 0x18400000
 8006176:	4804      	ldr	r0, [pc, #16]	; (8006188 <SD_ProcessDMAIRQ+0x2c>)
 8006178:	f7fa fc2e 	bl	80009d8 <DMA_ClearFlag>
  }
}
 800617c:	bf00      	nop
 800617e:	bd80      	pop	{r7, pc}
 8006180:	40026400 	.word	0x40026400
 8006184:	200001b8 	.word	0x200001b8
 8006188:	40026458 	.word	0x40026458

0800618c <CmdError>:

//--------------------------------------------------------------
static SD_Error CmdError(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	70fb      	strb	r3, [r7, #3]
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /*!< 10000 */
 8006196:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800619a:	607b      	str	r3, [r7, #4]

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 800619c:	e002      	b.n	80061a4 <CmdError+0x18>
  {
    timeout--;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3b01      	subs	r3, #1
 80061a2:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /*!< 10000 */

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d005      	beq.n	80061b6 <CmdError+0x2a>
 80061aa:	2080      	movs	r0, #128	; 0x80
 80061ac:	f7fb fa5c 	bl	8001668 <SDIO_GetFlagStatus>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d0f3      	beq.n	800619e <CmdError+0x12>
  {
    timeout--;
  }

  if (timeout == 0)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d103      	bne.n	80061c4 <CmdError+0x38>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	70fb      	strb	r3, [r7, #3]
    return(errorstatus);
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	e004      	b.n	80061ce <CmdError+0x42>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80061c4:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80061c8:	f7fb fa68 	bl	800169c <SDIO_ClearFlag>

  return(errorstatus);
 80061cc:	78fb      	ldrb	r3, [r7, #3]
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop

080061d8 <CmdResp7Error>:

//--------------------------------------------------------------
static SD_Error CmdResp7Error(void)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80061de:	2300      	movs	r3, #0
 80061e0:	71fb      	strb	r3, [r7, #7]
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;
 80061e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80061e6:	60bb      	str	r3, [r7, #8]

  status = SDIO->STA;
 80061e8:	4b18      	ldr	r3, [pc, #96]	; (800624c <CmdResp7Error+0x74>)
 80061ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ec:	60fb      	str	r3, [r7, #12]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 80061ee:	e005      	b.n	80061fc <CmdResp7Error+0x24>
  {
    timeout--;
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	60bb      	str	r3, [r7, #8]
    status = SDIO->STA;
 80061f6:	4b15      	ldr	r3, [pc, #84]	; (800624c <CmdResp7Error+0x74>)
 80061f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fa:	60fb      	str	r3, [r7, #12]
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006202:	2b00      	cmp	r3, #0
 8006204:	d102      	bne.n	800620c <CmdResp7Error+0x34>
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d1f1      	bne.n	80061f0 <CmdResp7Error+0x18>
  {
    timeout--;
    status = SDIO->STA;
  }

  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d004      	beq.n	800621c <CmdResp7Error+0x44>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b00      	cmp	r3, #0
 800621a:	d006      	beq.n	800622a <CmdResp7Error+0x52>
  {
    /*!< Card is not V2.0 complient or card does not support the set voltage range */
    errorstatus = SD_CMD_RSP_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	71fb      	strb	r3, [r7, #7]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8006220:	2004      	movs	r0, #4
 8006222:	f7fb fa3b 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 8006226:	79fb      	ldrb	r3, [r7, #7]
 8006228:	e00c      	b.n	8006244 <CmdResp7Error+0x6c>
  }

  if (status & SDIO_FLAG_CMDREND)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006230:	2b00      	cmp	r3, #0
 8006232:	d006      	beq.n	8006242 <CmdResp7Error+0x6a>
  {
    /*!< Card is SD V2.0 compliant */
    errorstatus = SD_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	71fb      	strb	r3, [r7, #7]
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
 8006238:	2040      	movs	r0, #64	; 0x40
 800623a:	f7fb fa2f 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 800623e:	79fb      	ldrb	r3, [r7, #7]
 8006240:	e000      	b.n	8006244 <CmdResp7Error+0x6c>
  }
  return(errorstatus);
 8006242:	79fb      	ldrb	r3, [r7, #7]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40012c00 	.word	0x40012c00

08006250 <CmdResp1Error>:

//--------------------------------------------------------------
static SD_Error CmdResp1Error(uint8_t cmd)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b086      	sub	sp, #24
 8006254:	af00      	add	r7, sp, #0
 8006256:	4603      	mov	r3, r0
 8006258:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 800625a:	2300      	movs	r3, #0
 800625c:	74fb      	strb	r3, [r7, #19]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 800625e:	4b63      	ldr	r3, [pc, #396]	; (80063ec <CmdResp1Error+0x19c>)
 8006260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006262:	617b      	str	r3, [r7, #20]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8006264:	e002      	b.n	800626c <CmdResp1Error+0x1c>
  {
    status = SDIO->STA;
 8006266:	4b61      	ldr	r3, [pc, #388]	; (80063ec <CmdResp1Error+0x19c>)
 8006268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626a:	617b      	str	r3, [r7, #20]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006272:	2b00      	cmp	r3, #0
 8006274:	d0f7      	beq.n	8006266 <CmdResp1Error+0x16>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	2b00      	cmp	r3, #0
 800627e:	d006      	beq.n	800628e <CmdResp1Error+0x3e>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8006284:	2004      	movs	r0, #4
 8006286:	f7fb fa09 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 800628a:	7cfb      	ldrb	r3, [r7, #19]
 800628c:	e0a9      	b.n	80063e2 <CmdResp1Error+0x192>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d006      	beq.n	80062a6 <CmdResp1Error+0x56>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 8006298:	2301      	movs	r3, #1
 800629a:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 800629c:	2001      	movs	r0, #1
 800629e:	f7fb f9fd 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 80062a2:	7cfb      	ldrb	r3, [r7, #19]
 80062a4:	e09d      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 80062a6:	f7fb f957 	bl	8001558 <SDIO_GetCommandResponse>
 80062aa:	4603      	mov	r3, r0
 80062ac:	461a      	mov	r2, r3
 80062ae:	79fb      	ldrb	r3, [r7, #7]
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d003      	beq.n	80062bc <CmdResp1Error+0x6c>
  {
    errorstatus = SD_ILLEGAL_CMD;
 80062b4:	2310      	movs	r3, #16
 80062b6:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 80062b8:	7cfb      	ldrb	r3, [r7, #19]
 80062ba:	e092      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80062bc:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80062c0:	f7fb f9ec 	bl	800169c <SDIO_ClearFlag>

  /*!< We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 80062c4:	2000      	movs	r0, #0
 80062c6:	f7fb f953 	bl	8001570 <SDIO_GetResponse>
 80062ca:	60f8      	str	r0, [r7, #12]

  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4b48      	ldr	r3, [pc, #288]	; (80063f0 <CmdResp1Error+0x1a0>)
 80062d0:	4013      	ands	r3, r2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <CmdResp1Error+0x8a>
  {
    return(errorstatus);
 80062d6:	7cfb      	ldrb	r3, [r7, #19]
 80062d8:	e083      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	da01      	bge.n	80062e4 <CmdResp1Error+0x94>
  {
    return(SD_ADDR_OUT_OF_RANGE);
 80062e0:	231c      	movs	r3, #28
 80062e2:	e07e      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d001      	beq.n	80062f2 <CmdResp1Error+0xa2>
  {
    return(SD_ADDR_MISALIGNED);
 80062ee:	2309      	movs	r3, #9
 80062f0:	e077      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d001      	beq.n	8006300 <CmdResp1Error+0xb0>
  {
    return(SD_BLOCK_LEN_ERR);
 80062fc:	230a      	movs	r3, #10
 80062fe:	e070      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <CmdResp1Error+0xbe>
  {
    return(SD_ERASE_SEQ_ERR);
 800630a:	230b      	movs	r3, #11
 800630c:	e069      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <CmdResp1Error+0xcc>
  {
    return(SD_BAD_ERASE_PARAM);
 8006318:	230c      	movs	r3, #12
 800631a:	e062      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <CmdResp1Error+0xda>
  {
    return(SD_WRITE_PROT_VIOLATION);
 8006326:	230d      	movs	r3, #13
 8006328:	e05b      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <CmdResp1Error+0xe8>
  {
    return(SD_LOCK_UNLOCK_FAILED);
 8006334:	230e      	movs	r3, #14
 8006336:	e054      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_COM_CRC_FAILED)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <CmdResp1Error+0xf6>
  {
    return(SD_COM_CRC_FAILED);
 8006342:	230f      	movs	r3, #15
 8006344:	e04d      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ILLEGAL_CMD)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <CmdResp1Error+0x104>
  {
    return(SD_ILLEGAL_CMD);
 8006350:	2310      	movs	r3, #16
 8006352:	e046      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <CmdResp1Error+0x112>
  {
    return(SD_CARD_ECC_FAILED);
 800635e:	2311      	movs	r3, #17
 8006360:	e03f      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CC_ERROR)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <CmdResp1Error+0x120>
  {
    return(SD_CC_ERROR);
 800636c:	2312      	movs	r3, #18
 800636e:	e038      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d001      	beq.n	800637e <CmdResp1Error+0x12e>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 800637a:	2313      	movs	r3, #19
 800637c:	e031      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d001      	beq.n	800638c <CmdResp1Error+0x13c>
  {
    return(SD_STREAM_READ_UNDERRUN);
 8006388:	2314      	movs	r3, #20
 800638a:	e02a      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <CmdResp1Error+0x14a>
  {
    return(SD_STREAM_WRITE_OVERRUN);
 8006396:	2315      	movs	r3, #21
 8006398:	e023      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d001      	beq.n	80063a8 <CmdResp1Error+0x158>
  {
    return(SD_CID_CSD_OVERWRITE);
 80063a4:	2316      	movs	r3, #22
 80063a6:	e01c      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d001      	beq.n	80063b6 <CmdResp1Error+0x166>
  {
    return(SD_WP_ERASE_SKIP);
 80063b2:	2317      	movs	r3, #23
 80063b4:	e015      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <CmdResp1Error+0x174>
  {
    return(SD_CARD_ECC_DISABLED);
 80063c0:	2318      	movs	r3, #24
 80063c2:	e00e      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_ERASE_RESET)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <CmdResp1Error+0x182>
  {
    return(SD_ERASE_RESET);
 80063ce:	2319      	movs	r3, #25
 80063d0:	e007      	b.n	80063e2 <CmdResp1Error+0x192>
  }

  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d001      	beq.n	80063e0 <CmdResp1Error+0x190>
  {
    return(SD_AKE_SEQ_ERROR);
 80063dc:	231a      	movs	r3, #26
 80063de:	e000      	b.n	80063e2 <CmdResp1Error+0x192>
  }
  return(errorstatus);
 80063e0:	7cfb      	ldrb	r3, [r7, #19]
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3718      	adds	r7, #24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40012c00 	.word	0x40012c00
 80063f0:	fdffe008 	.word	0xfdffe008

080063f4 <CmdResp3Error>:

//--------------------------------------------------------------
static SD_Error CmdResp3Error(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 80063fa:	2300      	movs	r3, #0
 80063fc:	70fb      	strb	r3, [r7, #3]
  uint32_t status;

  status = SDIO->STA;
 80063fe:	4b10      	ldr	r3, [pc, #64]	; (8006440 <CmdResp3Error+0x4c>)
 8006400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006402:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8006404:	e002      	b.n	800640c <CmdResp3Error+0x18>
  {
    status = SDIO->STA;
 8006406:	4b0e      	ldr	r3, [pc, #56]	; (8006440 <CmdResp3Error+0x4c>)
 8006408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800640a:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0f7      	beq.n	8006406 <CmdResp3Error+0x12>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d006      	beq.n	800642e <CmdResp3Error+0x3a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8006424:	2004      	movs	r0, #4
 8006426:	f7fb f939 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 800642a:	78fb      	ldrb	r3, [r7, #3]
 800642c:	e004      	b.n	8006438 <CmdResp3Error+0x44>
  }
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800642e:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8006432:	f7fb f933 	bl	800169c <SDIO_ClearFlag>
  return(errorstatus);
 8006436:	78fb      	ldrb	r3, [r7, #3]
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	40012c00 	.word	0x40012c00

08006444 <CmdResp2Error>:

//--------------------------------------------------------------
static SD_Error CmdResp2Error(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
 800644a:	2300      	movs	r3, #0
 800644c:	70fb      	strb	r3, [r7, #3]
  uint32_t status;

  status = SDIO->STA;
 800644e:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <CmdResp2Error+0x64>)
 8006450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006452:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8006454:	e002      	b.n	800645c <CmdResp2Error+0x18>
  {
    status = SDIO->STA;
 8006456:	4b14      	ldr	r3, [pc, #80]	; (80064a8 <CmdResp2Error+0x64>)
 8006458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800645a:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f7      	beq.n	8006456 <CmdResp2Error+0x12>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b00      	cmp	r3, #0
 800646e:	d006      	beq.n	800647e <CmdResp2Error+0x3a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8006474:	2004      	movs	r0, #4
 8006476:	f7fb f911 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 800647a:	78fb      	ldrb	r3, [r7, #3]
 800647c:	e010      	b.n	80064a0 <CmdResp2Error+0x5c>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f003 0301 	and.w	r3, r3, #1
 8006484:	2b00      	cmp	r3, #0
 8006486:	d006      	beq.n	8006496 <CmdResp2Error+0x52>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 8006488:	2301      	movs	r3, #1
 800648a:	70fb      	strb	r3, [r7, #3]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 800648c:	2001      	movs	r0, #1
 800648e:	f7fb f905 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	e004      	b.n	80064a0 <CmdResp2Error+0x5c>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8006496:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800649a:	f7fb f8ff 	bl	800169c <SDIO_ClearFlag>

  return(errorstatus);
 800649e:	78fb      	ldrb	r3, [r7, #3]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40012c00 	.word	0x40012c00

080064ac <CmdResp6Error>:

//--------------------------------------------------------------
static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	4603      	mov	r3, r0
 80064b4:	6039      	str	r1, [r7, #0]
 80064b6:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	74fb      	strb	r3, [r7, #19]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 80064bc:	4b2e      	ldr	r3, [pc, #184]	; (8006578 <CmdResp6Error+0xcc>)
 80064be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c0:	617b      	str	r3, [r7, #20]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 80064c2:	e002      	b.n	80064ca <CmdResp6Error+0x1e>
  {
    status = SDIO->STA;
 80064c4:	4b2c      	ldr	r3, [pc, #176]	; (8006578 <CmdResp6Error+0xcc>)
 80064c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c8:	617b      	str	r3, [r7, #20]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d0f7      	beq.n	80064c4 <CmdResp6Error+0x18>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f003 0304 	and.w	r3, r3, #4
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d006      	beq.n	80064ec <CmdResp6Error+0x40>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80064e2:	2004      	movs	r0, #4
 80064e4:	f7fb f8da 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 80064e8:	7cfb      	ldrb	r3, [r7, #19]
 80064ea:	e040      	b.n	800656e <CmdResp6Error+0xc2>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d006      	beq.n	8006504 <CmdResp6Error+0x58>
  {
    errorstatus = SD_CMD_CRC_FAIL;
 80064f6:	2301      	movs	r3, #1
 80064f8:	74fb      	strb	r3, [r7, #19]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 80064fa:	2001      	movs	r0, #1
 80064fc:	f7fb f8ce 	bl	800169c <SDIO_ClearFlag>
    return(errorstatus);
 8006500:	7cfb      	ldrb	r3, [r7, #19]
 8006502:	e034      	b.n	800656e <CmdResp6Error+0xc2>
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 8006504:	f7fb f828 	bl	8001558 <SDIO_GetCommandResponse>
 8006508:	4603      	mov	r3, r0
 800650a:	461a      	mov	r2, r3
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	4293      	cmp	r3, r2
 8006510:	d003      	beq.n	800651a <CmdResp6Error+0x6e>
  {
    errorstatus = SD_ILLEGAL_CMD;
 8006512:	2310      	movs	r3, #16
 8006514:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8006516:	7cfb      	ldrb	r3, [r7, #19]
 8006518:	e029      	b.n	800656e <CmdResp6Error+0xc2>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800651a:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800651e:	f7fb f8bd 	bl	800169c <SDIO_ClearFlag>

  /*!< We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8006522:	2000      	movs	r0, #0
 8006524:	f7fb f824 	bl	8001570 <SDIO_GetResponse>
 8006528:	60f8      	str	r0, [r7, #12]

  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d106      	bne.n	8006542 <CmdResp6Error+0x96>
  {
    *prca = (uint16_t) (response_r1 >> 16);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	0c1b      	lsrs	r3, r3, #16
 8006538:	b29a      	uxth	r2, r3
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	801a      	strh	r2, [r3, #0]
    return(errorstatus);
 800653e:	7cfb      	ldrb	r3, [r7, #19]
 8006540:	e015      	b.n	800656e <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <CmdResp6Error+0xa4>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 800654c:	2313      	movs	r3, #19
 800654e:	e00e      	b.n	800656e <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_ILLEGAL_CMD)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <CmdResp6Error+0xb2>
  {
    return(SD_ILLEGAL_CMD);
 800655a:	2310      	movs	r3, #16
 800655c:	e007      	b.n	800656e <CmdResp6Error+0xc2>
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <CmdResp6Error+0xc0>
  {
    return(SD_COM_CRC_FAILED);
 8006568:	230f      	movs	r3, #15
 800656a:	e000      	b.n	800656e <CmdResp6Error+0xc2>
  }

  return(errorstatus);
 800656c:	7cfb      	ldrb	r3, [r7, #19]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	40012c00 	.word	0x40012c00

0800657c <SDEnWideBus>:

//--------------------------------------------------------------
static SD_Error SDEnWideBus(FunctionalState NewState)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	4603      	mov	r3, r0
 8006584:	71fb      	strb	r3, [r7, #7]
  SD_Error errorstatus = SD_OK;
 8006586:	2300      	movs	r3, #0
 8006588:	75fb      	strb	r3, [r7, #23]

  uint32_t scr[2] = {0, 0};
 800658a:	2300      	movs	r3, #0
 800658c:	60fb      	str	r3, [r7, #12]
 800658e:	2300      	movs	r3, #0
 8006590:	613b      	str	r3, [r7, #16]

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 8006592:	2000      	movs	r0, #0
 8006594:	f7fa ffec 	bl	8001570 <SDIO_GetResponse>
 8006598:	4603      	mov	r3, r0
 800659a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d003      	beq.n	80065aa <SDEnWideBus+0x2e>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
 80065a2:	230e      	movs	r3, #14
 80065a4:	75fb      	strb	r3, [r7, #23]
    return(errorstatus);
 80065a6:	7dfb      	ldrb	r3, [r7, #23]
 80065a8:	e09f      	b.n	80066ea <SDEnWideBus+0x16e>
  }

  /*!< Get SCR Register */
  errorstatus = FindSCR(RCA, scr);
 80065aa:	4b52      	ldr	r3, [pc, #328]	; (80066f4 <SDEnWideBus+0x178>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	f107 020c 	add.w	r2, r7, #12
 80065b4:	4611      	mov	r1, r2
 80065b6:	4618      	mov	r0, r3
 80065b8:	f000 f8a0 	bl	80066fc <FindSCR>
 80065bc:	4603      	mov	r3, r0
 80065be:	75fb      	strb	r3, [r7, #23]

  if (errorstatus != SD_OK)
 80065c0:	7dfb      	ldrb	r3, [r7, #23]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <SDEnWideBus+0x4e>
  {
    return(errorstatus);
 80065c6:	7dfb      	ldrb	r3, [r7, #23]
 80065c8:	e08f      	b.n	80066ea <SDEnWideBus+0x16e>
  }

  /*!< If wide bus operation to be enabled */
  if (NewState == ENABLE)
 80065ca:	79fb      	ldrb	r3, [r7, #7]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d146      	bne.n	800665e <SDEnWideBus+0xe2>
  {
    /*!< If requested card supports wide bus operation */
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d03d      	beq.n	8006656 <SDEnWideBus+0xda>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80065da:	4b46      	ldr	r3, [pc, #280]	; (80066f4 <SDEnWideBus+0x178>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	041b      	lsls	r3, r3, #16
 80065e0:	4a45      	ldr	r2, [pc, #276]	; (80066f8 <SDEnWideBus+0x17c>)
 80065e2:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80065e4:	4b44      	ldr	r3, [pc, #272]	; (80066f8 <SDEnWideBus+0x17c>)
 80065e6:	2237      	movs	r2, #55	; 0x37
 80065e8:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80065ea:	4b43      	ldr	r3, [pc, #268]	; (80066f8 <SDEnWideBus+0x17c>)
 80065ec:	2240      	movs	r2, #64	; 0x40
 80065ee:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80065f0:	4b41      	ldr	r3, [pc, #260]	; (80066f8 <SDEnWideBus+0x17c>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80065f6:	4b40      	ldr	r3, [pc, #256]	; (80066f8 <SDEnWideBus+0x17c>)
 80065f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065fc:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80065fe:	483e      	ldr	r0, [pc, #248]	; (80066f8 <SDEnWideBus+0x17c>)
 8006600:	f7fa ff7e 	bl	8001500 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8006604:	2037      	movs	r0, #55	; 0x37
 8006606:	f7ff fe23 	bl	8006250 <CmdResp1Error>
 800660a:	4603      	mov	r3, r0
 800660c:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 800660e:	7dfb      	ldrb	r3, [r7, #23]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d001      	beq.n	8006618 <SDEnWideBus+0x9c>
      {
        return(errorstatus);
 8006614:	7dfb      	ldrb	r3, [r7, #23]
 8006616:	e068      	b.n	80066ea <SDEnWideBus+0x16e>
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
 8006618:	4b37      	ldr	r3, [pc, #220]	; (80066f8 <SDEnWideBus+0x17c>)
 800661a:	2202      	movs	r2, #2
 800661c:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 800661e:	4b36      	ldr	r3, [pc, #216]	; (80066f8 <SDEnWideBus+0x17c>)
 8006620:	2206      	movs	r2, #6
 8006622:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8006624:	4b34      	ldr	r3, [pc, #208]	; (80066f8 <SDEnWideBus+0x17c>)
 8006626:	2240      	movs	r2, #64	; 0x40
 8006628:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800662a:	4b33      	ldr	r3, [pc, #204]	; (80066f8 <SDEnWideBus+0x17c>)
 800662c:	2200      	movs	r2, #0
 800662e:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8006630:	4b31      	ldr	r3, [pc, #196]	; (80066f8 <SDEnWideBus+0x17c>)
 8006632:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006636:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8006638:	482f      	ldr	r0, [pc, #188]	; (80066f8 <SDEnWideBus+0x17c>)
 800663a:	f7fa ff61 	bl	8001500 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 800663e:	2006      	movs	r0, #6
 8006640:	f7ff fe06 	bl	8006250 <CmdResp1Error>
 8006644:	4603      	mov	r3, r0
 8006646:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 8006648:	7dfb      	ldrb	r3, [r7, #23]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d001      	beq.n	8006652 <SDEnWideBus+0xd6>
      {
        return(errorstatus);
 800664e:	7dfb      	ldrb	r3, [r7, #23]
 8006650:	e04b      	b.n	80066ea <SDEnWideBus+0x16e>
      }
      return(errorstatus);
 8006652:	7dfb      	ldrb	r3, [r7, #23]
 8006654:	e049      	b.n	80066ea <SDEnWideBus+0x16e>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
 8006656:	2325      	movs	r3, #37	; 0x25
 8006658:	75fb      	strb	r3, [r7, #23]
      return(errorstatus);
 800665a:	7dfb      	ldrb	r3, [r7, #23]
 800665c:	e045      	b.n	80066ea <SDEnWideBus+0x16e>
    }
  }   /*!< If wide bus operation to be disabled */
  else
  {
    /*!< If requested card supports 1 bit mode operation */
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d03d      	beq.n	80066e4 <SDEnWideBus+0x168>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8006668:	4b22      	ldr	r3, [pc, #136]	; (80066f4 <SDEnWideBus+0x178>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	041b      	lsls	r3, r3, #16
 800666e:	4a22      	ldr	r2, [pc, #136]	; (80066f8 <SDEnWideBus+0x17c>)
 8006670:	6013      	str	r3, [r2, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8006672:	4b21      	ldr	r3, [pc, #132]	; (80066f8 <SDEnWideBus+0x17c>)
 8006674:	2237      	movs	r2, #55	; 0x37
 8006676:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8006678:	4b1f      	ldr	r3, [pc, #124]	; (80066f8 <SDEnWideBus+0x17c>)
 800667a:	2240      	movs	r2, #64	; 0x40
 800667c:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800667e:	4b1e      	ldr	r3, [pc, #120]	; (80066f8 <SDEnWideBus+0x17c>)
 8006680:	2200      	movs	r2, #0
 8006682:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8006684:	4b1c      	ldr	r3, [pc, #112]	; (80066f8 <SDEnWideBus+0x17c>)
 8006686:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800668a:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800668c:	481a      	ldr	r0, [pc, #104]	; (80066f8 <SDEnWideBus+0x17c>)
 800668e:	f7fa ff37 	bl	8001500 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8006692:	2037      	movs	r0, #55	; 0x37
 8006694:	f7ff fddc 	bl	8006250 <CmdResp1Error>
 8006698:	4603      	mov	r3, r0
 800669a:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 800669c:	7dfb      	ldrb	r3, [r7, #23]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <SDEnWideBus+0x12a>
      {
        return(errorstatus);
 80066a2:	7dfb      	ldrb	r3, [r7, #23]
 80066a4:	e021      	b.n	80066ea <SDEnWideBus+0x16e>
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80066a6:	4b14      	ldr	r3, [pc, #80]	; (80066f8 <SDEnWideBus+0x17c>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 80066ac:	4b12      	ldr	r3, [pc, #72]	; (80066f8 <SDEnWideBus+0x17c>)
 80066ae:	2206      	movs	r2, #6
 80066b0:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80066b2:	4b11      	ldr	r3, [pc, #68]	; (80066f8 <SDEnWideBus+0x17c>)
 80066b4:	2240      	movs	r2, #64	; 0x40
 80066b6:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80066b8:	4b0f      	ldr	r3, [pc, #60]	; (80066f8 <SDEnWideBus+0x17c>)
 80066ba:	2200      	movs	r2, #0
 80066bc:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80066be:	4b0e      	ldr	r3, [pc, #56]	; (80066f8 <SDEnWideBus+0x17c>)
 80066c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80066c4:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80066c6:	480c      	ldr	r0, [pc, #48]	; (80066f8 <SDEnWideBus+0x17c>)
 80066c8:	f7fa ff1a 	bl	8001500 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 80066cc:	2006      	movs	r0, #6
 80066ce:	f7ff fdbf 	bl	8006250 <CmdResp1Error>
 80066d2:	4603      	mov	r3, r0
 80066d4:	75fb      	strb	r3, [r7, #23]

      if (errorstatus != SD_OK)
 80066d6:	7dfb      	ldrb	r3, [r7, #23]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d001      	beq.n	80066e0 <SDEnWideBus+0x164>
      {
        return(errorstatus);
 80066dc:	7dfb      	ldrb	r3, [r7, #23]
 80066de:	e004      	b.n	80066ea <SDEnWideBus+0x16e>
      }

      return(errorstatus);
 80066e0:	7dfb      	ldrb	r3, [r7, #23]
 80066e2:	e002      	b.n	80066ea <SDEnWideBus+0x16e>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
 80066e4:	2325      	movs	r3, #37	; 0x25
 80066e6:	75fb      	strb	r3, [r7, #23]
      return(errorstatus);
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
    }
  }
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	200001a8 	.word	0x200001a8
 80066f8:	200004d8 	.word	0x200004d8

080066fc <FindSCR>:
  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
{
 80066fc:	b590      	push	{r4, r7, lr}
 80066fe:	b087      	sub	sp, #28
 8006700:	af00      	add	r7, sp, #0
 8006702:	4603      	mov	r3, r0
 8006704:	6039      	str	r1, [r7, #0]
 8006706:	80fb      	strh	r3, [r7, #6]
  uint32_t index = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	617b      	str	r3, [r7, #20]
  SD_Error errorstatus = SD_OK;
 800670c:	2300      	movs	r3, #0
 800670e:	74fb      	strb	r3, [r7, #19]
  uint32_t tempscr[2] = {0, 0};
 8006710:	2300      	movs	r3, #0
 8006712:	60bb      	str	r3, [r7, #8]
 8006714:	2300      	movs	r3, #0
 8006716:	60fb      	str	r3, [r7, #12]

  /*!< Set Block Size To 8 Bytes */
  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 8006718:	4b75      	ldr	r3, [pc, #468]	; (80068f0 <FindSCR+0x1f4>)
 800671a:	2208      	movs	r2, #8
 800671c:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 800671e:	4b74      	ldr	r3, [pc, #464]	; (80068f0 <FindSCR+0x1f4>)
 8006720:	2210      	movs	r2, #16
 8006722:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8006724:	4b72      	ldr	r3, [pc, #456]	; (80068f0 <FindSCR+0x1f4>)
 8006726:	2240      	movs	r2, #64	; 0x40
 8006728:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800672a:	4b71      	ldr	r3, [pc, #452]	; (80068f0 <FindSCR+0x1f4>)
 800672c:	2200      	movs	r2, #0
 800672e:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8006730:	4b6f      	ldr	r3, [pc, #444]	; (80068f0 <FindSCR+0x1f4>)
 8006732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006736:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8006738:	486d      	ldr	r0, [pc, #436]	; (80068f0 <FindSCR+0x1f4>)
 800673a:	f7fa fee1 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 800673e:	2010      	movs	r0, #16
 8006740:	f7ff fd86 	bl	8006250 <CmdResp1Error>
 8006744:	4603      	mov	r3, r0
 8006746:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 8006748:	7cfb      	ldrb	r3, [r7, #19]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <FindSCR+0x56>
  {
    return(errorstatus);
 800674e:	7cfb      	ldrb	r3, [r7, #19]
 8006750:	e0c9      	b.n	80068e6 <FindSCR+0x1ea>
  }

  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8006752:	4b68      	ldr	r3, [pc, #416]	; (80068f4 <FindSCR+0x1f8>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	041b      	lsls	r3, r3, #16
 8006758:	4a65      	ldr	r2, [pc, #404]	; (80068f0 <FindSCR+0x1f4>)
 800675a:	6013      	str	r3, [r2, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800675c:	4b64      	ldr	r3, [pc, #400]	; (80068f0 <FindSCR+0x1f4>)
 800675e:	2237      	movs	r2, #55	; 0x37
 8006760:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8006762:	4b63      	ldr	r3, [pc, #396]	; (80068f0 <FindSCR+0x1f4>)
 8006764:	2240      	movs	r2, #64	; 0x40
 8006766:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8006768:	4b61      	ldr	r3, [pc, #388]	; (80068f0 <FindSCR+0x1f4>)
 800676a:	2200      	movs	r2, #0
 800676c:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800676e:	4b60      	ldr	r3, [pc, #384]	; (80068f0 <FindSCR+0x1f4>)
 8006770:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006774:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8006776:	485e      	ldr	r0, [pc, #376]	; (80068f0 <FindSCR+0x1f4>)
 8006778:	f7fa fec2 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800677c:	2037      	movs	r0, #55	; 0x37
 800677e:	f7ff fd67 	bl	8006250 <CmdResp1Error>
 8006782:	4603      	mov	r3, r0
 8006784:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 8006786:	7cfb      	ldrb	r3, [r7, #19]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <FindSCR+0x94>
  {
    return(errorstatus);
 800678c:	7cfb      	ldrb	r3, [r7, #19]
 800678e:	e0aa      	b.n	80068e6 <FindSCR+0x1ea>
  }
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8006790:	4b59      	ldr	r3, [pc, #356]	; (80068f8 <FindSCR+0x1fc>)
 8006792:	f04f 32ff 	mov.w	r2, #4294967295
 8006796:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 8;
 8006798:	4b57      	ldr	r3, [pc, #348]	; (80068f8 <FindSCR+0x1fc>)
 800679a:	2208      	movs	r2, #8
 800679c:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
 800679e:	4b56      	ldr	r3, [pc, #344]	; (80068f8 <FindSCR+0x1fc>)
 80067a0:	2230      	movs	r2, #48	; 0x30
 80067a2:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 80067a4:	4b54      	ldr	r3, [pc, #336]	; (80068f8 <FindSCR+0x1fc>)
 80067a6:	2202      	movs	r2, #2
 80067a8:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80067aa:	4b53      	ldr	r3, [pc, #332]	; (80068f8 <FindSCR+0x1fc>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80067b0:	4b51      	ldr	r3, [pc, #324]	; (80068f8 <FindSCR+0x1fc>)
 80067b2:	2201      	movs	r2, #1
 80067b4:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80067b6:	4850      	ldr	r0, [pc, #320]	; (80068f8 <FindSCR+0x1fc>)
 80067b8:	f7fa feee 	bl	8001598 <SDIO_DataConfig>


  /*!< Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 80067bc:	4b4c      	ldr	r3, [pc, #304]	; (80068f0 <FindSCR+0x1f4>)
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 80067c2:	4b4b      	ldr	r3, [pc, #300]	; (80068f0 <FindSCR+0x1f4>)
 80067c4:	2233      	movs	r2, #51	; 0x33
 80067c6:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80067c8:	4b49      	ldr	r3, [pc, #292]	; (80068f0 <FindSCR+0x1f4>)
 80067ca:	2240      	movs	r2, #64	; 0x40
 80067cc:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80067ce:	4b48      	ldr	r3, [pc, #288]	; (80068f0 <FindSCR+0x1f4>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80067d4:	4b46      	ldr	r3, [pc, #280]	; (80068f0 <FindSCR+0x1f4>)
 80067d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80067da:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80067dc:	4844      	ldr	r0, [pc, #272]	; (80068f0 <FindSCR+0x1f4>)
 80067de:	f7fa fe8f 	bl	8001500 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SD_APP_SEND_SCR);
 80067e2:	2033      	movs	r0, #51	; 0x33
 80067e4:	f7ff fd34 	bl	8006250 <CmdResp1Error>
 80067e8:	4603      	mov	r3, r0
 80067ea:	74fb      	strb	r3, [r7, #19]

  if (errorstatus != SD_OK)
 80067ec:	7cfb      	ldrb	r3, [r7, #19]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d014      	beq.n	800681c <FindSCR+0x120>
  {
    return(errorstatus);
 80067f2:	7cfb      	ldrb	r3, [r7, #19]
 80067f4:	e077      	b.n	80068e6 <FindSCR+0x1ea>
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 80067f6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80067fa:	f7fa ff35 	bl	8001668 <SDIO_GetFlagStatus>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00b      	beq.n	800681c <FindSCR+0x120>
    {
      *(tempscr + index) = SDIO_ReadData();
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	f107 0208 	add.w	r2, r7, #8
 800680c:	18d4      	adds	r4, r2, r3
 800680e:	f7fa fef1 	bl	80015f4 <SDIO_ReadData>
 8006812:	4603      	mov	r3, r0
 8006814:	6023      	str	r3, [r4, #0]
      index++;
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	3301      	adds	r3, #1
 800681a:	617b      	str	r3, [r7, #20]
  if (errorstatus != SD_OK)
  {
    return(errorstatus);
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 800681c:	4b37      	ldr	r3, [pc, #220]	; (80068fc <FindSCR+0x200>)
 800681e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006820:	f240 632a 	movw	r3, #1578	; 0x62a
 8006824:	4013      	ands	r3, r2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d0e5      	beq.n	80067f6 <FindSCR+0xfa>
      *(tempscr + index) = SDIO_ReadData();
      index++;
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 800682a:	2008      	movs	r0, #8
 800682c:	f7fa ff1c 	bl	8001668 <SDIO_GetFlagStatus>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d006      	beq.n	8006844 <FindSCR+0x148>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 8006836:	2008      	movs	r0, #8
 8006838:	f7fa ff30 	bl	800169c <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
 800683c:	2304      	movs	r3, #4
 800683e:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8006840:	7cfb      	ldrb	r3, [r7, #19]
 8006842:	e050      	b.n	80068e6 <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8006844:	2002      	movs	r0, #2
 8006846:	f7fa ff0f 	bl	8001668 <SDIO_GetFlagStatus>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d006      	beq.n	800685e <FindSCR+0x162>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8006850:	2002      	movs	r0, #2
 8006852:	f7fa ff23 	bl	800169c <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
 8006856:	2302      	movs	r3, #2
 8006858:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 800685a:	7cfb      	ldrb	r3, [r7, #19]
 800685c:	e043      	b.n	80068e6 <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 800685e:	2020      	movs	r0, #32
 8006860:	f7fa ff02 	bl	8001668 <SDIO_GetFlagStatus>
 8006864:	4603      	mov	r3, r0
 8006866:	2b00      	cmp	r3, #0
 8006868:	d006      	beq.n	8006878 <FindSCR+0x17c>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 800686a:	2020      	movs	r0, #32
 800686c:	f7fa ff16 	bl	800169c <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
 8006870:	2306      	movs	r3, #6
 8006872:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8006874:	7cfb      	ldrb	r3, [r7, #19]
 8006876:	e036      	b.n	80068e6 <FindSCR+0x1ea>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 8006878:	f44f 7000 	mov.w	r0, #512	; 0x200
 800687c:	f7fa fef4 	bl	8001668 <SDIO_GetFlagStatus>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d007      	beq.n	8006896 <FindSCR+0x19a>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 8006886:	f44f 7000 	mov.w	r0, #512	; 0x200
 800688a:	f7fa ff07 	bl	800169c <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
 800688e:	2307      	movs	r3, #7
 8006890:	74fb      	strb	r3, [r7, #19]
    return(errorstatus);
 8006892:	7cfb      	ldrb	r3, [r7, #19]
 8006894:	e027      	b.n	80068e6 <FindSCR+0x1ea>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8006896:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800689a:	f7fa feff 	bl	800169c <SDIO_ClearFlag>

  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	3304      	adds	r3, #4
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	0611      	lsls	r1, r2, #24
 80068a6:	68ba      	ldr	r2, [r7, #8]
 80068a8:	0212      	lsls	r2, r2, #8
 80068aa:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80068ae:	4311      	orrs	r1, r2
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	0a12      	lsrs	r2, r2, #8
 80068b4:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
 80068b8:	4311      	orrs	r1, r2
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	0e12      	lsrs	r2, r2, #24
 80068be:	430a      	orrs	r2, r1
 80068c0:	601a      	str	r2, [r3, #0]

  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	061a      	lsls	r2, r3, #24
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	021b      	lsls	r3, r3, #8
 80068ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80068ce:	431a      	orrs	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	0a1b      	lsrs	r3, r3, #8
 80068d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80068d8:	431a      	orrs	r2, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	0e1b      	lsrs	r3, r3, #24
 80068de:	431a      	orrs	r2, r3
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	601a      	str	r2, [r3, #0]

  return(errorstatus);
 80068e4:	7cfb      	ldrb	r3, [r7, #19]
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd90      	pop	{r4, r7, pc}
 80068ee:	bf00      	nop
 80068f0:	200004d8 	.word	0x200004d8
 80068f4:	200001a8 	.word	0x200001a8
 80068f8:	20000560 	.word	0x20000560
 80068fc:	40012c00 	.word	0x40012c00

08006900 <SD_LowLevel_Init>:
  GPIO_Init(GPIOC, &GPIO_InitStructure);
}

//--------------------------------------------------------------
void SD_LowLevel_Init(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* GPIOC and GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
 8006906:	2101      	movs	r1, #1
 8006908:	200d      	movs	r0, #13
 800690a:	f7fa fcb5 	bl	8001278 <RCC_AHB1PeriphClockCmd>

  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
 800690e:	220c      	movs	r2, #12
 8006910:	2108      	movs	r1, #8
 8006912:	482b      	ldr	r0, [pc, #172]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 8006914:	f7fa f98c 	bl	8000c30 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_SDIO);
 8006918:	220c      	movs	r2, #12
 800691a:	2109      	movs	r1, #9
 800691c:	4828      	ldr	r0, [pc, #160]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 800691e:	f7fa f987 	bl	8000c30 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SDIO);
 8006922:	220c      	movs	r2, #12
 8006924:	210a      	movs	r1, #10
 8006926:	4826      	ldr	r0, [pc, #152]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 8006928:	f7fa f982 	bl	8000c30 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SDIO);
 800692c:	220c      	movs	r2, #12
 800692e:	210b      	movs	r1, #11
 8006930:	4823      	ldr	r0, [pc, #140]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 8006932:	f7fa f97d 	bl	8000c30 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
 8006936:	220c      	movs	r2, #12
 8006938:	210c      	movs	r1, #12
 800693a:	4821      	ldr	r0, [pc, #132]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 800693c:	f7fa f978 	bl	8000c30 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
 8006940:	220c      	movs	r2, #12
 8006942:	2102      	movs	r1, #2
 8006944:	481f      	ldr	r0, [pc, #124]	; (80069c4 <SD_LowLevel_Init+0xc4>)
 8006946:	f7fa f973 	bl	8000c30 <GPIO_PinAFConfig>

  /* Configure PC.08, PC.09, PC.10, PC.11 pins: D0, D1, D2, D3 pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
 800694a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800694e:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8006950:	2302      	movs	r3, #2
 8006952:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8006954:	2302      	movs	r3, #2
 8006956:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8006958:	2300      	movs	r3, #0
 800695a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800695c:	2301      	movs	r3, #1
 800695e:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8006960:	463b      	mov	r3, r7
 8006962:	4619      	mov	r1, r3
 8006964:	4816      	ldr	r0, [pc, #88]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 8006966:	f7fa f89f 	bl	8000aa8 <GPIO_Init>

  /* Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 800696a:	2304      	movs	r3, #4
 800696c:	603b      	str	r3, [r7, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 800696e:	463b      	mov	r3, r7
 8006970:	4619      	mov	r1, r3
 8006972:	4814      	ldr	r0, [pc, #80]	; (80069c4 <SD_LowLevel_Init+0xc4>)
 8006974:	f7fa f898 	bl	8000aa8 <GPIO_Init>

  /* Configure PC.12 pin: CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8006978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800697c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800697e:	2300      	movs	r3, #0
 8006980:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8006982:	463b      	mov	r3, r7
 8006984:	4619      	mov	r1, r3
 8006986:	480e      	ldr	r0, [pc, #56]	; (80069c0 <SD_LowLevel_Init+0xc0>)
 8006988:	f7fa f88e 	bl	8000aa8 <GPIO_Init>
  
  /*!< Configure SD_SPI_DETECT_PIN pin: SD Card detect pin */
  GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
 800698c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006990:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8006992:	2300      	movs	r3, #0
 8006994:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8006996:	2301      	movs	r3, #1
 8006998:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
 800699a:	463b      	mov	r3, r7
 800699c:	4619      	mov	r1, r3
 800699e:	480a      	ldr	r0, [pc, #40]	; (80069c8 <SD_LowLevel_Init+0xc8>)
 80069a0:	f7fa f882 	bl	8000aa8 <GPIO_Init>

  /* Enable the SDIO APB2 Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE);
 80069a4:	2101      	movs	r1, #1
 80069a6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80069aa:	f7fa fca1 	bl	80012f0 <RCC_APB2PeriphClockCmd>

  /* Enable the DMA2 Clock */
  RCC_AHB1PeriphClockCmd(SD_SDIO_DMA_CLK, ENABLE);
 80069ae:	2101      	movs	r1, #1
 80069b0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80069b4:	f7fa fc60 	bl	8001278 <RCC_AHB1PeriphClockCmd>
}
 80069b8:	bf00      	nop
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	40020800 	.word	0x40020800
 80069c4:	40020c00 	.word	0x40020c00
 80069c8:	40020000 	.word	0x40020000

080069cc <SD_LowLevel_DMA_TxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b092      	sub	sp, #72	; 0x48
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 80069d6:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 80069da:	4823      	ldr	r0, [pc, #140]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 80069dc:	f7f9 fffc 	bl	80009d8 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 80069e0:	2100      	movs	r1, #0
 80069e2:	4821      	ldr	r0, [pc, #132]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 80069e4:	f7f9 ffc2 	bl	800096c <DMA_Cmd>

  /* DMA2 Stream3  or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 80069e8:	481f      	ldr	r0, [pc, #124]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 80069ea:	f7f9 fe97 	bl	800071c <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 80069ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80069f2:	60fb      	str	r3, [r7, #12]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80069f4:	4b1d      	ldr	r3, [pc, #116]	; (8006a6c <SD_LowLevel_DMA_TxConfig+0xa0>)
 80069f6:	613b      	str	r3, [r7, #16]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	617b      	str	r3, [r7, #20]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 80069fc:	2340      	movs	r3, #64	; 0x40
 80069fe:	61bb      	str	r3, [r7, #24]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	61fb      	str	r3, [r7, #28]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8006a04:	2300      	movs	r3, #0
 8006a06:	623b      	str	r3, [r7, #32]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8006a08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a0c:	627b      	str	r3, [r7, #36]	; 0x24
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8006a0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a12:	62bb      	str	r3, [r7, #40]	; 0x28
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8006a14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	633b      	str	r3, [r7, #48]	; 0x30
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8006a1e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8006a22:	637b      	str	r3, [r7, #52]	; 0x34
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8006a24:	2304      	movs	r3, #4
 8006a26:	63bb      	str	r3, [r7, #56]	; 0x38
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8006a28:	2303      	movs	r3, #3
 8006a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8006a2c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006a30:	643b      	str	r3, [r7, #64]	; 0x40
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8006a32:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006a36:	647b      	str	r3, [r7, #68]	; 0x44
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8006a38:	f107 030c 	add.w	r3, r7, #12
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	480a      	ldr	r0, [pc, #40]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8006a40:	f7f9 ff3e 	bl	80008c0 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8006a44:	2201      	movs	r2, #1
 8006a46:	2110      	movs	r1, #16
 8006a48:	4807      	ldr	r0, [pc, #28]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8006a4a:	f7f9 fff3 	bl	8000a34 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8006a4e:	2120      	movs	r1, #32
 8006a50:	4805      	ldr	r0, [pc, #20]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8006a52:	f7f9 ffa7 	bl	80009a4 <DMA_FlowControllerConfig>

  /* DMA2 Stream3  or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8006a56:	2101      	movs	r1, #1
 8006a58:	4803      	ldr	r0, [pc, #12]	; (8006a68 <SD_LowLevel_DMA_TxConfig+0x9c>)
 8006a5a:	f7f9 ff87 	bl	800096c <DMA_Cmd>
    
}
 8006a5e:	bf00      	nop
 8006a60:	3748      	adds	r7, #72	; 0x48
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	40026458 	.word	0x40026458
 8006a6c:	40012c80 	.word	0x40012c80

08006a70 <SD_LowLevel_DMA_RxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b092      	sub	sp, #72	; 0x48
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 8006a7a:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8006a7e:	4823      	ldr	r0, [pc, #140]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006a80:	f7f9 ffaa 	bl	80009d8 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 8006a84:	2100      	movs	r1, #0
 8006a86:	4821      	ldr	r0, [pc, #132]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006a88:	f7f9 ff70 	bl	800096c <DMA_Cmd>

  /* DMA2 Stream3 or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 8006a8c:	481f      	ldr	r0, [pc, #124]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006a8e:	f7f9 fe45 	bl	800071c <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 8006a92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a96:	60fb      	str	r3, [r7, #12]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8006a98:	4b1d      	ldr	r3, [pc, #116]	; (8006b10 <SD_LowLevel_DMA_RxConfig+0xa0>)
 8006a9a:	613b      	str	r3, [r7, #16]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	617b      	str	r3, [r7, #20]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	61bb      	str	r3, [r7, #24]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	61fb      	str	r3, [r7, #28]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	623b      	str	r3, [r7, #32]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8006aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ab0:	627b      	str	r3, [r7, #36]	; 0x24
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8006ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8006ab8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	633b      	str	r3, [r7, #48]	; 0x30
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8006ac2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8006ac6:	637b      	str	r3, [r7, #52]	; 0x34
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8006ac8:	2304      	movs	r3, #4
 8006aca:	63bb      	str	r3, [r7, #56]	; 0x38
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8006acc:	2303      	movs	r3, #3
 8006ace:	63fb      	str	r3, [r7, #60]	; 0x3c
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8006ad0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006ad4:	643b      	str	r3, [r7, #64]	; 0x40
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8006ad6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006ada:	647b      	str	r3, [r7, #68]	; 0x44
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8006adc:	f107 030c 	add.w	r3, r7, #12
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	480a      	ldr	r0, [pc, #40]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006ae4:	f7f9 feec 	bl	80008c0 <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8006ae8:	2201      	movs	r2, #1
 8006aea:	2110      	movs	r1, #16
 8006aec:	4807      	ldr	r0, [pc, #28]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006aee:	f7f9 ffa1 	bl	8000a34 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8006af2:	2120      	movs	r1, #32
 8006af4:	4805      	ldr	r0, [pc, #20]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006af6:	f7f9 ff55 	bl	80009a4 <DMA_FlowControllerConfig>

  /* DMA2 Stream3 or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8006afa:	2101      	movs	r1, #1
 8006afc:	4803      	ldr	r0, [pc, #12]	; (8006b0c <SD_LowLevel_DMA_RxConfig+0x9c>)
 8006afe:	f7f9 ff35 	bl	800096c <DMA_Cmd>
}
 8006b02:	bf00      	nop
 8006b04:	3748      	adds	r7, #72	; 0x48
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40026458 	.word	0x40026458
 8006b10:	40012c80 	.word	0x40012c80

08006b14 <SDIO_IRQHandler>:

//--------------------------------------------------------------
// Interrupt-Funktionen
//--------------------------------------------------------------
void SDIO_IRQHandler(void)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	af00      	add	r7, sp, #0
  /* Process All SDIO Interrupt Sources */
  SD_ProcessIRQSrc();
 8006b18:	f7ff fabc 	bl	8006094 <SD_ProcessIRQSrc>
}
 8006b1c:	bf00      	nop
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <DMA2_Stream3_IRQHandler>:


void SD_SDIO_DMA_IRQHANDLER(void)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0
  /* Process DMA2 Stream3 or DMA2 Stream6 Interrupt Sources */
  SD_ProcessDMAIRQ();
 8006b24:	f7ff fb1a 	bl	800615c <SD_ProcessDMAIRQ>
}
 8006b28:	bf00      	nop
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	af00      	add	r7, sp, #0

}
 8006b30:	bf00      	nop
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bc80      	pop	{r7}
 8006b36:	4770      	bx	lr

08006b38 <USB_disk_initialize>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_initialize(void)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8006b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b42:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8006b44:	687b      	ldr	r3, [r7, #4]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bc80      	pop	{r7}
 8006b4e:	4770      	bx	lr

08006b50 <USB_disk_status>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_status(void)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
  int ret_wert=-1;
 8006b56:	f04f 33ff 	mov.w	r3, #4294967295
 8006b5a:	607b      	str	r3, [r7, #4]

  return(ret_wert);
 8006b5c:	687b      	ldr	r3, [r7, #4]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bc80      	pop	{r7}
 8006b66:	4770      	bx	lr

08006b68 <USB_disk_read>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	4613      	mov	r3, r2
 8006b74:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006b76:	f04f 33ff 	mov.w	r3, #4294967295
 8006b7a:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8006b7c:	697b      	ldr	r3, [r7, #20]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	371c      	adds	r7, #28
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr

08006b88 <USB_disk_write>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b087      	sub	sp, #28
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	4613      	mov	r3, r2
 8006b94:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006b96:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9a:	617b      	str	r3, [r7, #20]

  return(ret_wert);
 8006b9c:	697b      	ldr	r3, [r7, #20]
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc80      	pop	{r7}
 8006ba6:	4770      	bx	lr

08006ba8 <USB_disk_ioctl>:
// Return Wert :
//    0 = alles ok
//  < 0 = Fehler
//--------------------------------------------------------------
int USB_disk_ioctl(BYTE cmd, void *buff)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	4603      	mov	r3, r0
 8006bb0:	6039      	str	r1, [r7, #0]
 8006bb2:	71fb      	strb	r3, [r7, #7]
  int ret_wert=-1;
 8006bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb8:	60fb      	str	r3, [r7, #12]

  return(ret_wert);
 8006bba:	68fb      	ldr	r3, [r7, #12]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3714      	adds	r7, #20
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bc80      	pop	{r7}
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop

08006bc8 <GPS_Init>:
RingBuffer_t GPS_USART_RxRingBuffer;

static GPS_Message_t GPS_temp;

void GPS_Init()
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b088      	sub	sp, #32
 8006bcc:	af00      	add	r7, sp, #0
    //RingBuffer Init
    InitRingBuffer(&GPS_USART_RxRingBuffer);
 8006bce:	482a      	ldr	r0, [pc, #168]	; (8006c78 <GPS_Init+0xb0>)
 8006bd0:	f7fb fe0c 	bl	80027ec <InitRingBuffer>

    // Serial Interface Init
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
 8006bd4:	2101      	movs	r1, #1
 8006bd6:	2020      	movs	r0, #32
 8006bd8:	f7fa fb8a 	bl	80012f0 <RCC_APB2PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8006bdc:	2101      	movs	r1, #1
 8006bde:	2004      	movs	r0, #4
 8006be0:	f7fa fb4a 	bl	8001278 <RCC_AHB1PeriphClockCmd>

    GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6);
 8006be4:	2208      	movs	r2, #8
 8006be6:	2106      	movs	r1, #6
 8006be8:	4824      	ldr	r0, [pc, #144]	; (8006c7c <GPS_Init+0xb4>)
 8006bea:	f7fa f821 	bl	8000c30 <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 8006bee:	2208      	movs	r2, #8
 8006bf0:	2107      	movs	r1, #7
 8006bf2:	4822      	ldr	r0, [pc, #136]	; (8006c7c <GPS_Init+0xb4>)
 8006bf4:	f7fa f81c 	bl	8000c30 <GPIO_PinAFConfig>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	773b      	strb	r3, [r7, #28]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8006c00:	23c0      	movs	r3, #192	; 0xc0
 8006c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8006c04:	2300      	movs	r3, #0
 8006c06:	77fb      	strb	r3, [r7, #31]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8006c08:	2302      	movs	r3, #2
 8006c0a:	777b      	strb	r3, [r7, #29]
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c0c:	f107 0318 	add.w	r3, r7, #24
 8006c10:	4619      	mov	r1, r3
 8006c12:	481a      	ldr	r0, [pc, #104]	; (8006c7c <GPS_Init+0xb4>)
 8006c14:	f7f9 ff48 	bl	8000aa8 <GPIO_Init>

    USART_InitTypeDef USART_InitStruct;
    USART_InitStruct.USART_BaudRate = 38400;
 8006c18:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8006c1c:	60bb      	str	r3, [r7, #8]
    USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	82bb      	strh	r3, [r7, #20]
    USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006c22:	230c      	movs	r3, #12
 8006c24:	827b      	strh	r3, [r7, #18]
    USART_InitStruct.USART_Parity = USART_Parity_No;
 8006c26:	2300      	movs	r3, #0
 8006c28:	823b      	strh	r3, [r7, #16]
    USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	81fb      	strh	r3, [r7, #14]
    USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	81bb      	strh	r3, [r7, #12]
    USART_Init(USART6, &USART_InitStruct);
 8006c32:	f107 0308 	add.w	r3, r7, #8
 8006c36:	4619      	mov	r1, r3
 8006c38:	4811      	ldr	r0, [pc, #68]	; (8006c80 <GPS_Init+0xb8>)
 8006c3a:	f7fa feb1 	bl	80019a0 <USART_Init>

    NVIC_InitTypeDef NVIC_InitStruct;
    NVIC_InitStruct.NVIC_IRQChannel = USART6_IRQn;
 8006c3e:	2347      	movs	r3, #71	; 0x47
 8006c40:	713b      	strb	r3, [r7, #4]
    NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8006c42:	2301      	movs	r3, #1
 8006c44:	71fb      	strb	r3, [r7, #7]
    NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8006c46:	2300      	movs	r3, #0
 8006c48:	717b      	strb	r3, [r7, #5]
    NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	71bb      	strb	r3, [r7, #6]
    NVIC_Init(&NVIC_InitStruct);
 8006c4e:	1d3b      	adds	r3, r7, #4
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7f9 fad1 	bl	80001f8 <NVIC_Init>

    USART_ITConfig(USART6,USART_IT_RXNE,ENABLE);
 8006c56:	2201      	movs	r2, #1
 8006c58:	f240 5125 	movw	r1, #1317	; 0x525
 8006c5c:	4808      	ldr	r0, [pc, #32]	; (8006c80 <GPS_Init+0xb8>)
 8006c5e:	f7fa ff9b 	bl	8001b98 <USART_ITConfig>

    USART_Cmd(USART6, ENABLE);
 8006c62:	2101      	movs	r1, #1
 8006c64:	4806      	ldr	r0, [pc, #24]	; (8006c80 <GPS_Init+0xb8>)
 8006c66:	f7fa ff55 	bl	8001b14 <USART_Cmd>

    GPS_SendConfig();
 8006c6a:	f000 f80b 	bl	8006c84 <GPS_SendConfig>
}
 8006c6e:	bf00      	nop
 8006c70:	3720      	adds	r7, #32
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	20000578 	.word	0x20000578
 8006c7c:	40020800 	.word	0x40020800
 8006c80:	40011400 	.word	0x40011400

08006c84 <GPS_SendConfig>:

void GPS_SendConfig()
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
    USART_InitTypeDef USART_InitStruct;
    USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	81bb      	strh	r3, [r7, #12]
    USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8006c8e:	230c      	movs	r3, #12
 8006c90:	817b      	strh	r3, [r7, #10]
    USART_InitStruct.USART_Parity = USART_Parity_No;
 8006c92:	2300      	movs	r3, #0
 8006c94:	813b      	strh	r3, [r7, #8]
    USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8006c96:	2300      	movs	r3, #0
 8006c98:	80fb      	strh	r3, [r7, #6]
    USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	80bb      	strh	r3, [r7, #4]

    USART_Cmd(USART6, DISABLE);
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	4843      	ldr	r0, [pc, #268]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006ca2:	f7fa ff37 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 4800;
 8006ca6:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 8006caa:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006cac:	463b      	mov	r3, r7
 8006cae:	4619      	mov	r1, r3
 8006cb0:	483f      	ldr	r0, [pc, #252]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cb2:	f7fa fe75 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	483d      	ldr	r0, [pc, #244]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cba:	f7fa ff2b 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006cbe:	211c      	movs	r1, #28
 8006cc0:	483c      	ldr	r0, [pc, #240]	; (8006db4 <GPS_SendConfig+0x130>)
 8006cc2:	f000 fa4d 	bl	8007160 <USART6SendRaw>
    USART_Cmd(USART6, DISABLE);
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4839      	ldr	r0, [pc, #228]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cca:	f7fa ff23 	bl	8001b14 <USART_Cmd>

    USART_Cmd(USART6, DISABLE);
 8006cce:	2100      	movs	r1, #0
 8006cd0:	4837      	ldr	r0, [pc, #220]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cd2:	f7fa ff1f 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 9600;
 8006cd6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8006cda:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006cdc:	463b      	mov	r3, r7
 8006cde:	4619      	mov	r1, r3
 8006ce0:	4833      	ldr	r0, [pc, #204]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006ce2:	f7fa fe5d 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	4831      	ldr	r0, [pc, #196]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cea:	f7fa ff13 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006cee:	211c      	movs	r1, #28
 8006cf0:	4830      	ldr	r0, [pc, #192]	; (8006db4 <GPS_SendConfig+0x130>)
 8006cf2:	f000 fa35 	bl	8007160 <USART6SendRaw>

    USART_Cmd(USART6, DISABLE);
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	482d      	ldr	r0, [pc, #180]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006cfa:	f7fa ff0b 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 19200;
 8006cfe:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8006d02:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006d04:	463b      	mov	r3, r7
 8006d06:	4619      	mov	r1, r3
 8006d08:	4829      	ldr	r0, [pc, #164]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d0a:	f7fa fe49 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006d0e:	2101      	movs	r1, #1
 8006d10:	4827      	ldr	r0, [pc, #156]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d12:	f7fa feff 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006d16:	211c      	movs	r1, #28
 8006d18:	4826      	ldr	r0, [pc, #152]	; (8006db4 <GPS_SendConfig+0x130>)
 8006d1a:	f000 fa21 	bl	8007160 <USART6SendRaw>

    USART_Cmd(USART6, DISABLE);
 8006d1e:	2100      	movs	r1, #0
 8006d20:	4823      	ldr	r0, [pc, #140]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d22:	f7fa fef7 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 57600;
 8006d26:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8006d2a:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006d2c:	463b      	mov	r3, r7
 8006d2e:	4619      	mov	r1, r3
 8006d30:	481f      	ldr	r0, [pc, #124]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d32:	f7fa fe35 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006d36:	2101      	movs	r1, #1
 8006d38:	481d      	ldr	r0, [pc, #116]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d3a:	f7fa feeb 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006d3e:	211c      	movs	r1, #28
 8006d40:	481c      	ldr	r0, [pc, #112]	; (8006db4 <GPS_SendConfig+0x130>)
 8006d42:	f000 fa0d 	bl	8007160 <USART6SendRaw>

    USART_Cmd(USART6, DISABLE);
 8006d46:	2100      	movs	r1, #0
 8006d48:	4819      	ldr	r0, [pc, #100]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d4a:	f7fa fee3 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 115200;
 8006d4e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006d52:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006d54:	463b      	mov	r3, r7
 8006d56:	4619      	mov	r1, r3
 8006d58:	4815      	ldr	r0, [pc, #84]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d5a:	f7fa fe21 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006d5e:	2101      	movs	r1, #1
 8006d60:	4813      	ldr	r0, [pc, #76]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d62:	f7fa fed7 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006d66:	211c      	movs	r1, #28
 8006d68:	4812      	ldr	r0, [pc, #72]	; (8006db4 <GPS_SendConfig+0x130>)
 8006d6a:	f000 f9f9 	bl	8007160 <USART6SendRaw>

    USART_Cmd(USART6, DISABLE);
 8006d6e:	2100      	movs	r1, #0
 8006d70:	480f      	ldr	r0, [pc, #60]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d72:	f7fa fecf 	bl	8001b14 <USART_Cmd>
    USART_InitStruct.USART_BaudRate = 38400;
 8006d76:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8006d7a:	603b      	str	r3, [r7, #0]
    USART_Init(USART6, &USART_InitStruct);
 8006d7c:	463b      	mov	r3, r7
 8006d7e:	4619      	mov	r1, r3
 8006d80:	480b      	ldr	r0, [pc, #44]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d82:	f7fa fe0d 	bl	80019a0 <USART_Init>
    USART_Cmd(USART6, ENABLE);
 8006d86:	2101      	movs	r1, #1
 8006d88:	4809      	ldr	r0, [pc, #36]	; (8006db0 <GPS_SendConfig+0x12c>)
 8006d8a:	f7fa fec3 	bl	8001b14 <USART_Cmd>
    USART6SendRaw(GPS_MSG_SETBAUD, sizeof(GPS_MSG_SETBAUD));
 8006d8e:	211c      	movs	r1, #28
 8006d90:	4808      	ldr	r0, [pc, #32]	; (8006db4 <GPS_SendConfig+0x130>)
 8006d92:	f000 f9e5 	bl	8007160 <USART6SendRaw>

    USART6SendRaw(GPS_MSG_SETAIRB, sizeof(GPS_MSG_SETAIRB));
 8006d96:	212c      	movs	r1, #44	; 0x2c
 8006d98:	4807      	ldr	r0, [pc, #28]	; (8006db8 <GPS_SendConfig+0x134>)
 8006d9a:	f000 f9e1 	bl	8007160 <USART6SendRaw>

    USART6SendRaw(GPS_MSG_SETDATE, sizeof(GPS_MSG_SETDATE));
 8006d9e:	211a      	movs	r1, #26
 8006da0:	4806      	ldr	r0, [pc, #24]	; (8006dbc <GPS_SendConfig+0x138>)
 8006da2:	f000 f9dd 	bl	8007160 <USART6SendRaw>
}
 8006da6:	bf00      	nop
 8006da8:	3710      	adds	r7, #16
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	40011400 	.word	0x40011400
 8006db4:	08009624 	.word	0x08009624
 8006db8:	08009640 	.word	0x08009640
 8006dbc:	0800966c 	.word	0x0800966c

08006dc0 <GPS_UART_Capture>:

RingBufferError_t GPS_UART_Capture()
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
    static char rxString[128];
    static uint8_t rxStringWritePos = 0;

    char tmpchar = '\0';
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	71fb      	strb	r3, [r7, #7]
    if (RingBufferRead(&GPS_USART_RxRingBuffer, &tmpchar) == NO_ERROR)
 8006dca:	1dfb      	adds	r3, r7, #7
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4814      	ldr	r0, [pc, #80]	; (8006e20 <GPS_UART_Capture+0x60>)
 8006dd0:	f7fb fd1e 	bl	8002810 <RingBufferRead>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d11d      	bne.n	8006e16 <GPS_UART_Capture+0x56>
    {
        if (tmpchar == '$')
 8006dda:	79fb      	ldrb	r3, [r7, #7]
 8006ddc:	2b24      	cmp	r3, #36	; 0x24
 8006dde:	d103      	bne.n	8006de8 <GPS_UART_Capture+0x28>
        {
            rxStringWritePos = 0;
 8006de0:	4b10      	ldr	r3, [pc, #64]	; (8006e24 <GPS_UART_Capture+0x64>)
 8006de2:	2200      	movs	r2, #0
 8006de4:	701a      	strb	r2, [r3, #0]
 8006de6:	e014      	b.n	8006e12 <GPS_UART_Capture+0x52>
        }
        else if (tmpchar == '*')
 8006de8:	79fb      	ldrb	r3, [r7, #7]
 8006dea:	2b2a      	cmp	r3, #42	; 0x2a
 8006dec:	d106      	bne.n	8006dfc <GPS_UART_Capture+0x3c>
        {
            rxStringWritePos = 0;
 8006dee:	4b0d      	ldr	r3, [pc, #52]	; (8006e24 <GPS_UART_Capture+0x64>)
 8006df0:	2200      	movs	r2, #0
 8006df2:	701a      	strb	r2, [r3, #0]
            // kompletter String empfangen
            GPS_Decode(rxString);
 8006df4:	480c      	ldr	r0, [pc, #48]	; (8006e28 <GPS_UART_Capture+0x68>)
 8006df6:	f000 f819 	bl	8006e2c <GPS_Decode>
 8006dfa:	e00a      	b.n	8006e12 <GPS_UART_Capture+0x52>
        }
        else
        {
            // einzelnes Datenzeichen Empfangen
            // anhngen des Zeichens an rxString
            rxString[rxStringWritePos++ & 127] = tmpchar;
 8006dfc:	4b09      	ldr	r3, [pc, #36]	; (8006e24 <GPS_UART_Capture+0x64>)
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	1c5a      	adds	r2, r3, #1
 8006e02:	b2d1      	uxtb	r1, r2
 8006e04:	4a07      	ldr	r2, [pc, #28]	; (8006e24 <GPS_UART_Capture+0x64>)
 8006e06:	7011      	strb	r1, [r2, #0]
 8006e08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e0c:	79f9      	ldrb	r1, [r7, #7]
 8006e0e:	4a06      	ldr	r2, [pc, #24]	; (8006e28 <GPS_UART_Capture+0x68>)
 8006e10:	54d1      	strb	r1, [r2, r3]
        }
        return NO_ERROR;
 8006e12:	2300      	movs	r3, #0
 8006e14:	e000      	b.n	8006e18 <GPS_UART_Capture+0x58>
    }
    else
    {
    	return BUFFER_EMPTY;
 8006e16:	2301      	movs	r3, #1
    }
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3708      	adds	r7, #8
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	20000578 	.word	0x20000578
 8006e24:	200001fd 	.word	0x200001fd
 8006e28:	20000200 	.word	0x20000200

08006e2c <GPS_Decode>:

void GPS_Decode(char* str)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
    //char nmeaType[6] = "NONE";
    const char delimiter[] = ",";
 8006e34:	232c      	movs	r3, #44	; 0x2c
 8006e36:	823b      	strh	r3, [r7, #16]
    char *ptr;

    // initialisieren und ersten Abschnitt erstellen
    ptr = strtok(str, delimiter);
 8006e38:	f107 0310 	add.w	r3, r7, #16
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 fbf0 	bl	8008624 <strtok>
 8006e44:	6178      	str	r0, [r7, #20]

    if (strncmp("GPGGA", ptr, 5) == 0)
 8006e46:	2205      	movs	r2, #5
 8006e48:	6979      	ldr	r1, [r7, #20]
 8006e4a:	485c      	ldr	r0, [pc, #368]	; (8006fbc <GPS_Decode+0x190>)
 8006e4c:	f001 fbc2 	bl	80085d4 <strncmp>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d172      	bne.n	8006f3c <GPS_Decode+0x110>
    {
        // GPGGA folgt

    	GPS_temp.locked = 1;
 8006e56:	4b5a      	ldr	r3, [pc, #360]	; (8006fc0 <GPS_Decode+0x194>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        ptr = strtok(NULL, delimiter);  // delete sentence_type
 8006e5e:	f107 0310 	add.w	r3, r7, #16
 8006e62:	4619      	mov	r1, r3
 8006e64:	2000      	movs	r0, #0
 8006e66:	f001 fbdd 	bl	8008624 <strtok>
 8006e6a:	6178      	str	r0, [r7, #20]

        strncpy(GPS_temp.time, ptr, 6);      // Capture Time
 8006e6c:	2206      	movs	r2, #6
 8006e6e:	6979      	ldr	r1, [r7, #20]
 8006e70:	4853      	ldr	r0, [pc, #332]	; (8006fc0 <GPS_Decode+0x194>)
 8006e72:	f001 fbc4 	bl	80085fe <strncpy>
        // naechsten Abschnitt erstellen
        ptr = strtok(NULL, delimiter);
 8006e76:	f107 0310 	add.w	r3, r7, #16
 8006e7a:	4619      	mov	r1, r3
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	f001 fbd1 	bl	8008624 <strtok>
 8006e82:	6178      	str	r0, [r7, #20]

        strncpy(GPS_temp.latitude, ptr, 9);
 8006e84:	2209      	movs	r2, #9
 8006e86:	6979      	ldr	r1, [r7, #20]
 8006e88:	484e      	ldr	r0, [pc, #312]	; (8006fc4 <GPS_Decode+0x198>)
 8006e8a:	f001 fbb8 	bl	80085fe <strncpy>
        ptr = strtok(NULL, delimiter);
 8006e8e:	f107 0310 	add.w	r3, r7, #16
 8006e92:	4619      	mov	r1, r3
 8006e94:	2000      	movs	r0, #0
 8006e96:	f001 fbc5 	bl	8008624 <strtok>
 8006e9a:	6178      	str	r0, [r7, #20]
        //strncpy(GPS_temp.latitude_dir, ptr, 1);
        ptr = strtok(NULL, delimiter);
 8006e9c:	f107 0310 	add.w	r3, r7, #16
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	f001 fbbe 	bl	8008624 <strtok>
 8006ea8:	6178      	str	r0, [r7, #20]
        strncpy(GPS_temp.longitude, ptr, 10);
 8006eaa:	220a      	movs	r2, #10
 8006eac:	6979      	ldr	r1, [r7, #20]
 8006eae:	4846      	ldr	r0, [pc, #280]	; (8006fc8 <GPS_Decode+0x19c>)
 8006eb0:	f001 fba5 	bl	80085fe <strncpy>
        ptr = strtok(NULL, delimiter);
 8006eb4:	f107 0310 	add.w	r3, r7, #16
 8006eb8:	4619      	mov	r1, r3
 8006eba:	2000      	movs	r0, #0
 8006ebc:	f001 fbb2 	bl	8008624 <strtok>
 8006ec0:	6178      	str	r0, [r7, #20]
        //strncpy(GPS_temp.longitude_dir, ptr, 1);
        ptr = strtok(NULL, delimiter);
 8006ec2:	f107 0310 	add.w	r3, r7, #16
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	2000      	movs	r0, #0
 8006eca:	f001 fbab 	bl	8008624 <strtok>
 8006ece:	6178      	str	r0, [r7, #20]
        strncpy(GPS_temp.valid, ptr, 1);
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	6979      	ldr	r1, [r7, #20]
 8006ed4:	483d      	ldr	r0, [pc, #244]	; (8006fcc <GPS_Decode+0x1a0>)
 8006ed6:	f001 fb92 	bl	80085fe <strncpy>
        ptr = strtok(NULL, delimiter);
 8006eda:	f107 0310 	add.w	r3, r7, #16
 8006ede:	4619      	mov	r1, r3
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	f001 fb9f 	bl	8008624 <strtok>
 8006ee6:	6178      	str	r0, [r7, #20]
        strncpy(GPS_temp.satelites, ptr, 2);
 8006ee8:	2202      	movs	r2, #2
 8006eea:	6979      	ldr	r1, [r7, #20]
 8006eec:	4838      	ldr	r0, [pc, #224]	; (8006fd0 <GPS_Decode+0x1a4>)
 8006eee:	f001 fb86 	bl	80085fe <strncpy>
        ptr = strtok(NULL, delimiter);
 8006ef2:	f107 0310 	add.w	r3, r7, #16
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	2000      	movs	r0, #0
 8006efa:	f001 fb93 	bl	8008624 <strtok>
 8006efe:	6178      	str	r0, [r7, #20]
        ptr = strtok(NULL, delimiter);  // delete precisition
 8006f00:	f107 0310 	add.w	r3, r7, #16
 8006f04:	4619      	mov	r1, r3
 8006f06:	2000      	movs	r0, #0
 8006f08:	f001 fb8c 	bl	8008624 <strtok>
 8006f0c:	6178      	str	r0, [r7, #20]
        strncpy(GPS_temp.altitude, ptr, 7);
 8006f0e:	2207      	movs	r2, #7
 8006f10:	6979      	ldr	r1, [r7, #20]
 8006f12:	4830      	ldr	r0, [pc, #192]	; (8006fd4 <GPS_Decode+0x1a8>)
 8006f14:	f001 fb73 	bl	80085fe <strncpy>

        const char delimiter_point[] = ".";
 8006f18:	232e      	movs	r3, #46	; 0x2e
 8006f1a:	81bb      	strh	r3, [r7, #12]
        ptr = strtok(GPS_temp.altitude, delimiter_point);
 8006f1c:	f107 030c 	add.w	r3, r7, #12
 8006f20:	4619      	mov	r1, r3
 8006f22:	482c      	ldr	r0, [pc, #176]	; (8006fd4 <GPS_Decode+0x1a8>)
 8006f24:	f001 fb7e 	bl	8008624 <strtok>
 8006f28:	6178      	str	r0, [r7, #20]
        strncpy(GPS_temp.altitude, ptr, 7);
 8006f2a:	2207      	movs	r2, #7
 8006f2c:	6979      	ldr	r1, [r7, #20]
 8006f2e:	4829      	ldr	r0, [pc, #164]	; (8006fd4 <GPS_Decode+0x1a8>)
 8006f30:	f001 fb65 	bl	80085fe <strncpy>

        GPS_temp.locked = 0;
 8006f34:	4b22      	ldr	r3, [pc, #136]	; (8006fc0 <GPS_Decode+0x194>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if (strncmp("GPZDA", ptr, 5) == 0)
 8006f3c:	2205      	movs	r2, #5
 8006f3e:	6979      	ldr	r1, [r7, #20]
 8006f40:	4825      	ldr	r0, [pc, #148]	; (8006fd8 <GPS_Decode+0x1ac>)
 8006f42:	f001 fb47 	bl	80085d4 <strncmp>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d132      	bne.n	8006fb2 <GPS_Decode+0x186>
	{
		// GPZDA folgt

		GPS_temp.locked = 1;
 8006f4c:	4b1c      	ldr	r3, [pc, #112]	; (8006fc0 <GPS_Decode+0x194>)
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		ptr = strtok(NULL, delimiter);  // delete sentence_type
 8006f54:	f107 0310 	add.w	r3, r7, #16
 8006f58:	4619      	mov	r1, r3
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	f001 fb62 	bl	8008624 <strtok>
 8006f60:	6178      	str	r0, [r7, #20]

		//strncpy(GPS_temp.time, ptr, 6);      // Capture Time
		// naechsten Abschnitt erstellen
		ptr = strtok(NULL, delimiter);
 8006f62:	f107 0310 	add.w	r3, r7, #16
 8006f66:	4619      	mov	r1, r3
 8006f68:	2000      	movs	r0, #0
 8006f6a:	f001 fb5b 	bl	8008624 <strtok>
 8006f6e:	6178      	str	r0, [r7, #20]
		strncpy(GPS_temp.day, ptr, 2);
 8006f70:	2202      	movs	r2, #2
 8006f72:	6979      	ldr	r1, [r7, #20]
 8006f74:	4819      	ldr	r0, [pc, #100]	; (8006fdc <GPS_Decode+0x1b0>)
 8006f76:	f001 fb42 	bl	80085fe <strncpy>
		ptr = strtok(NULL, delimiter);
 8006f7a:	f107 0310 	add.w	r3, r7, #16
 8006f7e:	4619      	mov	r1, r3
 8006f80:	2000      	movs	r0, #0
 8006f82:	f001 fb4f 	bl	8008624 <strtok>
 8006f86:	6178      	str	r0, [r7, #20]
		strncpy(GPS_temp.month, ptr, 2);
 8006f88:	2202      	movs	r2, #2
 8006f8a:	6979      	ldr	r1, [r7, #20]
 8006f8c:	4814      	ldr	r0, [pc, #80]	; (8006fe0 <GPS_Decode+0x1b4>)
 8006f8e:	f001 fb36 	bl	80085fe <strncpy>
		ptr = strtok(NULL, delimiter);
 8006f92:	f107 0310 	add.w	r3, r7, #16
 8006f96:	4619      	mov	r1, r3
 8006f98:	2000      	movs	r0, #0
 8006f9a:	f001 fb43 	bl	8008624 <strtok>
 8006f9e:	6178      	str	r0, [r7, #20]
		strncpy(GPS_temp.year, ptr, 4);
 8006fa0:	2204      	movs	r2, #4
 8006fa2:	6979      	ldr	r1, [r7, #20]
 8006fa4:	480f      	ldr	r0, [pc, #60]	; (8006fe4 <GPS_Decode+0x1b8>)
 8006fa6:	f001 fb2a 	bl	80085fe <strncpy>

		GPS_temp.locked = 0;
 8006faa:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <GPS_Decode+0x194>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	}
}
 8006fb2:	bf00      	nop
 8006fb4:	3718      	adds	r7, #24
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	08008f48 	.word	0x08008f48
 8006fc0:	200001bc 	.word	0x200001bc
 8006fc4:	200001c7 	.word	0x200001c7
 8006fc8:	200001d3 	.word	0x200001d3
 8006fcc:	200001ef 	.word	0x200001ef
 8006fd0:	200001ec 	.word	0x200001ec
 8006fd4:	200001e0 	.word	0x200001e0
 8006fd8:	08008f50 	.word	0x08008f50
 8006fdc:	200001f2 	.word	0x200001f2
 8006fe0:	200001f5 	.word	0x200001f5
 8006fe4:	200001f8 	.word	0x200001f8

08006fe8 <GPS_GetPosition>:

void GPS_GetPosition(GPS_Message_t* msg)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
	uint32_t timeout = 10000;
 8006ff0:	f242 7310 	movw	r3, #10000	; 0x2710
 8006ff4:	60fb      	str	r3, [r7, #12]
	while(GPS_temp.locked && (timeout < 1000))
 8006ff6:	e002      	b.n	8006ffe <GPS_GetPosition+0x16>
	{
		timeout--;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	60fb      	str	r3, [r7, #12]
}

void GPS_GetPosition(GPS_Message_t* msg)
{
	uint32_t timeout = 10000;
	while(GPS_temp.locked && (timeout < 1000))
 8006ffe:	4b30      	ldr	r3, [pc, #192]	; (80070c0 <GPS_GetPosition+0xd8>)
 8007000:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <GPS_GetPosition+0x28>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800700e:	d3f3      	bcc.n	8006ff8 <GPS_GetPosition+0x10>
	{
		timeout--;
	}

	// Nachricht gltig
	strncpy(msg->altitude, GPS_temp.altitude, 8);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	3324      	adds	r3, #36	; 0x24
 8007014:	2208      	movs	r2, #8
 8007016:	492b      	ldr	r1, [pc, #172]	; (80070c4 <GPS_GetPosition+0xdc>)
 8007018:	4618      	mov	r0, r3
 800701a:	f001 faf0 	bl	80085fe <strncpy>
	strncpy(msg->latitude, GPS_temp.latitude, 10);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	330b      	adds	r3, #11
 8007022:	220a      	movs	r2, #10
 8007024:	4928      	ldr	r1, [pc, #160]	; (80070c8 <GPS_GetPosition+0xe0>)
 8007026:	4618      	mov	r0, r3
 8007028:	f001 fae9 	bl	80085fe <strncpy>
	strncpy(msg->latitude_dir, GPS_temp.latitude_dir, 2);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3315      	adds	r3, #21
 8007030:	2202      	movs	r2, #2
 8007032:	4926      	ldr	r1, [pc, #152]	; (80070cc <GPS_GetPosition+0xe4>)
 8007034:	4618      	mov	r0, r3
 8007036:	f001 fae2 	bl	80085fe <strncpy>
	strncpy(msg->longitude, GPS_temp.longitude, 11);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	3317      	adds	r3, #23
 800703e:	220b      	movs	r2, #11
 8007040:	4923      	ldr	r1, [pc, #140]	; (80070d0 <GPS_GetPosition+0xe8>)
 8007042:	4618      	mov	r0, r3
 8007044:	f001 fadb 	bl	80085fe <strncpy>
	strncpy(msg->longitude_dir, GPS_temp.longitude_dir, 2);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3322      	adds	r3, #34	; 0x22
 800704c:	2202      	movs	r2, #2
 800704e:	4921      	ldr	r1, [pc, #132]	; (80070d4 <GPS_GetPosition+0xec>)
 8007050:	4618      	mov	r0, r3
 8007052:	f001 fad4 	bl	80085fe <strncpy>
	strncpy(msg->satelites, GPS_temp.satelites, 3);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3330      	adds	r3, #48	; 0x30
 800705a:	2203      	movs	r2, #3
 800705c:	491e      	ldr	r1, [pc, #120]	; (80070d8 <GPS_GetPosition+0xf0>)
 800705e:	4618      	mov	r0, r3
 8007060:	f001 facd 	bl	80085fe <strncpy>
	strncpy(msg->speed, GPS_temp.speed, 4);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	332c      	adds	r3, #44	; 0x2c
 8007068:	2204      	movs	r2, #4
 800706a:	491c      	ldr	r1, [pc, #112]	; (80070dc <GPS_GetPosition+0xf4>)
 800706c:	4618      	mov	r0, r3
 800706e:	f001 fac6 	bl	80085fe <strncpy>
	strncpy(msg->time, GPS_temp.time, 11);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	220b      	movs	r2, #11
 8007076:	4912      	ldr	r1, [pc, #72]	; (80070c0 <GPS_GetPosition+0xd8>)
 8007078:	4618      	mov	r0, r3
 800707a:	f001 fac0 	bl	80085fe <strncpy>
	strncpy(msg->valid, GPS_temp.valid, 2);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	3333      	adds	r3, #51	; 0x33
 8007082:	2202      	movs	r2, #2
 8007084:	4916      	ldr	r1, [pc, #88]	; (80070e0 <GPS_GetPosition+0xf8>)
 8007086:	4618      	mov	r0, r3
 8007088:	f001 fab9 	bl	80085fe <strncpy>
	strncpy(msg->day, GPS_temp.day, 3);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	3336      	adds	r3, #54	; 0x36
 8007090:	2203      	movs	r2, #3
 8007092:	4914      	ldr	r1, [pc, #80]	; (80070e4 <GPS_GetPosition+0xfc>)
 8007094:	4618      	mov	r0, r3
 8007096:	f001 fab2 	bl	80085fe <strncpy>
	strncpy(msg->month, GPS_temp.month, 3);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	3339      	adds	r3, #57	; 0x39
 800709e:	2203      	movs	r2, #3
 80070a0:	4911      	ldr	r1, [pc, #68]	; (80070e8 <GPS_GetPosition+0x100>)
 80070a2:	4618      	mov	r0, r3
 80070a4:	f001 faab 	bl	80085fe <strncpy>
	strncpy(msg->year, GPS_temp.year, 5);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	333c      	adds	r3, #60	; 0x3c
 80070ac:	2205      	movs	r2, #5
 80070ae:	490f      	ldr	r1, [pc, #60]	; (80070ec <GPS_GetPosition+0x104>)
 80070b0:	4618      	mov	r0, r3
 80070b2:	f001 faa4 	bl	80085fe <strncpy>
}
 80070b6:	bf00      	nop
 80070b8:	3710      	adds	r7, #16
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	200001bc 	.word	0x200001bc
 80070c4:	200001e0 	.word	0x200001e0
 80070c8:	200001c7 	.word	0x200001c7
 80070cc:	200001d1 	.word	0x200001d1
 80070d0:	200001d3 	.word	0x200001d3
 80070d4:	200001de 	.word	0x200001de
 80070d8:	200001ec 	.word	0x200001ec
 80070dc:	200001e8 	.word	0x200001e8
 80070e0:	200001ef 	.word	0x200001ef
 80070e4:	200001f2 	.word	0x200001f2
 80070e8:	200001f5 	.word	0x200001f5
 80070ec:	200001f8 	.word	0x200001f8

080070f0 <USART6_IRQHandler>:

void USART6_IRQHandler()
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	af00      	add	r7, sp, #0
	if (USART_GetITStatus(USART6,USART_IT_RXNE) != RESET)
 80070f4:	f240 5125 	movw	r1, #1317	; 0x525
 80070f8:	480a      	ldr	r0, [pc, #40]	; (8007124 <USART6_IRQHandler+0x34>)
 80070fa:	f7fa fdb1 	bl	8001c60 <USART_GetITStatus>
 80070fe:	4603      	mov	r3, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00d      	beq.n	8007120 <USART6_IRQHandler+0x30>
    {
		USART_ClearITPendingBit(USART6, USART_IT_RXNE);
 8007104:	f240 5125 	movw	r1, #1317	; 0x525
 8007108:	4806      	ldr	r0, [pc, #24]	; (8007124 <USART6_IRQHandler+0x34>)
 800710a:	f7fa fe03 	bl	8001d14 <USART_ClearITPendingBit>

		RingBufferWrite(&GPS_USART_RxRingBuffer, (char)USART_ReceiveData(USART6));
 800710e:	4805      	ldr	r0, [pc, #20]	; (8007124 <USART6_IRQHandler+0x34>)
 8007110:	f7fa fd32 	bl	8001b78 <USART_ReceiveData>
 8007114:	4603      	mov	r3, r0
 8007116:	b2db      	uxtb	r3, r3
 8007118:	4619      	mov	r1, r3
 800711a:	4803      	ldr	r0, [pc, #12]	; (8007128 <USART6_IRQHandler+0x38>)
 800711c:	f7fb fb96 	bl	800284c <RingBufferWrite>
	}
}
 8007120:	bf00      	nop
 8007122:	bd80      	pop	{r7, pc}
 8007124:	40011400 	.word	0x40011400
 8007128:	20000578 	.word	0x20000578

0800712c <USART6SendChar>:

void USART6SendChar(const uint8_t c)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	4603      	mov	r3, r0
 8007134:	71fb      	strb	r3, [r7, #7]
	USART_SendData(USART6, (uint16_t) c);
 8007136:	79fb      	ldrb	r3, [r7, #7]
 8007138:	b29b      	uxth	r3, r3
 800713a:	4619      	mov	r1, r3
 800713c:	4807      	ldr	r0, [pc, #28]	; (800715c <USART6SendChar+0x30>)
 800713e:	f7fa fd09 	bl	8001b54 <USART_SendData>
	while(USART_GetFlagStatus(USART6,USART_FLAG_TC) == RESET);
 8007142:	bf00      	nop
 8007144:	2140      	movs	r1, #64	; 0x40
 8007146:	4805      	ldr	r0, [pc, #20]	; (800715c <USART6SendChar+0x30>)
 8007148:	f7fa fd6e 	bl	8001c28 <USART_GetFlagStatus>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d0f8      	beq.n	8007144 <USART6SendChar+0x18>
}
 8007152:	bf00      	nop
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	40011400 	.word	0x40011400

08007160 <USART6SendRaw>:
		USART6SendChar(*str++);
	}
}

void USART6SendRaw(const uint8_t* str, uint8_t count)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	460b      	mov	r3, r1
 800716a:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < count; i++)
 800716c:	2300      	movs	r3, #0
 800716e:	73fb      	strb	r3, [r7, #15]
 8007170:	e009      	b.n	8007186 <USART6SendRaw+0x26>
	{
		USART6SendChar(str[i]);
 8007172:	7bfb      	ldrb	r3, [r7, #15]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	4413      	add	r3, r2
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	4618      	mov	r0, r3
 800717c:	f7ff ffd6 	bl	800712c <USART6SendChar>
	}
}

void USART6SendRaw(const uint8_t* str, uint8_t count)
{
	for (uint8_t i = 0; i < count; i++)
 8007180:	7bfb      	ldrb	r3, [r7, #15]
 8007182:	3301      	adds	r3, #1
 8007184:	73fb      	strb	r3, [r7, #15]
 8007186:	7bfa      	ldrb	r2, [r7, #15]
 8007188:	78fb      	ldrb	r3, [r7, #3]
 800718a:	429a      	cmp	r2, r3
 800718c:	d3f1      	bcc.n	8007172 <USART6SendRaw+0x12>
	{
		USART6SendChar(str[i]);
	}
}
 800718e:	bf00      	nop
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop

08007198 <i2c_init_tmp>:
void P_I2C_timeout(I2C_TypeDef* I2Cx);

static uint8_t ret_wert[4] = {0};

void i2c_init_tmp(I2C_TypeDef* I2Cx)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b088      	sub	sp, #32
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80071a0:	2101      	movs	r1, #1
 80071a2:	2002      	movs	r0, #2
 80071a4:	f7fa f868 	bl	8001278 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 80071a8:	2101      	movs	r1, #1
 80071aa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80071ae:	f7fa f881 	bl	80012b4 <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1);
 80071b2:	2204      	movs	r2, #4
 80071b4:	2106      	movs	r1, #6
 80071b6:	481e      	ldr	r0, [pc, #120]	; (8007230 <i2c_init_tmp+0x98>)
 80071b8:	f7f9 fd3a 	bl	8000c30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_I2C1);
 80071bc:	2204      	movs	r2, #4
 80071be:	2107      	movs	r1, #7
 80071c0:	481b      	ldr	r0, [pc, #108]	; (8007230 <i2c_init_tmp+0x98>)
 80071c2:	f7f9 fd35 	bl	8000c30 <GPIO_PinAFConfig>

	GPIO_InitTypeDef  GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80071c6:	2302      	movs	r3, #2
 80071c8:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 80071ca:	2301      	movs	r3, #1
 80071cc:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80071ce:	23c0      	movs	r3, #192	; 0xc0
 80071d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80071d2:	2300      	movs	r3, #0
 80071d4:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80071d6:	2300      	movs	r3, #0
 80071d8:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071da:	f107 0318 	add.w	r3, r7, #24
 80071de:	4619      	mov	r1, r3
 80071e0:	4813      	ldr	r0, [pc, #76]	; (8007230 <i2c_init_tmp+0x98>)
 80071e2:	f7f9 fc61 	bl	8000aa8 <GPIO_Init>


	I2C_DeInit(I2Cx);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7f9 fd6a 	bl	8000cc0 <I2C_DeInit>
	I2C_InitTypeDef I2CInitStruct;
	I2CInitStruct.I2C_Ack = I2C_Ack_Enable;
 80071ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071f0:	827b      	strh	r3, [r7, #18]
	I2CInitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80071f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80071f6:	82bb      	strh	r3, [r7, #20]
	I2CInitStruct.I2C_ClockSpeed = 20000;
 80071f8:	f644 6320 	movw	r3, #20000	; 0x4e20
 80071fc:	60bb      	str	r3, [r7, #8]
	I2CInitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 80071fe:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8007202:	81fb      	strh	r3, [r7, #14]
	I2CInitStruct.I2C_Mode = I2C_Mode_I2C;
 8007204:	2300      	movs	r3, #0
 8007206:	81bb      	strh	r3, [r7, #12]
	I2CInitStruct.I2C_OwnAddress1 = 0x88;
 8007208:	2388      	movs	r3, #136	; 0x88
 800720a:	823b      	strh	r3, [r7, #16]
	I2C_Init(I2Cx, &I2CInitStruct);
 800720c:	f107 0308 	add.w	r3, r7, #8
 8007210:	4619      	mov	r1, r3
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7f9 fd8e 	bl	8000d34 <I2C_Init>

	I2C_Cmd(I2Cx, ENABLE);
 8007218:	2101      	movs	r1, #1
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7f9 fe4c 	bl	8000eb8 <I2C_Cmd>

	I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8007220:	2101      	movs	r1, #1
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7f9 fec6 	bl	8000fb4 <I2C_AcknowledgeConfig>
}
 8007228:	bf00      	nop
 800722a:	3720      	adds	r7, #32
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}
 8007230:	40020400 	.word	0x40020400

08007234 <UB_I2C_Read>:
// Return_wert :
//  0...0xFFFF , Bytewert der gelesen wurde
//  < 0        , Error
//--------------------------------------------------------------
uint8_t* UB_I2C_Read(I2C_TypeDef* I2Cx, uint8_t slave_adr)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	460b      	mov	r3, r1
 800723e:	70fb      	strb	r3, [r7, #3]
    uint32_t timeout = I2C_TIMEOUT;
 8007240:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007244:	60fb      	str	r3, [r7, #12]

  // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);
 8007246:	2101      	movs	r1, #1
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f7f9 fe55 	bl	8000ef8 <I2C_GenerateSTART>

    timeout=I2C_TIMEOUT;
 800724e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007252:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007254:	e00b      	b.n	800726e <UB_I2C_Read+0x3a>
    {
        if(timeout!=0)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <UB_I2C_Read+0x30>
        {
            timeout--;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	3b01      	subs	r3, #1
 8007260:	60fb      	str	r3, [r7, #12]
 8007262:	e004      	b.n	800726e <UB_I2C_Read+0x3a>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 fac3 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800726a:	2300      	movs	r3, #0
 800726c:	e06e      	b.n	800734c <UB_I2C_Read+0x118>

  // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 800726e:	4939      	ldr	r1, [pc, #228]	; (8007354 <UB_I2C_Read+0x120>)
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7f9 fedd 	bl	8001030 <I2C_GetFlagStatus>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	d0ec      	beq.n	8007256 <UB_I2C_Read+0x22>
            return(0);
        }
    }

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 800727c:	78fb      	ldrb	r3, [r7, #3]
 800727e:	2201      	movs	r2, #1
 8007280:	4619      	mov	r1, r3
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7f9 fe78 	bl	8000f78 <I2C_Send7bitAddress>

    timeout=I2C_TIMEOUT;
 8007288:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800728c:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 800728e:	e00b      	b.n	80072a8 <UB_I2C_Read+0x74>
    {
        if(timeout!=0)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d003      	beq.n	800729e <UB_I2C_Read+0x6a>
            timeout--;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	3b01      	subs	r3, #1
 800729a:	60fb      	str	r3, [r7, #12]
 800729c:	e004      	b.n	80072a8 <UB_I2C_Read+0x74>
        else
        {
            P_I2C_timeout(I2Cx);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 faa6 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80072a4:	2300      	movs	r3, #0
 80072a6:	e051      	b.n	800734c <UB_I2C_Read+0x118>

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80072a8:	492b      	ldr	r1, [pc, #172]	; (8007358 <UB_I2C_Read+0x124>)
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7f9 fec0 	bl	8001030 <I2C_GetFlagStatus>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d0ec      	beq.n	8007290 <UB_I2C_Read+0x5c>
            return(0);
        }
    }

    // ADDR-Flag lschen
    I2Cx->SR2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	8b1b      	ldrh	r3, [r3, #24]

    timeout=I2C_TIMEOUT;
 80072ba:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80072be:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80072c0:	e00b      	b.n	80072da <UB_I2C_Read+0xa6>
    {
        if(timeout!=0)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d003      	beq.n	80072d0 <UB_I2C_Read+0x9c>
        {
            timeout--;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	60fb      	str	r3, [r7, #12]
 80072ce:	e004      	b.n	80072da <UB_I2C_Read+0xa6>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 fa8d 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80072d6:	2300      	movs	r3, #0
 80072d8:	e038      	b.n	800734c <UB_I2C_Read+0x118>

    // ADDR-Flag lschen
    I2Cx->SR2;

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80072da:	4920      	ldr	r1, [pc, #128]	; (800735c <UB_I2C_Read+0x128>)
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7f9 fea7 	bl	8001030 <I2C_GetFlagStatus>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d0ec      	beq.n	80072c2 <UB_I2C_Read+0x8e>
            P_I2C_timeout(I2Cx);
            return(0);
        }
    }

    ret_wert[0] = I2C_ReceiveData(I2Cx);
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f7f9 fe93 	bl	8001014 <I2C_ReceiveData>
 80072ee:	4603      	mov	r3, r0
 80072f0:	461a      	mov	r2, r3
 80072f2:	4b1b      	ldr	r3, [pc, #108]	; (8007360 <UB_I2C_Read+0x12c>)
 80072f4:	701a      	strb	r2, [r3, #0]

    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 80072f6:	2100      	movs	r1, #0
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f7f9 fe5b 	bl	8000fb4 <I2C_AcknowledgeConfig>

    timeout=I2C_TIMEOUT;
 80072fe:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007302:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8007304:	e00b      	b.n	800731e <UB_I2C_Read+0xea>
    {
        if(timeout!=0)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <UB_I2C_Read+0xe0>
        {
            timeout--;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	3b01      	subs	r3, #1
 8007310:	60fb      	str	r3, [r7, #12]
 8007312:	e004      	b.n	800731e <UB_I2C_Read+0xea>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fa6b 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800731a:	2300      	movs	r3, #0
 800731c:	e016      	b.n	800734c <UB_I2C_Read+0x118>
    ret_wert[0] = I2C_ReceiveData(I2Cx);

    I2C_AcknowledgeConfig(I2Cx, DISABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800731e:	490f      	ldr	r1, [pc, #60]	; (800735c <UB_I2C_Read+0x128>)
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f7f9 fe85 	bl	8001030 <I2C_GetFlagStatus>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d0ec      	beq.n	8007306 <UB_I2C_Read+0xd2>
            return(0);
        }
    }

    // Stop-Sequenz
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800732c:	2101      	movs	r1, #1
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7f9 fe02 	bl	8000f38 <I2C_GenerateSTOP>

    // Daten auslesen
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f7f9 fe6d 	bl	8001014 <I2C_ReceiveData>
 800733a:	4603      	mov	r3, r0
 800733c:	461a      	mov	r2, r3
 800733e:	4b08      	ldr	r3, [pc, #32]	; (8007360 <UB_I2C_Read+0x12c>)
 8007340:	705a      	strb	r2, [r3, #1]

    // ACK enable
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8007342:	2101      	movs	r1, #1
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7f9 fe35 	bl	8000fb4 <I2C_AcknowledgeConfig>

    return(ret_wert);
 800734a:	4b05      	ldr	r3, [pc, #20]	; (8007360 <UB_I2C_Read+0x12c>)
}
 800734c:	4618      	mov	r0, r3
 800734e:	3710      	adds	r7, #16
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	10000001 	.word	0x10000001
 8007358:	10000002 	.word	0x10000002
 800735c:	10000040 	.word	0x10000040
 8007360:	20000280 	.word	0x20000280

08007364 <UB_I2C_ReadWord>:
// Return_wert :
//  0...0xFFFF , Bytewert der gelesen wurde
//  < 0        , Error
//--------------------------------------------------------------
uint8_t* UB_I2C_ReadWord(I2C_TypeDef* I2Cx, uint8_t slave_adr, uint8_t adr)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	70fb      	strb	r3, [r7, #3]
 8007370:	4613      	mov	r3, r2
 8007372:	70bb      	strb	r3, [r7, #2]
    uint32_t timeout = I2C_TIMEOUT;
 8007374:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007378:	60fb      	str	r3, [r7, #12]

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);
 800737a:	2101      	movs	r1, #1
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7f9 fdbb 	bl	8000ef8 <I2C_GenerateSTART>

    timeout=I2C_TIMEOUT;
 8007382:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007386:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007388:	e00b      	b.n	80073a2 <UB_I2C_ReadWord+0x3e>
    {
        if(timeout!=0)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d003      	beq.n	8007398 <UB_I2C_ReadWord+0x34>
        {
            timeout--;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	3b01      	subs	r3, #1
 8007394:	60fb      	str	r3, [r7, #12]
 8007396:	e004      	b.n	80073a2 <UB_I2C_ReadWord+0x3e>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 fa29 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800739e:	2300      	movs	r3, #0
 80073a0:	e0cc      	b.n	800753c <UB_I2C_ReadWord+0x1d8>

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80073a2:	4968      	ldr	r1, [pc, #416]	; (8007544 <UB_I2C_ReadWord+0x1e0>)
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f7f9 fe43 	bl	8001030 <I2C_GetFlagStatus>
 80073aa:	4603      	mov	r3, r0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d0ec      	beq.n	800738a <UB_I2C_ReadWord+0x26>
            return(0);
        }
    }

    // ACK disable
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 80073b0:	2100      	movs	r1, #0
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7f9 fdfe 	bl	8000fb4 <I2C_AcknowledgeConfig>

    // Slave-Adresse senden (write)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 80073b8:	78fb      	ldrb	r3, [r7, #3]
 80073ba:	2200      	movs	r2, #0
 80073bc:	4619      	mov	r1, r3
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7f9 fdda 	bl	8000f78 <I2C_Send7bitAddress>

    timeout=I2C_TIMEOUT;
 80073c4:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80073c8:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80073ca:	e00b      	b.n	80073e4 <UB_I2C_ReadWord+0x80>
    {
        if(timeout!=0)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d003      	beq.n	80073da <UB_I2C_ReadWord+0x76>
        {
            timeout--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	3b01      	subs	r3, #1
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	e004      	b.n	80073e4 <UB_I2C_ReadWord+0x80>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 fa08 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80073e0:	2300      	movs	r3, #0
 80073e2:	e0ab      	b.n	800753c <UB_I2C_ReadWord+0x1d8>

    // Slave-Adresse senden (write)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80073e4:	4958      	ldr	r1, [pc, #352]	; (8007548 <UB_I2C_ReadWord+0x1e4>)
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f7f9 fe22 	bl	8001030 <I2C_GetFlagStatus>
 80073ec:	4603      	mov	r3, r0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0ec      	beq.n	80073cc <UB_I2C_ReadWord+0x68>
            return(0);
        }
    }

    // ADDR-Flag lschen
    I2Cx->SR2;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	8b1b      	ldrh	r3, [r3, #24]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) {
        if(timeout!=0) timeout--; else return(P_I2C_timeout(-3));
    }*/

    // Adresse senden
    I2C_SendData(I2Cx, adr);
 80073f6:	78bb      	ldrb	r3, [r7, #2]
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7f9 fdfa 	bl	8000ff4 <I2C_SendData>

    timeout=I2C_TIMEOUT;
 8007400:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007404:	60fb      	str	r3, [r7, #12]
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8007406:	e00b      	b.n	8007420 <UB_I2C_ReadWord+0xbc>
    {
        if(timeout!=0)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d003      	beq.n	8007416 <UB_I2C_ReadWord+0xb2>
        {
            timeout--;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	3b01      	subs	r3, #1
 8007412:	60fb      	str	r3, [r7, #12]
 8007414:	e004      	b.n	8007420 <UB_I2C_ReadWord+0xbc>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f9ea 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800741c:	2300      	movs	r3, #0
 800741e:	e08d      	b.n	800753c <UB_I2C_ReadWord+0x1d8>

    // Adresse senden
    I2C_SendData(I2Cx, adr);

    timeout=I2C_TIMEOUT;
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8007420:	494a      	ldr	r1, [pc, #296]	; (800754c <UB_I2C_ReadWord+0x1e8>)
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7f9 fe04 	bl	8001030 <I2C_GetFlagStatus>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0ec      	beq.n	8007408 <UB_I2C_ReadWord+0xa4>
            return(0);
        }
    }

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);
 800742e:	2101      	movs	r1, #1
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7f9 fd61 	bl	8000ef8 <I2C_GenerateSTART>

    timeout=I2C_TIMEOUT;
 8007436:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800743a:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 800743c:	e00b      	b.n	8007456 <UB_I2C_ReadWord+0xf2>
    {
        if(timeout!=0)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d003      	beq.n	800744c <UB_I2C_ReadWord+0xe8>
        {
            timeout--;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	3b01      	subs	r3, #1
 8007448:	60fb      	str	r3, [r7, #12]
 800744a:	e004      	b.n	8007456 <UB_I2C_ReadWord+0xf2>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f9cf 	bl	80077f0 <P_I2C_timeout>
            return(0);
 8007452:	2300      	movs	r3, #0
 8007454:	e072      	b.n	800753c <UB_I2C_ReadWord+0x1d8>

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007456:	493b      	ldr	r1, [pc, #236]	; (8007544 <UB_I2C_ReadWord+0x1e0>)
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f7f9 fde9 	bl	8001030 <I2C_GetFlagStatus>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d0ec      	beq.n	800743e <UB_I2C_ReadWord+0xda>
            return(0);
        }
    }

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 8007464:	78fb      	ldrb	r3, [r7, #3]
 8007466:	2201      	movs	r2, #1
 8007468:	4619      	mov	r1, r3
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7f9 fd84 	bl	8000f78 <I2C_Send7bitAddress>

    timeout=I2C_TIMEOUT;
 8007470:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007474:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8007476:	e00b      	b.n	8007490 <UB_I2C_ReadWord+0x12c>
    {
        if(timeout!=0)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <UB_I2C_ReadWord+0x122>
        {
            timeout--;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	3b01      	subs	r3, #1
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	e004      	b.n	8007490 <UB_I2C_ReadWord+0x12c>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 f9b2 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800748c:	2300      	movs	r3, #0
 800748e:	e055      	b.n	800753c <UB_I2C_ReadWord+0x1d8>

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8007490:	492d      	ldr	r1, [pc, #180]	; (8007548 <UB_I2C_ReadWord+0x1e4>)
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7f9 fdcc 	bl	8001030 <I2C_GetFlagStatus>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d0ec      	beq.n	8007478 <UB_I2C_ReadWord+0x114>
            return(0);
        }
    }

    // ADDR-Flag lschen
    I2Cx->SR2;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	8b1b      	ldrh	r3, [r3, #24]

    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 80074a2:	2101      	movs	r1, #1
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f7f9 fd85 	bl	8000fb4 <I2C_AcknowledgeConfig>

    timeout=I2C_TIMEOUT;
 80074aa:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80074ae:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80074b0:	e00b      	b.n	80074ca <UB_I2C_ReadWord+0x166>
    {
        if(timeout!=0)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d003      	beq.n	80074c0 <UB_I2C_ReadWord+0x15c>
        {
            timeout--;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3b01      	subs	r3, #1
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	e004      	b.n	80074ca <UB_I2C_ReadWord+0x166>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f995 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80074c6:	2300      	movs	r3, #0
 80074c8:	e038      	b.n	800753c <UB_I2C_ReadWord+0x1d8>
    I2Cx->SR2;

    I2C_AcknowledgeConfig(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80074ca:	4921      	ldr	r1, [pc, #132]	; (8007550 <UB_I2C_ReadWord+0x1ec>)
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f7f9 fdaf 	bl	8001030 <I2C_GetFlagStatus>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d0ec      	beq.n	80074b2 <UB_I2C_ReadWord+0x14e>
            P_I2C_timeout(I2Cx);
            return(0);
        }
    }

    ret_wert[0] = I2C_ReceiveData(I2Cx);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7f9 fd9b 	bl	8001014 <I2C_ReceiveData>
 80074de:	4603      	mov	r3, r0
 80074e0:	461a      	mov	r2, r3
 80074e2:	4b1c      	ldr	r3, [pc, #112]	; (8007554 <UB_I2C_ReadWord+0x1f0>)
 80074e4:	701a      	strb	r2, [r3, #0]

    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 80074e6:	2100      	movs	r1, #0
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7f9 fd63 	bl	8000fb4 <I2C_AcknowledgeConfig>

    timeout=I2C_TIMEOUT;
 80074ee:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80074f2:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80074f4:	e00b      	b.n	800750e <UB_I2C_ReadWord+0x1aa>
    {
        if(timeout!=0)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d003      	beq.n	8007504 <UB_I2C_ReadWord+0x1a0>
        {
            timeout--;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	3b01      	subs	r3, #1
 8007500:	60fb      	str	r3, [r7, #12]
 8007502:	e004      	b.n	800750e <UB_I2C_ReadWord+0x1aa>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f973 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800750a:	2300      	movs	r3, #0
 800750c:	e016      	b.n	800753c <UB_I2C_ReadWord+0x1d8>
    ret_wert[0] = I2C_ReceiveData(I2Cx);

    I2C_AcknowledgeConfig(I2Cx, DISABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800750e:	4910      	ldr	r1, [pc, #64]	; (8007550 <UB_I2C_ReadWord+0x1ec>)
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7f9 fd8d 	bl	8001030 <I2C_GetFlagStatus>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0ec      	beq.n	80074f6 <UB_I2C_ReadWord+0x192>
            return(0);
        }
    }

    // Stop-Sequenz
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800751c:	2101      	movs	r1, #1
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7f9 fd0a 	bl	8000f38 <I2C_GenerateSTOP>

    // Daten auslesen
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f7f9 fd75 	bl	8001014 <I2C_ReceiveData>
 800752a:	4603      	mov	r3, r0
 800752c:	461a      	mov	r2, r3
 800752e:	4b09      	ldr	r3, [pc, #36]	; (8007554 <UB_I2C_ReadWord+0x1f0>)
 8007530:	705a      	strb	r2, [r3, #1]

    // ACK enable
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8007532:	2101      	movs	r1, #1
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f7f9 fd3d 	bl	8000fb4 <I2C_AcknowledgeConfig>

    return(ret_wert);
 800753a:	4b06      	ldr	r3, [pc, #24]	; (8007554 <UB_I2C_ReadWord+0x1f0>)
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	10000001 	.word	0x10000001
 8007548:	10000002 	.word	0x10000002
 800754c:	10000004 	.word	0x10000004
 8007550:	10000040 	.word	0x10000040
 8007554:	20000280 	.word	0x20000280

08007558 <UB_I2C_Read24b>:
// Return_wert :
//  0...0xFFFF , Bytewert der gelesen wurde
//  < 0        , Error
//--------------------------------------------------------------
uint8_t* UB_I2C_Read24b(I2C_TypeDef* I2Cx, uint8_t slave_adr)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	460b      	mov	r3, r1
 8007562:	70fb      	strb	r3, [r7, #3]
    uint32_t timeout = I2C_TIMEOUT;
 8007564:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007568:	60fb      	str	r3, [r7, #12]

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);
 800756a:	2101      	movs	r1, #1
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7f9 fcc3 	bl	8000ef8 <I2C_GenerateSTART>

    timeout=I2C_TIMEOUT;
 8007572:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007576:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007578:	e00b      	b.n	8007592 <UB_I2C_Read24b+0x3a>
    {
        if(timeout!=0)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d003      	beq.n	8007588 <UB_I2C_Read24b+0x30>
        {
            timeout--;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	3b01      	subs	r3, #1
 8007584:	60fb      	str	r3, [r7, #12]
 8007586:	e004      	b.n	8007592 <UB_I2C_Read24b+0x3a>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f931 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800758e:	2300      	movs	r3, #0
 8007590:	e08c      	b.n	80076ac <UB_I2C_Read24b+0x154>

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007592:	4948      	ldr	r1, [pc, #288]	; (80076b4 <UB_I2C_Read24b+0x15c>)
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f7f9 fd4b 	bl	8001030 <I2C_GetFlagStatus>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d0ec      	beq.n	800757a <UB_I2C_Read24b+0x22>
            return(0);
        }
    }

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 80075a0:	78fb      	ldrb	r3, [r7, #3]
 80075a2:	2201      	movs	r2, #1
 80075a4:	4619      	mov	r1, r3
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7f9 fce6 	bl	8000f78 <I2C_Send7bitAddress>

    timeout=I2C_TIMEOUT;
 80075ac:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80075b0:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80075b2:	e00b      	b.n	80075cc <UB_I2C_Read24b+0x74>
    {
        if(timeout!=0)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d003      	beq.n	80075c2 <UB_I2C_Read24b+0x6a>
        {
            timeout--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	3b01      	subs	r3, #1
 80075be:	60fb      	str	r3, [r7, #12]
 80075c0:	e004      	b.n	80075cc <UB_I2C_Read24b+0x74>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f914 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80075c8:	2300      	movs	r3, #0
 80075ca:	e06f      	b.n	80076ac <UB_I2C_Read24b+0x154>

    // Slave-Adresse senden (read)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80075cc:	493a      	ldr	r1, [pc, #232]	; (80076b8 <UB_I2C_Read24b+0x160>)
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7f9 fd2e 	bl	8001030 <I2C_GetFlagStatus>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d0ec      	beq.n	80075b4 <UB_I2C_Read24b+0x5c>
            return(0);
        }
    }

    // ADDR-Flag lschen
    I2Cx->SR2;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	8b1b      	ldrh	r3, [r3, #24]

    timeout=I2C_TIMEOUT;
 80075de:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80075e2:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80075e4:	e00b      	b.n	80075fe <UB_I2C_Read24b+0xa6>
    {
        if(timeout!=0)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d003      	beq.n	80075f4 <UB_I2C_Read24b+0x9c>
        {
            timeout--;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	60fb      	str	r3, [r7, #12]
 80075f2:	e004      	b.n	80075fe <UB_I2C_Read24b+0xa6>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 f8fb 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80075fa:	2300      	movs	r3, #0
 80075fc:	e056      	b.n	80076ac <UB_I2C_Read24b+0x154>

    // ADDR-Flag lschen
    I2Cx->SR2;

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80075fe:	492f      	ldr	r1, [pc, #188]	; (80076bc <UB_I2C_Read24b+0x164>)
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7f9 fd15 	bl	8001030 <I2C_GetFlagStatus>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0ec      	beq.n	80075e6 <UB_I2C_Read24b+0x8e>
            P_I2C_timeout(I2Cx);
            return(0);
        }
    }

    ret_wert[0] = I2C_ReceiveData(I2Cx);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f7f9 fd01 	bl	8001014 <I2C_ReceiveData>
 8007612:	4603      	mov	r3, r0
 8007614:	461a      	mov	r2, r3
 8007616:	4b2a      	ldr	r3, [pc, #168]	; (80076c0 <UB_I2C_Read24b+0x168>)
 8007618:	701a      	strb	r2, [r3, #0]

    timeout=I2C_TIMEOUT;
 800761a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800761e:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8007620:	e00b      	b.n	800763a <UB_I2C_Read24b+0xe2>
    {
        if(timeout!=0)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d003      	beq.n	8007630 <UB_I2C_Read24b+0xd8>
        {
            timeout--;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	3b01      	subs	r3, #1
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	e004      	b.n	800763a <UB_I2C_Read24b+0xe2>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f8dd 	bl	80077f0 <P_I2C_timeout>
            return(0);
 8007636:	2300      	movs	r3, #0
 8007638:	e038      	b.n	80076ac <UB_I2C_Read24b+0x154>
    }

    ret_wert[0] = I2C_ReceiveData(I2Cx);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800763a:	4920      	ldr	r1, [pc, #128]	; (80076bc <UB_I2C_Read24b+0x164>)
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7f9 fcf7 	bl	8001030 <I2C_GetFlagStatus>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0ec      	beq.n	8007622 <UB_I2C_Read24b+0xca>
            P_I2C_timeout(I2Cx);
            return(0);
        }
    }

    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7f9 fce3 	bl	8001014 <I2C_ReceiveData>
 800764e:	4603      	mov	r3, r0
 8007650:	461a      	mov	r2, r3
 8007652:	4b1b      	ldr	r3, [pc, #108]	; (80076c0 <UB_I2C_Read24b+0x168>)
 8007654:	705a      	strb	r2, [r3, #1]

    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8007656:	2100      	movs	r1, #0
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f7f9 fcab 	bl	8000fb4 <I2C_AcknowledgeConfig>

    timeout=I2C_TIMEOUT;
 800765e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007662:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8007664:	e00b      	b.n	800767e <UB_I2C_Read24b+0x126>
    {
        if(timeout!=0)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d003      	beq.n	8007674 <UB_I2C_Read24b+0x11c>
        {
            timeout--;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	3b01      	subs	r3, #1
 8007670:	60fb      	str	r3, [r7, #12]
 8007672:	e004      	b.n	800767e <UB_I2C_Read24b+0x126>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f000 f8bb 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800767a:	2300      	movs	r3, #0
 800767c:	e016      	b.n	80076ac <UB_I2C_Read24b+0x154>
    ret_wert[1] = I2C_ReceiveData(I2Cx);

    I2C_AcknowledgeConfig(I2Cx, DISABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 800767e:	490f      	ldr	r1, [pc, #60]	; (80076bc <UB_I2C_Read24b+0x164>)
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f7f9 fcd5 	bl	8001030 <I2C_GetFlagStatus>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0ec      	beq.n	8007666 <UB_I2C_Read24b+0x10e>
            return(0);
        }
    }

    // Stop-Sequenz
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800768c:	2101      	movs	r1, #1
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7f9 fc52 	bl	8000f38 <I2C_GenerateSTOP>

    // Daten auslesen
    ret_wert[2] = I2C_ReceiveData(I2Cx);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7f9 fcbd 	bl	8001014 <I2C_ReceiveData>
 800769a:	4603      	mov	r3, r0
 800769c:	461a      	mov	r2, r3
 800769e:	4b08      	ldr	r3, [pc, #32]	; (80076c0 <UB_I2C_Read24b+0x168>)
 80076a0:	709a      	strb	r2, [r3, #2]

    // ACK enable
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 80076a2:	2101      	movs	r1, #1
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	f7f9 fc85 	bl	8000fb4 <I2C_AcknowledgeConfig>

    return(ret_wert);
 80076aa:	4b05      	ldr	r3, [pc, #20]	; (80076c0 <UB_I2C_Read24b+0x168>)
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3710      	adds	r7, #16
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	10000001 	.word	0x10000001
 80076b8:	10000002 	.word	0x10000002
 80076bc:	10000040 	.word	0x10000040
 80076c0:	20000280 	.word	0x20000280

080076c4 <UB_I2C_WriteCommand>:
// Return_wert :
//    0   , Ok
//  < 0   , Error
//--------------------------------------------------------------
uint8_t UB_I2C_WriteCommand(I2C_TypeDef* I2Cx, uint8_t slave_adr, uint8_t cmd)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	460b      	mov	r3, r1
 80076ce:	70fb      	strb	r3, [r7, #3]
 80076d0:	4613      	mov	r3, r2
 80076d2:	70bb      	strb	r3, [r7, #2]
    int16_t ret_wert=0;
 80076d4:	2300      	movs	r3, #0
 80076d6:	817b      	strh	r3, [r7, #10]
    uint32_t timeout=I2C_TIMEOUT;
 80076d8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80076dc:	60fb      	str	r3, [r7, #12]

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);
 80076de:	2101      	movs	r1, #1
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7f9 fc09 	bl	8000ef8 <I2C_GenerateSTART>

    timeout=I2C_TIMEOUT;
 80076e6:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80076ea:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80076ec:	e00b      	b.n	8007706 <UB_I2C_WriteCommand+0x42>
    {
        if(timeout!=0)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d003      	beq.n	80076fc <UB_I2C_WriteCommand+0x38>
        {
            timeout--;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	60fb      	str	r3, [r7, #12]
 80076fa:	e004      	b.n	8007706 <UB_I2C_WriteCommand+0x42>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f877 	bl	80077f0 <P_I2C_timeout>
            return(0);
 8007702:	2300      	movs	r3, #0
 8007704:	e067      	b.n	80077d6 <UB_I2C_WriteCommand+0x112>

    // Start-Sequenz
    I2C_GenerateSTART(I2Cx, ENABLE);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8007706:	4936      	ldr	r1, [pc, #216]	; (80077e0 <UB_I2C_WriteCommand+0x11c>)
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f7f9 fc91 	bl	8001030 <I2C_GetFlagStatus>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d0ec      	beq.n	80076ee <UB_I2C_WriteCommand+0x2a>
            return(0);
        }
    }

    // Slave-Adresse senden (write)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 8007714:	78fb      	ldrb	r3, [r7, #3]
 8007716:	2200      	movs	r2, #0
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7f9 fc2c 	bl	8000f78 <I2C_Send7bitAddress>

    timeout=I2C_TIMEOUT;
 8007720:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007724:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8007726:	e00b      	b.n	8007740 <UB_I2C_WriteCommand+0x7c>
    {
        if(timeout!=0)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d003      	beq.n	8007736 <UB_I2C_WriteCommand+0x72>
        {
            timeout--;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3b01      	subs	r3, #1
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	e004      	b.n	8007740 <UB_I2C_WriteCommand+0x7c>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f85a 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800773c:	2300      	movs	r3, #0
 800773e:	e04a      	b.n	80077d6 <UB_I2C_WriteCommand+0x112>

    // Slave-Adresse senden (write)
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8007740:	4928      	ldr	r1, [pc, #160]	; (80077e4 <UB_I2C_WriteCommand+0x120>)
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7f9 fc74 	bl	8001030 <I2C_GetFlagStatus>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0ec      	beq.n	8007728 <UB_I2C_WriteCommand+0x64>
            return(0);
        }
    }

    // ADDR-Flag lschen
    I2Cx->SR2;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	8b1b      	ldrh	r3, [r3, #24]

    timeout=I2C_TIMEOUT;
 8007752:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007756:	60fb      	str	r3, [r7, #12]
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE))
 8007758:	e00b      	b.n	8007772 <UB_I2C_WriteCommand+0xae>
    {
        if(timeout!=0)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <UB_I2C_WriteCommand+0xa4>
        {
            timeout--;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	3b01      	subs	r3, #1
 8007764:	60fb      	str	r3, [r7, #12]
 8007766:	e004      	b.n	8007772 <UB_I2C_WriteCommand+0xae>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f841 	bl	80077f0 <P_I2C_timeout>
            return(0);
 800776e:	2300      	movs	r3, #0
 8007770:	e031      	b.n	80077d6 <UB_I2C_WriteCommand+0x112>

    // ADDR-Flag lschen
    I2Cx->SR2;

    timeout=I2C_TIMEOUT;
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE))
 8007772:	491d      	ldr	r1, [pc, #116]	; (80077e8 <UB_I2C_WriteCommand+0x124>)
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7f9 fc5b 	bl	8001030 <I2C_GetFlagStatus>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d0ec      	beq.n	800775a <UB_I2C_WriteCommand+0x96>
            return(0);
        }
    }

    // Adresse senden
    I2C_SendData(I2Cx, cmd);
 8007780:	78bb      	ldrb	r3, [r7, #2]
 8007782:	4619      	mov	r1, r3
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7f9 fc35 	bl	8000ff4 <I2C_SendData>

    timeout=I2C_TIMEOUT;
 800778a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800778e:	60fb      	str	r3, [r7, #12]
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) || (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 8007790:	e00b      	b.n	80077aa <UB_I2C_WriteCommand+0xe6>
    {
        if(timeout!=0)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d003      	beq.n	80077a0 <UB_I2C_WriteCommand+0xdc>
        {
            timeout--;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	3b01      	subs	r3, #1
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	e004      	b.n	80077aa <UB_I2C_WriteCommand+0xe6>
        }
        else
        {
            P_I2C_timeout(I2Cx);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f825 	bl	80077f0 <P_I2C_timeout>
            return(0);
 80077a6:	2300      	movs	r3, #0
 80077a8:	e015      	b.n	80077d6 <UB_I2C_WriteCommand+0x112>

    // Adresse senden
    I2C_SendData(I2Cx, cmd);

    timeout=I2C_TIMEOUT;
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) || (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 80077aa:	490f      	ldr	r1, [pc, #60]	; (80077e8 <UB_I2C_WriteCommand+0x124>)
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f7f9 fc3f 	bl	8001030 <I2C_GetFlagStatus>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0ec      	beq.n	8007792 <UB_I2C_WriteCommand+0xce>
 80077b8:	490c      	ldr	r1, [pc, #48]	; (80077ec <UB_I2C_WriteCommand+0x128>)
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7f9 fc38 	bl	8001030 <I2C_GetFlagStatus>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0e5      	beq.n	8007792 <UB_I2C_WriteCommand+0xce>
            return(0);
        }
    }

    // Stop-Sequenz
    I2C_GenerateSTOP(I2Cx, ENABLE);
 80077c6:	2101      	movs	r1, #1
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7f9 fbb5 	bl	8000f38 <I2C_GenerateSTOP>

    ret_wert=0; // alles ok
 80077ce:	2300      	movs	r3, #0
 80077d0:	817b      	strh	r3, [r7, #10]

    return(ret_wert);
 80077d2:	897b      	ldrh	r3, [r7, #10]
 80077d4:	b2db      	uxtb	r3, r3
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	10000001 	.word	0x10000001
 80077e4:	10000002 	.word	0x10000002
 80077e8:	10000080 	.word	0x10000080
 80077ec:	10000004 	.word	0x10000004

080077f0 <P_I2C_timeout>:
// interne Funktion
// wird bei einem Timeout aufgerufen
// Stop, Reset und reinit der I2C-Schnittstelle
//--------------------------------------------------------------
void P_I2C_timeout(I2C_TypeDef* I2Cx)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
    // Stop und Reset
    I2C_GenerateSTOP(I2Cx, ENABLE);
 80077f8:	2101      	movs	r1, #1
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7f9 fb9c 	bl	8000f38 <I2C_GenerateSTOP>
    //for (uint16_t i = 0; i < 0x2000; i++);

    // I2C deinit
    //I2C_DeInit(I2Cx);
    // I2C init
    i2c_init_tmp(I2Cx);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f7ff fcc9 	bl	8007198 <i2c_init_tmp>
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop

08007810 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	4603      	mov	r3, r0
 8007818:	6039      	str	r1, [r7, #0]
 800781a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800781c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007820:	2b00      	cmp	r3, #0
 8007822:	da0b      	bge.n	800783c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8007824:	490d      	ldr	r1, [pc, #52]	; (800785c <NVIC_SetPriority+0x4c>)
 8007826:	79fb      	ldrb	r3, [r7, #7]
 8007828:	f003 030f 	and.w	r3, r3, #15
 800782c:	3b04      	subs	r3, #4
 800782e:	683a      	ldr	r2, [r7, #0]
 8007830:	b2d2      	uxtb	r2, r2
 8007832:	0112      	lsls	r2, r2, #4
 8007834:	b2d2      	uxtb	r2, r2
 8007836:	440b      	add	r3, r1
 8007838:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800783a:	e009      	b.n	8007850 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800783c:	4908      	ldr	r1, [pc, #32]	; (8007860 <NVIC_SetPriority+0x50>)
 800783e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007842:	683a      	ldr	r2, [r7, #0]
 8007844:	b2d2      	uxtb	r2, r2
 8007846:	0112      	lsls	r2, r2, #4
 8007848:	b2d2      	uxtb	r2, r2
 800784a:	440b      	add	r3, r1
 800784c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	e000ed00 	.word	0xe000ed00
 8007860:	e000e100 	.word	0xe000e100

08007864 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007872:	d301      	bcc.n	8007878 <SysTick_Config+0x14>
 8007874:	2301      	movs	r3, #1
 8007876:	e011      	b.n	800789c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8007878:	4a0a      	ldr	r2, [pc, #40]	; (80078a4 <SysTick_Config+0x40>)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007880:	3b01      	subs	r3, #1
 8007882:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8007884:	210f      	movs	r1, #15
 8007886:	f04f 30ff 	mov.w	r0, #4294967295
 800788a:	f7ff ffc1 	bl	8007810 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800788e:	4b05      	ldr	r3, [pc, #20]	; (80078a4 <SysTick_Config+0x40>)
 8007890:	2200      	movs	r2, #0
 8007892:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007894:	4b03      	ldr	r3, [pc, #12]	; (80078a4 <SysTick_Config+0x40>)
 8007896:	2207      	movs	r2, #7
 8007898:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3708      	adds	r7, #8
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	e000e010 	.word	0xe000e010

080078a8 <main>:

static volatile uint32_t timeout = 0;


int main()
{
 80078a8:	b5b0      	push	{r4, r5, r7, lr}
 80078aa:	b0c4      	sub	sp, #272	; 0x110
 80078ac:	af00      	add	r7, sp, #0
	char temperature[4][4];
	char batt_abs_charge[7];
	char batt_avg_ttl[7];
	char pressure[5];

	uint8_t last_reset_by_watchdog = watchdog_init(2000);
 80078ae:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80078b2:	f000 fdf9 	bl	80084a8 <watchdog_init>
 80078b6:	4603      	mov	r3, r0
 80078b8:	f887 310a 	strb.w	r3, [r7, #266]	; 0x10a

	usart_init();
 80078bc:	f000 fd64 	bl	8008388 <usart_init>

	//my_RTC_Init();

	my_DAC_Init();
 80078c0:	f7fa fbe6 	bl	8002090 <my_DAC_Init>
	my_ADC_Init();
 80078c4:	f7fa fa42 	bl	8001d4c <my_ADC_Init>

	af_init();
 80078c8:	f7fa fad4 	bl	8001e74 <af_init>

	GPS_Init();
 80078cc:	f7ff f97c 	bl	8006bc8 <GPS_Init>

    i2c_init_tmp(I2C1);
 80078d0:	4825      	ldr	r0, [pc, #148]	; (8007968 <main+0xc0>)
 80078d2:	f7ff fc61 	bl	8007198 <i2c_init_tmp>
#ifdef MCP980_ACTIVE
	MCP_9800_init();
 80078d6:	f7fa fcb9 	bl	800224c <MCP_9800_init>
#ifdef RRC_AKKU_ACTIVE
    RRC_Bat_init();
#endif

#ifdef MS5607_ACTIVE
    MS5607_init();
 80078da:	f7fa fcef 	bl	80022bc <MS5607_init>

#ifdef HEATING_ACTIVE
    heating_init();
#endif

    UB_Fatfs_Init();
 80078de:	f000 fbed 	bl	80080bc <UB_Fatfs_Init>


	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
 80078e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7f9 fc1c 	bl	8001124 <RCC_GetClocksFreq>
	SysTick_Config(RCC_Clocks.HCLK_Frequency);
 80078ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7ff ffb8 	bl	8007864 <SysTick_Config>

	usart_send_char(0);
 80078f4:	2000      	movs	r0, #0
 80078f6:	f000 fd8b 	bl	8008410 <usart_send_char>

	if (last_reset_by_watchdog)
 80078fa:	f897 310a 	ldrb.w	r3, [r7, #266]	; 0x10a
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d014      	beq.n	800792c <main+0x84>
    {
        snprintf(buffer, 40, "\r\n!!WATCHDOG CAUSED RESET!!\r\n");
 8007902:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007906:	4a19      	ldr	r2, [pc, #100]	; (800796c <main+0xc4>)
 8007908:	461c      	mov	r4, r3
 800790a:	4615      	mov	r5, r2
 800790c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800790e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007910:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007914:	c407      	stmia	r4!, {r0, r1, r2}
 8007916:	8023      	strh	r3, [r4, #0]
        usart_send_string(buffer);
 8007918:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800791c:	4618      	mov	r0, r3
 800791e:	f000 fd91 	bl	8008444 <usart_send_string>
        rf_send_string(buffer);
 8007922:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007926:	4618      	mov	r0, r3
 8007928:	f7fa fb50 	bl	8001fcc <rf_send_string>

	GPS_Message_t GPS_Message;

    int16_t tmp_i16;
    uint16_t tmp_u16;
    uint32_t last_time = 0;
 800792c:	2300      	movs	r3, #0
 800792e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c


    usart_send_string("\r\nDate: "__DATE__"\r\nInit done\r\n");
 8007932:	480f      	ldr	r0, [pc, #60]	; (8007970 <main+0xc8>)
 8007934:	f000 fd86 	bl	8008444 <usart_send_string>
    rf_send_string("\r\nDate: "__DATE__"\r\nInit done\r\n");
 8007938:	480d      	ldr	r0, [pc, #52]	; (8007970 <main+0xc8>)
 800793a:	f7fa fb47 	bl	8001fcc <rf_send_string>



	while(1)
	{
	    watchdog_trigger();
 800793e:	f000 fdd9 	bl	80084f4 <watchdog_trigger>

	    for (uint8_t i = 0; i < 255; i++)
 8007942:	2300      	movs	r3, #0
 8007944:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 8007948:	e009      	b.n	800795e <main+0xb6>
	    {
	    	if(GPS_UART_Capture() == BUFFER_EMPTY)
 800794a:	f7ff fa39 	bl	8006dc0 <GPS_UART_Capture>
 800794e:	4603      	mov	r3, r0
 8007950:	2b01      	cmp	r3, #1
 8007952:	d00f      	beq.n	8007974 <main+0xcc>

	while(1)
	{
	    watchdog_trigger();

	    for (uint8_t i = 0; i < 255; i++)
 8007954:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8007958:	3301      	adds	r3, #1
 800795a:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
 800795e:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8007962:	2bff      	cmp	r3, #255	; 0xff
 8007964:	d1f1      	bne.n	800794a <main+0xa2>
 8007966:	e006      	b.n	8007976 <main+0xce>
 8007968:	40005400 	.word	0x40005400
 800796c:	08008f58 	.word	0x08008f58
 8007970:	08008f78 	.word	0x08008f78
	    {
	    	if(GPS_UART_Capture() == BUFFER_EMPTY)
	    		break;
 8007974:	bf00      	nop
	    }


        GPS_GetPosition(&GPS_Message);
 8007976:	f107 0308 	add.w	r3, r7, #8
 800797a:	4618      	mov	r0, r3
 800797c:	f7ff fb34 	bl	8006fe8 <GPS_GetPosition>

        uint32_t time = timeout;//atoi(GPS_Message.time);
 8007980:	4be7      	ldr	r3, [pc, #924]	; (8007d20 <main+0x478>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        }
#endif



        if ((time != last_time) || (timeout > 70))
 8007988:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800798c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007990:	429a      	cmp	r2, r3
 8007992:	d103      	bne.n	800799c <main+0xf4>
 8007994:	4be2      	ldr	r3, [pc, #904]	; (8007d20 <main+0x478>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2b46      	cmp	r3, #70	; 0x46
 800799a:	d9d0      	bls.n	800793e <main+0x96>
        {
            // time has changed
            // every second

        	last_time = time;
 800799c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80079a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

            if (!(time % 10) || timeout > 70)
 80079a4:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 80079a8:	4bde      	ldr	r3, [pc, #888]	; (8007d24 <main+0x47c>)
 80079aa:	fba3 2301 	umull	r2, r3, r3, r1
 80079ae:	08da      	lsrs	r2, r3, #3
 80079b0:	4613      	mov	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	4413      	add	r3, r2
 80079b6:	005b      	lsls	r3, r3, #1
 80079b8:	1aca      	subs	r2, r1, r3
 80079ba:	2a00      	cmp	r2, #0
 80079bc:	d003      	beq.n	80079c6 <main+0x11e>
 80079be:	4bd8      	ldr	r3, [pc, #864]	; (8007d20 <main+0x478>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b46      	cmp	r3, #70	; 0x46
 80079c4:	d9bb      	bls.n	800793e <main+0x96>
            {
                // every 10 sec

                tmp_i16 = MCP9800_get_tmp(MCP9800_PCB_ADDRESS);
 80079c6:	2090      	movs	r0, #144	; 0x90
 80079c8:	f7fa fc46 	bl	8002258 <MCP9800_get_tmp>
 80079cc:	4603      	mov	r3, r0
 80079ce:	461a      	mov	r2, r3
 80079d0:	1dbb      	adds	r3, r7, #6
 80079d2:	801a      	strh	r2, [r3, #0]
                // Least Significant Byte = ganze Temperatur
                // Most Significant Byte = Teiler

                //snprintf(temperature[0], 4, "%"PRIi8"", (int8_t)(tmp_i16 & 0xFF));
                snprintf(temperature[0], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 80079d4:	1dbb      	adds	r3, r7, #6
 80079d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079da:	b25b      	sxtb	r3, r3
 80079dc:	f107 0074 	add.w	r0, r7, #116	; 0x74
 80079e0:	4ad1      	ldr	r2, [pc, #836]	; (8007d28 <main+0x480>)
 80079e2:	2104      	movs	r1, #4
 80079e4:	f000 fdb2 	bl	800854c <sniprintf>
                //sprintf(temperature[0], "%"PRIi8"", (int8_t)(tmp_i16 & 0xFF));

                tmp_i16 = MCP9800_get_tmp(MCP9800_IN1_ADDRESS);
 80079e8:	2092      	movs	r0, #146	; 0x92
 80079ea:	f7fa fc35 	bl	8002258 <MCP9800_get_tmp>
 80079ee:	4603      	mov	r3, r0
 80079f0:	461a      	mov	r2, r3
 80079f2:	1dbb      	adds	r3, r7, #6
 80079f4:	801a      	strh	r2, [r3, #0]
                //snprintf(temperature[1], 4, "%"PRIi8"", (int8_t)(tmp_i16 & 0xFF));
                snprintf(temperature[1], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 80079f6:	1dbb      	adds	r3, r7, #6
 80079f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079fc:	b25b      	sxtb	r3, r3
 80079fe:	461a      	mov	r2, r3
 8007a00:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007a04:	1d18      	adds	r0, r3, #4
 8007a06:	4613      	mov	r3, r2
 8007a08:	4ac7      	ldr	r2, [pc, #796]	; (8007d28 <main+0x480>)
 8007a0a:	2104      	movs	r1, #4
 8007a0c:	f000 fd9e 	bl	800854c <sniprintf>

                tmp_i16 = MCP9800_get_tmp(MCP9800_IN2_ADDRESS);
 8007a10:	2096      	movs	r0, #150	; 0x96
 8007a12:	f7fa fc21 	bl	8002258 <MCP9800_get_tmp>
 8007a16:	4603      	mov	r3, r0
 8007a18:	461a      	mov	r2, r3
 8007a1a:	1dbb      	adds	r3, r7, #6
 8007a1c:	801a      	strh	r2, [r3, #0]
                snprintf(temperature[2], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8007a1e:	1dbb      	adds	r3, r7, #6
 8007a20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a24:	b25b      	sxtb	r3, r3
 8007a26:	461a      	mov	r2, r3
 8007a28:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007a2c:	f103 0008 	add.w	r0, r3, #8
 8007a30:	4613      	mov	r3, r2
 8007a32:	4abd      	ldr	r2, [pc, #756]	; (8007d28 <main+0x480>)
 8007a34:	2104      	movs	r1, #4
 8007a36:	f000 fd89 	bl	800854c <sniprintf>
                //snprintf(temperature[2], 4, "%"PRIi8"", (int8_t)(tmp_i16 & 0xFF));

                tmp_i16 = MCP9800_get_tmp(MCP9800_EXT_ADDRESS);
 8007a3a:	209e      	movs	r0, #158	; 0x9e
 8007a3c:	f7fa fc0c 	bl	8002258 <MCP9800_get_tmp>
 8007a40:	4603      	mov	r3, r0
 8007a42:	461a      	mov	r2, r3
 8007a44:	1dbb      	adds	r3, r7, #6
 8007a46:	801a      	strh	r2, [r3, #0]
                //snprintf(temperature[3], 4, "%"PRIi8"", (int8_t)(tmp_i16 & 0xFF));
                snprintf(temperature[3], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8007a48:	1dbb      	adds	r3, r7, #6
 8007a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a4e:	b25b      	sxtb	r3, r3
 8007a50:	461a      	mov	r2, r3
 8007a52:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007a56:	f103 000c 	add.w	r0, r3, #12
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	4ab2      	ldr	r2, [pc, #712]	; (8007d28 <main+0x480>)
 8007a5e:	2104      	movs	r1, #4
 8007a60:	f000 fd74 	bl	800854c <sniprintf>

                MS5607_get_pressure(&tmp_u16, &tmp_i16);
 8007a64:	1dba      	adds	r2, r7, #6
 8007a66:	1d3b      	adds	r3, r7, #4
 8007a68:	4611      	mov	r1, r2
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fa fcd6 	bl	800241c <MS5607_get_pressure>
                snprintf(pressure, sizeof(pressure) / sizeof(char), "%"PRIu16"", tmp_u16);
 8007a70:	1d3b      	adds	r3, r7, #4
 8007a72:	881b      	ldrh	r3, [r3, #0]
 8007a74:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8007a78:	4aac      	ldr	r2, [pc, #688]	; (8007d2c <main+0x484>)
 8007a7a:	2105      	movs	r1, #5
 8007a7c:	f000 fd66 	bl	800854c <sniprintf>

#ifndef RRC_AKKU_ACTIVE
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(11, 255) * 4000 / 2918;
 8007a80:	21ff      	movs	r1, #255	; 0xff
 8007a82:	200b      	movs	r0, #11
 8007a84:	f7fa f9ae 	bl	8001de4 <UB_ADC1_AV_Read>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8007a90:	fb03 f302 	mul.w	r3, r3, r2
 8007a94:	4aa6      	ldr	r2, [pc, #664]	; (8007d30 <main+0x488>)
 8007a96:	fba2 2303 	umull	r2, r3, r2, r3
 8007a9a:	0adb      	lsrs	r3, r3, #11
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	1d3b      	adds	r3, r7, #4
 8007aa0:	801a      	strh	r2, [r3, #0]
                snprintf(batt_abs_charge, sizeof(batt_abs_charge) / sizeof(char), "%"PRIu16"", tmp_u16);
 8007aa2:	1d3b      	adds	r3, r7, #4
 8007aa4:	881b      	ldrh	r3, [r3, #0]
 8007aa6:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8007aaa:	4aa0      	ldr	r2, [pc, #640]	; (8007d2c <main+0x484>)
 8007aac:	2107      	movs	r1, #7
 8007aae:	f000 fd4d 	bl	800854c <sniprintf>

                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(10, 255) * 8000 / 3153;
 8007ab2:	21ff      	movs	r1, #255	; 0xff
 8007ab4:	200a      	movs	r0, #10
 8007ab6:	f7fa f995 	bl	8001de4 <UB_ADC1_AV_Read>
 8007aba:	4603      	mov	r3, r0
 8007abc:	461a      	mov	r2, r3
 8007abe:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8007ac2:	fb03 f202 	mul.w	r2, r3, r2
 8007ac6:	4b9b      	ldr	r3, [pc, #620]	; (8007d34 <main+0x48c>)
 8007ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8007acc:	1ad2      	subs	r2, r2, r3
 8007ace:	0852      	lsrs	r2, r2, #1
 8007ad0:	4413      	add	r3, r2
 8007ad2:	0adb      	lsrs	r3, r3, #11
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	1d3b      	adds	r3, r7, #4
 8007ad8:	801a      	strh	r2, [r3, #0]
                snprintf(batt_avg_ttl, sizeof(batt_avg_ttl) / sizeof(char), "%"PRIu16"", tmp_u16);
 8007ada:	1d3b      	adds	r3, r7, #4
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8007ae2:	4a92      	ldr	r2, [pc, #584]	; (8007d2c <main+0x484>)
 8007ae4:	2107      	movs	r1, #7
 8007ae6:	f000 fd31 	bl	800854c <sniprintf>
                tmp_u16 = RRC_Bat_get(RRC_BAT_REG_AVG_TIME_TO_EMPTY);
                //tmp_u16 = 10000;
                snprintf(batt_avg_ttl, sizeof(batt_avg_ttl) / sizeof(char), "%"PRIu16"", tmp_u16);
#endif

                buffer[0] = '\0';   // buffer "leeren"
 8007aea:	2300      	movs	r3, #0
 8007aec:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                strncat(buffer, "\r\n\r\nDK0HTW", sizeof(buffer)-strlen(buffer));
 8007af0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7f8 fb65 	bl	80001c4 <strlen>
 8007afa:	4603      	mov	r3, r0
 8007afc:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b00:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b04:	498c      	ldr	r1, [pc, #560]	; (8007d38 <main+0x490>)
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 fd52 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007b0c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7f8 fb57 	bl	80001c4 <strlen>
 8007b16:	4603      	mov	r3, r0
 8007b18:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b1c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b20:	4986      	ldr	r1, [pc, #536]	; (8007d3c <main+0x494>)
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 fd44 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.time, sizeof(buffer)-strlen(buffer));
 8007b28:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7f8 fb49 	bl	80001c4 <strlen>
 8007b32:	4603      	mov	r3, r0
 8007b34:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b38:	f107 0108 	add.w	r1, r7, #8
 8007b3c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b40:	4618      	mov	r0, r3
 8007b42:	f000 fd35 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007b46:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7f8 fb3a 	bl	80001c4 <strlen>
 8007b50:	4603      	mov	r3, r0
 8007b52:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b56:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b5a:	4978      	ldr	r1, [pc, #480]	; (8007d3c <main+0x494>)
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fd27 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.latitude, sizeof(buffer)-strlen(buffer));
 8007b62:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7f8 fb2c 	bl	80001c4 <strlen>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b72:	f107 0308 	add.w	r3, r7, #8
 8007b76:	f103 010b 	add.w	r1, r3, #11
 8007b7a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fd16 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007b84:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7f8 fb1b 	bl	80001c4 <strlen>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007b94:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007b98:	4968      	ldr	r1, [pc, #416]	; (8007d3c <main+0x494>)
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f000 fd08 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.longitude, sizeof(buffer)-strlen(buffer));
 8007ba0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7f8 fb0d 	bl	80001c4 <strlen>
 8007baa:	4603      	mov	r3, r0
 8007bac:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007bb0:	f107 0308 	add.w	r3, r7, #8
 8007bb4:	f103 0117 	add.w	r1, r3, #23
 8007bb8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f000 fcf7 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007bc2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7f8 fafc 	bl	80001c4 <strlen>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007bd2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007bd6:	4959      	ldr	r1, [pc, #356]	; (8007d3c <main+0x494>)
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f000 fce9 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.altitude, sizeof(buffer)-strlen(buffer));
 8007bde:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7f8 faee 	bl	80001c4 <strlen>
 8007be8:	4603      	mov	r3, r0
 8007bea:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007bee:	f107 0308 	add.w	r3, r7, #8
 8007bf2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8007bf6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 fcd8 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007c00:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7f8 fadd 	bl	80001c4 <strlen>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007c10:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c14:	4949      	ldr	r1, [pc, #292]	; (8007d3c <main+0x494>)
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 fcca 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.satelites, sizeof(buffer)-strlen(buffer));
 8007c1c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7f8 facf 	bl	80001c4 <strlen>
 8007c26:	4603      	mov	r3, r0
 8007c28:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007c2c:	f107 0308 	add.w	r3, r7, #8
 8007c30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007c34:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f000 fcb9 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007c3e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7f8 fabe 	bl	80001c4 <strlen>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007c4e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c52:	493a      	ldr	r1, [pc, #232]	; (8007d3c <main+0x494>)
 8007c54:	4618      	mov	r0, r3
 8007c56:	f000 fcab 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.valid, sizeof(buffer)-strlen(buffer));
 8007c5a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7f8 fab0 	bl	80001c4 <strlen>
 8007c64:	4603      	mov	r3, r0
 8007c66:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007c6a:	f107 0308 	add.w	r3, r7, #8
 8007c6e:	f103 0133 	add.w	r1, r3, #51	; 0x33
 8007c72:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c76:	4618      	mov	r0, r3
 8007c78:	f000 fc9a 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007c7c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c80:	4618      	mov	r0, r3
 8007c82:	f7f8 fa9f 	bl	80001c4 <strlen>
 8007c86:	4603      	mov	r3, r0
 8007c88:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007c8c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c90:	492a      	ldr	r1, [pc, #168]	; (8007d3c <main+0x494>)
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fc8c 	bl	80085b0 <strncat>
                strncat(buffer, temperature[0], sizeof(buffer)-strlen(buffer));
 8007c98:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7f8 fa91 	bl	80001c4 <strlen>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007ca8:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8007cac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f000 fc7d 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007cb6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7f8 fa82 	bl	80001c4 <strlen>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007cc6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cca:	491c      	ldr	r1, [pc, #112]	; (8007d3c <main+0x494>)
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f000 fc6f 	bl	80085b0 <strncat>
                strncat(buffer, temperature[1], sizeof(buffer)-strlen(buffer));
 8007cd2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7f8 fa74 	bl	80001c4 <strlen>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007ce2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007ce6:	1d19      	adds	r1, r3, #4
 8007ce8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 fc5f 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007cf2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7f8 fa64 	bl	80001c4 <strlen>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007d02:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d06:	490d      	ldr	r1, [pc, #52]	; (8007d3c <main+0x494>)
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f000 fc51 	bl	80085b0 <strncat>
                strncat(buffer, temperature[2], sizeof(buffer)-strlen(buffer));
 8007d0e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7f8 fa56 	bl	80001c4 <strlen>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007d1e:	e00f      	b.n	8007d40 <main+0x498>
 8007d20:	20000284 	.word	0x20000284
 8007d24:	cccccccd 	.word	0xcccccccd
 8007d28:	08008f9c 	.word	0x08008f9c
 8007d2c:	08008fa0 	.word	0x08008fa0
 8007d30:	b3ac7ad3 	.word	0xb3ac7ad3
 8007d34:	4c9085cf 	.word	0x4c9085cf
 8007d38:	08008fa4 	.word	0x08008fa4
 8007d3c:	08008fb0 	.word	0x08008fb0
 8007d40:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007d44:	f103 0108 	add.w	r1, r3, #8
 8007d48:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f000 fc2f 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007d52:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7f8 fa34 	bl	80001c4 <strlen>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007d62:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d66:	4989      	ldr	r1, [pc, #548]	; (8007f8c <main+0x6e4>)
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 fc21 	bl	80085b0 <strncat>
                strncat(buffer, temperature[3], sizeof(buffer)-strlen(buffer));
 8007d6e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7f8 fa26 	bl	80001c4 <strlen>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007d7e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007d82:	f103 010c 	add.w	r1, r3, #12
 8007d86:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 fc10 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007d90:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7f8 fa15 	bl	80001c4 <strlen>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007da0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007da4:	4979      	ldr	r1, [pc, #484]	; (8007f8c <main+0x6e4>)
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 fc02 	bl	80085b0 <strncat>
                strncat(buffer, pressure, sizeof(buffer)-strlen(buffer));
 8007dac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7f8 fa07 	bl	80001c4 <strlen>
 8007db6:	4603      	mov	r3, r0
 8007db8:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007dbc:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8007dc0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 fbf3 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007dca:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7f8 f9f8 	bl	80001c4 <strlen>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007dda:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007dde:	496b      	ldr	r1, [pc, #428]	; (8007f8c <main+0x6e4>)
 8007de0:	4618      	mov	r0, r3
 8007de2:	f000 fbe5 	bl	80085b0 <strncat>
                strncat(buffer, batt_abs_charge, sizeof(buffer)-strlen(buffer));
 8007de6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7f8 f9ea 	bl	80001c4 <strlen>
 8007df0:	4603      	mov	r3, r0
 8007df2:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007df6:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8007dfa:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 fbd6 	bl	80085b0 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8007e04:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7f8 f9db 	bl	80001c4 <strlen>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007e14:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e18:	495c      	ldr	r1, [pc, #368]	; (8007f8c <main+0x6e4>)
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f000 fbc8 	bl	80085b0 <strncat>
                strncat(buffer, batt_avg_ttl, sizeof(buffer)-strlen(buffer));
 8007e20:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e24:	4618      	mov	r0, r3
 8007e26:	f7f8 f9cd 	bl	80001c4 <strlen>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007e30:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8007e34:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f000 fbb9 	bl	80085b0 <strncat>

                // Baudrate GPS Modul
                //strncat(buffer, "!DEBUG VERSION!", sizeof(buffer)-strlen(buffer));

                strncat(buffer, "*", sizeof(buffer)-strlen(buffer));
 8007e3e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e42:	4618      	mov	r0, r3
 8007e44:	f7f8 f9be 	bl	80001c4 <strlen>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007e4e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e52:	494f      	ldr	r1, [pc, #316]	; (8007f90 <main+0x6e8>)
 8007e54:	4618      	mov	r0, r3
 8007e56:	f000 fbab 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.day, sizeof(buffer)-strlen(buffer));
 8007e5a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7f8 f9b0 	bl	80001c4 <strlen>
 8007e64:	4603      	mov	r3, r0
 8007e66:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007e6a:	f107 0308 	add.w	r3, r7, #8
 8007e6e:	f103 0136 	add.w	r1, r3, #54	; 0x36
 8007e72:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e76:	4618      	mov	r0, r3
 8007e78:	f000 fb9a 	bl	80085b0 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8007e7c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7f8 f99f 	bl	80001c4 <strlen>
 8007e86:	4603      	mov	r3, r0
 8007e88:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007e8c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e90:	4940      	ldr	r1, [pc, #256]	; (8007f94 <main+0x6ec>)
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 fb8c 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.month, sizeof(buffer)-strlen(buffer));
 8007e98:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7f8 f991 	bl	80001c4 <strlen>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007ea8:	f107 0308 	add.w	r3, r7, #8
 8007eac:	f103 0139 	add.w	r1, r3, #57	; 0x39
 8007eb0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f000 fb7b 	bl	80085b0 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8007eba:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7f8 f980 	bl	80001c4 <strlen>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007eca:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007ece:	4931      	ldr	r1, [pc, #196]	; (8007f94 <main+0x6ec>)
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f000 fb6d 	bl	80085b0 <strncat>
                strncat(buffer, GPS_Message.year, sizeof(buffer)-strlen(buffer));
 8007ed6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7f8 f972 	bl	80001c4 <strlen>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007ee6:	f107 0308 	add.w	r3, r7, #8
 8007eea:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8007eee:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 fb5c 	bl	80085b0 <strncat>


                if (SD_add_string(buffer) == 1)
 8007ef8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007efc:	4618      	mov	r0, r3
 8007efe:	f000 f87b 	bl	8007ff8 <SD_add_string>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d10d      	bne.n	8007f24 <main+0x67c>
                {
                	// Fehler beim beschreiben der SD-Karte
                	strncat(buffer, ",SD_ERR", sizeof(buffer)-strlen(buffer));
 8007f08:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7f8 f959 	bl	80001c4 <strlen>
 8007f12:	4603      	mov	r3, r0
 8007f14:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007f18:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f1c:	491e      	ldr	r1, [pc, #120]	; (8007f98 <main+0x6f0>)
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f000 fb46 	bl	80085b0 <strncat>
                }

                strncat(buffer, "\r\n\r\n", sizeof(buffer)-strlen(buffer));
 8007f24:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7f8 f94b 	bl	80001c4 <strlen>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007f34:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f38:	4918      	ldr	r1, [pc, #96]	; (8007f9c <main+0x6f4>)
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f000 fb38 	bl	80085b0 <strncat>

                usart_send_string(buffer);
 8007f40:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f44:	4618      	mov	r0, r3
 8007f46:	f000 fa7d 	bl	8008444 <usart_send_string>

                if (!(time % 100) || timeout >= 69)
 8007f4a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8007f4e:	4b14      	ldr	r3, [pc, #80]	; (8007fa0 <main+0x6f8>)
 8007f50:	fba3 1302 	umull	r1, r3, r3, r2
 8007f54:	095b      	lsrs	r3, r3, #5
 8007f56:	2164      	movs	r1, #100	; 0x64
 8007f58:	fb01 f303 	mul.w	r3, r1, r3
 8007f5c:	1ad3      	subs	r3, r2, r3
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d004      	beq.n	8007f6c <main+0x6c4>
 8007f62:	4b10      	ldr	r3, [pc, #64]	; (8007fa4 <main+0x6fc>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b44      	cmp	r3, #68	; 0x44
 8007f68:	f67f ace9 	bls.w	800793e <main+0x96>
                {
                    rf_send_string(buffer);
 8007f6c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7fa f82b 	bl	8001fcc <rf_send_string>

                    if (timeout > 70)
 8007f76:	4b0b      	ldr	r3, [pc, #44]	; (8007fa4 <main+0x6fc>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2b46      	cmp	r3, #70	; 0x46
 8007f7c:	d901      	bls.n	8007f82 <main+0x6da>
                    {
                    	// reconfigure GPS Modul
                    	GPS_SendConfig();
 8007f7e:	f7fe fe81 	bl	8006c84 <GPS_SendConfig>
                    }
                    timeout = 0;
 8007f82:	4b08      	ldr	r3, [pc, #32]	; (8007fa4 <main+0x6fc>)
 8007f84:	2200      	movs	r2, #0
 8007f86:	601a      	str	r2, [r3, #0]
                } // if (!(time % 100) || timeout > 70)
            } // if (!(time % 10) || timeout > 70)
        } // if ((time != last_time) || (timeout > 70))
	} // while(1)
 8007f88:	e4d9      	b.n	800793e <main+0x96>
 8007f8a:	bf00      	nop
 8007f8c:	08008fb0 	.word	0x08008fb0
 8007f90:	08008fb4 	.word	0x08008fb4
 8007f94:	08008fb8 	.word	0x08008fb8
 8007f98:	08008fbc 	.word	0x08008fbc
 8007f9c:	08008fc4 	.word	0x08008fc4
 8007fa0:	51eb851f 	.word	0x51eb851f
 8007fa4:	20000284 	.word	0x20000284

08007fa8 <SysTick_Handler>:
}

void SysTick_Handler(void) // every 1 s
{
 8007fa8:	b480      	push	{r7}
 8007faa:	af00      	add	r7, sp, #0
    timeout++;
 8007fac:	4b0a      	ldr	r3, [pc, #40]	; (8007fd8 <SysTick_Handler+0x30>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	4a09      	ldr	r2, [pc, #36]	; (8007fd8 <SysTick_Handler+0x30>)
 8007fb4:	6013      	str	r3, [r2, #0]
    timeout %= 10;
 8007fb6:	4b08      	ldr	r3, [pc, #32]	; (8007fd8 <SysTick_Handler+0x30>)
 8007fb8:	6819      	ldr	r1, [r3, #0]
 8007fba:	4b08      	ldr	r3, [pc, #32]	; (8007fdc <SysTick_Handler+0x34>)
 8007fbc:	fba3 2301 	umull	r2, r3, r3, r1
 8007fc0:	08da      	lsrs	r2, r3, #3
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	4413      	add	r3, r2
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	1aca      	subs	r2, r1, r3
 8007fcc:	4b02      	ldr	r3, [pc, #8]	; (8007fd8 <SysTick_Handler+0x30>)
 8007fce:	601a      	str	r2, [r3, #0]
#ifdef HEATING_ACTIVE
    heating_trigger = 1;
#endif
}
 8007fd0:	bf00      	nop
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bc80      	pop	{r7}
 8007fd6:	4770      	bx	lr
 8007fd8:	20000284 	.word	0x20000284
 8007fdc:	cccccccd 	.word	0xcccccccd

08007fe0 <Default_Handler>:

void Default_Handler(void)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	af00      	add	r7, sp, #0
	while(1);
 8007fe4:	e7fe      	b.n	8007fe4 <Default_Handler+0x4>
 8007fe6:	bf00      	nop

08007fe8 <HardFault_Handler>:
}

void HardFault_Handler()
{
 8007fe8:	b480      	push	{r7}
 8007fea:	af00      	add	r7, sp, #0
	while(1);
 8007fec:	e7fe      	b.n	8007fec <HardFault_Handler+0x4>
 8007fee:	bf00      	nop

08007ff0 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	af00      	add	r7, sp, #0
	while(1);
 8007ff4:	e7fe      	b.n	8007ff4 <RTC_Alarm_IRQHandler+0x4>
 8007ff6:	bf00      	nop

08007ff8 <SD_add_string>:
}

int SD_add_string(char* str)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	1d3b      	adds	r3, r7, #4
 8008002:	6018      	str	r0, [r3, #0]
	int error = 1;
 8008004:	2301      	movs	r3, #1
 8008006:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
    FIL myFile;   // Filehandler
    if(UB_Fatfs_CheckMedia(MMC_0) == FATFS_OK)
 800800a:	2000      	movs	r0, #0
 800800c:	f000 f860 	bl	80080d0 <UB_Fatfs_CheckMedia>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d121      	bne.n	800805a <SD_add_string+0x62>
    {
        // Media mounten
        if(UB_Fatfs_Mount(MMC_0) == FATFS_OK)
 8008016:	2000      	movs	r0, #0
 8008018:	f000 f878 	bl	800810c <UB_Fatfs_Mount>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d118      	bne.n	8008054 <SD_add_string+0x5c>
        {
            // File zum schreiben im root ffnen bzw. neu anlegen
            if(UB_Fatfs_OpenFile(&myFile, "0:/Logger.txt", F_WR_NEW)==FATFS_OK)
 8008022:	f107 0308 	add.w	r3, r7, #8
 8008026:	2202      	movs	r2, #2
 8008028:	490f      	ldr	r1, [pc, #60]	; (8008068 <SD_add_string+0x70>)
 800802a:	4618      	mov	r0, r3
 800802c:	f000 f8c4 	bl	80081b8 <UB_Fatfs_OpenFile>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d10e      	bne.n	8008054 <SD_add_string+0x5c>
            {
                UB_Fatfs_WriteString(&myFile,str);
 8008036:	1d3b      	adds	r3, r7, #4
 8008038:	f107 0208 	add.w	r2, r7, #8
 800803c:	6819      	ldr	r1, [r3, #0]
 800803e:	4610      	mov	r0, r2
 8008040:	f000 f928 	bl	8008294 <UB_Fatfs_WriteString>

                UB_Fatfs_CloseFile(&myFile);
 8008044:	f107 0308 	add.w	r3, r7, #8
 8008048:	4618      	mov	r0, r3
 800804a:	f000 f909 	bl	8008260 <UB_Fatfs_CloseFile>
                error = 0;
 800804e:	2300      	movs	r3, #0
 8008050:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
            }
        }
        UB_Fatfs_UnMount(MMC_0);
 8008054:	2000      	movs	r0, #0
 8008056:	f000 f88f 	bl	8008178 <UB_Fatfs_UnMount>
    }

    return error;
 800805a:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
}
 800805e:	4618      	mov	r0, r3
 8008060:	f507 770c 	add.w	r7, r7, #560	; 0x230
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	08008fcc 	.word	0x08008fcc

0800806c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800806c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80080a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008070:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008072:	e003      	b.n	800807c <LoopCopyDataInit>

08008074 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008074:	4b0c      	ldr	r3, [pc, #48]	; (80080a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008076:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008078:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800807a:	3104      	adds	r1, #4

0800807c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800807c:	480b      	ldr	r0, [pc, #44]	; (80080ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800807e:	4b0c      	ldr	r3, [pc, #48]	; (80080b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008080:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008082:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008084:	d3f6      	bcc.n	8008074 <CopyDataInit>
  ldr  r2, =_sbss
 8008086:	4a0b      	ldr	r2, [pc, #44]	; (80080b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008088:	e002      	b.n	8008090 <LoopFillZerobss>

0800808a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800808a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800808c:	f842 3b04 	str.w	r3, [r2], #4

08008090 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008090:	4b09      	ldr	r3, [pc, #36]	; (80080b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008092:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008094:	d3f9      	bcc.n	800808a <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008096:	f000 f91d 	bl	80082d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800809a:	f000 fa31 	bl	8008500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800809e:	f7ff fc03 	bl	80078a8 <main>
  bx  lr    
 80080a2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80080a4:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80080a8:	080096c4 	.word	0x080096c4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80080ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80080b0:	20000140 	.word	0x20000140
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80080b4:	20000140 	.word	0x20000140
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80080b8:	2000078c 	.word	0x2000078c

080080bc <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	af00      	add	r7, sp, #0
  // init der Hardware fr die SDCard-Funktionen
  UB_SDCard_Init();
 80080c0:	f7fc fe7a 	bl	8004db8 <UB_SDCard_Init>
  // init der Hardware fr die USB-Funktionen
  UB_USBDisk_Init();
 80080c4:	f7fe fd32 	bl	8006b2c <UB_USBDisk_Init>
  // init der Hardware fr die ATA-Funktionen
  UB_ATADrive_Init();
 80080c8:	f7fc fe28 	bl	8004d1c <UB_ATADrive_Init>
}
 80080cc:	bf00      	nop
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <UB_Fatfs_CheckMedia>:
// Return Wert :
//     FATFS_OK    => Medium eingelegt
//  FATFS_NO_MEDIA => kein Medium eingelegt
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CheckMedia(MEDIA_t dev)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	4603      	mov	r3, r0
 80080d8:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_NO_MEDIA;
 80080da:	2301      	movs	r3, #1
 80080dc:	73fb      	strb	r3, [r7, #15]
  uint8_t check=SD_NOT_PRESENT;
 80080de:	2300      	movs	r3, #0
 80080e0:	73bb      	strb	r3, [r7, #14]

  // check ob Medium eingelegt
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 80080e2:	79fb      	ldrb	r3, [r7, #7]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d103      	bne.n	80080f0 <UB_Fatfs_CheckMedia+0x20>
 80080e8:	f7fc fe6e 	bl	8004dc8 <UB_SDCard_CheckMedia>
 80080ec:	4603      	mov	r3, r0
 80080ee:	73bb      	strb	r3, [r7, #14]
  if(check==SD_PRESENT) {
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d102      	bne.n	80080fc <UB_Fatfs_CheckMedia+0x2c>
    ret_wert=FATFS_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	73fb      	strb	r3, [r7, #15]
 80080fa:	e001      	b.n	8008100 <UB_Fatfs_CheckMedia+0x30>
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 80080fc:	2301      	movs	r3, #1
 80080fe:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 8008100:	7bfb      	ldrb	r3, [r7, #15]
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop

0800810c <UB_Fatfs_Mount>:
//     FATFS_OK       => kein Fehler
//  FATFS_MOUNT_ERR   => Fehler
//  FATFS_GETFREE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b086      	sub	sp, #24
 8008110:	af00      	add	r7, sp, #0
 8008112:	4603      	mov	r3, r0
 8008114:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 8008116:	2302      	movs	r3, #2
 8008118:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 800811a:	2313      	movs	r3, #19
 800811c:	75bb      	strb	r3, [r7, #22]
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 800811e:	79fb      	ldrb	r3, [r7, #7]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d105      	bne.n	8008130 <UB_Fatfs_Mount+0x24>
 8008124:	4912      	ldr	r1, [pc, #72]	; (8008170 <UB_Fatfs_Mount+0x64>)
 8008126:	2000      	movs	r0, #0
 8008128:	f7fb fffc 	bl	8004124 <f_mount>
 800812c:	4603      	mov	r3, r0
 800812e:	75bb      	strb	r3, [r7, #22]
  if(check == FR_OK) {
 8008130:	7dbb      	ldrb	r3, [r7, #22]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d115      	bne.n	8008162 <UB_Fatfs_Mount+0x56>
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 8008136:	79fb      	ldrb	r3, [r7, #7]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d109      	bne.n	8008150 <UB_Fatfs_Mount+0x44>
 800813c:	f107 020c 	add.w	r2, r7, #12
 8008140:	f107 0310 	add.w	r3, r7, #16
 8008144:	4619      	mov	r1, r3
 8008146:	480b      	ldr	r0, [pc, #44]	; (8008174 <UB_Fatfs_Mount+0x68>)
 8008148:	f7fc fcda 	bl	8004b00 <f_getfree>
 800814c:	4603      	mov	r3, r0
 800814e:	75bb      	strb	r3, [r7, #22]
    if(check == FR_OK) {
 8008150:	7dbb      	ldrb	r3, [r7, #22]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d102      	bne.n	800815c <UB_Fatfs_Mount+0x50>
      ret_wert=FATFS_OK;
 8008156:	2300      	movs	r3, #0
 8008158:	75fb      	strb	r3, [r7, #23]
 800815a:	e004      	b.n	8008166 <UB_Fatfs_Mount+0x5a>
    }
    else {
      ret_wert=FATFS_GETFREE_ERR;
 800815c:	2303      	movs	r3, #3
 800815e:	75fb      	strb	r3, [r7, #23]
 8008160:	e001      	b.n	8008166 <UB_Fatfs_Mount+0x5a>
    }
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 8008162:	2302      	movs	r3, #2
 8008164:	75fb      	strb	r3, [r7, #23]
  }

  return(ret_wert);
 8008166:	7dfb      	ldrb	r3, [r7, #23]
}
 8008168:	4618      	mov	r0, r3
 800816a:	3718      	adds	r7, #24
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}
 8008170:	20000288 	.word	0x20000288
 8008174:	08008fdc 	.word	0x08008fdc

08008178 <UB_Fatfs_UnMount>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_MOUNT_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	4603      	mov	r3, r0
 8008180:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
 8008182:	2302      	movs	r3, #2
 8008184:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 8008186:	2313      	movs	r3, #19
 8008188:	73bb      	strb	r3, [r7, #14]

  if(dev==MMC_0) check=f_mount(0, NULL);
 800818a:	79fb      	ldrb	r3, [r7, #7]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d105      	bne.n	800819c <UB_Fatfs_UnMount+0x24>
 8008190:	2100      	movs	r1, #0
 8008192:	2000      	movs	r0, #0
 8008194:	f7fb ffc6 	bl	8004124 <f_mount>
 8008198:	4603      	mov	r3, r0
 800819a:	73bb      	strb	r3, [r7, #14]
  if(check == FR_OK) {
 800819c:	7bbb      	ldrb	r3, [r7, #14]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d102      	bne.n	80081a8 <UB_Fatfs_UnMount+0x30>
    ret_wert=FATFS_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	73fb      	strb	r3, [r7, #15]
 80081a6:	e001      	b.n	80081ac <UB_Fatfs_UnMount+0x34>
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 80081a8:	2302      	movs	r3, #2
 80081aa:	73fb      	strb	r3, [r7, #15]
  }

  return(ret_wert);
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop

080081b8 <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	4613      	mov	r3, r2
 80081c4:	71fb      	strb	r3, [r7, #7]
  FATFS_t ret_wert=FATFS_OPEN_ERR;
 80081c6:	2305      	movs	r3, #5
 80081c8:	75fb      	strb	r3, [r7, #23]
  FRESULT check=FR_INVALID_PARAMETER;
 80081ca:	2313      	movs	r3, #19
 80081cc:	75bb      	strb	r3, [r7, #22]

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 80081ce:	79fb      	ldrb	r3, [r7, #7]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d106      	bne.n	80081e2 <UB_Fatfs_OpenFile+0x2a>
 80081d4:	2201      	movs	r2, #1
 80081d6:	68b9      	ldr	r1, [r7, #8]
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f7fb ffcd 	bl	8004178 <f_open>
 80081de:	4603      	mov	r3, r0
 80081e0:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 80081e2:	79fb      	ldrb	r3, [r7, #7]
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d106      	bne.n	80081f6 <UB_Fatfs_OpenFile+0x3e>
 80081e8:	2202      	movs	r2, #2
 80081ea:	68b9      	ldr	r1, [r7, #8]
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f7fb ffc3 	bl	8004178 <f_open>
 80081f2:	4603      	mov	r3, r0
 80081f4:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 80081f6:	79fb      	ldrb	r3, [r7, #7]
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d106      	bne.n	800820a <UB_Fatfs_OpenFile+0x52>
 80081fc:	2212      	movs	r2, #18
 80081fe:	68b9      	ldr	r1, [r7, #8]
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f7fb ffb9 	bl	8004178 <f_open>
 8008206:	4603      	mov	r3, r0
 8008208:	75bb      	strb	r3, [r7, #22]
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	2b03      	cmp	r3, #3
 800820e:	d106      	bne.n	800821e <UB_Fatfs_OpenFile+0x66>
 8008210:	220a      	movs	r2, #10
 8008212:	68b9      	ldr	r1, [r7, #8]
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f7fb ffaf 	bl	8004178 <f_open>
 800821a:	4603      	mov	r3, r0
 800821c:	75bb      	strb	r3, [r7, #22]

  if(check==FR_OK) {
 800821e:	7dbb      	ldrb	r3, [r7, #22]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d115      	bne.n	8008250 <UB_Fatfs_OpenFile+0x98>
    ret_wert=FATFS_OK;
 8008224:	2300      	movs	r3, #0
 8008226:	75fb      	strb	r3, [r7, #23]
    if((mode==F_WR) || (mode==F_WR_NEW)) {
 8008228:	79fb      	ldrb	r3, [r7, #7]
 800822a:	2b01      	cmp	r3, #1
 800822c:	d002      	beq.n	8008234 <UB_Fatfs_OpenFile+0x7c>
 800822e:	79fb      	ldrb	r3, [r7, #7]
 8008230:	2b02      	cmp	r3, #2
 8008232:	d10f      	bne.n	8008254 <UB_Fatfs_OpenFile+0x9c>
      // Pointer ans Ende vom File stellen
      check = f_lseek(fp, f_size(fp));
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	4619      	mov	r1, r3
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f7fc fb10 	bl	8004860 <f_lseek>
 8008240:	4603      	mov	r3, r0
 8008242:	75bb      	strb	r3, [r7, #22]
      if(check!=FR_OK) {
 8008244:	7dbb      	ldrb	r3, [r7, #22]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d004      	beq.n	8008254 <UB_Fatfs_OpenFile+0x9c>
        ret_wert=FATFS_SEEK_ERR;
 800824a:	2308      	movs	r3, #8
 800824c:	75fb      	strb	r3, [r7, #23]
 800824e:	e001      	b.n	8008254 <UB_Fatfs_OpenFile+0x9c>
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 8008250:	2305      	movs	r3, #5
 8008252:	75fb      	strb	r3, [r7, #23]
  }   

  return(ret_wert);
 8008254:	7dfb      	ldrb	r3, [r7, #23]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3718      	adds	r7, #24
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop

08008260 <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b084      	sub	sp, #16
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
 8008268:	2306      	movs	r3, #6
 800826a:	73fb      	strb	r3, [r7, #15]
  FRESULT check=FR_INVALID_PARAMETER;
 800826c:	2313      	movs	r3, #19
 800826e:	73bb      	strb	r3, [r7, #14]

  check=f_close(fp);
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f7fc fae1 	bl	8004838 <f_close>
 8008276:	4603      	mov	r3, r0
 8008278:	73bb      	strb	r3, [r7, #14]

  if(check==FR_OK) {
 800827a:	7bbb      	ldrb	r3, [r7, #14]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d102      	bne.n	8008286 <UB_Fatfs_CloseFile+0x26>
    ret_wert=FATFS_OK;
 8008280:	2300      	movs	r3, #0
 8008282:	73fb      	strb	r3, [r7, #15]
 8008284:	e001      	b.n	800828a <UB_Fatfs_CloseFile+0x2a>
  }
  else {
    ret_wert=FATFS_CLOSE_ERR;
 8008286:	2306      	movs	r3, #6
 8008288:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 800828a:	7bfb      	ldrb	r3, [r7, #15]
}
 800828c:	4618      	mov	r0, r3
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <UB_Fatfs_WriteString>:
// Return Wert :
//     FATFS_OK    => kein Fehler
//  FATFS_PUTS_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_WriteString(FIL* fp, const char* text)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  FATFS_t ret_wert=FATFS_PUTS_ERR;
 800829e:	2307      	movs	r3, #7
 80082a0:	73fb      	strb	r3, [r7, #15]
  int check=0;
 80082a2:	2300      	movs	r3, #0
 80082a4:	60bb      	str	r3, [r7, #8]

  check=f_puts(text, fp);
 80082a6:	6879      	ldr	r1, [r7, #4]
 80082a8:	6838      	ldr	r0, [r7, #0]
 80082aa:	f7fc fd13 	bl	8004cd4 <f_puts>
 80082ae:	60b8      	str	r0, [r7, #8]

  if(check>=0) {
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	db06      	blt.n	80082c4 <UB_Fatfs_WriteString+0x30>
    ret_wert=FATFS_OK;
 80082b6:	2300      	movs	r3, #0
 80082b8:	73fb      	strb	r3, [r7, #15]
    // Zeilenendekennung hinzufgen
    f_putc('\n', fp);
 80082ba:	6879      	ldr	r1, [r7, #4]
 80082bc:	200a      	movs	r0, #10
 80082be:	f7fc fce3 	bl	8004c88 <f_putc>
 80082c2:	e001      	b.n	80082c8 <UB_Fatfs_WriteString+0x34>
  }
  else {
    ret_wert=FATFS_PUTS_ERR;
 80082c4:	2307      	movs	r3, #7
 80082c6:	73fb      	strb	r3, [r7, #15]
  }   

  return(ret_wert);
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop

080082d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80082d8:	4a12      	ldr	r2, [pc, #72]	; (8008324 <SystemInit+0x50>)
 80082da:	4b12      	ldr	r3, [pc, #72]	; (8008324 <SystemInit+0x50>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f043 0301 	orr.w	r3, r3, #1
 80082e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80082e4:	4b0f      	ldr	r3, [pc, #60]	; (8008324 <SystemInit+0x50>)
 80082e6:	2200      	movs	r2, #0
 80082e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80082ea:	4a0e      	ldr	r2, [pc, #56]	; (8008324 <SystemInit+0x50>)
 80082ec:	4b0d      	ldr	r3, [pc, #52]	; (8008324 <SystemInit+0x50>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80082f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80082fa:	4b0a      	ldr	r3, [pc, #40]	; (8008324 <SystemInit+0x50>)
 80082fc:	4a0a      	ldr	r2, [pc, #40]	; (8008328 <SystemInit+0x54>)
 80082fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008300:	4a08      	ldr	r2, [pc, #32]	; (8008324 <SystemInit+0x50>)
 8008302:	4b08      	ldr	r3, [pc, #32]	; (8008324 <SystemInit+0x50>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800830a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800830c:	4b05      	ldr	r3, [pc, #20]	; (8008324 <SystemInit+0x50>)
 800830e:	2200      	movs	r2, #0
 8008310:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl();
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8008312:	f000 f80d 	bl	8008330 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008316:	4b05      	ldr	r3, [pc, #20]	; (800832c <SystemInit+0x58>)
 8008318:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800831c:	609a      	str	r2, [r3, #8]
#endif
}
 800831e:	bf00      	nop
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	40023800 	.word	0x40023800
 8008328:	24003010 	.word	0x24003010
 800832c:	e000ed00 	.word	0xe000ed00

08008330 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8008330:	b480      	push	{r7}
 8008332:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR =  FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_0WS;
 8008334:	4b11      	ldr	r3, [pc, #68]	; (800837c <SetSysClock+0x4c>)
 8008336:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800833a:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800833c:	4a10      	ldr	r2, [pc, #64]	; (8008380 <SetSysClock+0x50>)
 800833e:	4b10      	ldr	r3, [pc, #64]	; (8008380 <SetSysClock+0x50>)
 8008340:	689b      	ldr	r3, [r3, #8]
 8008342:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8008344:	4a0e      	ldr	r2, [pc, #56]	; (8008380 <SetSysClock+0x50>)
 8008346:	4b0e      	ldr	r3, [pc, #56]	; (8008380 <SetSysClock+0x50>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	6093      	str	r3, [r2, #8]

  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 800834c:	4a0c      	ldr	r2, [pc, #48]	; (8008380 <SetSysClock+0x50>)
 800834e:	4b0c      	ldr	r3, [pc, #48]	; (8008380 <SetSysClock+0x50>)
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8008354:	4b0a      	ldr	r3, [pc, #40]	; (8008380 <SetSysClock+0x50>)
 8008356:	4a0b      	ldr	r2, [pc, #44]	; (8008384 <SetSysClock+0x54>)
 8008358:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 800835a:	4a09      	ldr	r2, [pc, #36]	; (8008380 <SetSysClock+0x50>)
 800835c:	4b08      	ldr	r3, [pc, #32]	; (8008380 <SetSysClock+0x50>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008364:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8008366:	bf00      	nop
 8008368:	4b05      	ldr	r3, [pc, #20]	; (8008380 <SetSysClock+0x50>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008370:	2b00      	cmp	r3, #0
 8008372:	d0f9      	beq.n	8008368 <SetSysClock+0x38>
  {
  }
}
 8008374:	bf00      	nop
 8008376:	46bd      	mov	sp, r7
 8008378:	bc80      	pop	{r7}
 800837a:	4770      	bx	lr
 800837c:	40023c00 	.word	0x40023c00
 8008380:	40023800 	.word	0x40023800
 8008384:	0c033008 	.word	0x0c033008

08008388 <usart_init>:
#include "usart.h"

RingBuffer_t USART_RX_Buffer;

void usart_init(void)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b086      	sub	sp, #24
 800838c:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800838e:	2101      	movs	r1, #1
 8008390:	2001      	movs	r0, #1
 8008392:	f7f8 ff71 	bl	8001278 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8008396:	2101      	movs	r1, #1
 8008398:	2010      	movs	r0, #16
 800839a:	f7f8 ffa9 	bl	80012f0 <RCC_APB2PeriphClockCmd>
	
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 800839e:	2207      	movs	r2, #7
 80083a0:	2109      	movs	r1, #9
 80083a2:	4819      	ldr	r0, [pc, #100]	; (8008408 <usart_init+0x80>)
 80083a4:	f7f8 fc44 	bl	8000c30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 80083a8:	2207      	movs	r2, #7
 80083aa:	210a      	movs	r1, #10
 80083ac:	4816      	ldr	r0, [pc, #88]	; (8008408 <usart_init+0x80>)
 80083ae:	f7f8 fc3f 	bl	8000c30 <GPIO_PinAFConfig>
	
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80083b2:	2302      	movs	r3, #2
 80083b4:	753b      	strb	r3, [r7, #20]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 80083ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80083be:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80083c0:	2300      	movs	r3, #0
 80083c2:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 80083c4:	2302      	movs	r3, #2
 80083c6:	757b      	strb	r3, [r7, #21]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083c8:	f107 0310 	add.w	r3, r7, #16
 80083cc:	4619      	mov	r1, r3
 80083ce:	480e      	ldr	r0, [pc, #56]	; (8008408 <usart_init+0x80>)
 80083d0:	f7f8 fb6a 	bl	8000aa8 <GPIO_Init>
	
	
	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 115200;
 80083d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80083d8:	603b      	str	r3, [r7, #0]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 80083da:	2300      	movs	r3, #0
 80083dc:	80bb      	strh	r3, [r7, #4]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 80083de:	2300      	movs	r3, #0
 80083e0:	80fb      	strh	r3, [r7, #6]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 80083e2:	2300      	movs	r3, #0
 80083e4:	813b      	strh	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80083e6:	2300      	movs	r3, #0
 80083e8:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_Mode = USART_Mode_Tx; // | USART_Mode_Rx;
 80083ea:	2308      	movs	r3, #8
 80083ec:	817b      	strh	r3, [r7, #10]
	USART_Init(USART1, &USART_InitStruct);
 80083ee:	463b      	mov	r3, r7
 80083f0:	4619      	mov	r1, r3
 80083f2:	4806      	ldr	r0, [pc, #24]	; (800840c <usart_init+0x84>)
 80083f4:	f7f9 fad4 	bl	80019a0 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);
 80083f8:	2101      	movs	r1, #1
 80083fa:	4804      	ldr	r0, [pc, #16]	; (800840c <usart_init+0x84>)
 80083fc:	f7f9 fb8a 	bl	8001b14 <USART_Cmd>
	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);

	InitRingBuffer(&USART_RX_Buffer);*/
	
}
 8008400:	bf00      	nop
 8008402:	3718      	adds	r7, #24
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	40020000 	.word	0x40020000
 800840c:	40011000 	.word	0x40011000

08008410 <usart_send_char>:

void usart_send_char(char c)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	71fb      	strb	r3, [r7, #7]
	USART_SendData(USART1, c);
 800841a:	79fb      	ldrb	r3, [r7, #7]
 800841c:	b29b      	uxth	r3, r3
 800841e:	4619      	mov	r1, r3
 8008420:	4807      	ldr	r0, [pc, #28]	; (8008440 <usart_send_char+0x30>)
 8008422:	f7f9 fb97 	bl	8001b54 <USART_SendData>
	
	while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 8008426:	bf00      	nop
 8008428:	2140      	movs	r1, #64	; 0x40
 800842a:	4805      	ldr	r0, [pc, #20]	; (8008440 <usart_send_char+0x30>)
 800842c:	f7f9 fbfc 	bl	8001c28 <USART_GetFlagStatus>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d0f8      	beq.n	8008428 <usart_send_char+0x18>
}
 8008436:	bf00      	nop
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	40011000 	.word	0x40011000

08008444 <usart_send_string>:

void usart_send_string(char* s)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	while(*s)
 800844c:	e006      	b.n	800845c <usart_send_string+0x18>
	{
		usart_send_char(*s++);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	1c5a      	adds	r2, r3, #1
 8008452:	607a      	str	r2, [r7, #4]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	4618      	mov	r0, r3
 8008458:	f7ff ffda 	bl	8008410 <usart_send_char>
	while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
}

void usart_send_string(char* s)
{
	while(*s)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1f4      	bne.n	800844e <usart_send_string+0xa>
	{
		usart_send_char(*s++);
	}
}
 8008464:	bf00      	nop
 8008466:	3708      	adds	r7, #8
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
  uint16_t wert;

  if (USART_GetITStatus(USART1, USART_IT_RXNE) == SET)
 8008472:	f240 5125 	movw	r1, #1317	; 0x525
 8008476:	480a      	ldr	r0, [pc, #40]	; (80084a0 <USART1_IRQHandler+0x34>)
 8008478:	f7f9 fbf2 	bl	8001c60 <USART_GetITStatus>
 800847c:	4603      	mov	r3, r0
 800847e:	2b01      	cmp	r3, #1
 8008480:	d10a      	bne.n	8008498 <USART1_IRQHandler+0x2c>
	{
    // wenn ein Byte im Empfangspuffer steht
    wert=USART_ReceiveData(USART1);
 8008482:	4807      	ldr	r0, [pc, #28]	; (80084a0 <USART1_IRQHandler+0x34>)
 8008484:	f7f9 fb78 	bl	8001b78 <USART_ReceiveData>
 8008488:	4603      	mov	r3, r0
 800848a:	80fb      	strh	r3, [r7, #6]
    // Byte speichern
	RingBufferWrite(&USART_RX_Buffer, (char)wert);
 800848c:	88fb      	ldrh	r3, [r7, #6]
 800848e:	b2db      	uxtb	r3, r3
 8008490:	4619      	mov	r1, r3
 8008492:	4804      	ldr	r0, [pc, #16]	; (80084a4 <USART1_IRQHandler+0x38>)
 8008494:	f7fa f9da 	bl	800284c <RingBufferWrite>
  }
}
 8008498:	bf00      	nop
 800849a:	3708      	adds	r7, #8
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	40011000 	.word	0x40011000
 80084a4:	20000680 	.word	0x20000680

080084a8 <watchdog_init>:
#include <inttypes.h>

#include "stm32f2xx_conf.h"

uint8_t watchdog_init(uint16_t time_ms)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	4603      	mov	r3, r0
 80084b0:	80fb      	strh	r3, [r7, #6]
    uint8_t ret_val = 0;
 80084b2:	2300      	movs	r3, #0
 80084b4:	73fb      	strb	r3, [r7, #15]

    if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET)
 80084b6:	207d      	movs	r0, #125	; 0x7d
 80084b8:	f7f8 ff74 	bl	80013a4 <RCC_GetFlagStatus>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <watchdog_init+0x22>
    {
        // Letzter Reset durch Watchdog ausgelst!
        RCC_ClearFlag();
 80084c2:	f7f8 ffa9 	bl	8001418 <RCC_ClearFlag>

        ret_val = 1;
 80084c6:	2301      	movs	r3, #1
 80084c8:	73fb      	strb	r3, [r7, #15]
    }


    IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 80084ca:	f245 5055 	movw	r0, #21845	; 0x5555
 80084ce:	f7f8 fde1 	bl	8001094 <IWDG_WriteAccessCmd>

    // Clock source = LSI = 32.768 kHz; Vorteiler = 32 -> Clock ca. 1 ms

    IWDG_SetPrescaler(IWDG_Prescaler_32);
 80084d2:	2003      	movs	r0, #3
 80084d4:	f7f8 fdee 	bl	80010b4 <IWDG_SetPrescaler>

    IWDG_SetReload(time_ms);
 80084d8:	88fb      	ldrh	r3, [r7, #6]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7f8 fdfa 	bl	80010d4 <IWDG_SetReload>

    IWDG_ReloadCounter();
 80084e0:	f7f8 fe08 	bl	80010f4 <IWDG_ReloadCounter>

    IWDG_Enable();
 80084e4:	f7f8 fe12 	bl	800110c <IWDG_Enable>

    return ret_val;
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop

080084f4 <watchdog_trigger>:

void watchdog_trigger()
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	af00      	add	r7, sp, #0
    IWDG_ReloadCounter();
 80084f8:	f7f8 fdfc 	bl	80010f4 <IWDG_ReloadCounter>
}
 80084fc:	bf00      	nop
 80084fe:	bd80      	pop	{r7, pc}

08008500 <__libc_init_array>:
 8008500:	4b0e      	ldr	r3, [pc, #56]	; (800853c <__libc_init_array+0x3c>)
 8008502:	b570      	push	{r4, r5, r6, lr}
 8008504:	461e      	mov	r6, r3
 8008506:	4c0e      	ldr	r4, [pc, #56]	; (8008540 <__libc_init_array+0x40>)
 8008508:	2500      	movs	r5, #0
 800850a:	1ae4      	subs	r4, r4, r3
 800850c:	10a4      	asrs	r4, r4, #2
 800850e:	42a5      	cmp	r5, r4
 8008510:	d004      	beq.n	800851c <__libc_init_array+0x1c>
 8008512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008516:	4798      	blx	r3
 8008518:	3501      	adds	r5, #1
 800851a:	e7f8      	b.n	800850e <__libc_init_array+0xe>
 800851c:	f000 fd00 	bl	8008f20 <_init>
 8008520:	4b08      	ldr	r3, [pc, #32]	; (8008544 <__libc_init_array+0x44>)
 8008522:	4c09      	ldr	r4, [pc, #36]	; (8008548 <__libc_init_array+0x48>)
 8008524:	461e      	mov	r6, r3
 8008526:	1ae4      	subs	r4, r4, r3
 8008528:	10a4      	asrs	r4, r4, #2
 800852a:	2500      	movs	r5, #0
 800852c:	42a5      	cmp	r5, r4
 800852e:	d004      	beq.n	800853a <__libc_init_array+0x3a>
 8008530:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008534:	4798      	blx	r3
 8008536:	3501      	adds	r5, #1
 8008538:	e7f8      	b.n	800852c <__libc_init_array+0x2c>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	080096bc 	.word	0x080096bc
 8008540:	080096bc 	.word	0x080096bc
 8008544:	080096bc 	.word	0x080096bc
 8008548:	080096c0 	.word	0x080096c0

0800854c <sniprintf>:
 800854c:	b40c      	push	{r2, r3}
 800854e:	b530      	push	{r4, r5, lr}
 8008550:	4b16      	ldr	r3, [pc, #88]	; (80085ac <sniprintf+0x60>)
 8008552:	1e0c      	subs	r4, r1, #0
 8008554:	b09d      	sub	sp, #116	; 0x74
 8008556:	681d      	ldr	r5, [r3, #0]
 8008558:	da04      	bge.n	8008564 <sniprintf+0x18>
 800855a:	238b      	movs	r3, #139	; 0x8b
 800855c:	602b      	str	r3, [r5, #0]
 800855e:	f04f 30ff 	mov.w	r0, #4294967295
 8008562:	e01e      	b.n	80085a2 <sniprintf+0x56>
 8008564:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008568:	f8ad 3014 	strh.w	r3, [sp, #20]
 800856c:	bf0c      	ite	eq
 800856e:	4623      	moveq	r3, r4
 8008570:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008574:	9304      	str	r3, [sp, #16]
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800857c:	9002      	str	r0, [sp, #8]
 800857e:	9006      	str	r0, [sp, #24]
 8008580:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008584:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008586:	ab21      	add	r3, sp, #132	; 0x84
 8008588:	a902      	add	r1, sp, #8
 800858a:	4628      	mov	r0, r5
 800858c:	9301      	str	r3, [sp, #4]
 800858e:	f000 f9b3 	bl	80088f8 <_svfiprintf_r>
 8008592:	1c43      	adds	r3, r0, #1
 8008594:	bfbc      	itt	lt
 8008596:	238b      	movlt	r3, #139	; 0x8b
 8008598:	602b      	strlt	r3, [r5, #0]
 800859a:	b114      	cbz	r4, 80085a2 <sniprintf+0x56>
 800859c:	9b02      	ldr	r3, [sp, #8]
 800859e:	2200      	movs	r2, #0
 80085a0:	701a      	strb	r2, [r3, #0]
 80085a2:	b01d      	add	sp, #116	; 0x74
 80085a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085a8:	b002      	add	sp, #8
 80085aa:	4770      	bx	lr
 80085ac:	2000013c 	.word	0x2000013c

080085b0 <strncat>:
 80085b0:	4603      	mov	r3, r0
 80085b2:	b530      	push	{r4, r5, lr}
 80085b4:	781c      	ldrb	r4, [r3, #0]
 80085b6:	1c5d      	adds	r5, r3, #1
 80085b8:	b144      	cbz	r4, 80085cc <strncat+0x1c>
 80085ba:	462b      	mov	r3, r5
 80085bc:	e7fa      	b.n	80085b4 <strncat+0x4>
 80085be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085c2:	f803 4b01 	strb.w	r4, [r3], #1
 80085c6:	b124      	cbz	r4, 80085d2 <strncat+0x22>
 80085c8:	b902      	cbnz	r2, 80085cc <strncat+0x1c>
 80085ca:	701a      	strb	r2, [r3, #0]
 80085cc:	f112 32ff 	adds.w	r2, r2, #4294967295
 80085d0:	d2f5      	bcs.n	80085be <strncat+0xe>
 80085d2:	bd30      	pop	{r4, r5, pc}

080085d4 <strncmp>:
 80085d4:	b530      	push	{r4, r5, lr}
 80085d6:	b182      	cbz	r2, 80085fa <strncmp+0x26>
 80085d8:	1e45      	subs	r5, r0, #1
 80085da:	3901      	subs	r1, #1
 80085dc:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80085e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80085e4:	42a3      	cmp	r3, r4
 80085e6:	d106      	bne.n	80085f6 <strncmp+0x22>
 80085e8:	43ec      	mvns	r4, r5
 80085ea:	4414      	add	r4, r2
 80085ec:	42e0      	cmn	r0, r4
 80085ee:	d001      	beq.n	80085f4 <strncmp+0x20>
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1f3      	bne.n	80085dc <strncmp+0x8>
 80085f4:	461c      	mov	r4, r3
 80085f6:	1b18      	subs	r0, r3, r4
 80085f8:	bd30      	pop	{r4, r5, pc}
 80085fa:	4610      	mov	r0, r2
 80085fc:	bd30      	pop	{r4, r5, pc}

080085fe <strncpy>:
 80085fe:	4603      	mov	r3, r0
 8008600:	b510      	push	{r4, lr}
 8008602:	b142      	cbz	r2, 8008616 <strncpy+0x18>
 8008604:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008608:	3a01      	subs	r2, #1
 800860a:	f803 4b01 	strb.w	r4, [r3], #1
 800860e:	2c00      	cmp	r4, #0
 8008610:	d1f7      	bne.n	8008602 <strncpy+0x4>
 8008612:	441a      	add	r2, r3
 8008614:	e000      	b.n	8008618 <strncpy+0x1a>
 8008616:	bd10      	pop	{r4, pc}
 8008618:	4293      	cmp	r3, r2
 800861a:	d002      	beq.n	8008622 <strncpy+0x24>
 800861c:	f803 4b01 	strb.w	r4, [r3], #1
 8008620:	e7fa      	b.n	8008618 <strncpy+0x1a>
 8008622:	bd10      	pop	{r4, pc}

08008624 <strtok>:
 8008624:	4b17      	ldr	r3, [pc, #92]	; (8008684 <strtok+0x60>)
 8008626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800862a:	681d      	ldr	r5, [r3, #0]
 800862c:	4606      	mov	r6, r0
 800862e:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008630:	460f      	mov	r7, r1
 8008632:	b9fc      	cbnz	r4, 8008674 <strtok+0x50>
 8008634:	2050      	movs	r0, #80	; 0x50
 8008636:	f000 f853 	bl	80086e0 <malloc>
 800863a:	65a8      	str	r0, [r5, #88]	; 0x58
 800863c:	6084      	str	r4, [r0, #8]
 800863e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008640:	6004      	str	r4, [r0, #0]
 8008642:	6044      	str	r4, [r0, #4]
 8008644:	611c      	str	r4, [r3, #16]
 8008646:	60dc      	str	r4, [r3, #12]
 8008648:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800864a:	619c      	str	r4, [r3, #24]
 800864c:	615c      	str	r4, [r3, #20]
 800864e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008650:	62dc      	str	r4, [r3, #44]	; 0x2c
 8008652:	629c      	str	r4, [r3, #40]	; 0x28
 8008654:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008656:	635c      	str	r4, [r3, #52]	; 0x34
 8008658:	631c      	str	r4, [r3, #48]	; 0x30
 800865a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800865c:	63dc      	str	r4, [r3, #60]	; 0x3c
 800865e:	639c      	str	r4, [r3, #56]	; 0x38
 8008660:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008662:	645c      	str	r4, [r3, #68]	; 0x44
 8008664:	641c      	str	r4, [r3, #64]	; 0x40
 8008666:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008668:	64dc      	str	r4, [r3, #76]	; 0x4c
 800866a:	649c      	str	r4, [r3, #72]	; 0x48
 800866c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800866e:	771c      	strb	r4, [r3, #28]
 8008670:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8008672:	625c      	str	r4, [r3, #36]	; 0x24
 8008674:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008676:	4639      	mov	r1, r7
 8008678:	4630      	mov	r0, r6
 800867a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800867e:	2301      	movs	r3, #1
 8008680:	f000 b802 	b.w	8008688 <__strtok_r>
 8008684:	2000013c 	.word	0x2000013c

08008688 <__strtok_r>:
 8008688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800868a:	b948      	cbnz	r0, 80086a0 <__strtok_r+0x18>
 800868c:	6810      	ldr	r0, [r2, #0]
 800868e:	b938      	cbnz	r0, 80086a0 <__strtok_r+0x18>
 8008690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008692:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008696:	b15e      	cbz	r6, 80086b0 <__strtok_r+0x28>
 8008698:	42b5      	cmp	r5, r6
 800869a:	d1fa      	bne.n	8008692 <__strtok_r+0xa>
 800869c:	b12b      	cbz	r3, 80086aa <__strtok_r+0x22>
 800869e:	4620      	mov	r0, r4
 80086a0:	4604      	mov	r4, r0
 80086a2:	460f      	mov	r7, r1
 80086a4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80086a8:	e7f3      	b.n	8008692 <__strtok_r+0xa>
 80086aa:	6014      	str	r4, [r2, #0]
 80086ac:	7003      	strb	r3, [r0, #0]
 80086ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b0:	b94d      	cbnz	r5, 80086c6 <__strtok_r+0x3e>
 80086b2:	6015      	str	r5, [r2, #0]
 80086b4:	4628      	mov	r0, r5
 80086b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80086bc:	42b5      	cmp	r5, r6
 80086be:	d007      	beq.n	80086d0 <__strtok_r+0x48>
 80086c0:	2e00      	cmp	r6, #0
 80086c2:	d1f9      	bne.n	80086b8 <__strtok_r+0x30>
 80086c4:	461c      	mov	r4, r3
 80086c6:	4623      	mov	r3, r4
 80086c8:	460f      	mov	r7, r1
 80086ca:	f813 5b01 	ldrb.w	r5, [r3], #1
 80086ce:	e7f3      	b.n	80086b8 <__strtok_r+0x30>
 80086d0:	b115      	cbz	r5, 80086d8 <__strtok_r+0x50>
 80086d2:	2100      	movs	r1, #0
 80086d4:	7021      	strb	r1, [r4, #0]
 80086d6:	e000      	b.n	80086da <__strtok_r+0x52>
 80086d8:	462b      	mov	r3, r5
 80086da:	6013      	str	r3, [r2, #0]
 80086dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080086e0 <malloc>:
 80086e0:	4b02      	ldr	r3, [pc, #8]	; (80086ec <malloc+0xc>)
 80086e2:	4601      	mov	r1, r0
 80086e4:	6818      	ldr	r0, [r3, #0]
 80086e6:	f000 b84f 	b.w	8008788 <_malloc_r>
 80086ea:	bf00      	nop
 80086ec:	2000013c 	.word	0x2000013c

080086f0 <_free_r>:
 80086f0:	b538      	push	{r3, r4, r5, lr}
 80086f2:	4605      	mov	r5, r0
 80086f4:	2900      	cmp	r1, #0
 80086f6:	d044      	beq.n	8008782 <_free_r+0x92>
 80086f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086fc:	1f0c      	subs	r4, r1, #4
 80086fe:	2b00      	cmp	r3, #0
 8008700:	bfb8      	it	lt
 8008702:	18e4      	addlt	r4, r4, r3
 8008704:	f000 fbcc 	bl	8008ea0 <__malloc_lock>
 8008708:	4a1e      	ldr	r2, [pc, #120]	; (8008784 <_free_r+0x94>)
 800870a:	6813      	ldr	r3, [r2, #0]
 800870c:	4611      	mov	r1, r2
 800870e:	b913      	cbnz	r3, 8008716 <_free_r+0x26>
 8008710:	6063      	str	r3, [r4, #4]
 8008712:	6014      	str	r4, [r2, #0]
 8008714:	e030      	b.n	8008778 <_free_r+0x88>
 8008716:	42a3      	cmp	r3, r4
 8008718:	d90d      	bls.n	8008736 <_free_r+0x46>
 800871a:	6822      	ldr	r2, [r4, #0]
 800871c:	18a0      	adds	r0, r4, r2
 800871e:	4283      	cmp	r3, r0
 8008720:	bf01      	itttt	eq
 8008722:	6818      	ldreq	r0, [r3, #0]
 8008724:	685b      	ldreq	r3, [r3, #4]
 8008726:	1812      	addeq	r2, r2, r0
 8008728:	6022      	streq	r2, [r4, #0]
 800872a:	6063      	str	r3, [r4, #4]
 800872c:	600c      	str	r4, [r1, #0]
 800872e:	e023      	b.n	8008778 <_free_r+0x88>
 8008730:	42a2      	cmp	r2, r4
 8008732:	d803      	bhi.n	800873c <_free_r+0x4c>
 8008734:	4613      	mov	r3, r2
 8008736:	685a      	ldr	r2, [r3, #4]
 8008738:	2a00      	cmp	r2, #0
 800873a:	d1f9      	bne.n	8008730 <_free_r+0x40>
 800873c:	6818      	ldr	r0, [r3, #0]
 800873e:	1819      	adds	r1, r3, r0
 8008740:	42a1      	cmp	r1, r4
 8008742:	d10b      	bne.n	800875c <_free_r+0x6c>
 8008744:	6821      	ldr	r1, [r4, #0]
 8008746:	4401      	add	r1, r0
 8008748:	1858      	adds	r0, r3, r1
 800874a:	4282      	cmp	r2, r0
 800874c:	6019      	str	r1, [r3, #0]
 800874e:	d113      	bne.n	8008778 <_free_r+0x88>
 8008750:	6810      	ldr	r0, [r2, #0]
 8008752:	6852      	ldr	r2, [r2, #4]
 8008754:	4401      	add	r1, r0
 8008756:	6019      	str	r1, [r3, #0]
 8008758:	605a      	str	r2, [r3, #4]
 800875a:	e00d      	b.n	8008778 <_free_r+0x88>
 800875c:	d902      	bls.n	8008764 <_free_r+0x74>
 800875e:	230c      	movs	r3, #12
 8008760:	602b      	str	r3, [r5, #0]
 8008762:	e009      	b.n	8008778 <_free_r+0x88>
 8008764:	6821      	ldr	r1, [r4, #0]
 8008766:	1860      	adds	r0, r4, r1
 8008768:	4282      	cmp	r2, r0
 800876a:	bf01      	itttt	eq
 800876c:	6810      	ldreq	r0, [r2, #0]
 800876e:	6852      	ldreq	r2, [r2, #4]
 8008770:	1809      	addeq	r1, r1, r0
 8008772:	6021      	streq	r1, [r4, #0]
 8008774:	6062      	str	r2, [r4, #4]
 8008776:	605c      	str	r4, [r3, #4]
 8008778:	4628      	mov	r0, r5
 800877a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800877e:	f000 bb90 	b.w	8008ea2 <__malloc_unlock>
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	200004c0 	.word	0x200004c0

08008788 <_malloc_r>:
 8008788:	b570      	push	{r4, r5, r6, lr}
 800878a:	1ccd      	adds	r5, r1, #3
 800878c:	f025 0503 	bic.w	r5, r5, #3
 8008790:	3508      	adds	r5, #8
 8008792:	2d0c      	cmp	r5, #12
 8008794:	bf38      	it	cc
 8008796:	250c      	movcc	r5, #12
 8008798:	2d00      	cmp	r5, #0
 800879a:	4606      	mov	r6, r0
 800879c:	db01      	blt.n	80087a2 <_malloc_r+0x1a>
 800879e:	42a9      	cmp	r1, r5
 80087a0:	d902      	bls.n	80087a8 <_malloc_r+0x20>
 80087a2:	230c      	movs	r3, #12
 80087a4:	6033      	str	r3, [r6, #0]
 80087a6:	e046      	b.n	8008836 <_malloc_r+0xae>
 80087a8:	f000 fb7a 	bl	8008ea0 <__malloc_lock>
 80087ac:	4b23      	ldr	r3, [pc, #140]	; (800883c <_malloc_r+0xb4>)
 80087ae:	681c      	ldr	r4, [r3, #0]
 80087b0:	461a      	mov	r2, r3
 80087b2:	4621      	mov	r1, r4
 80087b4:	b1a1      	cbz	r1, 80087e0 <_malloc_r+0x58>
 80087b6:	680b      	ldr	r3, [r1, #0]
 80087b8:	1b5b      	subs	r3, r3, r5
 80087ba:	d40e      	bmi.n	80087da <_malloc_r+0x52>
 80087bc:	2b0b      	cmp	r3, #11
 80087be:	d903      	bls.n	80087c8 <_malloc_r+0x40>
 80087c0:	600b      	str	r3, [r1, #0]
 80087c2:	18cc      	adds	r4, r1, r3
 80087c4:	50cd      	str	r5, [r1, r3]
 80087c6:	e01e      	b.n	8008806 <_malloc_r+0x7e>
 80087c8:	428c      	cmp	r4, r1
 80087ca:	bf0b      	itete	eq
 80087cc:	6863      	ldreq	r3, [r4, #4]
 80087ce:	684b      	ldrne	r3, [r1, #4]
 80087d0:	6013      	streq	r3, [r2, #0]
 80087d2:	6063      	strne	r3, [r4, #4]
 80087d4:	bf18      	it	ne
 80087d6:	460c      	movne	r4, r1
 80087d8:	e015      	b.n	8008806 <_malloc_r+0x7e>
 80087da:	460c      	mov	r4, r1
 80087dc:	6849      	ldr	r1, [r1, #4]
 80087de:	e7e9      	b.n	80087b4 <_malloc_r+0x2c>
 80087e0:	4c17      	ldr	r4, [pc, #92]	; (8008840 <_malloc_r+0xb8>)
 80087e2:	6823      	ldr	r3, [r4, #0]
 80087e4:	b91b      	cbnz	r3, 80087ee <_malloc_r+0x66>
 80087e6:	4630      	mov	r0, r6
 80087e8:	f000 fb16 	bl	8008e18 <_sbrk_r>
 80087ec:	6020      	str	r0, [r4, #0]
 80087ee:	4629      	mov	r1, r5
 80087f0:	4630      	mov	r0, r6
 80087f2:	f000 fb11 	bl	8008e18 <_sbrk_r>
 80087f6:	1c43      	adds	r3, r0, #1
 80087f8:	d018      	beq.n	800882c <_malloc_r+0xa4>
 80087fa:	1cc4      	adds	r4, r0, #3
 80087fc:	f024 0403 	bic.w	r4, r4, #3
 8008800:	42a0      	cmp	r0, r4
 8008802:	d10d      	bne.n	8008820 <_malloc_r+0x98>
 8008804:	6025      	str	r5, [r4, #0]
 8008806:	4630      	mov	r0, r6
 8008808:	f000 fb4b 	bl	8008ea2 <__malloc_unlock>
 800880c:	f104 000b 	add.w	r0, r4, #11
 8008810:	1d23      	adds	r3, r4, #4
 8008812:	f020 0007 	bic.w	r0, r0, #7
 8008816:	1ac3      	subs	r3, r0, r3
 8008818:	d00e      	beq.n	8008838 <_malloc_r+0xb0>
 800881a:	425a      	negs	r2, r3
 800881c:	50e2      	str	r2, [r4, r3]
 800881e:	bd70      	pop	{r4, r5, r6, pc}
 8008820:	1a21      	subs	r1, r4, r0
 8008822:	4630      	mov	r0, r6
 8008824:	f000 faf8 	bl	8008e18 <_sbrk_r>
 8008828:	3001      	adds	r0, #1
 800882a:	d1eb      	bne.n	8008804 <_malloc_r+0x7c>
 800882c:	230c      	movs	r3, #12
 800882e:	6033      	str	r3, [r6, #0]
 8008830:	4630      	mov	r0, r6
 8008832:	f000 fb36 	bl	8008ea2 <__malloc_unlock>
 8008836:	2000      	movs	r0, #0
 8008838:	bd70      	pop	{r4, r5, r6, pc}
 800883a:	bf00      	nop
 800883c:	200004c0 	.word	0x200004c0
 8008840:	200004bc 	.word	0x200004bc

08008844 <__ssputs_r>:
 8008844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008848:	688e      	ldr	r6, [r1, #8]
 800884a:	4682      	mov	sl, r0
 800884c:	429e      	cmp	r6, r3
 800884e:	460c      	mov	r4, r1
 8008850:	4691      	mov	r9, r2
 8008852:	4698      	mov	r8, r3
 8008854:	d83e      	bhi.n	80088d4 <__ssputs_r+0x90>
 8008856:	898a      	ldrh	r2, [r1, #12]
 8008858:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800885c:	d03a      	beq.n	80088d4 <__ssputs_r+0x90>
 800885e:	6825      	ldr	r5, [r4, #0]
 8008860:	6909      	ldr	r1, [r1, #16]
 8008862:	2302      	movs	r3, #2
 8008864:	1a6f      	subs	r7, r5, r1
 8008866:	6965      	ldr	r5, [r4, #20]
 8008868:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800886c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008870:	1c7b      	adds	r3, r7, #1
 8008872:	4443      	add	r3, r8
 8008874:	429d      	cmp	r5, r3
 8008876:	bf38      	it	cc
 8008878:	461d      	movcc	r5, r3
 800887a:	0553      	lsls	r3, r2, #21
 800887c:	d50f      	bpl.n	800889e <__ssputs_r+0x5a>
 800887e:	4629      	mov	r1, r5
 8008880:	f7ff ff82 	bl	8008788 <_malloc_r>
 8008884:	4606      	mov	r6, r0
 8008886:	b198      	cbz	r0, 80088b0 <__ssputs_r+0x6c>
 8008888:	463a      	mov	r2, r7
 800888a:	6921      	ldr	r1, [r4, #16]
 800888c:	f000 fae2 	bl	8008e54 <memcpy>
 8008890:	89a3      	ldrh	r3, [r4, #12]
 8008892:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800889a:	81a3      	strh	r3, [r4, #12]
 800889c:	e013      	b.n	80088c6 <__ssputs_r+0x82>
 800889e:	462a      	mov	r2, r5
 80088a0:	f000 fb00 	bl	8008ea4 <_realloc_r>
 80088a4:	4606      	mov	r6, r0
 80088a6:	b970      	cbnz	r0, 80088c6 <__ssputs_r+0x82>
 80088a8:	6921      	ldr	r1, [r4, #16]
 80088aa:	4650      	mov	r0, sl
 80088ac:	f7ff ff20 	bl	80086f0 <_free_r>
 80088b0:	230c      	movs	r3, #12
 80088b2:	f8ca 3000 	str.w	r3, [sl]
 80088b6:	89a3      	ldrh	r3, [r4, #12]
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088c0:	81a3      	strh	r3, [r4, #12]
 80088c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088c6:	6126      	str	r6, [r4, #16]
 80088c8:	443e      	add	r6, r7
 80088ca:	6026      	str	r6, [r4, #0]
 80088cc:	4646      	mov	r6, r8
 80088ce:	6165      	str	r5, [r4, #20]
 80088d0:	1bed      	subs	r5, r5, r7
 80088d2:	60a5      	str	r5, [r4, #8]
 80088d4:	4546      	cmp	r6, r8
 80088d6:	bf28      	it	cs
 80088d8:	4646      	movcs	r6, r8
 80088da:	4649      	mov	r1, r9
 80088dc:	4632      	mov	r2, r6
 80088de:	6820      	ldr	r0, [r4, #0]
 80088e0:	f000 fac3 	bl	8008e6a <memmove>
 80088e4:	68a3      	ldr	r3, [r4, #8]
 80088e6:	2000      	movs	r0, #0
 80088e8:	1b9b      	subs	r3, r3, r6
 80088ea:	60a3      	str	r3, [r4, #8]
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	441e      	add	r6, r3
 80088f0:	6026      	str	r6, [r4, #0]
 80088f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080088f8 <_svfiprintf_r>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	b09d      	sub	sp, #116	; 0x74
 80088fe:	9303      	str	r3, [sp, #12]
 8008900:	898b      	ldrh	r3, [r1, #12]
 8008902:	4680      	mov	r8, r0
 8008904:	061c      	lsls	r4, r3, #24
 8008906:	460d      	mov	r5, r1
 8008908:	4616      	mov	r6, r2
 800890a:	d50d      	bpl.n	8008928 <_svfiprintf_r+0x30>
 800890c:	690b      	ldr	r3, [r1, #16]
 800890e:	b95b      	cbnz	r3, 8008928 <_svfiprintf_r+0x30>
 8008910:	2140      	movs	r1, #64	; 0x40
 8008912:	f7ff ff39 	bl	8008788 <_malloc_r>
 8008916:	6028      	str	r0, [r5, #0]
 8008918:	6128      	str	r0, [r5, #16]
 800891a:	b918      	cbnz	r0, 8008924 <_svfiprintf_r+0x2c>
 800891c:	230c      	movs	r3, #12
 800891e:	f8c8 3000 	str.w	r3, [r8]
 8008922:	e0cd      	b.n	8008ac0 <_svfiprintf_r+0x1c8>
 8008924:	2340      	movs	r3, #64	; 0x40
 8008926:	616b      	str	r3, [r5, #20]
 8008928:	2300      	movs	r3, #0
 800892a:	9309      	str	r3, [sp, #36]	; 0x24
 800892c:	2320      	movs	r3, #32
 800892e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008932:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8008ad0 <_svfiprintf_r+0x1d8>
 8008936:	2330      	movs	r3, #48	; 0x30
 8008938:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800893c:	4637      	mov	r7, r6
 800893e:	463c      	mov	r4, r7
 8008940:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008944:	b91b      	cbnz	r3, 800894e <_svfiprintf_r+0x56>
 8008946:	ebb7 0906 	subs.w	r9, r7, r6
 800894a:	d010      	beq.n	800896e <_svfiprintf_r+0x76>
 800894c:	e003      	b.n	8008956 <_svfiprintf_r+0x5e>
 800894e:	2b25      	cmp	r3, #37	; 0x25
 8008950:	d0f9      	beq.n	8008946 <_svfiprintf_r+0x4e>
 8008952:	4627      	mov	r7, r4
 8008954:	e7f3      	b.n	800893e <_svfiprintf_r+0x46>
 8008956:	464b      	mov	r3, r9
 8008958:	4632      	mov	r2, r6
 800895a:	4629      	mov	r1, r5
 800895c:	4640      	mov	r0, r8
 800895e:	f7ff ff71 	bl	8008844 <__ssputs_r>
 8008962:	3001      	adds	r0, #1
 8008964:	f000 80a7 	beq.w	8008ab6 <_svfiprintf_r+0x1be>
 8008968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800896a:	444b      	add	r3, r9
 800896c:	9309      	str	r3, [sp, #36]	; 0x24
 800896e:	783b      	ldrb	r3, [r7, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 80a0 	beq.w	8008ab6 <_svfiprintf_r+0x1be>
 8008976:	2300      	movs	r3, #0
 8008978:	f04f 32ff 	mov.w	r2, #4294967295
 800897c:	9304      	str	r3, [sp, #16]
 800897e:	9307      	str	r3, [sp, #28]
 8008980:	9205      	str	r2, [sp, #20]
 8008982:	9306      	str	r3, [sp, #24]
 8008984:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008988:	931a      	str	r3, [sp, #104]	; 0x68
 800898a:	2601      	movs	r6, #1
 800898c:	2205      	movs	r2, #5
 800898e:	7821      	ldrb	r1, [r4, #0]
 8008990:	484e      	ldr	r0, [pc, #312]	; (8008acc <_svfiprintf_r+0x1d4>)
 8008992:	f000 fa51 	bl	8008e38 <memchr>
 8008996:	1c67      	adds	r7, r4, #1
 8008998:	9b04      	ldr	r3, [sp, #16]
 800899a:	b138      	cbz	r0, 80089ac <_svfiprintf_r+0xb4>
 800899c:	4a4b      	ldr	r2, [pc, #300]	; (8008acc <_svfiprintf_r+0x1d4>)
 800899e:	463c      	mov	r4, r7
 80089a0:	1a80      	subs	r0, r0, r2
 80089a2:	fa06 f000 	lsl.w	r0, r6, r0
 80089a6:	4318      	orrs	r0, r3
 80089a8:	9004      	str	r0, [sp, #16]
 80089aa:	e7ef      	b.n	800898c <_svfiprintf_r+0x94>
 80089ac:	06d9      	lsls	r1, r3, #27
 80089ae:	bf44      	itt	mi
 80089b0:	2220      	movmi	r2, #32
 80089b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80089b6:	071a      	lsls	r2, r3, #28
 80089b8:	bf44      	itt	mi
 80089ba:	222b      	movmi	r2, #43	; 0x2b
 80089bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80089c0:	7822      	ldrb	r2, [r4, #0]
 80089c2:	2a2a      	cmp	r2, #42	; 0x2a
 80089c4:	d003      	beq.n	80089ce <_svfiprintf_r+0xd6>
 80089c6:	9a07      	ldr	r2, [sp, #28]
 80089c8:	2100      	movs	r1, #0
 80089ca:	200a      	movs	r0, #10
 80089cc:	e00b      	b.n	80089e6 <_svfiprintf_r+0xee>
 80089ce:	9a03      	ldr	r2, [sp, #12]
 80089d0:	1d11      	adds	r1, r2, #4
 80089d2:	6812      	ldr	r2, [r2, #0]
 80089d4:	9103      	str	r1, [sp, #12]
 80089d6:	2a00      	cmp	r2, #0
 80089d8:	da10      	bge.n	80089fc <_svfiprintf_r+0x104>
 80089da:	4252      	negs	r2, r2
 80089dc:	f043 0002 	orr.w	r0, r3, #2
 80089e0:	9207      	str	r2, [sp, #28]
 80089e2:	9004      	str	r0, [sp, #16]
 80089e4:	e00b      	b.n	80089fe <_svfiprintf_r+0x106>
 80089e6:	4627      	mov	r7, r4
 80089e8:	783b      	ldrb	r3, [r7, #0]
 80089ea:	3401      	adds	r4, #1
 80089ec:	3b30      	subs	r3, #48	; 0x30
 80089ee:	2b09      	cmp	r3, #9
 80089f0:	d803      	bhi.n	80089fa <_svfiprintf_r+0x102>
 80089f2:	fb00 3202 	mla	r2, r0, r2, r3
 80089f6:	2101      	movs	r1, #1
 80089f8:	e7f5      	b.n	80089e6 <_svfiprintf_r+0xee>
 80089fa:	b101      	cbz	r1, 80089fe <_svfiprintf_r+0x106>
 80089fc:	9207      	str	r2, [sp, #28]
 80089fe:	783b      	ldrb	r3, [r7, #0]
 8008a00:	2b2e      	cmp	r3, #46	; 0x2e
 8008a02:	d11e      	bne.n	8008a42 <_svfiprintf_r+0x14a>
 8008a04:	787b      	ldrb	r3, [r7, #1]
 8008a06:	2b2a      	cmp	r3, #42	; 0x2a
 8008a08:	d10a      	bne.n	8008a20 <_svfiprintf_r+0x128>
 8008a0a:	9b03      	ldr	r3, [sp, #12]
 8008a0c:	3702      	adds	r7, #2
 8008a0e:	1d1a      	adds	r2, r3, #4
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	9203      	str	r2, [sp, #12]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	bfb8      	it	lt
 8008a18:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a1c:	9305      	str	r3, [sp, #20]
 8008a1e:	e010      	b.n	8008a42 <_svfiprintf_r+0x14a>
 8008a20:	2300      	movs	r3, #0
 8008a22:	4619      	mov	r1, r3
 8008a24:	9305      	str	r3, [sp, #20]
 8008a26:	1c78      	adds	r0, r7, #1
 8008a28:	240a      	movs	r4, #10
 8008a2a:	4607      	mov	r7, r0
 8008a2c:	783a      	ldrb	r2, [r7, #0]
 8008a2e:	3001      	adds	r0, #1
 8008a30:	3a30      	subs	r2, #48	; 0x30
 8008a32:	2a09      	cmp	r2, #9
 8008a34:	d803      	bhi.n	8008a3e <_svfiprintf_r+0x146>
 8008a36:	fb04 2101 	mla	r1, r4, r1, r2
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e7f5      	b.n	8008a2a <_svfiprintf_r+0x132>
 8008a3e:	b103      	cbz	r3, 8008a42 <_svfiprintf_r+0x14a>
 8008a40:	9105      	str	r1, [sp, #20]
 8008a42:	2203      	movs	r2, #3
 8008a44:	7839      	ldrb	r1, [r7, #0]
 8008a46:	4822      	ldr	r0, [pc, #136]	; (8008ad0 <_svfiprintf_r+0x1d8>)
 8008a48:	f000 f9f6 	bl	8008e38 <memchr>
 8008a4c:	b140      	cbz	r0, 8008a60 <_svfiprintf_r+0x168>
 8008a4e:	2340      	movs	r3, #64	; 0x40
 8008a50:	ebcb 0000 	rsb	r0, fp, r0
 8008a54:	fa03 f000 	lsl.w	r0, r3, r0
 8008a58:	9b04      	ldr	r3, [sp, #16]
 8008a5a:	3701      	adds	r7, #1
 8008a5c:	4318      	orrs	r0, r3
 8008a5e:	9004      	str	r0, [sp, #16]
 8008a60:	7839      	ldrb	r1, [r7, #0]
 8008a62:	2206      	movs	r2, #6
 8008a64:	481b      	ldr	r0, [pc, #108]	; (8008ad4 <_svfiprintf_r+0x1dc>)
 8008a66:	1c7e      	adds	r6, r7, #1
 8008a68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a6c:	f000 f9e4 	bl	8008e38 <memchr>
 8008a70:	b188      	cbz	r0, 8008a96 <_svfiprintf_r+0x19e>
 8008a72:	4b19      	ldr	r3, [pc, #100]	; (8008ad8 <_svfiprintf_r+0x1e0>)
 8008a74:	b933      	cbnz	r3, 8008a84 <_svfiprintf_r+0x18c>
 8008a76:	9b03      	ldr	r3, [sp, #12]
 8008a78:	3307      	adds	r3, #7
 8008a7a:	f023 0307 	bic.w	r3, r3, #7
 8008a7e:	3308      	adds	r3, #8
 8008a80:	9303      	str	r3, [sp, #12]
 8008a82:	e014      	b.n	8008aae <_svfiprintf_r+0x1b6>
 8008a84:	ab03      	add	r3, sp, #12
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	462a      	mov	r2, r5
 8008a8a:	4b14      	ldr	r3, [pc, #80]	; (8008adc <_svfiprintf_r+0x1e4>)
 8008a8c:	a904      	add	r1, sp, #16
 8008a8e:	4640      	mov	r0, r8
 8008a90:	f3af 8000 	nop.w
 8008a94:	e007      	b.n	8008aa6 <_svfiprintf_r+0x1ae>
 8008a96:	ab03      	add	r3, sp, #12
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	462a      	mov	r2, r5
 8008a9c:	4b0f      	ldr	r3, [pc, #60]	; (8008adc <_svfiprintf_r+0x1e4>)
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	4640      	mov	r0, r8
 8008aa2:	f000 f893 	bl	8008bcc <_printf_i>
 8008aa6:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008aaa:	4682      	mov	sl, r0
 8008aac:	d003      	beq.n	8008ab6 <_svfiprintf_r+0x1be>
 8008aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ab0:	4453      	add	r3, sl
 8008ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ab4:	e742      	b.n	800893c <_svfiprintf_r+0x44>
 8008ab6:	89ab      	ldrh	r3, [r5, #12]
 8008ab8:	065b      	lsls	r3, r3, #25
 8008aba:	d401      	bmi.n	8008ac0 <_svfiprintf_r+0x1c8>
 8008abc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008abe:	e001      	b.n	8008ac4 <_svfiprintf_r+0x1cc>
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac4:	b01d      	add	sp, #116	; 0x74
 8008ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aca:	bf00      	nop
 8008acc:	08009688 	.word	0x08009688
 8008ad0:	0800968e 	.word	0x0800968e
 8008ad4:	08009692 	.word	0x08009692
 8008ad8:	00000000 	.word	0x00000000
 8008adc:	08008845 	.word	0x08008845

08008ae0 <_printf_common>:
 8008ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae4:	4691      	mov	r9, r2
 8008ae6:	461f      	mov	r7, r3
 8008ae8:	690a      	ldr	r2, [r1, #16]
 8008aea:	688b      	ldr	r3, [r1, #8]
 8008aec:	4606      	mov	r6, r0
 8008aee:	4293      	cmp	r3, r2
 8008af0:	bfb8      	it	lt
 8008af2:	4613      	movlt	r3, r2
 8008af4:	f8c9 3000 	str.w	r3, [r9]
 8008af8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008afc:	460c      	mov	r4, r1
 8008afe:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b02:	b112      	cbz	r2, 8008b0a <_printf_common+0x2a>
 8008b04:	3301      	adds	r3, #1
 8008b06:	f8c9 3000 	str.w	r3, [r9]
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	0699      	lsls	r1, r3, #26
 8008b0e:	bf42      	ittt	mi
 8008b10:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008b14:	3302      	addmi	r3, #2
 8008b16:	f8c9 3000 	strmi.w	r3, [r9]
 8008b1a:	6825      	ldr	r5, [r4, #0]
 8008b1c:	f015 0506 	ands.w	r5, r5, #6
 8008b20:	d110      	bne.n	8008b44 <_printf_common+0x64>
 8008b22:	f104 0a19 	add.w	sl, r4, #25
 8008b26:	e007      	b.n	8008b38 <_printf_common+0x58>
 8008b28:	2301      	movs	r3, #1
 8008b2a:	4652      	mov	r2, sl
 8008b2c:	4639      	mov	r1, r7
 8008b2e:	4630      	mov	r0, r6
 8008b30:	47c0      	blx	r8
 8008b32:	3001      	adds	r0, #1
 8008b34:	d01a      	beq.n	8008b6c <_printf_common+0x8c>
 8008b36:	3501      	adds	r5, #1
 8008b38:	68e3      	ldr	r3, [r4, #12]
 8008b3a:	f8d9 2000 	ldr.w	r2, [r9]
 8008b3e:	1a9b      	subs	r3, r3, r2
 8008b40:	429d      	cmp	r5, r3
 8008b42:	dbf1      	blt.n	8008b28 <_printf_common+0x48>
 8008b44:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008b48:	6822      	ldr	r2, [r4, #0]
 8008b4a:	3300      	adds	r3, #0
 8008b4c:	bf18      	it	ne
 8008b4e:	2301      	movne	r3, #1
 8008b50:	0692      	lsls	r2, r2, #26
 8008b52:	d50f      	bpl.n	8008b74 <_printf_common+0x94>
 8008b54:	18e1      	adds	r1, r4, r3
 8008b56:	2030      	movs	r0, #48	; 0x30
 8008b58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b5c:	1c5a      	adds	r2, r3, #1
 8008b5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b62:	4422      	add	r2, r4
 8008b64:	3302      	adds	r3, #2
 8008b66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b6a:	e003      	b.n	8008b74 <_printf_common+0x94>
 8008b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b78:	4639      	mov	r1, r7
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	47c0      	blx	r8
 8008b7e:	3001      	adds	r0, #1
 8008b80:	d0f4      	beq.n	8008b6c <_printf_common+0x8c>
 8008b82:	6822      	ldr	r2, [r4, #0]
 8008b84:	f8d9 5000 	ldr.w	r5, [r9]
 8008b88:	68e3      	ldr	r3, [r4, #12]
 8008b8a:	f002 0206 	and.w	r2, r2, #6
 8008b8e:	2a04      	cmp	r2, #4
 8008b90:	bf08      	it	eq
 8008b92:	1b5d      	subeq	r5, r3, r5
 8008b94:	6922      	ldr	r2, [r4, #16]
 8008b96:	68a3      	ldr	r3, [r4, #8]
 8008b98:	bf0c      	ite	eq
 8008b9a:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b9e:	2500      	movne	r5, #0
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	bfc4      	itt	gt
 8008ba4:	1a9b      	subgt	r3, r3, r2
 8008ba6:	18ed      	addgt	r5, r5, r3
 8008ba8:	f04f 0900 	mov.w	r9, #0
 8008bac:	341a      	adds	r4, #26
 8008bae:	454d      	cmp	r5, r9
 8008bb0:	d009      	beq.n	8008bc6 <_printf_common+0xe6>
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	4622      	mov	r2, r4
 8008bb6:	4639      	mov	r1, r7
 8008bb8:	4630      	mov	r0, r6
 8008bba:	47c0      	blx	r8
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d0d5      	beq.n	8008b6c <_printf_common+0x8c>
 8008bc0:	f109 0901 	add.w	r9, r9, #1
 8008bc4:	e7f3      	b.n	8008bae <_printf_common+0xce>
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008bcc <_printf_i>:
 8008bcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bd0:	4617      	mov	r7, r2
 8008bd2:	7e0a      	ldrb	r2, [r1, #24]
 8008bd4:	b085      	sub	sp, #20
 8008bd6:	2a6e      	cmp	r2, #110	; 0x6e
 8008bd8:	4698      	mov	r8, r3
 8008bda:	4606      	mov	r6, r0
 8008bdc:	460c      	mov	r4, r1
 8008bde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008be0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008be4:	f000 80ae 	beq.w	8008d44 <_printf_i+0x178>
 8008be8:	d811      	bhi.n	8008c0e <_printf_i+0x42>
 8008bea:	2a63      	cmp	r2, #99	; 0x63
 8008bec:	d022      	beq.n	8008c34 <_printf_i+0x68>
 8008bee:	d809      	bhi.n	8008c04 <_printf_i+0x38>
 8008bf0:	2a00      	cmp	r2, #0
 8008bf2:	f000 80bb 	beq.w	8008d6c <_printf_i+0x1a0>
 8008bf6:	2a58      	cmp	r2, #88	; 0x58
 8008bf8:	f040 80ca 	bne.w	8008d90 <_printf_i+0x1c4>
 8008bfc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008c00:	4983      	ldr	r1, [pc, #524]	; (8008e10 <_printf_i+0x244>)
 8008c02:	e055      	b.n	8008cb0 <_printf_i+0xe4>
 8008c04:	2a64      	cmp	r2, #100	; 0x64
 8008c06:	d01e      	beq.n	8008c46 <_printf_i+0x7a>
 8008c08:	2a69      	cmp	r2, #105	; 0x69
 8008c0a:	d01c      	beq.n	8008c46 <_printf_i+0x7a>
 8008c0c:	e0c0      	b.n	8008d90 <_printf_i+0x1c4>
 8008c0e:	2a73      	cmp	r2, #115	; 0x73
 8008c10:	f000 80b0 	beq.w	8008d74 <_printf_i+0x1a8>
 8008c14:	d809      	bhi.n	8008c2a <_printf_i+0x5e>
 8008c16:	2a6f      	cmp	r2, #111	; 0x6f
 8008c18:	d02e      	beq.n	8008c78 <_printf_i+0xac>
 8008c1a:	2a70      	cmp	r2, #112	; 0x70
 8008c1c:	f040 80b8 	bne.w	8008d90 <_printf_i+0x1c4>
 8008c20:	680a      	ldr	r2, [r1, #0]
 8008c22:	f042 0220 	orr.w	r2, r2, #32
 8008c26:	600a      	str	r2, [r1, #0]
 8008c28:	e03e      	b.n	8008ca8 <_printf_i+0xdc>
 8008c2a:	2a75      	cmp	r2, #117	; 0x75
 8008c2c:	d024      	beq.n	8008c78 <_printf_i+0xac>
 8008c2e:	2a78      	cmp	r2, #120	; 0x78
 8008c30:	d03a      	beq.n	8008ca8 <_printf_i+0xdc>
 8008c32:	e0ad      	b.n	8008d90 <_printf_i+0x1c4>
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8008c3a:	1d11      	adds	r1, r2, #4
 8008c3c:	6019      	str	r1, [r3, #0]
 8008c3e:	6813      	ldr	r3, [r2, #0]
 8008c40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c44:	e0a8      	b.n	8008d98 <_printf_i+0x1cc>
 8008c46:	6821      	ldr	r1, [r4, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008c4e:	d002      	beq.n	8008c56 <_printf_i+0x8a>
 8008c50:	1d11      	adds	r1, r2, #4
 8008c52:	6019      	str	r1, [r3, #0]
 8008c54:	e008      	b.n	8008c68 <_printf_i+0x9c>
 8008c56:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008c5a:	f102 0104 	add.w	r1, r2, #4
 8008c5e:	6019      	str	r1, [r3, #0]
 8008c60:	d002      	beq.n	8008c68 <_printf_i+0x9c>
 8008c62:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008c66:	e000      	b.n	8008c6a <_printf_i+0x9e>
 8008c68:	6813      	ldr	r3, [r2, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	da3c      	bge.n	8008ce8 <_printf_i+0x11c>
 8008c6e:	222d      	movs	r2, #45	; 0x2d
 8008c70:	425b      	negs	r3, r3
 8008c72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c76:	e037      	b.n	8008ce8 <_printf_i+0x11c>
 8008c78:	6821      	ldr	r1, [r4, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008c80:	d002      	beq.n	8008c88 <_printf_i+0xbc>
 8008c82:	1d11      	adds	r1, r2, #4
 8008c84:	6019      	str	r1, [r3, #0]
 8008c86:	e007      	b.n	8008c98 <_printf_i+0xcc>
 8008c88:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008c8c:	f102 0104 	add.w	r1, r2, #4
 8008c90:	6019      	str	r1, [r3, #0]
 8008c92:	d001      	beq.n	8008c98 <_printf_i+0xcc>
 8008c94:	8813      	ldrh	r3, [r2, #0]
 8008c96:	e000      	b.n	8008c9a <_printf_i+0xce>
 8008c98:	6813      	ldr	r3, [r2, #0]
 8008c9a:	7e22      	ldrb	r2, [r4, #24]
 8008c9c:	495c      	ldr	r1, [pc, #368]	; (8008e10 <_printf_i+0x244>)
 8008c9e:	2a6f      	cmp	r2, #111	; 0x6f
 8008ca0:	bf14      	ite	ne
 8008ca2:	220a      	movne	r2, #10
 8008ca4:	2208      	moveq	r2, #8
 8008ca6:	e01b      	b.n	8008ce0 <_printf_i+0x114>
 8008ca8:	2278      	movs	r2, #120	; 0x78
 8008caa:	495a      	ldr	r1, [pc, #360]	; (8008e14 <_printf_i+0x248>)
 8008cac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008cb0:	6822      	ldr	r2, [r4, #0]
 8008cb2:	6818      	ldr	r0, [r3, #0]
 8008cb4:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008cb8:	f100 0504 	add.w	r5, r0, #4
 8008cbc:	601d      	str	r5, [r3, #0]
 8008cbe:	d103      	bne.n	8008cc8 <_printf_i+0xfc>
 8008cc0:	0655      	lsls	r5, r2, #25
 8008cc2:	d501      	bpl.n	8008cc8 <_printf_i+0xfc>
 8008cc4:	8803      	ldrh	r3, [r0, #0]
 8008cc6:	e000      	b.n	8008cca <_printf_i+0xfe>
 8008cc8:	6803      	ldr	r3, [r0, #0]
 8008cca:	07d0      	lsls	r0, r2, #31
 8008ccc:	bf44      	itt	mi
 8008cce:	f042 0220 	orrmi.w	r2, r2, #32
 8008cd2:	6022      	strmi	r2, [r4, #0]
 8008cd4:	b91b      	cbnz	r3, 8008cde <_printf_i+0x112>
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	f022 0220 	bic.w	r2, r2, #32
 8008cdc:	6022      	str	r2, [r4, #0]
 8008cde:	2210      	movs	r2, #16
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008ce6:	e001      	b.n	8008cec <_printf_i+0x120>
 8008ce8:	4949      	ldr	r1, [pc, #292]	; (8008e10 <_printf_i+0x244>)
 8008cea:	220a      	movs	r2, #10
 8008cec:	6865      	ldr	r5, [r4, #4]
 8008cee:	2d00      	cmp	r5, #0
 8008cf0:	60a5      	str	r5, [r4, #8]
 8008cf2:	db08      	blt.n	8008d06 <_printf_i+0x13a>
 8008cf4:	6820      	ldr	r0, [r4, #0]
 8008cf6:	f020 0004 	bic.w	r0, r0, #4
 8008cfa:	6020      	str	r0, [r4, #0]
 8008cfc:	b92b      	cbnz	r3, 8008d0a <_printf_i+0x13e>
 8008cfe:	2d00      	cmp	r5, #0
 8008d00:	d17d      	bne.n	8008dfe <_printf_i+0x232>
 8008d02:	4675      	mov	r5, lr
 8008d04:	e00c      	b.n	8008d20 <_printf_i+0x154>
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d079      	beq.n	8008dfe <_printf_i+0x232>
 8008d0a:	4675      	mov	r5, lr
 8008d0c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008d10:	fb02 3310 	mls	r3, r2, r0, r3
 8008d14:	5ccb      	ldrb	r3, [r1, r3]
 8008d16:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	d1f5      	bne.n	8008d0c <_printf_i+0x140>
 8008d20:	2a08      	cmp	r2, #8
 8008d22:	d10b      	bne.n	8008d3c <_printf_i+0x170>
 8008d24:	6823      	ldr	r3, [r4, #0]
 8008d26:	07da      	lsls	r2, r3, #31
 8008d28:	d508      	bpl.n	8008d3c <_printf_i+0x170>
 8008d2a:	6923      	ldr	r3, [r4, #16]
 8008d2c:	6862      	ldr	r2, [r4, #4]
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	bfde      	ittt	le
 8008d32:	2330      	movle	r3, #48	; 0x30
 8008d34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d3c:	ebc5 030e 	rsb	r3, r5, lr
 8008d40:	6123      	str	r3, [r4, #16]
 8008d42:	e02e      	b.n	8008da2 <_printf_i+0x1d6>
 8008d44:	6808      	ldr	r0, [r1, #0]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008d4c:	6949      	ldr	r1, [r1, #20]
 8008d4e:	d003      	beq.n	8008d58 <_printf_i+0x18c>
 8008d50:	1d10      	adds	r0, r2, #4
 8008d52:	6018      	str	r0, [r3, #0]
 8008d54:	6813      	ldr	r3, [r2, #0]
 8008d56:	e008      	b.n	8008d6a <_printf_i+0x19e>
 8008d58:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d5c:	f102 0004 	add.w	r0, r2, #4
 8008d60:	6018      	str	r0, [r3, #0]
 8008d62:	6813      	ldr	r3, [r2, #0]
 8008d64:	d001      	beq.n	8008d6a <_printf_i+0x19e>
 8008d66:	8019      	strh	r1, [r3, #0]
 8008d68:	e000      	b.n	8008d6c <_printf_i+0x1a0>
 8008d6a:	6019      	str	r1, [r3, #0]
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	6123      	str	r3, [r4, #16]
 8008d70:	4675      	mov	r5, lr
 8008d72:	e016      	b.n	8008da2 <_printf_i+0x1d6>
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	1d11      	adds	r1, r2, #4
 8008d78:	6019      	str	r1, [r3, #0]
 8008d7a:	6815      	ldr	r5, [r2, #0]
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	6862      	ldr	r2, [r4, #4]
 8008d80:	4628      	mov	r0, r5
 8008d82:	f000 f859 	bl	8008e38 <memchr>
 8008d86:	b108      	cbz	r0, 8008d8c <_printf_i+0x1c0>
 8008d88:	1b40      	subs	r0, r0, r5
 8008d8a:	6060      	str	r0, [r4, #4]
 8008d8c:	6863      	ldr	r3, [r4, #4]
 8008d8e:	e004      	b.n	8008d9a <_printf_i+0x1ce>
 8008d90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d94:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008d98:	2301      	movs	r3, #1
 8008d9a:	6123      	str	r3, [r4, #16]
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008da2:	f8cd 8000 	str.w	r8, [sp]
 8008da6:	463b      	mov	r3, r7
 8008da8:	aa03      	add	r2, sp, #12
 8008daa:	4621      	mov	r1, r4
 8008dac:	4630      	mov	r0, r6
 8008dae:	f7ff fe97 	bl	8008ae0 <_printf_common>
 8008db2:	3001      	adds	r0, #1
 8008db4:	d102      	bne.n	8008dbc <_printf_i+0x1f0>
 8008db6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dba:	e026      	b.n	8008e0a <_printf_i+0x23e>
 8008dbc:	6923      	ldr	r3, [r4, #16]
 8008dbe:	462a      	mov	r2, r5
 8008dc0:	4639      	mov	r1, r7
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	47c0      	blx	r8
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	d0f5      	beq.n	8008db6 <_printf_i+0x1ea>
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	079b      	lsls	r3, r3, #30
 8008dce:	d510      	bpl.n	8008df2 <_printf_i+0x226>
 8008dd0:	2500      	movs	r5, #0
 8008dd2:	f104 0919 	add.w	r9, r4, #25
 8008dd6:	e007      	b.n	8008de8 <_printf_i+0x21c>
 8008dd8:	2301      	movs	r3, #1
 8008dda:	464a      	mov	r2, r9
 8008ddc:	4639      	mov	r1, r7
 8008dde:	4630      	mov	r0, r6
 8008de0:	47c0      	blx	r8
 8008de2:	3001      	adds	r0, #1
 8008de4:	d0e7      	beq.n	8008db6 <_printf_i+0x1ea>
 8008de6:	3501      	adds	r5, #1
 8008de8:	68e3      	ldr	r3, [r4, #12]
 8008dea:	9a03      	ldr	r2, [sp, #12]
 8008dec:	1a9b      	subs	r3, r3, r2
 8008dee:	429d      	cmp	r5, r3
 8008df0:	dbf2      	blt.n	8008dd8 <_printf_i+0x20c>
 8008df2:	68e0      	ldr	r0, [r4, #12]
 8008df4:	9b03      	ldr	r3, [sp, #12]
 8008df6:	4298      	cmp	r0, r3
 8008df8:	bfb8      	it	lt
 8008dfa:	4618      	movlt	r0, r3
 8008dfc:	e005      	b.n	8008e0a <_printf_i+0x23e>
 8008dfe:	780b      	ldrb	r3, [r1, #0]
 8008e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e08:	e78a      	b.n	8008d20 <_printf_i+0x154>
 8008e0a:	b005      	add	sp, #20
 8008e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e10:	08009699 	.word	0x08009699
 8008e14:	080096aa 	.word	0x080096aa

08008e18 <_sbrk_r>:
 8008e18:	b538      	push	{r3, r4, r5, lr}
 8008e1a:	4c06      	ldr	r4, [pc, #24]	; (8008e34 <_sbrk_r+0x1c>)
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	4605      	mov	r5, r0
 8008e20:	4608      	mov	r0, r1
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	f000 f86e 	bl	8008f04 <_sbrk>
 8008e28:	1c43      	adds	r3, r0, #1
 8008e2a:	d102      	bne.n	8008e32 <_sbrk_r+0x1a>
 8008e2c:	6823      	ldr	r3, [r4, #0]
 8008e2e:	b103      	cbz	r3, 8008e32 <_sbrk_r+0x1a>
 8008e30:	602b      	str	r3, [r5, #0]
 8008e32:	bd38      	pop	{r3, r4, r5, pc}
 8008e34:	20000788 	.word	0x20000788

08008e38 <memchr>:
 8008e38:	b510      	push	{r4, lr}
 8008e3a:	b2c9      	uxtb	r1, r1
 8008e3c:	4402      	add	r2, r0
 8008e3e:	4290      	cmp	r0, r2
 8008e40:	4603      	mov	r3, r0
 8008e42:	d005      	beq.n	8008e50 <memchr+0x18>
 8008e44:	781c      	ldrb	r4, [r3, #0]
 8008e46:	3001      	adds	r0, #1
 8008e48:	428c      	cmp	r4, r1
 8008e4a:	d1f8      	bne.n	8008e3e <memchr+0x6>
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	bd10      	pop	{r4, pc}
 8008e50:	2000      	movs	r0, #0
 8008e52:	bd10      	pop	{r4, pc}

08008e54 <memcpy>:
 8008e54:	b510      	push	{r4, lr}
 8008e56:	1e43      	subs	r3, r0, #1
 8008e58:	440a      	add	r2, r1
 8008e5a:	4291      	cmp	r1, r2
 8008e5c:	d004      	beq.n	8008e68 <memcpy+0x14>
 8008e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e66:	e7f8      	b.n	8008e5a <memcpy+0x6>
 8008e68:	bd10      	pop	{r4, pc}

08008e6a <memmove>:
 8008e6a:	4288      	cmp	r0, r1
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	eb01 0302 	add.w	r3, r1, r2
 8008e72:	d801      	bhi.n	8008e78 <memmove+0xe>
 8008e74:	1e42      	subs	r2, r0, #1
 8008e76:	e00b      	b.n	8008e90 <memmove+0x26>
 8008e78:	4298      	cmp	r0, r3
 8008e7a:	d2fb      	bcs.n	8008e74 <memmove+0xa>
 8008e7c:	1881      	adds	r1, r0, r2
 8008e7e:	1ad2      	subs	r2, r2, r3
 8008e80:	42d3      	cmn	r3, r2
 8008e82:	d004      	beq.n	8008e8e <memmove+0x24>
 8008e84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e88:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008e8c:	e7f8      	b.n	8008e80 <memmove+0x16>
 8008e8e:	bd10      	pop	{r4, pc}
 8008e90:	4299      	cmp	r1, r3
 8008e92:	d004      	beq.n	8008e9e <memmove+0x34>
 8008e94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e98:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008e9c:	e7f8      	b.n	8008e90 <memmove+0x26>
 8008e9e:	bd10      	pop	{r4, pc}

08008ea0 <__malloc_lock>:
 8008ea0:	4770      	bx	lr

08008ea2 <__malloc_unlock>:
 8008ea2:	4770      	bx	lr

08008ea4 <_realloc_r>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	4607      	mov	r7, r0
 8008ea8:	4615      	mov	r5, r2
 8008eaa:	460e      	mov	r6, r1
 8008eac:	b921      	cbnz	r1, 8008eb8 <_realloc_r+0x14>
 8008eae:	4611      	mov	r1, r2
 8008eb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008eb4:	f7ff bc68 	b.w	8008788 <_malloc_r>
 8008eb8:	b91a      	cbnz	r2, 8008ec2 <_realloc_r+0x1e>
 8008eba:	f7ff fc19 	bl	80086f0 <_free_r>
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec2:	f000 f815 	bl	8008ef0 <_malloc_usable_size_r>
 8008ec6:	4285      	cmp	r5, r0
 8008ec8:	d90e      	bls.n	8008ee8 <_realloc_r+0x44>
 8008eca:	4629      	mov	r1, r5
 8008ecc:	4638      	mov	r0, r7
 8008ece:	f7ff fc5b 	bl	8008788 <_malloc_r>
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	b150      	cbz	r0, 8008eec <_realloc_r+0x48>
 8008ed6:	4631      	mov	r1, r6
 8008ed8:	462a      	mov	r2, r5
 8008eda:	f7ff ffbb 	bl	8008e54 <memcpy>
 8008ede:	4631      	mov	r1, r6
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	f7ff fc05 	bl	80086f0 <_free_r>
 8008ee6:	e001      	b.n	8008eec <_realloc_r+0x48>
 8008ee8:	4630      	mov	r0, r6
 8008eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eec:	4620      	mov	r0, r4
 8008eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ef0 <_malloc_usable_size_r>:
 8008ef0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	bfbe      	ittt	lt
 8008ef8:	1809      	addlt	r1, r1, r0
 8008efa:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8008efe:	18c0      	addlt	r0, r0, r3
 8008f00:	3804      	subs	r0, #4
 8008f02:	4770      	bx	lr

08008f04 <_sbrk>:
 8008f04:	4b04      	ldr	r3, [pc, #16]	; (8008f18 <_sbrk+0x14>)
 8008f06:	4602      	mov	r2, r0
 8008f08:	6819      	ldr	r1, [r3, #0]
 8008f0a:	b909      	cbnz	r1, 8008f10 <_sbrk+0xc>
 8008f0c:	4903      	ldr	r1, [pc, #12]	; (8008f1c <_sbrk+0x18>)
 8008f0e:	6019      	str	r1, [r3, #0]
 8008f10:	6818      	ldr	r0, [r3, #0]
 8008f12:	4402      	add	r2, r0
 8008f14:	601a      	str	r2, [r3, #0]
 8008f16:	4770      	bx	lr
 8008f18:	200004c4 	.word	0x200004c4
 8008f1c:	2000078c 	.word	0x2000078c

08008f20 <_init>:
 8008f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f22:	bf00      	nop
 8008f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f26:	bc08      	pop	{r3}
 8008f28:	469e      	mov	lr, r3
 8008f2a:	4770      	bx	lr

08008f2c <_fini>:
 8008f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2e:	bf00      	nop
 8008f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f32:	bc08      	pop	{r3}
 8008f34:	469e      	mov	lr, r3
 8008f36:	4770      	bx	lr
