Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc ram_test.ucf -p
xc6slx9-ftg256-2 ram_test.ngc ram_test.ngd

Reading NGO file "E:/Project/AX309/CD/09_VERILOG/12_ram_test/ram_test.ngc" ...
Loading design module "ipcore_dir/ram_ip.ngc"...
Loading design module
"E:\Project\AX309\CD\09_VERILOG\12_ram_test/chipscope_ila.ngc"...
Loading design module
"E:\Project\AX309\CD\09_VERILOG\12_ram_test/chipscope_icon.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "ram_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 343532 kilobytes

Writing NGD file "ram_test.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "ram_test.bld"...
