Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Sep 21 11:45:45 2015
| Host             : amarillo.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file simple_gmii_top_power_routed.rpt -pb simple_gmii_top_power_summary_routed.pb
| Design           : simple_gmii_top
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.108 |
| Dynamic (W)              | 0.004 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 99.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |      410 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      149 |     63400 |            0.24 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Register               |    <0.001 |      111 |    126800 |            0.09 |
|   CARRY4                 |    <0.001 |        2 |     15850 |            0.01 |
|   LUT as Distributed RAM |    <0.001 |       96 |     19000 |            0.51 |
|   F7/F8 Muxes            |    <0.001 |        5 |     63400 |           <0.01 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |    <0.001 |      324 |       --- |             --- |
| Block RAM                |     0.001 |      0.5 |       135 |            0.37 |
| I/O                      |     0.002 |       52 |       210 |           24.76 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.108 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.003 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.005 |       0.001 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| simple_gmii_top         |     0.004 |
|   core0                 |    <0.001 |
|     ack_sync            |    <0.001 |
|     comp_sync           |    <0.001 |
|     tx_done_sync        |    <0.001 |
|     tx_start_sync       |    <0.001 |
|   regs0                 |    <0.001 |
|   rxbuf                 |     0.001 |
|   txbuf                 |    <0.001 |
|     mem_reg_0_63_0_2    |    <0.001 |
|     mem_reg_0_63_3_5    |    <0.001 |
|     mem_reg_0_63_6_6    |    <0.001 |
|     mem_reg_0_63_7_7    |    <0.001 |
|     mem_reg_128_191_0_2 |    <0.001 |
|     mem_reg_128_191_3_5 |    <0.001 |
|     mem_reg_128_191_6_6 |    <0.001 |
|     mem_reg_128_191_7_7 |    <0.001 |
|     mem_reg_192_255_0_2 |    <0.001 |
|     mem_reg_192_255_3_5 |    <0.001 |
|     mem_reg_192_255_6_6 |    <0.001 |
|     mem_reg_192_255_7_7 |    <0.001 |
|     mem_reg_256_319_0_2 |    <0.001 |
|     mem_reg_256_319_3_5 |    <0.001 |
|     mem_reg_256_319_6_6 |    <0.001 |
|     mem_reg_256_319_7_7 |    <0.001 |
|     mem_reg_320_383_0_2 |    <0.001 |
|     mem_reg_320_383_3_5 |    <0.001 |
|     mem_reg_320_383_6_6 |    <0.001 |
|     mem_reg_320_383_7_7 |    <0.001 |
|     mem_reg_384_447_0_2 |    <0.001 |
|     mem_reg_384_447_3_5 |    <0.001 |
|     mem_reg_384_447_6_6 |    <0.001 |
|     mem_reg_384_447_7_7 |    <0.001 |
|     mem_reg_448_511_0_2 |    <0.001 |
|     mem_reg_448_511_3_5 |    <0.001 |
|     mem_reg_448_511_6_6 |    <0.001 |
|     mem_reg_448_511_7_7 |    <0.001 |
|     mem_reg_64_127_0_2  |    <0.001 |
|     mem_reg_64_127_3_5  |    <0.001 |
|     mem_reg_64_127_6_6  |    <0.001 |
|     mem_reg_64_127_7_7  |    <0.001 |
+-------------------------+-----------+


