<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hw1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hw1_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d594144</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hw1_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d594144</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8ab7949</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/hw1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hw1_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hw1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_61c08adc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/hw1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hw1_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hw1_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/data/hw1.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/data/hw1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/src/hw1.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/src/hw1.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/hw1_v1_0/src/hw1_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hw1_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hw1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hw1_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-04-17T18:45:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2616f732_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53210ad7_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474dd30d_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab7e8cc_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e65e101_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ac3602_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dfe127_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cb8b36_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a440b9d_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1429c185_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147d3471_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52959267_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5d105a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7810e46f_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc54c43_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3ad81b_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac42ed2_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e840a5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c347996_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff13fa6_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6cbaeb_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f68c27f_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c502219_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626cbc76_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527d80d9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131495d5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54368f67_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5ffb20_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5922c0ea_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5664a46b_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619c6136_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac524d_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dd0432_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0f97c0_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3895c7b5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696c04be_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6dc828_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc68d05_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdebe92_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381645da_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364a93e5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b127e1_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137a1970_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d9022c_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4475fd5a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1526fe0_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3387d85f_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313c3063_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cddd1c_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2e88f5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121a58e6_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269cddc8_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e633561_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e551e2_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fd0b7a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39056d92_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107f7b77_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282f62c0_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aaef7_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c50be2_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c7fa62_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8c67b5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119f8fc6_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9ec488_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579af88c_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c8ccc0_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375a035_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b73f78_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2bacad_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229e5552_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52052a26_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4505e0f7_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d75672_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5035a9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2431295_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22865b33_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200a46c6_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10003896_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dfa005_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c53f98_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df7bbac_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6033edc4_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d18fa09_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3023f0a2_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bd5c41_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@929c0e1_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621e5bc3_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6b5535_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292229e_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704e51ee_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d32c905_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d42e2_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75347c26_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a4b748_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22635e4d_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b26612e_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd0fb1d_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fb0f46_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8e6c48_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148a2541_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e507e3_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66068ec1_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1f0e38_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d85ed01_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed71a8_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7295ec13_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5102d5c3_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7022a3c8_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e75b60a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40734430_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c781552_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21595a9c_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1182f82e_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b5657a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d559bae_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34445ca9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efd1dc1_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353185c9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147b2628_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4f9d37_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1754b4e3_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48872a5c_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1607f571_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59020c9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400a753f_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5d7a79_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770629e5_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebcfcf7_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14409c2a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d2c5f9_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac5f1a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7bef8f_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c6714a_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451e7d6e_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7214ef6e_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe0ee51_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37de39f7_ARCHIVE_LOCATION">d:/Documents/Vivado_data/ip_repo/hw1_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ca83d498"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4da8d20c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="038e31ae"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bbd08ad1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
