

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 14:47:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       22|  20.000 ns|  0.220 us|    2|   22|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_376_5  |        0|       20|         2|          1|          1|  0 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln7_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln7"   --->   Operation 8 'read' 'trunc_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln368_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln368"   --->   Operation 9 'read' 'zext_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln13_38_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln13_38"   --->   Operation 10 'read' 'zext_ln13_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln13_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln13_3"   --->   Operation 11 'read' 'select_ln13_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_4"   --->   Operation 12 'read' 'tmp_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln368_cast = zext i4 %zext_ln368_read"   --->   Operation 13 'zext' 'zext_ln368_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln13_38_cast = zext i4 %zext_ln13_38_read"   --->   Operation 14 'zext' 'zext_ln13_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_8 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 19 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 20, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln376 = icmp_eq  i5 %i_8, i5 %tmp_4_read" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 22 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%i_9 = add i5 %i_8, i5 1" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 23 'add' 'i_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc81.split, void %for.end83.loopexit.exitStub" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 24 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.82ns)   --->   "%add_ln377 = add i5 %trunc_ln7_read, i5 %i_8" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 25 'add' 'add_ln377' <Predicate = (!icmp_ln376)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i5 %add_ln377" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 26 'zext' 'zext_ln377' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln377" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 27 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 28 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 29 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln377" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 30 'icmp' 'addr_cmp' <Predicate = (!icmp_ln376)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln377 = store i64 %zext_ln377, i64 %reuse_addr_reg" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 31 'store' 'store_ln377' <Predicate = (!icmp_ln376)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln376 = store i5 %i_9, i5 %i" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 32 'store' 'store_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.03>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 33 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%r_26_7 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8, i4 %select_ln13_3_read, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 34 'bitconcatenate' 'r_26_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%zext_ln377_1 = zext i60 %r_26_7" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 35 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 37 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %this_s_load" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 38 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns) (out node of the LUT)   --->   "%xor_ln377 = xor i64 %reuse_select, i64 %zext_ln377_1" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 39 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.43> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln377 = store i64 %xor_ln377, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 40 'store' 'store_ln377' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln377 = store i64 %xor_ln377, i64 %reuse_reg" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 41 'store' 'store_ln377' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 42 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln13_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln13_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln368]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 0110]
reuse_reg             (alloca           ) [ 0111]
i                     (alloca           ) [ 0110]
trunc_ln7_read        (read             ) [ 0110]
zext_ln368_read       (read             ) [ 0000]
zext_ln13_38_read     (read             ) [ 0000]
select_ln13_3_read    (read             ) [ 0111]
tmp_4_read            (read             ) [ 0110]
zext_ln368_cast       (zext             ) [ 0111]
zext_ln13_38_cast     (zext             ) [ 0111]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_8                   (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln376            (icmp             ) [ 0110]
i_9                   (add              ) [ 0000]
br_ln376              (br               ) [ 0000]
add_ln377             (add              ) [ 0000]
zext_ln377            (zext             ) [ 0000]
this_s_addr           (getelementptr    ) [ 0101]
reuse_addr_reg_load   (load             ) [ 0000]
addr_cmp              (icmp             ) [ 0101]
store_ln377           (store            ) [ 0000]
store_ln376           (store            ) [ 0000]
specloopname_ln342    (specloopname     ) [ 0000]
r_26_7                (bitconcatenate   ) [ 0000]
zext_ln377_1          (zext             ) [ 0000]
reuse_reg_load        (load             ) [ 0000]
this_s_load           (load             ) [ 0000]
reuse_select          (select           ) [ 0000]
xor_ln377             (xor              ) [ 0000]
store_ln377           (store            ) [ 0000]
store_ln377           (store            ) [ 0000]
br_ln376              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln13_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln13_38">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13_38"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln368">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln7_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln7_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln368_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln368_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln13_38_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_38_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="select_ln13_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln13_3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_4_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_s_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="101" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/2 store_ln377/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln368_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln13_38_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_38_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_8_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln376_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="1"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln377_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln377/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln377_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reuse_addr_reg_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="addr_cmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln377_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln376_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="r_26_7_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="60" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="2"/>
<pin id="172" dir="0" index="2" bw="4" slack="2"/>
<pin id="173" dir="0" index="3" bw="4" slack="2"/>
<pin id="174" dir="0" index="4" bw="4" slack="2"/>
<pin id="175" dir="0" index="5" bw="4" slack="2"/>
<pin id="176" dir="0" index="6" bw="4" slack="2"/>
<pin id="177" dir="0" index="7" bw="4" slack="2"/>
<pin id="178" dir="0" index="8" bw="4" slack="2"/>
<pin id="179" dir="1" index="9" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_26_7/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln377_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="60" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="reuse_reg_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="2"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="reuse_select_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln377_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="60" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln377/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln377_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="2"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reuse_addr_reg_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="214" class="1005" name="reuse_reg_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln7_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="select_ln13_3_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="2"/>
<pin id="235" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13_3_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_4_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="zext_ln368_cast_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2"/>
<pin id="245" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln368_cast "/>
</bind>
</comp>

<comp id="250" class="1005" name="zext_ln13_38_cast_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="2"/>
<pin id="252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13_38_cast "/>
</bind>
</comp>

<comp id="261" class="1005" name="this_s_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="addr_cmp_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="62" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="134" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="169" pin="9"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="93" pin="7"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="44" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="217"><net_src comp="48" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="224"><net_src comp="52" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="231"><net_src comp="56" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="236"><net_src comp="74" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="241"><net_src comp="80" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="246"><net_src comp="103" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="169" pin=7"/></net>

<net id="253"><net_src comp="107" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="169" pin=8"/></net>

<net id="264"><net_src comp="86" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="270"><net_src comp="153" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {3 }
 - Input state : 
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : tmp_4 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : select_ln13_3 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : zext_ln13_38 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : zext_ln368 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : trunc_ln7 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_376_5 : this_s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln376 : 1
		i_9 : 1
		br_ln376 : 2
		add_ln377 : 1
		zext_ln377 : 2
		this_s_addr : 3
		this_s_load : 4
		addr_cmp : 3
		store_ln377 : 3
		store_ln376 : 2
	State 3
		zext_ln377_1 : 1
		reuse_select : 1
		xor_ln377 : 2
		store_ln377 : 2
		store_ln377 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|  select  |      reuse_select_fu_188      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln377_fu_195       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln376_fu_129       |    0    |    9    |
|          |        addr_cmp_fu_153        |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    add   |           i_9_fu_134          |    0    |    12   |
|          |        add_ln377_fu_140       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln7_read_read_fu_56   |    0    |    0    |
|          |   zext_ln368_read_read_fu_62  |    0    |    0    |
|   read   |  zext_ln13_38_read_read_fu_68 |    0    |    0    |
|          | select_ln13_3_read_read_fu_74 |    0    |    0    |
|          |     tmp_4_read_read_fu_80     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     zext_ln368_cast_fu_103    |    0    |    0    |
|   zext   |    zext_ln13_38_cast_fu_107   |    0    |    0    |
|          |       zext_ln377_fu_145       |    0    |    0    |
|          |      zext_ln377_1_fu_181      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         r_26_7_fu_169         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   190   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     addr_cmp_reg_267     |    1   |
|         i_reg_221        |    5   |
|  reuse_addr_reg_reg_207  |   64   |
|     reuse_reg_reg_214    |   64   |
|select_ln13_3_read_reg_233|    4   |
|    this_s_addr_reg_261   |    5   |
|    tmp_4_read_reg_238    |    5   |
|  trunc_ln7_read_reg_228  |    5   |
| zext_ln13_38_cast_reg_250|    8   |
|  zext_ln368_cast_reg_243 |    8   |
+--------------------------+--------+
|           Total          |   169  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   169  |   199  |
+-----------+--------+--------+--------+
