Classic Timing Analyzer report for Mercury
Sun Nov 11 11:50:49 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'FPGA_CLK6IN'
  7. Clock Hold: 'IFCLK'
  8. Clock Hold: 'FPGA_CLK6IN'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                          ; To                                                                                                                                                      ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.425 ns                         ; FLAGC                                                                                                         ; SLWR~reg0                                                                                                                                               ; --          ; IFCLK       ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 20.769 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]               ; DEBUG_LED2                                                                                                                                              ; FPGA_CLK6IN ; --          ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 1.341 ns                         ; CDOUT_P                                                                                                       ; Tx_q[0]                                                                                                                                                 ; --          ; FPGA_CLK6IN ; 0            ;
; Clock Setup: 'FPGA_CLK6IN'   ; -6.766 ns ; 125.00 MHz ( period = 8.000 ns ) ; 67.72 MHz ( period = 14.766 ns ) ; frequency[3]                                                                                                  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 7804         ;
; Clock Setup: 'IFCLK'         ; 3.638 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 73.77 MHz ( period = 13.556 ns ) ; Rx_fifo_enable                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.391 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0 ; IFCLK       ; IFCLK       ; 0            ;
; Clock Hold: 'FPGA_CLK6IN'    ; 0.499 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                               ;                                                                                                                                                         ;             ;             ; 7804         ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 125 MHz            ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; IFCLK              ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; clock              ;                 ; clock                   ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; IFCLK              ; User Pin ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FPGA_CLK6IN     ; clock              ; User Pin ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.212 ns                 ; 6.574 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.232 ns                 ; 6.594 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.221 ns                 ; 6.554 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.241 ns                 ; 6.574 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.228 ns                 ; 6.550 ns                ;
; 3.678 ns                                ; 74.21 MHz ( period = 13.476 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.248 ns                 ; 6.570 ns                ;
; 3.715 ns                                ; 74.62 MHz ( period = 13.402 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.455 ns                ;
; 3.801 ns                                ; 75.59 MHz ( period = 13.230 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.369 ns                ;
; 3.887 ns                                ; 76.58 MHz ( period = 13.058 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.283 ns                ;
; 3.973 ns                                ; 77.60 MHz ( period = 12.886 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.197 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.243 ns                 ; 6.210 ns                ;
; 4.033 ns                                ; 78.33 MHz ( period = 12.766 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.263 ns                 ; 6.230 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.242 ns                 ; 6.200 ns                ;
; 4.042 ns                                ; 78.44 MHz ( period = 12.748 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.262 ns                 ; 6.220 ns                ;
; 4.059 ns                                ; 78.65 MHz ( period = 12.714 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.111 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 6.165 ns                ;
; 4.073 ns                                ; 78.83 MHz ( period = 12.686 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.258 ns                 ; 6.185 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.234 ns                 ; 6.137 ns                ;
; 4.097 ns                                ; 79.13 MHz ( period = 12.638 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.254 ns                 ; 6.157 ns                ;
; 4.145 ns                                ; 79.73 MHz ( period = 12.542 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 6.025 ns                ;
; 4.231 ns                                ; 80.84 MHz ( period = 12.370 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.939 ns                ;
; 4.317 ns                                ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.853 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.239 ns                 ; 5.849 ns                ;
; 4.390 ns                                ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.259 ns                 ; 5.869 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.236 ns                 ; 5.839 ns                ;
; 4.397 ns                                ; 83.07 MHz ( period = 12.038 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.256 ns                 ; 5.859 ns                ;
; 4.507 ns                                ; 84.62 MHz ( period = 11.818 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.663 ns                ;
; 4.593 ns                                ; 85.87 MHz ( period = 11.646 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.577 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.193 ns                 ; 5.584 ns                ;
; 4.609 ns                                ; 86.10 MHz ( period = 11.614 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.213 ns                 ; 5.604 ns                ;
; 4.679 ns                                ; 87.15 MHz ( period = 11.474 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.491 ns                ;
; 4.765 ns                                ; 88.48 MHz ( period = 11.302 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.170 ns                 ; 5.405 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.226 ns                 ; 5.442 ns                ;
; 4.784 ns                                ; 88.78 MHz ( period = 11.264 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.246 ns                 ; 5.462 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.218 ns                 ; 5.385 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.238 ns                 ; 5.405 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.231 ns                 ; 5.398 ns                ;
; 4.833 ns                                ; 89.56 MHz ( period = 11.166 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.251 ns                 ; 5.418 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; 4.834 ns                                ; 89.57 MHz ( period = 11.164 ns )                    ; Rx_fifo_enable ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 10.230 ns                 ; 5.396 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                ; To                                       ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; -6.766 ns                               ; 67.72 MHz ( period = 14.766 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 16.023 ns               ;
; -6.749 ns                               ; 67.80 MHz ( period = 14.749 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 16.006 ns               ;
; -6.419 ns                               ; 69.35 MHz ( period = 14.419 ns )                    ; frequency[2]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.676 ns               ;
; -6.297 ns                               ; 69.94 MHz ( period = 14.297 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 14.040 ns               ;
; -6.234 ns                               ; 70.25 MHz ( period = 14.234 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.927 ns               ;
; -6.232 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; frequency[21]                                                       ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.489 ns               ;
; -6.231 ns                               ; 70.27 MHz ( period = 14.231 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.924 ns               ;
; -6.229 ns                               ; 70.28 MHz ( period = 14.229 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.922 ns               ;
; -6.224 ns                               ; 70.30 MHz ( period = 14.224 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.917 ns               ;
; -6.211 ns                               ; 70.37 MHz ( period = 14.211 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.954 ns               ;
; -6.183 ns                               ; 70.51 MHz ( period = 14.183 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.886 ns               ;
; -6.173 ns                               ; 70.56 MHz ( period = 14.173 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.912 ns               ;
; -6.161 ns                               ; 70.62 MHz ( period = 14.161 ns )                    ; frequency[0]                                                        ; SPI:Alex_SPI_Tx|SPI_data                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.418 ns               ;
; -6.151 ns                               ; 70.67 MHz ( period = 14.151 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.850 ns               ;
; -6.148 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.841 ns               ;
; -6.145 ns                               ; 70.70 MHz ( period = 14.145 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.838 ns               ;
; -6.143 ns                               ; 70.71 MHz ( period = 14.143 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.836 ns               ;
; -6.138 ns                               ; 70.73 MHz ( period = 14.138 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.831 ns               ;
; -6.125 ns                               ; 70.80 MHz ( period = 14.125 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.868 ns               ;
; -6.097 ns                               ; 70.94 MHz ( period = 14.097 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.800 ns               ;
; -6.087 ns                               ; 70.99 MHz ( period = 14.087 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.826 ns               ;
; -6.065 ns                               ; 71.10 MHz ( period = 14.065 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.764 ns               ;
; -6.062 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.755 ns               ;
; -6.059 ns                               ; 71.13 MHz ( period = 14.059 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.752 ns               ;
; -6.057 ns                               ; 71.14 MHz ( period = 14.057 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.750 ns               ;
; -6.052 ns                               ; 71.16 MHz ( period = 14.052 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.745 ns               ;
; -6.039 ns                               ; 71.23 MHz ( period = 14.039 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.782 ns               ;
; -6.011 ns                               ; 71.37 MHz ( period = 14.011 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.714 ns               ;
; -6.001 ns                               ; 71.42 MHz ( period = 14.001 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.740 ns               ;
; -5.985 ns                               ; 71.51 MHz ( period = 13.985 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.719 ns               ;
; -5.981 ns                               ; 71.53 MHz ( period = 13.981 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.715 ns               ;
; -5.979 ns                               ; 71.54 MHz ( period = 13.979 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.678 ns               ;
; -5.976 ns                               ; 71.55 MHz ( period = 13.976 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.669 ns               ;
; -5.973 ns                               ; 71.57 MHz ( period = 13.973 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.703 ns               ;
; -5.973 ns                               ; 71.57 MHz ( period = 13.973 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.666 ns               ;
; -5.971 ns                               ; 71.58 MHz ( period = 13.971 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.714 ns               ;
; -5.971 ns                               ; 71.58 MHz ( period = 13.971 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.664 ns               ;
; -5.966 ns                               ; 71.60 MHz ( period = 13.966 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.665 ns               ;
; -5.966 ns                               ; 71.60 MHz ( period = 13.966 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.659 ns               ;
; -5.953 ns                               ; 71.67 MHz ( period = 13.953 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.696 ns               ;
; -5.931 ns                               ; 71.78 MHz ( period = 13.931 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.670 ns               ;
; -5.925 ns                               ; 71.81 MHz ( period = 13.925 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.628 ns               ;
; -5.915 ns                               ; 71.86 MHz ( period = 13.915 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.654 ns               ;
; -5.899 ns                               ; 71.95 MHz ( period = 13.899 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.633 ns               ;
; -5.895 ns                               ; 71.97 MHz ( period = 13.895 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.629 ns               ;
; -5.893 ns                               ; 71.98 MHz ( period = 13.893 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.592 ns               ;
; -5.890 ns                               ; 71.99 MHz ( period = 13.890 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.583 ns               ;
; -5.887 ns                               ; 72.01 MHz ( period = 13.887 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.617 ns               ;
; -5.887 ns                               ; 72.01 MHz ( period = 13.887 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.580 ns               ;
; -5.885 ns                               ; 72.02 MHz ( period = 13.885 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.628 ns               ;
; -5.885 ns                               ; 72.02 MHz ( period = 13.885 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.578 ns               ;
; -5.884 ns                               ; 72.03 MHz ( period = 13.884 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.618 ns               ;
; -5.880 ns                               ; 72.05 MHz ( period = 13.880 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.573 ns               ;
; -5.880 ns                               ; 72.05 MHz ( period = 13.880 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.579 ns               ;
; -5.867 ns                               ; 72.11 MHz ( period = 13.867 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.610 ns               ;
; -5.845 ns                               ; 72.23 MHz ( period = 13.845 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.584 ns               ;
; -5.840 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|data_count[3]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.097 ns               ;
; -5.840 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|data_count[0]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.097 ns               ;
; -5.840 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|data_count[1]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.097 ns               ;
; -5.840 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|data_count[2]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.097 ns               ;
; -5.839 ns                               ; 72.26 MHz ( period = 13.839 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.542 ns               ;
; -5.829 ns                               ; 72.31 MHz ( period = 13.829 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.568 ns               ;
; -5.823 ns                               ; 72.34 MHz ( period = 13.823 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|data_count[3]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.080 ns               ;
; -5.823 ns                               ; 72.34 MHz ( period = 13.823 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|data_count[0]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.080 ns               ;
; -5.823 ns                               ; 72.34 MHz ( period = 13.823 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|data_count[1]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.080 ns               ;
; -5.823 ns                               ; 72.34 MHz ( period = 13.823 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|data_count[2]            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 15.080 ns               ;
; -5.813 ns                               ; 72.40 MHz ( period = 13.813 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.547 ns               ;
; -5.809 ns                               ; 72.42 MHz ( period = 13.809 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.543 ns               ;
; -5.807 ns                               ; 72.43 MHz ( period = 13.807 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.506 ns               ;
; -5.804 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.497 ns               ;
; -5.801 ns                               ; 72.46 MHz ( period = 13.801 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.531 ns               ;
; -5.801 ns                               ; 72.46 MHz ( period = 13.801 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.494 ns               ;
; -5.799 ns                               ; 72.47 MHz ( period = 13.799 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.542 ns               ;
; -5.799 ns                               ; 72.47 MHz ( period = 13.799 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.492 ns               ;
; -5.798 ns                               ; 72.47 MHz ( period = 13.798 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.532 ns               ;
; -5.794 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.493 ns               ;
; -5.794 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.487 ns               ;
; -5.788 ns                               ; 72.53 MHz ( period = 13.788 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.491 ns               ;
; -5.783 ns                               ; 72.55 MHz ( period = 13.783 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.486 ns               ;
; -5.783 ns                               ; 72.55 MHz ( period = 13.783 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.513 ns               ;
; -5.782 ns                               ; 72.56 MHz ( period = 13.782 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.485 ns               ;
; -5.782 ns                               ; 72.56 MHz ( period = 13.782 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.485 ns               ;
; -5.781 ns                               ; 72.56 MHz ( period = 13.781 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.524 ns               ;
; -5.778 ns                               ; 72.58 MHz ( period = 13.778 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.481 ns               ;
; -5.777 ns                               ; 72.58 MHz ( period = 13.777 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.480 ns               ;
; -5.775 ns                               ; 72.60 MHz ( period = 13.775 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.478 ns               ;
; -5.775 ns                               ; 72.60 MHz ( period = 13.775 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.487 ns               ;
; -5.775 ns                               ; 72.60 MHz ( period = 13.775 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.487 ns               ;
; -5.774 ns                               ; 72.60 MHz ( period = 13.774 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.486 ns               ;
; -5.769 ns                               ; 72.63 MHz ( period = 13.769 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.481 ns               ;
; -5.768 ns                               ; 72.63 MHz ( period = 13.768 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.480 ns               ;
; -5.765 ns                               ; 72.65 MHz ( period = 13.765 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.477 ns               ;
; -5.759 ns                               ; 72.68 MHz ( period = 13.759 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.498 ns               ;
; -5.753 ns                               ; 72.71 MHz ( period = 13.753 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.456 ns               ;
; -5.743 ns                               ; 72.76 MHz ( period = 13.743 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.482 ns               ;
; -5.727 ns                               ; 72.85 MHz ( period = 13.727 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.461 ns               ;
; -5.723 ns                               ; 72.87 MHz ( period = 13.723 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.457 ns               ;
; -5.721 ns                               ; 72.88 MHz ( period = 13.721 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.420 ns               ;
; -5.718 ns                               ; 72.90 MHz ( period = 13.718 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.411 ns               ;
; -5.715 ns                               ; 72.91 MHz ( period = 13.715 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.445 ns               ;
; -5.715 ns                               ; 72.91 MHz ( period = 13.715 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.408 ns               ;
; -5.713 ns                               ; 72.92 MHz ( period = 13.713 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.456 ns               ;
; -5.713 ns                               ; 72.92 MHz ( period = 13.713 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.406 ns               ;
; -5.712 ns                               ; 72.93 MHz ( period = 13.712 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.446 ns               ;
; -5.709 ns                               ; 72.94 MHz ( period = 13.709 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.708 ns                  ; 13.417 ns               ;
; -5.708 ns                               ; 72.95 MHz ( period = 13.708 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.401 ns               ;
; -5.708 ns                               ; 72.95 MHz ( period = 13.708 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.407 ns               ;
; -5.702 ns                               ; 72.98 MHz ( period = 13.702 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.405 ns               ;
; -5.697 ns                               ; 73.01 MHz ( period = 13.697 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.427 ns               ;
; -5.697 ns                               ; 73.01 MHz ( period = 13.697 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.400 ns               ;
; -5.696 ns                               ; 73.01 MHz ( period = 13.696 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.399 ns               ;
; -5.696 ns                               ; 73.01 MHz ( period = 13.696 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.399 ns               ;
; -5.692 ns                               ; 73.04 MHz ( period = 13.692 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.395 ns               ;
; -5.691 ns                               ; 73.04 MHz ( period = 13.691 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.394 ns               ;
; -5.689 ns                               ; 73.05 MHz ( period = 13.689 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.392 ns               ;
; -5.689 ns                               ; 73.05 MHz ( period = 13.689 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.401 ns               ;
; -5.689 ns                               ; 73.05 MHz ( period = 13.689 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.401 ns               ;
; -5.688 ns                               ; 73.06 MHz ( period = 13.688 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.400 ns               ;
; -5.683 ns                               ; 73.08 MHz ( period = 13.683 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.395 ns               ;
; -5.682 ns                               ; 73.09 MHz ( period = 13.682 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.394 ns               ;
; -5.679 ns                               ; 73.10 MHz ( period = 13.679 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.391 ns               ;
; -5.673 ns                               ; 73.14 MHz ( period = 13.673 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.412 ns               ;
; -5.667 ns                               ; 73.17 MHz ( period = 13.667 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.370 ns               ;
; -5.657 ns                               ; 73.22 MHz ( period = 13.657 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.396 ns               ;
; -5.645 ns                               ; 73.29 MHz ( period = 13.645 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.379 ns               ;
; -5.641 ns                               ; 73.31 MHz ( period = 13.641 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.375 ns               ;
; -5.637 ns                               ; 73.33 MHz ( period = 13.637 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.371 ns               ;
; -5.635 ns                               ; 73.34 MHz ( period = 13.635 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[40] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.334 ns               ;
; -5.629 ns                               ; 73.37 MHz ( period = 13.629 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.359 ns               ;
; -5.627 ns                               ; 73.38 MHz ( period = 13.627 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.370 ns               ;
; -5.626 ns                               ; 73.39 MHz ( period = 13.626 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.360 ns               ;
; -5.623 ns                               ; 73.41 MHz ( period = 13.623 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.708 ns                  ; 13.331 ns               ;
; -5.623 ns                               ; 73.41 MHz ( period = 13.623 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.357 ns               ;
; -5.622 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.321 ns               ;
; -5.621 ns                               ; 73.42 MHz ( period = 13.621 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.364 ns               ;
; -5.620 ns                               ; 73.42 MHz ( period = 13.620 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.354 ns               ;
; -5.616 ns                               ; 73.44 MHz ( period = 13.616 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.319 ns               ;
; -5.616 ns                               ; 73.44 MHz ( period = 13.616 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.350 ns               ;
; -5.611 ns                               ; 73.47 MHz ( period = 13.611 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.341 ns               ;
; -5.611 ns                               ; 73.47 MHz ( period = 13.611 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.314 ns               ;
; -5.610 ns                               ; 73.48 MHz ( period = 13.610 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.313 ns               ;
; -5.610 ns                               ; 73.48 MHz ( period = 13.610 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.313 ns               ;
; -5.609 ns                               ; 73.48 MHz ( period = 13.609 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.343 ns               ;
; -5.606 ns                               ; 73.50 MHz ( period = 13.606 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.309 ns               ;
; -5.605 ns                               ; 73.50 MHz ( period = 13.605 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.308 ns               ;
; -5.603 ns                               ; 73.51 MHz ( period = 13.603 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.306 ns               ;
; -5.603 ns                               ; 73.51 MHz ( period = 13.603 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.315 ns               ;
; -5.603 ns                               ; 73.51 MHz ( period = 13.603 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.315 ns               ;
; -5.602 ns                               ; 73.52 MHz ( period = 13.602 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.314 ns               ;
; -5.599 ns                               ; 73.53 MHz ( period = 13.599 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.333 ns               ;
; -5.598 ns                               ; 73.54 MHz ( period = 13.598 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.332 ns               ;
; -5.597 ns                               ; 73.55 MHz ( period = 13.597 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.309 ns               ;
; -5.596 ns                               ; 73.55 MHz ( period = 13.596 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.308 ns               ;
; -5.596 ns                               ; 73.55 MHz ( period = 13.596 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.339 ns               ;
; -5.593 ns                               ; 73.57 MHz ( period = 13.593 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.305 ns               ;
; -5.591 ns                               ; 73.58 MHz ( period = 13.591 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.334 ns               ;
; -5.587 ns                               ; 73.60 MHz ( period = 13.587 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.326 ns               ;
; -5.587 ns                               ; 73.60 MHz ( period = 13.587 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.330 ns               ;
; -5.582 ns                               ; 73.63 MHz ( period = 13.582 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.325 ns               ;
; -5.574 ns                               ; 73.67 MHz ( period = 13.574 ns )                    ; frequency[3]                                                        ; SPI:Alex_SPI_Tx|spi_state.000            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 14.831 ns               ;
; -5.559 ns                               ; 73.75 MHz ( period = 13.559 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.293 ns               ;
; -5.557 ns                               ; 73.76 MHz ( period = 13.557 ns )                    ; frequency[1]                                                        ; SPI:Alex_SPI_Tx|spi_state.000            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 9.257 ns                  ; 14.814 ns               ;
; -5.555 ns                               ; 73.77 MHz ( period = 13.555 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.289 ns               ;
; -5.551 ns                               ; 73.80 MHz ( period = 13.551 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.285 ns               ;
; -5.543 ns                               ; 73.84 MHz ( period = 13.543 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.273 ns               ;
; -5.541 ns                               ; 73.85 MHz ( period = 13.541 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.284 ns               ;
; -5.540 ns                               ; 73.86 MHz ( period = 13.540 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[42] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.274 ns               ;
; -5.537 ns                               ; 73.87 MHz ( period = 13.537 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[21]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.271 ns               ;
; -5.537 ns                               ; 73.87 MHz ( period = 13.537 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~55 ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[44] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.708 ns                  ; 13.245 ns               ;
; -5.536 ns                               ; 73.88 MHz ( period = 13.536 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[18]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.699 ns                  ; 13.235 ns               ;
; -5.535 ns                               ; 73.88 MHz ( period = 13.535 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.278 ns               ;
; -5.534 ns                               ; 73.89 MHz ( period = 13.534 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.268 ns               ;
; -5.533 ns                               ; 73.89 MHz ( period = 13.533 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.724 ns                  ; 13.257 ns               ;
; -5.530 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[13]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.264 ns               ;
; -5.530 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[16]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.233 ns               ;
; -5.528 ns                               ; 73.92 MHz ( period = 13.528 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[10]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.221 ns               ;
; -5.527 ns                               ; 73.93 MHz ( period = 13.527 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.724 ns                  ; 13.251 ns               ;
; -5.525 ns                               ; 73.94 MHz ( period = 13.525 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[20]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.730 ns                  ; 13.255 ns               ;
; -5.525 ns                               ; 73.94 MHz ( period = 13.525 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[4]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.218 ns               ;
; -5.525 ns                               ; 73.94 MHz ( period = 13.525 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[17]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.228 ns               ;
; -5.524 ns                               ; 73.94 MHz ( period = 13.524 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.227 ns               ;
; -5.524 ns                               ; 73.94 MHz ( period = 13.524 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.227 ns               ;
; -5.523 ns                               ; 73.95 MHz ( period = 13.523 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[2]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.257 ns               ;
; -5.523 ns                               ; 73.95 MHz ( period = 13.523 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[1]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.216 ns               ;
; -5.521 ns                               ; 73.96 MHz ( period = 13.521 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[19]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[47] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.224 ns               ;
; -5.520 ns                               ; 73.96 MHz ( period = 13.520 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[7]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.223 ns               ;
; -5.519 ns                               ; 73.97 MHz ( period = 13.519 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.222 ns               ;
; -5.518 ns                               ; 73.98 MHz ( period = 13.518 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[5]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[39] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.693 ns                  ; 13.211 ns               ;
; -5.517 ns                               ; 73.98 MHz ( period = 13.517 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[9]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.703 ns                  ; 13.220 ns               ;
; -5.517 ns                               ; 73.98 MHz ( period = 13.517 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.229 ns               ;
; -5.517 ns                               ; 73.98 MHz ( period = 13.517 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[0]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.229 ns               ;
; -5.516 ns                               ; 73.99 MHz ( period = 13.516 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[12]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.228 ns               ;
; -5.513 ns                               ; 74.00 MHz ( period = 13.513 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[14]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.247 ns               ;
; -5.512 ns                               ; 74.01 MHz ( period = 13.512 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[15]    ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.734 ns                  ; 13.246 ns               ;
; -5.511 ns                               ; 74.01 MHz ( period = 13.511 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.223 ns               ;
; -5.510 ns                               ; 74.02 MHz ( period = 13.510 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[3]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[45] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.253 ns               ;
; -5.510 ns                               ; 74.02 MHz ( period = 13.510 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[8]     ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.222 ns               ;
; -5.507 ns                               ; 74.04 MHz ( period = 13.507 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[11]    ; FIR_top:FIR|MAC:MAC_inst_Q|mult_temp[43] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.712 ns                  ; 13.219 ns               ;
; -5.505 ns                               ; 74.05 MHz ( period = 13.505 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[6]     ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[38] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.743 ns                  ; 13.248 ns               ;
; -5.501 ns                               ; 74.07 MHz ( period = 13.501 ns )                    ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|cROM:cROM_inst|data[23]~56 ; FIR_top:FIR|MAC:MAC_inst_I|mult_temp[41] ; FPGA_CLK6IN ; FPGA_CLK6IN ; 8.000 ns                    ; 7.739 ns                  ; 13.240 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                     ;                                          ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 1.542 ns                 ;
; 0.402 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 1.532 ns                 ;
; 0.402 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.516 ns                 ;
; 0.433 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.097 ns                   ; 1.530 ns                 ;
; 0.446 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 1.553 ns                 ;
; 0.452 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 1.565 ns                 ;
; 0.476 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.038 ns                   ; 1.514 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                      ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                      ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                     ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                          ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                               ; state_sync.0000                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                               ; state_sync.0100                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                              ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                     ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                 ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                   ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                   ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                   ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.750 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.757 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 1.908 ns                 ;
; 0.759 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.873 ns                 ;
; 0.760 ns                                ; state_sync.0000                                                                                                               ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.781 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 1.911 ns                 ;
; 0.798 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.912 ns                 ;
; 0.810 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.673 ns                   ; 1.483 ns                 ;
; 0.813 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.673 ns                   ; 1.486 ns                 ;
; 0.814 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.928 ns                 ;
; 0.814 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 1.965 ns                 ;
; 0.814 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 1.965 ns                 ;
; 0.816 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.930 ns                 ;
; 0.822 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 1.929 ns                 ;
; 0.822 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.936 ns                 ;
; 0.823 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 1.953 ns                 ;
; 0.824 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 1.937 ns                 ;
; 0.828 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 1.979 ns                 ;
; 0.828 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[4]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.145 ns                 ;
; 0.829 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg4 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 1.943 ns                 ;
; 0.830 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 1.937 ns                 ;
; 0.834 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.673 ns                   ; 1.507 ns                 ;
; 0.838 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 1.951 ns                 ;
; 0.839 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.097 ns                   ; 1.936 ns                 ;
; 0.843 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.097 ns                   ; 1.940 ns                 ;
; 0.845 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 1.958 ns                 ;
; 0.854 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.038 ns                   ; 1.892 ns                 ;
; 0.855 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 1.962 ns                 ;
; 0.857 ns                                ; Rx_control_2[7]                                                                                                               ; frequency_HZ[23]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.859 ns                 ;
; 0.857 ns                                ; Rx_control_1[1]                                                                                                               ; frequency_HZ[25]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.859 ns                 ;
; 0.860 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.673 ns                   ; 1.533 ns                 ;
; 0.865 ns                                ; Rx_control_3[2]                                                                                                               ; frequency_HZ[10]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.867 ns                                ; Rx_control_3[4]                                                                                                               ; frequency_HZ[12]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.869 ns                                ; Rx_control_3[6]                                                                                                               ; frequency_HZ[14]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.871 ns                 ;
; 0.871 ns                                ; Rx_control_4[6]                                                                                                               ; frequency_HZ[6]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.873 ns                 ;
; 0.872 ns                                ; Rx_control_4[1]                                                                                                               ; frequency_HZ[1]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.874 ns                 ;
; 0.873 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.038 ns                   ; 1.911 ns                 ;
; 0.893 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[4]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.896 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[11]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.898 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[10]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[3]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.216 ns                 ;
; 0.901 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.905 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[8]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.906 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[6]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.908 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[2]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.225 ns                 ;
; 0.910 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                 ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.924 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[1]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.955 ns                                ; debounce:de_dash|pb_history[3]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.957 ns                 ;
; 1.015 ns                                ; state_FX[3]                                                                                                                   ; state_FX[0]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.017 ns                 ;
; 1.038 ns                                ; Rx_control_2[5]                                                                                                               ; frequency_HZ[21]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.039 ns                 ;
; 1.042 ns                                ; Rx_control_2[1]                                                                                                               ; frequency_HZ[17]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.044 ns                 ;
; 1.043 ns                                ; Rx_control_2[2]                                                                                                               ; frequency_HZ[18]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.045 ns                 ;
; 1.045 ns                                ; Rx_control_1[0]                                                                                                               ; frequency_HZ[24]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.057 ns                                ; state_FX[2]                                                                                                                   ; SLRD~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.057 ns                 ;
; 1.067 ns                                ; state_sync.0000                                                                                                               ; state_sync.0001                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.069 ns                 ;
; 1.076 ns                                ; state_FX[0]                                                                                                                   ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.078 ns                 ;
; 1.093 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 2.244 ns                 ;
; 1.093 ns                                ; state_FX[2]                                                                                                                   ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.095 ns                 ;
; 1.099 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[8]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.416 ns                 ;
; 1.111 ns                                ; Rx_control_2[6]                                                                                                               ; frequency_HZ[22]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.113 ns                 ;
; 1.119 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[1]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.120 ns                 ;
; 1.126 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.129 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 2.259 ns                 ;
; 1.146 ns                                ; state_sync.0001                                                                                                               ; state_sync.0010                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.146 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~porta_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.673 ns                   ; 1.819 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                      ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                      ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.114 ns                   ; 2.263 ns                 ;
; 1.150 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg7 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 2.301 ns                 ;
; 1.150 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.467 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.155 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[6]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.472 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                      ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                     ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[2]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[3]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[9]                                                                                                      ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                     ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                     ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                    ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; Rx_control_3[1]                                                                                                               ; frequency_HZ[9]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                      ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                      ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                      ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                      ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[5]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Rx_control_3[5]                                                                                                               ; frequency_HZ[13]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; Rx_control_3[3]                                                                                                               ; frequency_HZ[11]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Rx_control_3[7]                                                                                                               ; frequency_HZ[15]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.097 ns                   ; 2.264 ns                 ;
; 1.168 ns                                ; Rx_control_3[0]                                                                                                               ; frequency_HZ[8]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[2]                                                                                                     ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                     ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                     ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                    ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|pb_history[0]                                                                                                 ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[4]                                                                                                     ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                      ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                      ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                     ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                      ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                      ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                     ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                      ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                      ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                     ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                     ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                     ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                    ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                     ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                     ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                    ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[9]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Rx_control_2[4]                                                                                                               ; frequency_HZ[20]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; debounce:de_dash|pb_history[0]                                                                                                ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; debounce:de_dot|pb_history[3]                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; debounce:de_dash|pb_history[1]                                                                                                ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[18]                                                                                                     ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[18]                                                                                                    ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; CC_sync_count[1]                                                                                                              ; CC_sync_count[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.151 ns                   ; 2.324 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe7a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_h09:dffpipe6|dffe8a[7]                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[9]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.491 ns                 ;
; 1.175 ns                                ; debounce:de_dot|pb_history[2]                                                                                                 ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.317 ns                   ; 1.493 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; debounce:de_dash|pb_history[2]                                                                                                ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|parity_ff                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; state_sync.0000                                                                                                               ; got_sync                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.185 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.097 ns                   ; 2.282 ns                 ;
; 1.186 ns                                ; Rx_control_4[3]                                                                                                               ; frequency_HZ[3]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.009 ns                   ; 1.195 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.188 ns                                ; CC_sync_count[8]                                                                                                              ; CC_sync_count[8]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.189 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 2.319 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 2.320 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.194 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 2.307 ns                 ;
; 1.198 ns                                ; state_sync.0100                                                                                                               ; Rx_fifo_enable                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 2.308 ns                 ;
; 1.202 ns                                ; state_FX[2]                                                                                                                   ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.203 ns                                ; Rx_control_1[5]                                                                                                               ; frequency_HZ[29]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.203 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~porta_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.107 ns                   ; 2.310 ns                 ;
; 1.204 ns                                ; Rx_control_2[3]                                                                                                               ; frequency_HZ[19]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                     ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                     ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                    ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.113 ns                   ; 2.317 ns                 ;
; 1.206 ns                                ; Rx_control_1[4]                                                                                                               ; frequency_HZ[28]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[2]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[0]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|a_graycounter_lk6:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; state_FX[0]                                                                                                                   ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 1.130 ns                   ; 2.337 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.214 ns                                ; Rx_control_4[5]                                                                                                               ; frequency_HZ[5]                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                      ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                      ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                     ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                      ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                      ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK6IN'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                  ; SPI:Alex_SPI_Tx|spi_state.000                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                     ; CCcount[1]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                     ; CCcount[2]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                     ; CCcount[0]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                     ; CCcount[3]                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; reset_count[0]                                                                                                                 ; reset_count[0]                                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[0]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[2]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[1]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                     ; cic_10_1_3_nofraction:cic_Q_1|cur_count[3]                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                   ; FIR_top:FIR|cROM_Sequencer:cROM_seq_inst|sequence_counter[2]                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[1]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[0]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                      ; cic_8_1_5_nofraction:cic_I_2|cur_count[2]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_wren                                                                                                          ; FIR_top:FIR|buff_wren                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|coeff_reset                                                                                                        ; FIR_top:FIR|coeff_reset                                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[0]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                      ; cic_4_1_8_nofraction:cic_I_3|cur_count[1]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[0]                                                                                                   ; FIR_top:FIR|cycle_counter[0]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[1]                                                                                                   ; FIR_top:FIR|cycle_counter[1]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[2]                                                                                                   ; FIR_top:FIR|cycle_counter[2]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[3]                                                                                                   ; FIR_top:FIR|cycle_counter[3]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[5]                                                                                                   ; FIR_top:FIR|cycle_counter[5]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[7]                                                                                                   ; FIR_top:FIR|cycle_counter[7]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[6]                                                                                                   ; FIR_top:FIR|cycle_counter[6]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[4]                                                                                                   ; FIR_top:FIR|cycle_counter[4]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|cycle_counter[8]                                                                                                   ; FIR_top:FIR|cycle_counter[8]                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|stb_state[1]                                                                                                       ; FIR_top:FIR|stb_state[1]                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.DO_MAC                                                                                                       ; FIR_top:FIR|state.DO_MAC                                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|state.IDLE_STATE                                                                                                   ; FIR_top:FIR|state.IDLE_STATE                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|strobe_out                                                                                                         ; FIR_top:FIR|strobe_out                                                                                                                                 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_rden                                                                                                           ; FIR_top:FIR|mac_rden                                                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|buff_rden                                                                                                          ; FIR_top:FIR|buff_rden                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIR_top:FIR|mac_reset                                                                                                          ; FIR_top:FIR|mac_reset                                                                                                                                  ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[1]                                                                                                                    ; register[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[6]                                                                                                                    ; register[6]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[3]                                                                                                                    ; register[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[4]                                                                                                                    ; register[4]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                ; state_PWM.00000                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[15]                                                                                                                   ; register[15]                                                                                                                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00001                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; fifo_enable                                                                                                                    ; fifo_enable                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[1]                                                                                                                    ; AD_state[1]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[0]                                                                                                                  ; PCLK_count[0]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[1]                                                                                                                  ; PCLK_count[1]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_count[2]                                                                                                                  ; PCLK_count[2]                                                                                                                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; PCLK_12MHZ                                                                                                                     ; PCLK_12MHZ                                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.918 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.955 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10]                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.957 ns                 ;
; 0.961 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[5]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 0.963 ns                 ;
; 1.005 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.100 ns                 ;
; 1.011 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.106 ns                 ;
; 1.016 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.111 ns                 ;
; 1.018 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.113 ns                 ;
; 1.018 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.113 ns                 ;
; 1.025 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8 ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.095 ns                   ; 1.120 ns                 ;
; 1.052 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.056 ns                 ;
; 1.060 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.010 ns                   ; 1.070 ns                 ;
; 1.060 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.010 ns                   ; 1.070 ns                 ;
; 1.076 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[3]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.079 ns                 ;
; 1.076 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[4]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.079 ns                 ;
; 1.080 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.083 ns                 ;
; 1.082 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[10]                                                       ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.003 ns                   ; 1.085 ns                 ;
; 1.134 ns                                ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 1.139 ns                                ; Left_Data[8]                                                                                                                   ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.736 ns                 ;
; 1.142 ns                                ; Left_Data[13]                                                                                                                  ; I2SAudioOut:I2SIQO|data[13]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.739 ns                 ;
; 1.143 ns                                ; Left_Data[6]                                                                                                                   ; I2SAudioOut:I2SIQO|data[6]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.740 ns                 ;
; 1.144 ns                                ; Left_Data[3]                                                                                                                   ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.741 ns                 ;
; 1.145 ns                                ; Right_Data[2]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.742 ns                 ;
; 1.145 ns                                ; Left_Data[5]                                                                                                                   ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.742 ns                 ;
; 1.145 ns                                ; Q_PWM[1]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[1]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.742 ns                 ;
; 1.145 ns                                ; I_PWM[11]                                                                                                                      ; I2SAudioOut:I2SAO|data[11]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.742 ns                 ;
; 1.146 ns                                ; Right_Data[0]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Right_Data[3]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Right_Data[10]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[10]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Right_Data[7]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[7]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Left_Data[0]                                                                                                                   ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Left_Data[14]                                                                                                                  ; I2SAudioOut:I2SIQO|data[14]                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Q_PWM[9]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[9]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; Q_PWM[5]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[5]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.146 ns                                ; I_PWM[14]                                                                                                                      ; I2SAudioOut:I2SAO|data[14]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.743 ns                 ;
; 1.147 ns                                ; Right_Data[8]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[8]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.744 ns                 ;
; 1.147 ns                                ; Right_Data[6]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[6]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.744 ns                 ;
; 1.147 ns                                ; Right_Data[15]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.744 ns                 ;
; 1.147 ns                                ; Q_PWM[7]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[7]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.744 ns                 ;
; 1.147 ns                                ; Q_PWM[11]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.744 ns                 ;
; 1.148 ns                                ; Right_Data[9]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[9]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; Right_Data[1]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; Right_Data[11]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[11]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[7]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[7]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.150 ns                 ;
; 1.148 ns                                ; Q_PWM[2]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[2]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; Q_PWM[8]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[8]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; Q_PWM[14]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[14]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.148 ns                                ; I_PWM[10]                                                                                                                      ; I2SAudioOut:I2SAO|data[10]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.745 ns                 ;
; 1.149 ns                                ; Q_PWM[4]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.746 ns                 ;
; 1.149 ns                                ; Q_PWM[10]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.746 ns                 ;
; 1.149 ns                                ; I_PWM[4]                                                                                                                       ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.746 ns                 ;
; 1.152 ns                                ; Right_Data[5]                                                                                                                  ; I2SAudioOut:I2SIQO|local_right_sample[5]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.749 ns                 ;
; 1.152 ns                                ; Q_PWM[0]                                                                                                                       ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.749 ns                 ;
; 1.152 ns                                ; Q_PWM[15]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.749 ns                 ;
; 1.153 ns                                ; Right_Data[12]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[12]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.750 ns                 ;
; 1.153 ns                                ; Q_PWM[12]                                                                                                                      ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.750 ns                 ;
; 1.154 ns                                ; Right_Data[13]                                                                                                                 ; I2SAudioOut:I2SIQO|local_right_sample[13]                                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.751 ns                 ;
; 1.155 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[1]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.155 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[9]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[11]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[2]                                                                       ; dc_offset_correct_new:dc_offset_correct_q|accumulator[2]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[11]                         ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[25]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[25]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[1]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.164 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[29]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[15]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[11]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[11]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[23]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[23]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[2]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[4]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[2]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[2]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[4]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[4]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[6]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[6]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[8]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[8]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[17]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[26]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[26]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[25]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[27]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[27]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[27]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[27]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[11]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[11]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                            ; phase_accumulator:rx_phase_accumulator|phase_out[0]                                                                                                    ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[27]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[23]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[29]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[29]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[13]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[13]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[29]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[29]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[9]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[3]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[16]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[10]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[10]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[26]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[26]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[18]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[14]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[18]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[18]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[16]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[16]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[20]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[24]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[24]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[0]                                                                       ; dc_offset_correct_new:dc_offset_correct_i|accumulator[0]                                                                                               ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe9a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[0]                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[0]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[25]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[25]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[18]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                           ; phase_accumulator:rx_phase_accumulator|phase_out[20]                                                                                                   ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; dc_offset_correct_new:dc_offset_correct_q|accumulator[32]                                                                      ; dc_offset_correct_new:dc_offset_correct_q|accumulator[32]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[32]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[32]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; dc_offset_correct_new:dc_offset_correct_i|accumulator[16]                                                                      ; dc_offset_correct_new:dc_offset_correct_i|accumulator[16]                                                                                              ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; state_PWM.00001                                                                                                                ; state_PWM.00010                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.179 ns                                ; state_PWM.00001                                                                                                                ; fifo_enable                                                                                                                                            ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[7]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Left_Data[1]                                                                                                                   ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; FPGA_CLK6IN ; FPGA_CLK6IN ; -4.000 ns                  ; -0.403 ns                  ; 0.783 ns                 ;
; 1.187 ns                                ; state_PWM.00100                                                                                                                ; state_PWM.00101                                                                                                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[2]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[5]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[4]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                          ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[5]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                           ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_bwp|dffe7a[2]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|alt_synch_pipe_ov7:ws_dgrp|dffpipe_j09:dffpipe8|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|dffpipe_b09:ws_brp|dffe7a[8]                                                        ; FPGA_CLK6IN ; FPGA_CLK6IN ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;             ;             ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                             ; To Clock    ;
+-------+--------------+------------+------------+--------------------------------+-------------+
; N/A   ; None         ; 8.425 ns   ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
; N/A   ; None         ; 6.424 ns   ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 6.379 ns   ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A   ; None         ; 6.313 ns   ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A   ; None         ; 6.147 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 5.853 ns   ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A   ; None         ; 5.652 ns   ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A   ; None         ; 5.389 ns   ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A   ; None         ; 5.377 ns   ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A   ; None         ; 5.357 ns   ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.355 ns   ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.351 ns   ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.349 ns   ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.349 ns   ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.349 ns   ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A   ; None         ; 5.347 ns   ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.346 ns   ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.241 ns   ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.100 ns   ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.086 ns   ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.054 ns   ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.036 ns   ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A   ; None         ; 5.018 ns   ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 5.011 ns   ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A   ; None         ; 5.008 ns   ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.992 ns   ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.971 ns   ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A   ; None         ; 4.953 ns   ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.895 ns   ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.895 ns   ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.892 ns   ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A   ; None         ; 4.869 ns   ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A   ; None         ; 4.764 ns   ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A   ; None         ; 4.716 ns   ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.715 ns   ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.714 ns   ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.714 ns   ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.712 ns   ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.709 ns   ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A   ; None         ; 4.675 ns   ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A   ; None         ; 4.637 ns   ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A   ; None         ; 4.626 ns   ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.536 ns   ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A   ; None         ; 4.534 ns   ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.504 ns   ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A   ; None         ; 4.465 ns   ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.463 ns   ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.325 ns   ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A   ; None         ; 4.299 ns   ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.265 ns   ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A   ; None         ; 4.154 ns   ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A   ; None         ; 4.153 ns   ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A   ; None         ; 4.147 ns   ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A   ; None         ; 4.146 ns   ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A   ; None         ; 4.120 ns   ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.092 ns   ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.089 ns   ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; 4.087 ns   ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A   ; None         ; -1.075 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
+-------+--------------+------------+------------+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+
; N/A   ; None         ; 20.769 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.488 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.439 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.318 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.267 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.159 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.101 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.096 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.045 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 20.041 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.914 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.760 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.746 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.711 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[0]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.661 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.590 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.577 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.539 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[2]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.524 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.504 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.433 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.431 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.397 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.373 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.368 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[4]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.357 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.319 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.317 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[1]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.305 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.259 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.186 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[3]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.133 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.085 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 19.018 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.933 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.849 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.808 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 18.796 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[7]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.776 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.705 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[8]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.669 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[5]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.629 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.591 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.577 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[6]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.531 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[10]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.405 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_bwp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.360 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED2     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.357 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[9]                                ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 18.080 ns  ; got_sync                                                                                                                       ; DEBUG_LED0     ; IFCLK       ;
; N/A   ; None         ; 17.632 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[11]                               ; DEBUG_LED0     ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.166 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; FPGA_CLK6IN ;
; N/A   ; None         ; 16.037 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.643 ns  ; CC~reg0                                                                                                                        ; CC             ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.622 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.465 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; FPGA_CLK6IN ;
; N/A   ; None         ; 15.167 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; FPGA_CLK6IN ;
; N/A   ; None         ; 13.496 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]                                              ; CBCLK          ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.289 ns  ; Rx_fifo_enable                                                                                                                 ; DEBUG_LED3     ; IFCLK       ;
; N/A   ; None         ; 12.277 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CLRCLK         ; FPGA_CLK6IN ;
; N/A   ; None         ; 12.089 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK       ;
; N/A   ; None         ; 11.856 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 11.830 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 11.564 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 11.509 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 11.496 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 11.487 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 11.400 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 11.301 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 11.124 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 11.074 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 10.902 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 10.897 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 10.870 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 10.601 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 10.557 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 10.522 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 9.311 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK       ;
; N/A   ; None         ; 9.311 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK       ;
; N/A   ; None         ; 9.254 ns   ; PCLK_12MHZ                                                                                                                     ; CLK_MCLK       ; FPGA_CLK6IN ;
; N/A   ; None         ; 9.125 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK       ;
; N/A   ; None         ; 9.125 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK       ;
; N/A   ; None         ; 9.125 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK       ;
; N/A   ; None         ; 9.105 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK       ;
; N/A   ; None         ; 8.915 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK       ;
; N/A   ; None         ; 8.905 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK       ;
; N/A   ; None         ; 8.771 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK       ;
; N/A   ; None         ; 8.761 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK       ;
; N/A   ; None         ; 8.751 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK       ;
; N/A   ; None         ; 8.741 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK       ;
; N/A   ; None         ; 8.735 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK       ;
; N/A   ; None         ; 8.627 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK       ;
; N/A   ; None         ; 8.627 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK       ;
; N/A   ; None         ; 8.627 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK       ;
; N/A   ; None         ; 8.610 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK       ;
; N/A   ; None         ; 8.341 ns   ; SLRD~reg0                                                                                                                      ; DEBUG_LED1     ; IFCLK       ;
; N/A   ; None         ; 8.341 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK       ;
; N/A   ; None         ; 8.054 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK       ;
; N/A   ; None         ; 7.993 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK       ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                             ; To Clock    ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+
; N/A           ; None        ; 1.341 ns  ; CDOUT_P    ; Tx_q[0]                        ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.821 ns ; ADC[5]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.823 ns ; ADC[4]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.826 ns ; ADC[2]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.854 ns ; ADC[6]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -3.880 ns ; FX2_FD[3]  ; Rx_register[11]                ; IFCLK       ;
; N/A           ; None        ; -3.881 ns ; FX2_FD[0]  ; Rx_register[8]                 ; IFCLK       ;
; N/A           ; None        ; -3.887 ns ; dash       ; debounce:de_dash|pb_history[0] ; IFCLK       ;
; N/A           ; None        ; -3.888 ns ; dot        ; debounce:de_dot|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -3.999 ns ; FX2_FD[2]  ; Rx_register[10]                ; IFCLK       ;
; N/A           ; None        ; -4.033 ns ; ADC[7]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.059 ns ; FX2_FD[1]  ; Rx_register[9]                 ; IFCLK       ;
; N/A           ; None        ; -4.197 ns ; ADC[11]    ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.199 ns ; ADC[9]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.238 ns ; FX2_FD[4]  ; Rx_register[12]                ; IFCLK       ;
; N/A           ; None        ; -4.268 ns ; ADC[3]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.270 ns ; FX2_FD[7]  ; Rx_register[15]                ; IFCLK       ;
; N/A           ; None        ; -4.360 ns ; ADC[8]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.371 ns ; FX2_FD[5]  ; Rx_register[13]                ; IFCLK       ;
; N/A           ; None        ; -4.409 ns ; FX2_FD[6]  ; Rx_register[14]                ; IFCLK       ;
; N/A           ; None        ; -4.443 ns ; FX2_FD[11] ; Rx_register[3]                 ; IFCLK       ;
; N/A           ; None        ; -4.446 ns ; ADC[0]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.448 ns ; ADC[0]     ; temp_ADC[5]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.448 ns ; ADC[0]     ; temp_ADC[3]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.449 ns ; ADC[0]     ; temp_ADC[2]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.450 ns ; ADC[0]     ; temp_ADC[4]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.498 ns ; FX2_FD[10] ; Rx_register[2]                 ; IFCLK       ;
; N/A           ; None        ; -4.603 ns ; FX2_FD[15] ; Rx_register[7]                 ; IFCLK       ;
; N/A           ; None        ; -4.626 ns ; FX2_FD[12] ; Rx_register[4]                 ; IFCLK       ;
; N/A           ; None        ; -4.629 ns ; ADC[0]     ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.629 ns ; ADC[0]     ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.687 ns ; ADC[1]     ; temp_ADC[1]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.705 ns ; FX2_FD[8]  ; Rx_register[0]                 ; IFCLK       ;
; N/A           ; None        ; -4.726 ns ; ADC[10]    ; temp_ADC[10]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.742 ns ; ADC[15]    ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.745 ns ; FLAGC      ; SLEN                           ; IFCLK       ;
; N/A           ; None        ; -4.752 ns ; ADC[13]    ; temp_ADC[13]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.770 ns ; FX2_FD[9]  ; Rx_register[1]                 ; IFCLK       ;
; N/A           ; None        ; -4.788 ns ; ADC[12]    ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.820 ns ; ADC[0]     ; temp_ADC[0]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.834 ns ; ADC[0]     ; temp_ADC[9]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -4.975 ns ; ADC[14]    ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.080 ns ; ADC[0]     ; temp_ADC[15]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.081 ns ; ADC[0]     ; temp_ADC[11]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.083 ns ; ADC[0]     ; temp_ADC[12]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.083 ns ; ADC[0]     ; temp_ADC[8]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.083 ns ; FX2_FD[13] ; Rx_register[5]                 ; IFCLK       ;
; N/A           ; None        ; -5.085 ns ; ADC[0]     ; temp_ADC[14]                   ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.089 ns ; ADC[0]     ; temp_ADC[7]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.091 ns ; ADC[0]     ; temp_ADC[6]                    ; FPGA_CLK6IN ;
; N/A           ; None        ; -5.111 ns ; FLAGA      ; SLOE~reg0                      ; IFCLK       ;
; N/A           ; None        ; -5.123 ns ; FX2_FD[14] ; Rx_register[6]                 ; IFCLK       ;
; N/A           ; None        ; -5.386 ns ; FLAGA      ; state_FX[2]                    ; IFCLK       ;
; N/A           ; None        ; -5.587 ns ; FLAGC      ; Tx_read_clock                  ; IFCLK       ;
; N/A           ; None        ; -5.881 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]  ; IFCLK       ;
; N/A           ; None        ; -6.047 ns ; FLAGC      ; state_FX[1]                    ; IFCLK       ;
; N/A           ; None        ; -6.113 ns ; FLAGA      ; state_FX[0]                    ; IFCLK       ;
; N/A           ; None        ; -6.158 ns ; FLAGC      ; state_FX[0]                    ; IFCLK       ;
; N/A           ; None        ; -8.159 ns ; FLAGC      ; SLWR~reg0                      ; IFCLK       ;
+---------------+-------------+-----------+------------+--------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sun Nov 11 11:50:38 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_DDS|bits[1]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[2]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[0]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[3]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[5]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[4]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[6]" as buffer
    Info: Detected ripple clock "division:division_DDS|bits[7]" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~40" as buffer
    Info: Detected gated clock "division:division_DDS|WideNor0~39" as buffer
    Info: Detected ripple clock "cic_10_1_3_nofraction:cic_Q_1|ce_out_reg" as buffer
    Info: Detected ripple clock "cic_8_1_5_nofraction:cic_I_2|ce_out_reg" as buffer
    Info: Detected ripple clock "FIR_top:FIR|strobe_out" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "PCLK_12MHZ" as buffer
Info: Slack time is 3.638 ns for clock "IFCLK" between source register "Rx_fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11"
    Info: Fmax is 73.77 MHz (period= 13.556 ns)
    Info: + Largest register to memory requirement is 10.232 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.166 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.966 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.872 ns) + CELL(0.970 ns) = 3.108 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.155 ns) + CELL(0.000 ns) = 4.263 ns; Loc. = CLKCTRL_G1; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.825 ns) + CELL(0.878 ns) = 5.966 ns; Loc. = M4K_X11_Y8; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11'
                Info: Total cell delay = 2.978 ns ( 49.92 % )
                Info: Total interconnect delay = 2.988 ns ( 50.08 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 5.800 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.872 ns) + CELL(0.970 ns) = 3.108 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.155 ns) + CELL(0.000 ns) = 4.263 ns; Loc. = CLKCTRL_G1; Fanout = 400; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 5.800 ns; Loc. = LCFF_X3_Y9_N13; Fanout = 3; REG Node = 'Rx_fifo_enable'
                Info: Total cell delay = 2.766 ns ( 47.69 % )
                Info: Total interconnect delay = 3.034 ns ( 52.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 6.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N13; Fanout = 3; REG Node = 'Rx_fifo_enable'
        Info: 2: + IC(2.148 ns) + CELL(0.370 ns) = 2.518 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 244; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|valid_wrreq'
        Info: 3: + IC(3.251 ns) + CELL(0.825 ns) = 6.594 ns; Loc. = M4K_X11_Y8; Fanout = 0; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11'
        Info: Total cell delay = 1.195 ns ( 18.12 % )
        Info: Total interconnect delay = 5.399 ns ( 81.88 % )
Info: Slack time is -6.766 ns for clock "FPGA_CLK6IN" between source register "frequency[3]" and destination register "SPI:Alex_SPI_Tx|SPI_data"
    Info: Fmax is 67.72 MHz (period= 14.766 ns)
    Info: + Largest register to register requirement is 9.257 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.521 ns
            Info: + Shortest clock path from clock "FPGA_CLK6IN" to destination register is 9.040 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.139 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'PCLK_12MHZ'
                Info: 4: + IC(0.766 ns) + CELL(0.000 ns) = 3.905 ns; Loc. = CLKCTRL_G6; Fanout = 582; COMB Node = 'PCLK_12MHZ~clkctrl'
                Info: 5: + IC(0.888 ns) + CELL(0.970 ns) = 5.763 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.737 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 9.040 ns; Loc. = LCFF_X6_Y9_N21; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_data'
                Info: Total cell delay = 3.756 ns ( 41.55 % )
                Info: Total interconnect delay = 5.284 ns ( 58.45 % )
            Info: - Longest clock path from clock "FPGA_CLK6IN" to source register is 7.519 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.970 ns) = 3.175 ns; Loc. = LCFF_X2_Y4_N11; Fanout = 2; REG Node = 'division:division_DDS|bits[7]'
                Info: 4: + IC(0.462 ns) + CELL(0.651 ns) = 4.288 ns; Loc. = LCCOMB_X2_Y4_N12; Fanout = 78; COMB Node = 'division:division_DDS|WideNor0~39'
                Info: 5: + IC(1.114 ns) + CELL(0.370 ns) = 5.772 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 90; COMB Node = 'division:division_DDS|WideNor0'
                Info: 6: + IC(1.081 ns) + CELL(0.666 ns) = 7.519 ns; Loc. = LCFF_X3_Y8_N11; Fanout = 3; REG Node = 'frequency[3]'
                Info: Total cell delay = 3.807 ns ( 50.63 % )
                Info: Total interconnect delay = 3.712 ns ( 49.37 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 16.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N11; Fanout = 3; REG Node = 'frequency[3]'
        Info: 2: + IC(0.464 ns) + CELL(0.534 ns) = 0.998 ns; Loc. = LCCOMB_X3_Y8_N20; Fanout = 5; COMB Node = 'LPF_select:Alex_LPF_select|LessThan3~671'
        Info: 3: + IC(1.140 ns) + CELL(0.624 ns) = 2.762 ns; Loc. = LCCOMB_X3_Y6_N30; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~974'
        Info: 4: + IC(0.583 ns) + CELL(0.206 ns) = 3.551 ns; Loc. = LCCOMB_X2_Y6_N26; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~975'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 4.116 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~976'
        Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 4.682 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~977'
        Info: 7: + IC(1.803 ns) + CELL(0.206 ns) = 6.691 ns; Loc. = LCCOMB_X1_Y9_N26; Fanout = 1; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~978'
        Info: 8: + IC(1.308 ns) + CELL(0.651 ns) = 8.650 ns; Loc. = LCCOMB_X1_Y9_N14; Fanout = 4; COMB Node = 'LPF_select:Alex_LPF_select|LessThan1~979'
        Info: 9: + IC(2.773 ns) + CELL(0.651 ns) = 12.074 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 2; COMB Node = 'LPF_select:Alex_LPF_select|LPF[1]~214'
        Info: 10: + IC(0.680 ns) + CELL(0.624 ns) = 13.378 ns; Loc. = LCCOMB_X2_Y9_N26; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~124'
        Info: 11: + IC(0.365 ns) + CELL(0.206 ns) = 13.949 ns; Loc. = LCCOMB_X2_Y9_N14; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~125'
        Info: 12: + IC(0.382 ns) + CELL(0.370 ns) = 14.701 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Mux0~127'
        Info: 13: + IC(1.008 ns) + CELL(0.206 ns) = 15.915 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|SPI_data~7'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 16.023 ns; Loc. = LCFF_X6_Y9_N21; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|SPI_data'
        Info: Total cell delay = 4.798 ns ( 29.94 % )
        Info: Total interconnect delay = 11.225 ns ( 70.06 % )
Warning: Can't achieve timing requirement Clock Setup: 'FPGA_CLK6IN' along 7804 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "IFCLK" between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0"
    Info: + Shortest register to memory delay is 1.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y13_N7; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]'
        Info: 2: + IC(1.366 ns) + CELL(0.176 ns) = 1.542 ns; Loc. = M4K_X11_Y10; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0'
        Info: Total cell delay = 0.176 ns ( 11.41 % )
        Info: Total interconnect delay = 1.366 ns ( 88.59 % )
    Info: - Smallest register to memory requirement is 1.151 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.188 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 5.399 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.970 ns) = 3.140 ns; Loc. = LCFF_X10_Y13_N1; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(1.424 ns) + CELL(0.835 ns) = 5.399 ns; Loc. = M4K_X11_Y10; Fanout = 2; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0'
                Info: Total cell delay = 2.935 ns ( 54.36 % )
                Info: Total interconnect delay = 2.464 ns ( 45.64 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 4.211 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.970 ns) = 3.140 ns; Loc. = LCFF_X10_Y13_N1; Fanout = 132; REG Node = 'Tx_read_clock'
                Info: 4: + IC(0.405 ns) + CELL(0.666 ns) = 4.211 ns; Loc. = LCFF_X10_Y13_N7; Fanout = 12; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]'
                Info: Total cell delay = 2.766 ns ( 65.69 % )
                Info: Total interconnect delay = 1.445 ns ( 34.31 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "FPGA_CLK6IN" between source register "SPI:Alex_SPI_Tx|Tx_load_strobe" and destination register "SPI:Alex_SPI_Tx|Tx_load_strobe"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X6_Y9_N30; Fanout = 1; COMB Node = 'SPI:Alex_SPI_Tx|Selector7~73'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FPGA_CLK6IN" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 9.040 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.139 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'PCLK_12MHZ'
                Info: 4: + IC(0.766 ns) + CELL(0.000 ns) = 3.905 ns; Loc. = CLKCTRL_G6; Fanout = 582; COMB Node = 'PCLK_12MHZ~clkctrl'
                Info: 5: + IC(0.888 ns) + CELL(0.970 ns) = 5.763 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.737 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 9.040 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 41.55 % )
                Info: Total interconnect delay = 5.284 ns ( 58.45 % )
            Info: - Shortest clock path from clock "FPGA_CLK6IN" to source register is 9.040 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.139 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'PCLK_12MHZ'
                Info: 4: + IC(0.766 ns) + CELL(0.000 ns) = 3.905 ns; Loc. = CLKCTRL_G6; Fanout = 582; COMB Node = 'PCLK_12MHZ~clkctrl'
                Info: 5: + IC(0.888 ns) + CELL(0.970 ns) = 5.763 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(1.737 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.874 ns) + CELL(0.666 ns) = 9.040 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 2; REG Node = 'SPI:Alex_SPI_Tx|Tx_load_strobe'
                Info: Total cell delay = 3.756 ns ( 41.55 % )
                Info: Total interconnect delay = 5.284 ns ( 58.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLWR~reg0" (data pin = "FLAGC", clock pin = "IFCLK") is 8.425 ns
    Info: + Longest pin to register delay is 11.271 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 4; PIN Node = 'FLAGC'
        Info: 2: + IC(6.181 ns) + CELL(0.206 ns) = 7.392 ns; Loc. = LCCOMB_X8_Y13_N0; Fanout = 1; COMB Node = 'SLWR~422'
        Info: 3: + IC(0.358 ns) + CELL(0.624 ns) = 8.374 ns; Loc. = LCCOMB_X8_Y13_N6; Fanout = 1; COMB Node = 'SLWR~423'
        Info: 4: + IC(2.583 ns) + CELL(0.206 ns) = 11.163 ns; Loc. = LCCOMB_X6_Y9_N6; Fanout = 1; COMB Node = 'SLWR~426'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.271 ns; Loc. = LCFF_X6_Y9_N7; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 2.149 ns ( 19.07 % )
        Info: Total interconnect delay = 9.122 ns ( 80.93 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 99; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.874 ns) + CELL(0.666 ns) = 2.806 ns; Loc. = LCFF_X6_Y9_N7; Fanout = 3; REG Node = 'SLWR~reg0'
        Info: Total cell delay = 1.796 ns ( 64.01 % )
        Info: Total interconnect delay = 1.010 ns ( 35.99 % )
Info: tco from clock "FPGA_CLK6IN" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]" is 20.769 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to source register is 5.441 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.139 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'PCLK_12MHZ'
        Info: 4: + IC(0.766 ns) + CELL(0.000 ns) = 3.905 ns; Loc. = CLKCTRL_G6; Fanout = 582; COMB Node = 'PCLK_12MHZ~clkctrl'
        Info: 5: + IC(0.870 ns) + CELL(0.666 ns) = 5.441 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]'
        Info: Total cell delay = 2.786 ns ( 51.20 % )
        Info: Total interconnect delay = 2.655 ns ( 48.80 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 15.024 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]'
        Info: 2: + IC(1.134 ns) + CELL(0.621 ns) = 1.755 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~242'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.841 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~244'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.927 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~246'
        Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 2.117 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~248'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.623 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|op_1~249'
        Info: 7: + IC(1.432 ns) + CELL(0.651 ns) = 4.706 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 2; COMB Node = 'LessThan0~161'
        Info: 8: + IC(0.676 ns) + CELL(0.370 ns) = 5.752 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 5; COMB Node = 'have_sync~0'
        Info: 9: + IC(4.123 ns) + CELL(0.651 ns) = 10.526 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 3; COMB Node = 'Alex_Tx_data[3]'
        Info: 10: + IC(1.402 ns) + CELL(3.096 ns) = 15.024 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 6.257 ns ( 41.65 % )
        Info: Total interconnect delay = 8.767 ns ( 58.35 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "FPGA_CLK6IN") is 1.341 ns
    Info: + Longest clock path from clock "FPGA_CLK6IN" to destination register is 9.044 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 1; CLK Node = 'FPGA_CLK6IN'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G7; Fanout = 2285; COMB Node = 'FPGA_CLK6IN~clkctrl'
        Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.139 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = 'PCLK_12MHZ'
        Info: 4: + IC(0.766 ns) + CELL(0.000 ns) = 3.905 ns; Loc. = CLKCTRL_G6; Fanout = 582; COMB Node = 'PCLK_12MHZ~clkctrl'
        Info: 5: + IC(0.888 ns) + CELL(0.970 ns) = 5.763 ns; Loc. = LCFF_X13_Y9_N9; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 6: + IC(1.737 ns) + CELL(0.000 ns) = 7.500 ns; Loc. = CLKCTRL_G0; Fanout = 144; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 7: + IC(0.878 ns) + CELL(0.666 ns) = 9.044 ns; Loc. = LCFF_X9_Y9_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 3.756 ns ( 41.53 % )
        Info: Total interconnect delay = 5.288 ns ( 58.47 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(6.710 ns) + CELL(0.206 ns) = 7.901 ns; Loc. = LCCOMB_X9_Y9_N20; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.009 ns; Loc. = LCFF_X9_Y9_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 16.22 % )
        Info: Total interconnect delay = 6.710 ns ( 83.78 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 158 megabytes of memory during processing
    Info: Processing ended: Sun Nov 11 11:50:48 2007
    Info: Elapsed time: 00:00:10


