# 🔧 VERILOG LEARNING – 30-Day Design Challenge 💡

Welcome to my **30 Days of Verilog** journey! This repo documents my hands-on learning experience with digital logic design, where I built 30 Verilog modules across 30 days — ranging from simple gates to counters, flip-flops, ALUs, and a sequence detector.

---

## 🚀 Overview

- 🕒 Duration: 30 Days  
- 💻 Tools: **Verilog**, **Vivado**, **Testbenches**
- 📁 Modules: Combinational + Sequential Circuits
- 🎯 Goal: RTL Design, Simulation, Verification

---

## 📂 Folder Structure

Each folder contains:
- ✅ RTL Code (`.v`)
- 🔍 Testbench (`_tb.v`)
- 📸 Simulation Screenshots 

---

## 📅 Daily Module Highlights

| Day | Topic | Description |
|-----|-------------------------------|-------------|
| 01  | Logic Gates                   | AND, OR, NOT, NAND, NOR, XOR, XNOR |
| 02  | Full Adder                   | Sum and Carry logic |
| 03  | Full Subtractor              | Borrow and Difference logic |
| 04  | 4-bit Ripple Carry Adder     | Chain of Full Adders |
| 05  | Universal Adder/Subtractor  | Reusable block |
| 06  | 2-bit Multiplier             | Simple multiplication |
| 07  | Comparator                   | Check >, <, = |
| 08  | Binary to Gray               | Encoding logic |
| 09  | Gray to Binary               | Decoding logic |
| 10  | BCD to Excess-3              | BCD + 3 logic |
| 11  | Excess-3 to BCD              | Reverse of Day 10 |
| 12  | MUX                          | Multiplexer |
| 13  | DEMUX                        | Demultiplexer |
| 14  | Priority Encoder             | 8-to-3 logic |
| 15  | Decoder                      | Binary to 2ⁿ lines |
| 16  | 8-bit ALU                    | Arithmetic Logic Unit |
| 17  | D Flip-Flop                  | Memory element |
| 18  | SR Flip-Flop                 | Set/Reset logic |
| 19  | JK Flip-Flop                 | Toggle on J=K=1 |
| 20  | T Flip-Flop                  | Toggle Flip-Flop |
| 21  | SISO Register                | Serial-In Serial-Out |
| 22  | SIPO Register                | Serial-In Parallel-Out |
| 23  | PISO Register                | Parallel-In Serial-Out |
| 24  | PIPO Register                | Parallel-In Parallel-Out |
| 25  | Ring Counter                 | Rotational counter |
| 26  | Johnson Counter              | Twisted Ring Counter |
| 27  | Ripple Up Counter            | Asynchronous |
| 28  | Down Counter                 | Countdown logic |
| 29  | Up/Down Counter              | Directional control |
| 30  | Sequence Detector (1101)     | FSM based design |

---

## 🛠️ Tools & Languages

- 💬 **HDL**: Verilog
- ⚙️ **Simulation**: Vivado Simulator (Xilinx)
- 🧪 **Verification**: Manual Testbenches
- 📐 **Design Type**: RTL

---
