{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484265159167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484265159168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 00:52:39 2017 " "Processing started: Fri Jan 13 00:52:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484265159168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484265159168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler " "Command: quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484265159168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484265159435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teiler-behave " "Found design unit 1: teiler-behave" {  } { { "teiler.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159880 ""} { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484265159880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter6-SYN " "Found design unit 1: counter6-SYN" {  } { { "counter6.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159883 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "counter6.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484265159883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter12.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159886 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter12.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265159886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484265159886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teiler " "Elaborating entity \"teiler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484265159924 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output teiler.vhd(11) " "VHDL Signal Declaration warning at teiler.vhd(11): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "teiler.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484265159926 "|teiler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter6:counter1 " "Elaborating entity \"counter6\" for hierarchy \"counter6:counter1\"" {  } { { "teiler.vhd" "counter1" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter6:counter1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter6:counter1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter6.vhd" "LPM_COUNTER_component" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter6.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter6:counter1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter6:counter1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter6.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter6.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484265159962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter6:counter1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter6:counter1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265159962 ""}  } { { "counter6.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter6.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484265159962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3i " "Found entity 1: cntr_l3i" {  } { { "db/cntr_l3i.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/db/cntr_l3i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265160020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484265160020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3i counter6:counter1\|lpm_counter:LPM_COUNTER_component\|cntr_l3i:auto_generated " "Elaborating entity \"cntr_l3i\" for hierarchy \"counter6:counter1\|lpm_counter:LPM_COUNTER_component\|cntr_l3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter12 counter12:counter2 " "Elaborating entity \"counter12\" for hierarchy \"counter12:counter2\"" {  } { { "teiler.vhd" "counter2" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter12:counter2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter12:counter2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter12.vhd" "LPM_COUNTER_component" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter12.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter12:counter2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter12:counter2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter12.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter12.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter12:counter2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter12:counter2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 3906 " "Parameter \"lpm_svalue\" = \"3906\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160036 ""}  } { { "counter12.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/counter12.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484265160036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0nj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0nj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0nj " "Found entity 1: cntr_0nj" {  } { { "db/cntr_0nj.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/db/cntr_0nj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484265160093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484265160093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0nj counter12:counter2\|lpm_counter:LPM_COUNTER_component\|cntr_0nj:auto_generated " "Elaborating entity \"cntr_0nj\" for hierarchy \"counter12:counter2\|lpm_counter:LPM_COUNTER_component\|cntr_0nj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484265160094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output GND " "Pin \"output\" is stuck at GND" {  } { { "teiler.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484265160374 "|teiler|output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484265160374 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484265160382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484265160500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484265160500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "teiler.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d3/teiler_vhdl/teiler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484265160534 "|teiler|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484265160534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484265160534 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484265160534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484265160534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484265160561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 00:52:40 2017 " "Processing ended: Fri Jan 13 00:52:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484265160561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484265160561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484265160561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484265160561 ""}
