// Seed: 528469131
`include ""
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_8;
  always @(posedge (id_6)) begin
    id_3 <= 1;
  end
  assign id_4[1'b0] = id_5;
endmodule
