<map id="PlacementInfo::CompatiblePlacementTable" name="PlacementInfo::CompatiblePlacementTable">
<area shape="rect" id="node1" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="12,93,189,133"/>
<area shape="rect" id="node2" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections." alt="" coords="5,5,89,31"/>
<area shape="rect" id="node3" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion." alt="" coords="113,5,197,31"/>
</map>
