(---------------------------------------------------------------------)
(                                                                     )
(    Allegro NETLIST IN Log File                                      )
(                                                                     )
(    Drawing          : filterboard_PARTIAL.brd                       )
(    Software Version : 16.6S006                                      )
(    Date/Time        : Wed Aug 12 18:24:28 2015                      )
(                                                                     )
(---------------------------------------------------------------------)


Wed Aug 12 18:24:28 2015				Page     1




Netlist File: 'netlistFilter.txt'      Physical Design File: '/n/homeserver2/u~
ser2a/ajjarapu/allegro_project/worklib/test070615/physical/filterboard_PARTIAL~
.brd'

===========================================================

(NETLIST)
(FOR DRAWING: /n/homeserver2/user2a/ajjarapu/quibit_qed_III_info/qubit_qed_III~
.brd)

(GENERATED BY: ALLEGRO 16.6 S006 (v16-6-112Z))

(Wed Jul  8 16:53:02 2015)

$PACKAGES
HOLE070P ! HOLE070P ; MTG1 MTG2 MTG3 MTG4 MTG5 MTG6 MTG7 MTG8 MTG9 MTG10,
MTG11 MTG12 MTG13 MTG14 MTG15 MTG16 

SSMA_BB ! SSMA_BB ; J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16
 
FILTER ! FILTER ; R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16
 $NETS
GND ; J1.2 J1.3 J2.2 J2.3 J3.2 J3.3 J4.2 J4.3 J5.2 J5.3 J6.2 J6.3 J7.2 J7.3,
J8.2 J8.3 J9.2 J9.3 J10.2 J10.3 J11.2 J11.3 J12.2 J12.3 J13.2 J13.3 J14.2,
J14.3 J15.2 J15.3 J16.2 J16.3 MTG1.1 MTG2.1 MTG3.1 MTG4.1 MTG5.1 MTG6.1,
MTG7.1 MTG8.1 MTG9.1 MTG10.1 MTG11.1 MTG12.1 MTG13.1 MTG14.1 MTG15.1,
 MTG16.1

MICROWAVE ; J1.1 J2.1 J3.1 J4.1 J5.1 J6.1 J7.1 J8.1 J9.1 J10.1 J11.1 J12.1,
J13.1 J14.1 J15.1 J16.1 R1.1 R2.1 R3.1 R4.1 R5.1 R6.1 R7.1 R8.1 R9.1 R10.1,
R11.1 R12.1 R13.1 R14.1 R15.1 R16.1
$PINS
$A_PROPERTIES
DYN_THERMAL_CON_TYPE 'FULL_CONTACT'; MTG5.1 MTG6.1 MTG4.1 MTG1.1 MTG3.1,
MTG2.1 MTG7.1 MTG8.1 MTG9.1 MTG10.1 MTG11.1 MTG12.1 MTG13.1 MTG14.1,
MTG15.1 MTG16.1 
DYN_CLEARANCE_TYPE 'ANTI_THERMAL'; J3.1 J1.1 J5.1 J7.1 J9.1 J8.1 J11.1,
J12.1 J10.1 J4.1 J2.1 J6.1 J13.1 J14.1 J15.1 J16.1
$END

         Component 'R16' added.
         Component 'R15' added.
         Component 'R14' added.
         Component 'R13' added.
         Component 'J16' added.
         Component 'J15' added.
         Component 'J14' added.
         Component 'J13' added.
         Component 'MTG16' added.
         Component 'MTG15' added.
         Component 'MTG14' added.
         Component 'MTG13' added.
Wed Aug 12 18:24:28 2015				Page     2




         Component 'MTG12' added.
         Component 'MTG11' added.
         Component 'MTG10' added.
         Component 'MTG9' added.
         Pin 'R16.1' connected to net 'MICROWAVE'.
         Pin 'R15.1' connected to net 'MICROWAVE'.
         Pin 'R14.1' connected to net 'MICROWAVE'.
         Pin 'R13.1' connected to net 'MICROWAVE'.
         Pin 'J16.1' connected to net 'MICROWAVE'.
         Pin 'J15.1' connected to net 'MICROWAVE'.
         Pin 'J14.1' connected to net 'MICROWAVE'.
         Pin 'J13.1' connected to net 'MICROWAVE'.
         Pin 'MTG16.1' connected to net 'GND'.
         Pin 'MTG15.1' connected to net 'GND'.
         Pin 'MTG14.1' connected to net 'GND'.
         Pin 'MTG13.1' connected to net 'GND'.
         Pin 'MTG12.1' connected to net 'GND'.
         Pin 'MTG11.1' connected to net 'GND'.
         Pin 'MTG10.1' connected to net 'GND'.
         Pin 'MTG9.1' connected to net 'GND'.
         Pin 'J16.3' connected to net 'GND'.
         Pin 'J16.2' connected to net 'GND'.
         Pin 'J15.3' connected to net 'GND'.
         Pin 'J15.2' connected to net 'GND'.
         Pin 'J14.3' connected to net 'GND'.
         Pin 'J14.2' connected to net 'GND'.
         Pin 'J13.3' connected to net 'GND'.
         Pin 'J13.2' connected to net 'GND'.

         0 unassigned function(s) and all their pins deleted.
         0 unassigned function(s) added, 0 pin(s) connected to nets.
         Components: 16 added, 0 deleted, 48 now in drawing.
         Nets: 0 added, 0 deleted, 2 now in drawing.
         Pins: 24 added, 0 deleted, 0 changed nets, 80 now connected.




===========================================================
Starting gate assignment.     Wed Aug 12 18:24:28 2015
 
Assigning gates of drawing /n/homeserver2/user2a/ajjarapu/allegro_project/worklib/test070615/physical/filterboard_PARTIAL.brd

Gates of differing rooms will not be assigned to the same component. 

Gate assignment will use empty slots in existing components. 


STEP I


STEP II

Finished with gate assignment.     Wed Aug 12 18:24:28 2015
 
===========================================================

===========================================================
End of NETLIST IN Syntax/Logic Check
===========================================================

Total Netlist Warnings =  0.
Total Netlist Errors   =  0.
Wed Aug 12 18:24:28 2015				Page     1

Parsing device file: '/n/homeserver2/user2a/ajjarapu/allegro_project/worklib/test070615/physical/hole070p.txt'.


(DEVICE FILE: HOLE070P)

PACKAGE HOLE070P
CLASS DISCRETE
PINCOUNT 1

PINORDER HOLE070P 'TP-1'
FUNCTION 'TS-1' HOLE070P 1

END
Wed Aug 12 18:24:28 2015				Page     2

Parsing device file: '/n/homeserver2/user2a/ajjarapu/allegro_project/worklib/test070615/physical/ssma_bb.txt'.


(DEVICE FILE: SSMA_BB)

PACKAGE SSMA_BB
CLASS DISCRETE
PINCOUNT 3

PINORDER SSMA_BB 'TP-1' 'TP-2' 'TP-3'
FUNCTION 'TS-1' SSMA_BB 1 2 3

END
Wed Aug 12 18:24:28 2015				Page     3

Parsing device file: '/n/homeserver2/user2a/ajjarapu/allegro_project/worklib/test070615/physical/filter.txt'.


(DEVICE FILE: filter)

PACKAGE filter
CLASS DISCRETE
PINCOUNT 1

PINORDER filter  1

FUNCTION filter filter  1

END


===========================================================

Total Device File Warnings =  0.
Total Device File Errors   =  0.

===========================================================

Total Combined Netlist and Device File Warnings =  0.
Wed Aug 12 18:24:28 2015				Page     3




Total Combined Netlist and Device File Errors   =  0.

===========================================================
End of Allegro NETLIST IN Log
===========================================================
