
*** Running vivado
    with args -log userMapTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source userMapTop.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jun 21 16:21:57 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source userMapTop.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 667.020 ; gain = 237.285
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top userMapTop -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/ip/spram_2048x32/spram_2048x32.dcp' for cell 'mem1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_wrapper/system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_1_0/system_axi_bram_ctrl_1_0.dcp' for cell 'system_wrapper/system_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_wrapper/system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_wrapper/system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.dcp' for cell 'system_wrapper/system_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_wrapper/system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_wrapper/system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_reset_inv_0_0/system_reset_inv_0_0.dcp' for cell 'system_wrapper/system_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.dcp' for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_wrapper/system_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_wrapper/system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1183.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_wrapper/system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_wrapper/system_i/microblaze_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_wrapper/system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_wrapper/system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_wrapper/system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_wrapper/system_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1892.680 ; gain = 579.008
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_wrapper/system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_wrapper/system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/constrs_1/new/userMapTop.xdc]
Finished Parsing XDC File [C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.srcs/constrs_1/new/userMapTop.xdc]
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_wrapper/system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_wrapper/system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:4]
Finished Parsing XDC File [c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_wrapper/system_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'userMapTop'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.gen/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1892.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.680 ; gain = 1181.438
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.680 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1915.523 ; gain = 22.844

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2293.781 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2293.781 ; gain = 0.000
Phase 1 Initialization | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2293.781 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2293.781 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2293.781 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d8ec6ae9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2293.781 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27f8a6639

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2293.781 ; gain = 0.000
Retarget | Checksum: 27f8a6639
INFO: [Opt 31-389] Phase Retarget created 166 cells and removed 234 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 203f363c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.599 . Memory (MB): peak = 2293.781 ; gain = 0.000
Constant propagation | Checksum: 203f363c6
INFO: [Opt 31-389] Phase Constant propagation created 67 cells and removed 245 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2244a005f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
Sweep | Checksum: 2244a005f
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 112 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net system_wrapper/system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 22fa17be8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
BUFG optimization | Checksum: 22fa17be8
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22fa17be8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
Shift Register Optimization | Checksum: 22fa17be8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 226007de2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
Post Processing Netlist | Checksum: 226007de2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21327290e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2293.781 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21327290e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
Phase 9 Finalization | Checksum: 21327290e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             166  |             234  |                                              3  |
|  Constant propagation         |              67  |             245  |                                              1  |
|  Sweep                        |               4  |             112  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21327290e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.781 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 21327290e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2393.973 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21327290e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.973 ; gain = 100.191

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21327290e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2393.973 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2393.973 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21327290e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2393.973 ; gain = 501.293
INFO: [Vivado 12-24828] Executing command : report_drc -file userMapTop_drc_opted.rpt -pb userMapTop_drc_opted.pb -rpx userMapTop_drc_opted.rpx
Command: report_drc -file userMapTop_drc_opted.rpt -pb userMapTop_drc_opted.pb -rpx userMapTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2393.973 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2393.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17374e74b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2393.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18da06f90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20d522d0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20d522d0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20d522d0e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2c590333a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2d06ac7c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2d06ac7c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2c99ad4f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 197 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 0 LUT, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2393.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    82  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2ab74be57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2a5c3119e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2a5c3119e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2e88b8299

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25b6d5872

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2626214ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24f069ea4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cb461b96

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21c8a4b31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 220ede068

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 220ede068

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202a86f2c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.734 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 153c48cae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 220e82818

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 202a86f2c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.734. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c8d16008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c8d16008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c8d16008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c8d16008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c8d16008

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2393.973 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 271c03bb5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000
Ending Placer Task | Checksum: 22a24c202

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.973 ; gain = 0.000
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file userMapTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file userMapTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file userMapTop_utilization_placed.rpt -pb userMapTop_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2393.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.734 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2393.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2393.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.521 . Memory (MB): peak = 2393.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ae14c7ea ConstDB: 0 ShapeSum: db8e9dc1 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 92972ce0 | NumContArr: b6de10ad | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2cec732c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2455.430 ; gain = 61.457

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2cec732c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2455.430 ; gain = 61.457

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2cec732c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2455.430 ; gain = 61.457
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 203fd41bc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2480.516 ; gain = 86.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.867  | TNS=0.000  | WHS=-0.433 | THS=-150.989|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3846
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3845
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c30eea1e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.516 ; gain = 86.543

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c30eea1e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2480.516 ; gain = 86.543

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 24ccf6425

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2523.758 ; gain = 129.785
Phase 4 Initial Routing | Checksum: 24ccf6425

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.098  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e2843ce8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.098  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 299d8ab3a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785
Phase 5 Rip-up And Reroute | Checksum: 299d8ab3a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 299d8ab3a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 299d8ab3a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785
Phase 6 Delay and Skew Optimization | Checksum: 299d8ab3a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.105  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b361ea95

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785
Phase 7 Post Hold Fix | Checksum: 2b361ea95

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47548 %
  Global Horizontal Routing Utilization  = 1.87272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2b361ea95

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b361ea95

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2667ea14d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2667ea14d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.105  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2667ea14d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785
Total Elapsed time in route_design: 27.299 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c4f72344

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c4f72344

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2523.758 ; gain = 129.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2523.758 ; gain = 129.785
INFO: [Vivado 12-24828] Executing command : report_drc -file userMapTop_drc_routed.rpt -pb userMapTop_drc_routed.pb -rpx userMapTop_drc_routed.rpx
Command: report_drc -file userMapTop_drc_routed.rpt -pb userMapTop_drc_routed.pb -rpx userMapTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file userMapTop_methodology_drc_routed.rpt -pb userMapTop_methodology_drc_routed.pb -rpx userMapTop_methodology_drc_routed.rpx
Command: report_methodology -file userMapTop_methodology_drc_routed.rpt -pb userMapTop_methodology_drc_routed.pb -rpx userMapTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file userMapTop_timing_summary_routed.rpt -pb userMapTop_timing_summary_routed.pb -rpx userMapTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file userMapTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file userMapTop_route_status.rpt -pb userMapTop_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file userMapTop_power_routed.rpt -pb userMapTop_power_summary_routed.pb -rpx userMapTop_power_routed.rpx
Command: report_power -file userMapTop_power_routed.rpt -pb userMapTop_power_summary_routed.pb -rpx userMapTop_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file userMapTop_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file userMapTop_bus_skew_routed.rpt -pb userMapTop_bus_skew_routed.pb -rpx userMapTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2523.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2523.758 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 2523.758 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2523.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2523.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2523.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2523.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Harman/Verilog/SoC_06_21_userMap_rev01/SoC_06_21_userMap_rev01.runs/impl_1/userMapTop_routed.dcp' has been generated.
Command: write_bitstream -force userMapTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11467744 bits.
Writing bitstream ./userMapTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2943.188 ; gain = 419.430
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 16:24:08 2024...
