Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Test_isim_beh.exe -prj C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Counter2Speed.v" into library work
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Counter2Speed.v" Line 75: Size mismatch in connection of port <sel>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Counter2Speed.v" Line 76: Size mismatch in connection of port <out>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module clock
Compiling module LED_SANG_DAN_TSP_PST
Compiling module Counter2Speed
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/clock/Test_isim_beh.exe
Fuse Memory Usage: 27456 KB
Fuse CPU Usage: 265 ms
