#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[32].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.393
| (intra 'clb' routing)                                                                            0.056     9.449
| (inter-block routing)                                                                            0.380     9.829
| (intra 'clb' routing)                                                                            0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                          0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000    10.002
| (intra 'clb' routing)                                                                            0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].sumout[0] (adder_carry at (17,30))                       0.000    10.103
| (intra 'clb' routing)                                                                            0.248    10.351
| (inter-block routing)                                                                            0.272    10.623
| (intra 'clb' routing)                                                                            0.208    10.831
$abc$1403$li52_li52.in[0] (.names at (17,30))                                                      0.000    10.831
| (primitive '.names' combinational delay)                                                         0.170    11.001
$abc$1403$li52_li52.out[0] (.names at (17,30))                                                     0.000    11.001
| (intra 'clb' routing)                                                                            0.149    11.150
| (inter-block routing)                                                                            0.392    11.542
| (intra 'clb' routing)                                                                            0.278    11.820
P[32].D[0] (dffsre at (19,30))                                                                     0.000    11.820
data arrival time                                                                                           11.820

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[32].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.820
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.784


#Path 2
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[37].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing)                                                                                  0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                           0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                  0.142     2.951
| (inter-block routing)                                                                                  0.284     3.235
| (intra 'clb' routing)                                                                                  0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                      0.000     3.443
| (primitive '.names' combinational delay)                                                               0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                                     0.000     3.683
| (intra 'clb' routing)                                                                                  0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                                   0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                                0.000     3.733
| (intra 'clb' routing)                                                                                  0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                                 0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                                0.000     3.834
| (intra 'clb' routing)                                                                                  0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                                 0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                                0.000     3.936
| (intra 'clb' routing)                                                                                  0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                                 0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                                0.000     4.037
| (intra 'clb' routing)                                                                                  0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                                 0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                                0.000     4.139
| (intra 'clb' routing)                                                                                  0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                                 0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                                0.000     4.240
| (intra 'clb' routing)                                                                                  0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                                 0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                                0.000     4.342
| (intra 'clb' routing)                                                                                  0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                                 0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                                0.000     4.444
| (intra 'clb' routing)                                                                                  0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                                 0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                                0.000     4.545
| (intra 'clb' routing)                                                                                  0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                                0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                               0.000     4.647
| (intra 'clb' routing)                                                                                  0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                                0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                               0.000     4.748
| (intra 'clb' routing)                                                                                  0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                                0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                               0.000     4.850
| (intra 'clb' routing)                                                                                  0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                                0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                               0.000     4.951
| (intra 'clb' routing)                                                                                  0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                                0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                               0.000     5.053
| (intra 'clb' routing)                                                                                  0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                                0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                               0.000     5.155
| (intra 'clb' routing)                                                                                  0.056     5.211
| (inter-block routing)                                                                                  0.380     5.591
| (intra 'clb' routing)                                                                                  0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                                0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                               0.000     5.763
| (intra 'clb' routing)                                                                                  0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                                0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                               0.000     5.865
| (intra 'clb' routing)                                                                                  0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                                0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                             0.000     5.966
| (intra 'clb' routing)                                                                                  0.248     6.214
| (inter-block routing)                                                                                  0.404     6.618
| (intra 'clb' routing)                                                                                  0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                      0.000     6.826
| (primitive '.names' combinational delay)                                                               0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                                     0.000     7.046
| (intra 'clb' routing)                                                                                  0.149     7.195
| (inter-block routing)                                                                                  0.380     7.575
| (intra 'clb' routing)                                                                                  0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                                  0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                               0.000     8.073
| (intra 'clb' routing)                                                                                  0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                                0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                               0.000     8.174
| (intra 'clb' routing)                                                                                  0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                                0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                               0.000     8.276
| (intra 'clb' routing)                                                                                  0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                                0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                               0.000     8.377
| (intra 'clb' routing)                                                                                  0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                                0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                               0.000     8.479
| (intra 'clb' routing)                                                                                  0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                                0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                               0.000     8.581
| (intra 'clb' routing)                                                                                  0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                                0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                               0.000     8.682
| (intra 'clb' routing)                                                                                  0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                                0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                               0.000     8.784
| (intra 'clb' routing)                                                                                  0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                                0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                               0.000     8.885
| (intra 'clb' routing)                                                                                  0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                                0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                               0.000     8.987
| (intra 'clb' routing)                                                                                  0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                                0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                               0.000     9.088
| (intra 'clb' routing)                                                                                  0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                                0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                               0.000     9.190
| (intra 'clb' routing)                                                                                  0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                                0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                               0.000     9.292
| (intra 'clb' routing)                                                                                  0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                                0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                               0.000     9.393
| (intra 'clb' routing)                                                                                  0.056     9.449
| (inter-block routing)                                                                                  0.380     9.829
| (intra 'clb' routing)                                                                                  0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                                0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                               0.000    10.002
| (intra 'clb' routing)                                                                                  0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                                0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                               0.000    10.103
| (intra 'clb' routing)                                                                                  0.052    10.155
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                                0.000    10.155
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.205
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                               0.000    10.205
| (intra 'clb' routing)                                                                                  0.052    10.256
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                                0.000    10.256
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.306
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                               0.000    10.306
| (intra 'clb' routing)                                                                                  0.052    10.358
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                                0.000    10.358
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.408
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry at (17,30))                               0.000    10.408
| (intra 'clb' routing)                                                                                  0.052    10.459
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry at (17,30))                          0.000    10.459
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.509
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry at (17,30))                       0.000    10.509
| (intra 'clb' routing)                                                                                  0.462    10.972
$abc$3156$new_new_n340__.in[1] (.names at (17,30))                                                       0.000    10.972
| (primitive '.names' combinational delay)                                                               0.280    11.252
$abc$3156$new_new_n340__.out[0] (.names at (17,30))                                                      0.000    11.252
| (intra 'clb' routing)                                                                                  0.363    11.615
$abc$1403$li57_li57.in[0] (.names at (17,30))                                                            0.000    11.615
| (primitive '.names' combinational delay)                                                               0.200    11.815
$abc$1403$li57_li57.out[0] (.names at (17,30))                                                           0.000    11.815
| (intra 'clb' routing)                                                                                  0.000    11.815
P[37].D[0] (dffsre at (17,30))                                                                           0.000    11.815
data arrival time                                                                                                 11.815

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing)                                                                                  0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
P[37].C[0] (dffsre at (17,30))                                                                           0.000     2.099
clock uncertainty                                                                                        0.000     2.099
cell setup time                                                                                         -0.063     2.036
data required time                                                                                                 2.036
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 2.036
data arrival time                                                                                                -11.815
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -9.779


#Path 3
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[33].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.393
| (intra 'clb' routing)                                                                            0.056     9.449
| (inter-block routing)                                                                            0.380     9.829
| (intra 'clb' routing)                                                                            0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                          0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000    10.002
| (intra 'clb' routing)                                                                            0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000    10.103
| (intra 'clb' routing)                                                                            0.052    10.155
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000    10.155
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.205
$auto$alumacc.cc:485:replace_alu$33.C[34].sumout[0] (adder_carry at (17,30))                       0.000    10.205
| (intra 'clb' routing)                                                                            0.462    10.667
$abc$1403$li53_li53.in[0] (.names at (17,30))                                                      0.000    10.667
| (primitive '.names' combinational delay)                                                         0.280    10.947
$abc$1403$li53_li53.out[0] (.names at (17,30))                                                     0.000    10.947
| (intra 'clb' routing)                                                                            0.149    11.096
| (inter-block routing)                                                                            0.392    11.488
| (intra 'clb' routing)                                                                            0.278    11.766
P[33].D[0] (dffsre at (19,30))                                                                     0.000    11.766
data arrival time                                                                                           11.766

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[33].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.766
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.730


#Path 4
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[31].D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.393
| (intra 'clb' routing)                                                                            0.056     9.449
| (inter-block routing)                                                                            0.380     9.829
| (intra 'clb' routing)                                                                            0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                          0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].sumout[0] (adder_carry at (17,30))                       0.000    10.002
| (intra 'clb' routing)                                                                            0.248    10.250
| (inter-block routing)                                                                            0.284    10.533
| (intra 'clb' routing)                                                                            0.208    10.741
$abc$1403$li51_li51.in[0] (.names at (16,30))                                                      0.000    10.741
| (primitive '.names' combinational delay)                                                         0.280    11.021
$abc$1403$li51_li51.out[0] (.names at (16,30))                                                     0.000    11.021
| (intra 'clb' routing)                                                                            0.149    11.170
| (inter-block routing)                                                                            0.284    11.454
| (intra 'clb' routing)                                                                            0.278    11.732
P[31].D[0] (dffsre at (19,30))                                                                     0.000    11.732
data arrival time                                                                                           11.732

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[31].C[0] (dffsre at (19,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.732
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.696


#Path 5
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[36].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing)                                                                                  0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                           0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                                0.000     2.809
| (intra 'clb' routing)                                                                                  0.142     2.951
| (inter-block routing)                                                                                  0.284     3.235
| (intra 'clb' routing)                                                                                  0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                      0.000     3.443
| (primitive '.names' combinational delay)                                                               0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                                     0.000     3.683
| (intra 'clb' routing)                                                                                  0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                                   0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                                0.000     3.733
| (intra 'clb' routing)                                                                                  0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                                 0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                                0.000     3.834
| (intra 'clb' routing)                                                                                  0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                                 0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                          0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                                0.000     3.936
| (intra 'clb' routing)                                                                                  0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                                 0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                                0.000     4.037
| (intra 'clb' routing)                                                                                  0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                                 0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                                0.000     4.139
| (intra 'clb' routing)                                                                                  0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                                 0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                                0.000     4.240
| (intra 'clb' routing)                                                                                  0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                                 0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                                0.000     4.342
| (intra 'clb' routing)                                                                                  0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                                 0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                                0.000     4.444
| (intra 'clb' routing)                                                                                  0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                                 0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                                0.000     4.545
| (intra 'clb' routing)                                                                                  0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                                0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                               0.000     4.647
| (intra 'clb' routing)                                                                                  0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                                0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                               0.000     4.748
| (intra 'clb' routing)                                                                                  0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                                0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                               0.000     4.850
| (intra 'clb' routing)                                                                                  0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                                0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                          0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                               0.000     4.951
| (intra 'clb' routing)                                                                                  0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                                0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                               0.000     5.053
| (intra 'clb' routing)                                                                                  0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                                0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                               0.000     5.155
| (intra 'clb' routing)                                                                                  0.056     5.211
| (inter-block routing)                                                                                  0.380     5.591
| (intra 'clb' routing)                                                                                  0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                                0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                               0.000     5.763
| (intra 'clb' routing)                                                                                  0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                                0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                               0.000     5.865
| (intra 'clb' routing)                                                                                  0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                                0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                          0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                             0.000     5.966
| (intra 'clb' routing)                                                                                  0.248     6.214
| (inter-block routing)                                                                                  0.404     6.618
| (intra 'clb' routing)                                                                                  0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                      0.000     6.826
| (primitive '.names' combinational delay)                                                               0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                                     0.000     7.046
| (intra 'clb' routing)                                                                                  0.149     7.195
| (inter-block routing)                                                                                  0.380     7.575
| (intra 'clb' routing)                                                                                  0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                                  0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                               0.000     8.073
| (intra 'clb' routing)                                                                                  0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                                0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                               0.000     8.174
| (intra 'clb' routing)                                                                                  0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                                0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                               0.000     8.276
| (intra 'clb' routing)                                                                                  0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                                0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                               0.000     8.377
| (intra 'clb' routing)                                                                                  0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                                0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                               0.000     8.479
| (intra 'clb' routing)                                                                                  0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                                0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                               0.000     8.581
| (intra 'clb' routing)                                                                                  0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                                0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                               0.000     8.682
| (intra 'clb' routing)                                                                                  0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                                0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                               0.000     8.784
| (intra 'clb' routing)                                                                                  0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                                0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                               0.000     8.885
| (intra 'clb' routing)                                                                                  0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                                0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                          0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                               0.000     8.987
| (intra 'clb' routing)                                                                                  0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                                0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                               0.000     9.088
| (intra 'clb' routing)                                                                                  0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                                0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                               0.000     9.190
| (intra 'clb' routing)                                                                                  0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                                0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                               0.000     9.292
| (intra 'clb' routing)                                                                                  0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                                0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                          0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                               0.000     9.393
| (intra 'clb' routing)                                                                                  0.056     9.449
| (inter-block routing)                                                                                  0.380     9.829
| (intra 'clb' routing)                                                                                  0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                                0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                               0.000    10.002
| (intra 'clb' routing)                                                                                  0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                                0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                               0.000    10.103
| (intra 'clb' routing)                                                                                  0.052    10.155
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                                0.000    10.155
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.205
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                               0.000    10.205
| (intra 'clb' routing)                                                                                  0.052    10.256
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                                0.000    10.256
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.306
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                               0.000    10.306
| (intra 'clb' routing)                                                                                  0.052    10.358
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                                0.000    10.358
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.408
$auto$alumacc.cc:485:replace_alu$33.C[36].cout[0] (adder_carry at (17,30))                               0.000    10.408
| (intra 'clb' routing)                                                                                  0.052    10.459
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.cin[0] (adder_carry at (17,30))                          0.000    10.459
| (primitive 'adder_carry' combinational delay)                                                          0.050    10.509
$abc$1141$auto$alumacc.cc:485:replace_alu$33.co.sumout[0] (adder_carry at (17,30))                       0.000    10.509
| (intra 'clb' routing)                                                                                  0.462    10.972
$abc$1403$li56_li56.in[1] (.names at (17,30))                                                            0.000    10.972
| (primitive '.names' combinational delay)                                                               0.320    11.292
$abc$1403$li56_li56.out[0] (.names at (17,30))                                                           0.000    11.292
| (intra 'clb' routing)                                                                                  0.000    11.292
P[36].D[0] (dffsre at (17,30))                                                                           0.000    11.292
data arrival time                                                                                                 11.292

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                   0.099     0.099
| (inter-block routing)                                                                                  0.000     0.099
| (intra 'clb' routing)                                                                                  2.000     2.099
P[36].C[0] (dffsre at (17,30))                                                                           0.000     2.099
clock uncertainty                                                                                        0.000     2.099
cell setup time                                                                                         -0.063     2.036
data required time                                                                                                 2.036
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 2.036
data arrival time                                                                                                -11.292
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -9.256


#Path 6
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[29].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].sumout[0] (adder_carry at (17,31))                       0.000     9.292
| (intra 'clb' routing)                                                                            0.248     9.540
| (inter-block routing)                                                                            0.380     9.920
| (intra 'clb' routing)                                                                            0.208    10.128
$abc$1403$li49_li49.in[0] (.names at (17,29))                                                      0.000    10.128
| (primitive '.names' combinational delay)                                                         0.220    10.348
$abc$1403$li49_li49.out[0] (.names at (17,29))                                                     0.000    10.348
| (intra 'clb' routing)                                                                            0.149    10.496
| (inter-block routing)                                                                            0.512    11.008
| (intra 'clb' routing)                                                                            0.278    11.286
P[29].D[0] (dffsre at (20,31))                                                                     0.000    11.286
data arrival time                                                                                           11.286

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[29].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.286
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.251


#Path 7
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[28].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].sumout[0] (adder_carry at (17,31))                       0.000     9.190
| (intra 'clb' routing)                                                                            0.248     9.438
| (inter-block routing)                                                                            0.380     9.818
| (intra 'clb' routing)                                                                            0.208    10.026
$abc$1403$li48_li48.in[0] (.names at (17,29))                                                      0.000    10.026
| (primitive '.names' combinational delay)                                                         0.120    10.146
$abc$1403$li48_li48.out[0] (.names at (17,29))                                                     0.000    10.146
| (intra 'clb' routing)                                                                            0.149    10.295
| (inter-block routing)                                                                            0.512    10.807
| (intra 'clb' routing)                                                                            0.328    11.135
P[28].D[0] (dffsre at (20,31))                                                                     0.000    11.135
data arrival time                                                                                           11.135

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[28].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.135
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.099


#Path 8
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[35].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.393
| (intra 'clb' routing)                                                                            0.056     9.449
| (inter-block routing)                                                                            0.380     9.829
| (intra 'clb' routing)                                                                            0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                          0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000    10.002
| (intra 'clb' routing)                                                                            0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000    10.103
| (intra 'clb' routing)                                                                            0.052    10.155
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000    10.155
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.205
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                         0.000    10.205
| (intra 'clb' routing)                                                                            0.052    10.256
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                          0.000    10.256
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.306
$auto$alumacc.cc:485:replace_alu$33.C[35].cout[0] (adder_carry at (17,30))                         0.000    10.306
| (intra 'clb' routing)                                                                            0.052    10.358
$auto$alumacc.cc:485:replace_alu$33.C[36].cin[0] (adder_carry at (17,30))                          0.000    10.358
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.408
$auto$alumacc.cc:485:replace_alu$33.C[36].sumout[0] (adder_carry at (17,30))                       0.000    10.408
| (intra 'clb' routing)                                                                            0.462    10.870
$abc$1403$li55_li55.in[0] (.names at (17,30))                                                      0.000    10.870
| (primitive '.names' combinational delay)                                                         0.220    11.090
$abc$1403$li55_li55.out[0] (.names at (17,30))                                                     0.000    11.090
| (intra 'clb' routing)                                                                            0.000    11.090
P[35].D[0] (dffsre at (17,30))                                                                     0.000    11.090
data arrival time                                                                                           11.090

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[35].C[0] (dffsre at (17,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.090
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.054


#Path 9
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[34].D[0] (dffsre at (17,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].cout[0] (adder_carry at (17,31))                         0.000     9.393
| (intra 'clb' routing)                                                                            0.056     9.449
| (inter-block routing)                                                                            0.380     9.829
| (intra 'clb' routing)                                                                            0.122     9.952
$auto$alumacc.cc:485:replace_alu$33.C[32].cin[0] (adder_carry at (17,30))                          0.000     9.952
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.002
$auto$alumacc.cc:485:replace_alu$33.C[32].cout[0] (adder_carry at (17,30))                         0.000    10.002
| (intra 'clb' routing)                                                                            0.052    10.053
$auto$alumacc.cc:485:replace_alu$33.C[33].cin[0] (adder_carry at (17,30))                          0.000    10.053
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.103
$auto$alumacc.cc:485:replace_alu$33.C[33].cout[0] (adder_carry at (17,30))                         0.000    10.103
| (intra 'clb' routing)                                                                            0.052    10.155
$auto$alumacc.cc:485:replace_alu$33.C[34].cin[0] (adder_carry at (17,30))                          0.000    10.155
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.205
$auto$alumacc.cc:485:replace_alu$33.C[34].cout[0] (adder_carry at (17,30))                         0.000    10.205
| (intra 'clb' routing)                                                                            0.052    10.256
$auto$alumacc.cc:485:replace_alu$33.C[35].cin[0] (adder_carry at (17,30))                          0.000    10.256
| (primitive 'adder_carry' combinational delay)                                                    0.050    10.306
$auto$alumacc.cc:485:replace_alu$33.C[35].sumout[0] (adder_carry at (17,30))                       0.000    10.306
| (intra 'clb' routing)                                                                            0.462    10.769
$abc$1403$li54_li54.in[0] (.names at (17,30))                                                      0.000    10.769
| (primitive '.names' combinational delay)                                                         0.280    11.049
$abc$1403$li54_li54.out[0] (.names at (17,30))                                                     0.000    11.049
| (intra 'clb' routing)                                                                            0.000    11.049
P[34].D[0] (dffsre at (17,30))                                                                     0.000    11.049
data arrival time                                                                                           11.049

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[34].C[0] (dffsre at (17,30))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -11.049
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -9.013


#Path 10
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[24].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].sumout[0] (adder_carry at (17,31))                       0.000     8.784
| (intra 'clb' routing)                                                                            0.248     9.032
| (inter-block routing)                                                                            0.380     9.412
| (intra 'clb' routing)                                                                            0.208     9.620
$abc$1403$li44_li44.in[0] (.names at (17,29))                                                      0.000     9.620
| (primitive '.names' combinational delay)                                                         0.070     9.690
$abc$1403$li44_li44.out[0] (.names at (17,29))                                                     0.000     9.690
| (intra 'clb' routing)                                                                            0.149     9.839
| (inter-block routing)                                                                            0.512    10.350
| (intra 'clb' routing)                                                                            0.488    10.838
P[24].D[0] (dffsre at (20,31))                                                                     0.000    10.838
data arrival time                                                                                           10.838

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[24].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.838
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.803


#Path 11
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[27].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].sumout[0] (adder_carry at (17,31))                       0.000     9.088
| (intra 'clb' routing)                                                                            0.248     9.337
| (inter-block routing)                                                                            0.284     9.620
| (intra 'clb' routing)                                                                            0.208     9.828
$abc$1403$li47_li47.in[0] (.names at (16,31))                                                      0.000     9.828
| (primitive '.names' combinational delay)                                                         0.120     9.948
$abc$1403$li47_li47.out[0] (.names at (16,31))                                                     0.000     9.948
| (intra 'clb' routing)                                                                            0.583    10.531
P[27].D[0] (dffsre at (16,31))                                                                     0.000    10.531
data arrival time                                                                                           10.531

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[27].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.531
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.496


#Path 12
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[25].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].sumout[0] (adder_carry at (17,31))                       0.000     8.885
| (intra 'clb' routing)                                                                            0.248     9.134
| (inter-block routing)                                                                            0.284     9.417
| (intra 'clb' routing)                                                                            0.208     9.625
$abc$1403$li45_li45.in[0] (.names at (16,31))                                                      0.000     9.625
| (primitive '.names' combinational delay)                                                         0.220     9.845
$abc$1403$li45_li45.out[0] (.names at (16,31))                                                     0.000     9.845
| (intra 'clb' routing)                                                                            0.643    10.488
P[25].D[0] (dffsre at (16,31))                                                                     0.000    10.488
data arrival time                                                                                           10.488

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[25].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.488
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.453


#Path 13
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[30].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].cout[0] (adder_carry at (17,31))                         0.000     8.987
| (intra 'clb' routing)                                                                            0.052     9.038
$auto$alumacc.cc:485:replace_alu$33.C[28].cin[0] (adder_carry at (17,31))                          0.000     9.038
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.088
$auto$alumacc.cc:485:replace_alu$33.C[28].cout[0] (adder_carry at (17,31))                         0.000     9.088
| (intra 'clb' routing)                                                                            0.052     9.140
$auto$alumacc.cc:485:replace_alu$33.C[29].cin[0] (adder_carry at (17,31))                          0.000     9.140
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.190
$auto$alumacc.cc:485:replace_alu$33.C[29].cout[0] (adder_carry at (17,31))                         0.000     9.190
| (intra 'clb' routing)                                                                            0.052     9.242
$auto$alumacc.cc:485:replace_alu$33.C[30].cin[0] (adder_carry at (17,31))                          0.000     9.242
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.292
$auto$alumacc.cc:485:replace_alu$33.C[30].cout[0] (adder_carry at (17,31))                         0.000     9.292
| (intra 'clb' routing)                                                                            0.052     9.343
$auto$alumacc.cc:485:replace_alu$33.C[31].cin[0] (adder_carry at (17,31))                          0.000     9.343
| (primitive 'adder_carry' combinational delay)                                                    0.050     9.393
$auto$alumacc.cc:485:replace_alu$33.C[31].sumout[0] (adder_carry at (17,31))                       0.000     9.393
| (intra 'clb' routing)                                                                            0.248     9.641
| (inter-block routing)                                                                            0.380    10.021
| (intra 'clb' routing)                                                                            0.208    10.229
$abc$1403$li50_li50.in[0] (.names at (17,33))                                                      0.000    10.229
| (primitive '.names' combinational delay)                                                         0.220    10.449
$abc$1403$li50_li50.out[0] (.names at (17,33))                                                     0.000    10.449
| (intra 'clb' routing)                                                                            0.000    10.449
P[30].D[0] (dffsre at (17,33))                                                                     0.000    10.449
data arrival time                                                                                           10.449

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[30].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.449
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.413


#Path 14
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[22].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].sumout[0] (adder_carry at (17,31))                       0.000     8.581
| (intra 'clb' routing)                                                                            0.248     8.829
| (inter-block routing)                                                                            0.380     9.208
| (intra 'clb' routing)                                                                            0.208     9.416
$abc$1403$li42_li42.in[0] (.names at (17,33))                                                      0.000     9.416
| (primitive '.names' combinational delay)                                                         0.120     9.536
$abc$1403$li42_li42.out[0] (.names at (17,33))                                                     0.000     9.536
| (intra 'clb' routing)                                                                            0.643    10.179
P[22].D[0] (dffsre at (17,33))                                                                     0.000    10.179
data arrival time                                                                                           10.179

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[22].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.179
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.144


#Path 15
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[23].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].sumout[0] (adder_carry at (17,31))                       0.000     8.682
| (intra 'clb' routing)                                                                            0.248     8.930
| (inter-block routing)                                                                            0.284     9.214
| (intra 'clb' routing)                                                                            0.208     9.422
$abc$1403$li43_li43.in[0] (.names at (20,31))                                                      0.000     9.422
| (primitive '.names' combinational delay)                                                         0.220     9.642
$abc$1403$li43_li43.out[0] (.names at (20,31))                                                     0.000     9.642
| (intra 'clb' routing)                                                                            0.533    10.175
P[23].D[0] (dffsre at (20,31))                                                                     0.000    10.175
data arrival time                                                                                           10.175

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[23].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.175
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.139


#Path 16
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[18].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].sumout[0] (adder_carry at (17,31))                       0.000     8.174
| (intra 'clb' routing)                                                                            0.248     8.422
| (inter-block routing)                                                                            0.380     8.802
| (intra 'clb' routing)                                                                            0.208     9.010
$abc$1403$li38_li38.in[0] (.names at (17,29))                                                      0.000     9.010
| (primitive '.names' combinational delay)                                                         0.220     9.230
$abc$1403$li38_li38.out[0] (.names at (17,29))                                                     0.000     9.230
| (intra 'clb' routing)                                                                            0.149     9.379
| (inter-block routing)                                                                            0.392     9.771
| (intra 'clb' routing)                                                                            0.278    10.049
P[18].D[0] (dffsre at (16,31))                                                                     0.000    10.049
data arrival time                                                                                           10.049

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[18].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                          -10.049
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -8.013


#Path 17
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[21].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].sumout[0] (adder_carry at (17,31))                       0.000     8.479
| (intra 'clb' routing)                                                                            0.248     8.727
| (inter-block routing)                                                                            0.284     9.011
| (intra 'clb' routing)                                                                            0.208     9.219
$abc$1403$li41_li41.in[0] (.names at (20,31))                                                      0.000     9.219
| (primitive '.names' combinational delay)                                                         0.120     9.339
$abc$1403$li41_li41.out[0] (.names at (20,31))                                                     0.000     9.339
| (intra 'clb' routing)                                                                            0.583     9.922
P[21].D[0] (dffsre at (20,31))                                                                     0.000     9.922
data arrival time                                                                                            9.922

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[21].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.922
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.886


#Path 18
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[26].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].cout[0] (adder_carry at (17,31))                         0.000     8.377
| (intra 'clb' routing)                                                                            0.052     8.429
$auto$alumacc.cc:485:replace_alu$33.C[22].cin[0] (adder_carry at (17,31))                          0.000     8.429
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.479
$auto$alumacc.cc:485:replace_alu$33.C[22].cout[0] (adder_carry at (17,31))                         0.000     8.479
| (intra 'clb' routing)                                                                            0.052     8.531
$auto$alumacc.cc:485:replace_alu$33.C[23].cin[0] (adder_carry at (17,31))                          0.000     8.531
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.581
$auto$alumacc.cc:485:replace_alu$33.C[23].cout[0] (adder_carry at (17,31))                         0.000     8.581
| (intra 'clb' routing)                                                                            0.052     8.632
$auto$alumacc.cc:485:replace_alu$33.C[24].cin[0] (adder_carry at (17,31))                          0.000     8.632
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.682
$auto$alumacc.cc:485:replace_alu$33.C[24].cout[0] (adder_carry at (17,31))                         0.000     8.682
| (intra 'clb' routing)                                                                            0.052     8.734
$auto$alumacc.cc:485:replace_alu$33.C[25].cin[0] (adder_carry at (17,31))                          0.000     8.734
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.784
$auto$alumacc.cc:485:replace_alu$33.C[25].cout[0] (adder_carry at (17,31))                         0.000     8.784
| (intra 'clb' routing)                                                                            0.052     8.835
$auto$alumacc.cc:485:replace_alu$33.C[26].cin[0] (adder_carry at (17,31))                          0.000     8.835
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.885
$auto$alumacc.cc:485:replace_alu$33.C[26].cout[0] (adder_carry at (17,31))                         0.000     8.885
| (intra 'clb' routing)                                                                            0.052     8.937
$auto$alumacc.cc:485:replace_alu$33.C[27].cin[0] (adder_carry at (17,31))                          0.000     8.937
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.987
$auto$alumacc.cc:485:replace_alu$33.C[27].sumout[0] (adder_carry at (17,31))                       0.000     8.987
| (intra 'clb' routing)                                                                            0.248     9.235
| (inter-block routing)                                                                            0.284     9.519
| (intra 'clb' routing)                                                                            0.208     9.727
$abc$1403$li46_li46.in[0] (.names at (16,31))                                                      0.000     9.727
| (primitive '.names' combinational delay)                                                         0.170     9.897
$abc$1403$li46_li46.out[0] (.names at (16,31))                                                     0.000     9.897
| (intra 'clb' routing)                                                                            0.000     9.897
P[26].D[0] (dffsre at (16,31))                                                                     0.000     9.897
data arrival time                                                                                            9.897

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[26].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.897
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.861


#Path 19
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[17].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].sumout[0] (adder_carry at (17,31))                       0.000     8.073
| (intra 'clb' routing)                                                                            0.248     8.321
| (inter-block routing)                                                                            0.380     8.701
| (intra 'clb' routing)                                                                            0.208     8.909
$abc$1403$li37_li37.in[0] (.names at (17,29))                                                      0.000     8.909
| (primitive '.names' combinational delay)                                                         0.070     8.979
$abc$1403$li37_li37.out[0] (.names at (17,29))                                                     0.000     8.979
| (intra 'clb' routing)                                                                            0.149     9.128
| (inter-block routing)                                                                            0.392     9.519
| (intra 'clb' routing)                                                                            0.328     9.847
P[17].D[0] (dffsre at (16,31))                                                                     0.000     9.847
data arrival time                                                                                            9.847

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[17].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.847
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.812


#Path 20
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[19].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].sumout[0] (adder_carry at (17,31))                       0.000     8.276
| (intra 'clb' routing)                                                                            0.248     8.524
| (inter-block routing)                                                                            0.284     8.808
| (intra 'clb' routing)                                                                            0.208     9.016
$abc$1403$li39_li39.in[0] (.names at (20,31))                                                      0.000     9.016
| (primitive '.names' combinational delay)                                                         0.170     9.186
$abc$1403$li39_li39.out[0] (.names at (20,31))                                                     0.000     9.186
| (intra 'clb' routing)                                                                            0.643     9.829
P[19].D[0] (dffsre at (20,31))                                                                     0.000     9.829
data arrival time                                                                                            9.829

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[19].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.829
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.793


#Path 21
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[20].D[0] (dffsre at (20,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].cout[0] (adder_carry at (19,32))                          0.000     4.139
| (intra 'clb' routing)                                                                            0.052     4.190
$auto$alumacc.cc:485:replace_alu$30.C[6].cin[0] (adder_carry at (19,32))                           0.000     4.190
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.240
$auto$alumacc.cc:485:replace_alu$30.C[6].cout[0] (adder_carry at (19,32))                          0.000     4.240
| (intra 'clb' routing)                                                                            0.052     4.292
$auto$alumacc.cc:485:replace_alu$30.C[7].cin[0] (adder_carry at (19,32))                           0.000     4.292
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.342
$auto$alumacc.cc:485:replace_alu$30.C[7].cout[0] (adder_carry at (19,32))                          0.000     4.342
| (intra 'clb' routing)                                                                            0.052     4.394
$auto$alumacc.cc:485:replace_alu$30.C[8].cin[0] (adder_carry at (19,32))                           0.000     4.394
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.444
$auto$alumacc.cc:485:replace_alu$30.C[8].cout[0] (adder_carry at (19,32))                          0.000     4.444
| (intra 'clb' routing)                                                                            0.052     4.495
$auto$alumacc.cc:485:replace_alu$30.C[9].cin[0] (adder_carry at (19,32))                           0.000     4.495
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.545
$auto$alumacc.cc:485:replace_alu$30.C[9].cout[0] (adder_carry at (19,32))                          0.000     4.545
| (intra 'clb' routing)                                                                            0.052     4.597
$auto$alumacc.cc:485:replace_alu$30.C[10].cin[0] (adder_carry at (19,32))                          0.000     4.597
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.647
$auto$alumacc.cc:485:replace_alu$30.C[10].cout[0] (adder_carry at (19,32))                         0.000     4.647
| (intra 'clb' routing)                                                                            0.052     4.698
$auto$alumacc.cc:485:replace_alu$30.C[11].cin[0] (adder_carry at (19,32))                          0.000     4.698
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.748
$auto$alumacc.cc:485:replace_alu$30.C[11].cout[0] (adder_carry at (19,32))                         0.000     4.748
| (intra 'clb' routing)                                                                            0.052     4.800
$auto$alumacc.cc:485:replace_alu$30.C[12].cin[0] (adder_carry at (19,32))                          0.000     4.800
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.850
$auto$alumacc.cc:485:replace_alu$30.C[12].cout[0] (adder_carry at (19,32))                         0.000     4.850
| (intra 'clb' routing)                                                                            0.052     4.901
$auto$alumacc.cc:485:replace_alu$30.C[13].cin[0] (adder_carry at (19,32))                          0.000     4.901
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.951
$auto$alumacc.cc:485:replace_alu$30.C[13].cout[0] (adder_carry at (19,32))                         0.000     4.951
| (intra 'clb' routing)                                                                            0.052     5.003
$auto$alumacc.cc:485:replace_alu$30.C[14].cin[0] (adder_carry at (19,32))                          0.000     5.003
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.053
$auto$alumacc.cc:485:replace_alu$30.C[14].cout[0] (adder_carry at (19,32))                         0.000     5.053
| (intra 'clb' routing)                                                                            0.052     5.105
$auto$alumacc.cc:485:replace_alu$30.C[15].cin[0] (adder_carry at (19,32))                          0.000     5.105
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.155
$auto$alumacc.cc:485:replace_alu$30.C[15].cout[0] (adder_carry at (19,32))                         0.000     5.155
| (intra 'clb' routing)                                                                            0.056     5.211
| (inter-block routing)                                                                            0.380     5.591
| (intra 'clb' routing)                                                                            0.122     5.713
$auto$alumacc.cc:485:replace_alu$30.C[16].cin[0] (adder_carry at (19,31))                          0.000     5.713
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.763
$auto$alumacc.cc:485:replace_alu$30.C[16].cout[0] (adder_carry at (19,31))                         0.000     5.763
| (intra 'clb' routing)                                                                            0.052     5.815
$auto$alumacc.cc:485:replace_alu$30.C[17].cin[0] (adder_carry at (19,31))                          0.000     5.815
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.865
$auto$alumacc.cc:485:replace_alu$30.C[17].cout[0] (adder_carry at (19,31))                         0.000     5.865
| (intra 'clb' routing)                                                                            0.052     5.916
$auto$alumacc.cc:485:replace_alu$30.C[18].cin[0] (adder_carry at (19,31))                          0.000     5.916
| (primitive 'adder_carry' combinational delay)                                                    0.050     5.966
$auto$alumacc.cc:485:replace_alu$30.C[18].sumout[0] (adder_carry at (19,31))                       0.000     5.966
| (intra 'clb' routing)                                                                            0.248     6.214
| (inter-block routing)                                                                            0.404     6.618
| (intra 'clb' routing)                                                                            0.208     6.826
$auto$alumacc.cc:485:replace_alu$33.S[17].in[2] (.names at (17,29))                                0.000     6.826
| (primitive '.names' combinational delay)                                                         0.220     7.046
$auto$alumacc.cc:485:replace_alu$33.S[17].out[0] (.names at (17,29))                               0.000     7.046
| (intra 'clb' routing)                                                                            0.149     7.195
| (inter-block routing)                                                                            0.380     7.575
| (intra 'clb' routing)                                                                            0.448     8.023
$auto$alumacc.cc:485:replace_alu$33.C[18].p[0] (adder_carry at (17,31))                            0.000     8.023
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.073
$auto$alumacc.cc:485:replace_alu$33.C[18].cout[0] (adder_carry at (17,31))                         0.000     8.073
| (intra 'clb' routing)                                                                            0.052     8.124
$auto$alumacc.cc:485:replace_alu$33.C[19].cin[0] (adder_carry at (17,31))                          0.000     8.124
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.174
$auto$alumacc.cc:485:replace_alu$33.C[19].cout[0] (adder_carry at (17,31))                         0.000     8.174
| (intra 'clb' routing)                                                                            0.052     8.226
$auto$alumacc.cc:485:replace_alu$33.C[20].cin[0] (adder_carry at (17,31))                          0.000     8.226
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.276
$auto$alumacc.cc:485:replace_alu$33.C[20].cout[0] (adder_carry at (17,31))                         0.000     8.276
| (intra 'clb' routing)                                                                            0.052     8.327
$auto$alumacc.cc:485:replace_alu$33.C[21].cin[0] (adder_carry at (17,31))                          0.000     8.327
| (primitive 'adder_carry' combinational delay)                                                    0.050     8.377
$auto$alumacc.cc:485:replace_alu$33.C[21].sumout[0] (adder_carry at (17,31))                       0.000     8.377
| (intra 'clb' routing)                                                                            0.248     8.626
| (inter-block routing)                                                                            0.284     8.909
| (intra 'clb' routing)                                                                            0.208     9.117
$abc$1403$li40_li40.in[0] (.names at (20,31))                                                      0.000     9.117
| (primitive '.names' combinational delay)                                                         0.120     9.237
$abc$1403$li40_li40.out[0] (.names at (20,31))                                                     0.000     9.237
| (intra 'clb' routing)                                                                            0.000     9.237
P[20].D[0] (dffsre at (20,31))                                                                     0.000     9.237
data arrival time                                                                                            9.237

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[20].C[0] (dffsre at (20,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.237
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.202


#Path 22
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[15].D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.856
| (intra 'clb' routing)                                                                            0.052     6.908
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     6.908
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.958
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry at (17,32))                         0.000     6.958
| (intra 'clb' routing)                                                                            0.052     7.010
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry at (17,32))                          0.000     7.010
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.060
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.060
| (intra 'clb' routing)                                                                            0.052     7.111
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.111
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.161
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.161
| (intra 'clb' routing)                                                                            0.056     7.217
| (inter-block routing)                                                                            0.380     7.597
| (intra 'clb' routing)                                                                            0.122     7.720
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.720
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.770
$auto$alumacc.cc:485:replace_alu$33.C[16].sumout[0] (adder_carry at (17,31))                       0.000     7.770
| (intra 'clb' routing)                                                                            0.248     8.018
| (inter-block routing)                                                                            0.284     8.301
| (intra 'clb' routing)                                                                            0.208     8.509
$abc$1403$li35_li35.in[0] (.names at (16,31))                                                      0.000     8.509
| (primitive '.names' combinational delay)                                                         0.170     8.679
$abc$1403$li35_li35.out[0] (.names at (16,31))                                                     0.000     8.679
| (intra 'clb' routing)                                                                            0.533     9.212
P[15].D[0] (dffsre at (16,31))                                                                     0.000     9.212
data arrival time                                                                                            9.212

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[15].C[0] (dffsre at (16,31))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -9.212
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -7.177


#Path 23
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[16].D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.856
| (intra 'clb' routing)                                                                            0.052     6.908
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     6.908
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.958
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry at (17,32))                         0.000     6.958
| (intra 'clb' routing)                                                                            0.052     7.010
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry at (17,32))                          0.000     7.010
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.060
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.060
| (intra 'clb' routing)                                                                            0.052     7.111
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.111
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.161
$auto$alumacc.cc:485:replace_alu$33.C[15].cout[0] (adder_carry at (17,32))                         0.000     7.161
| (intra 'clb' routing)                                                                            0.056     7.217
| (inter-block routing)                                                                            0.380     7.597
| (intra 'clb' routing)                                                                            0.122     7.720
$auto$alumacc.cc:485:replace_alu$33.C[16].cin[0] (adder_carry at (17,31))                          0.000     7.720
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.770
$auto$alumacc.cc:485:replace_alu$33.C[16].cout[0] (adder_carry at (17,31))                         0.000     7.770
| (intra 'clb' routing)                                                                            0.052     7.821
$auto$alumacc.cc:485:replace_alu$33.C[17].cin[0] (adder_carry at (17,31))                          0.000     7.821
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.871
$auto$alumacc.cc:485:replace_alu$33.C[17].sumout[0] (adder_carry at (17,31))                       0.000     7.871
| (intra 'clb' routing)                                                                            0.248     8.119
| (inter-block routing)                                                                            0.380     8.499
| (intra 'clb' routing)                                                                            0.208     8.707
$abc$1403$li36_li36.in[0] (.names at (17,29))                                                      0.000     8.707
| (primitive '.names' combinational delay)                                                         0.120     8.827
$abc$1403$li36_li36.out[0] (.names at (17,29))                                                     0.000     8.827
| (intra 'clb' routing)                                                                            0.000     8.827
P[16].D[0] (dffsre at (17,29))                                                                     0.000     8.827
data arrival time                                                                                            8.827

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[16].C[0] (dffsre at (17,29))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.827
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.791


#Path 24
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[14].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.856
| (intra 'clb' routing)                                                                            0.052     6.908
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     6.908
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.958
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry at (17,32))                         0.000     6.958
| (intra 'clb' routing)                                                                            0.052     7.010
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry at (17,32))                          0.000     7.010
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.060
$auto$alumacc.cc:485:replace_alu$33.C[14].cout[0] (adder_carry at (17,32))                         0.000     7.060
| (intra 'clb' routing)                                                                            0.052     7.111
$auto$alumacc.cc:485:replace_alu$33.C[15].cin[0] (adder_carry at (17,32))                          0.000     7.111
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.161
$auto$alumacc.cc:485:replace_alu$33.C[15].sumout[0] (adder_carry at (17,32))                       0.000     7.161
| (intra 'clb' routing)                                                                            0.248     7.409
| (inter-block routing)                                                                            0.404     7.813
| (intra 'clb' routing)                                                                            0.208     8.021
$abc$1403$li34_li34.in[0] (.names at (19,33))                                                      0.000     8.021
| (primitive '.names' combinational delay)                                                         0.120     8.141
$abc$1403$li34_li34.out[0] (.names at (19,33))                                                     0.000     8.141
| (intra 'clb' routing)                                                                            0.000     8.141
P[14].D[0] (dffsre at (19,33))                                                                     0.000     8.141
data arrival time                                                                                            8.141

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[14].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.141
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.105


#Path 25
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[13].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.856
| (intra 'clb' routing)                                                                            0.052     6.908
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     6.908
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.958
$auto$alumacc.cc:485:replace_alu$33.C[13].cout[0] (adder_carry at (17,32))                         0.000     6.958
| (intra 'clb' routing)                                                                            0.052     7.010
$auto$alumacc.cc:485:replace_alu$33.C[14].cin[0] (adder_carry at (17,32))                          0.000     7.010
| (primitive 'adder_carry' combinational delay)                                                    0.050     7.060
$auto$alumacc.cc:485:replace_alu$33.C[14].sumout[0] (adder_carry at (17,32))                       0.000     7.060
| (intra 'clb' routing)                                                                            0.248     7.308
| (inter-block routing)                                                                            0.404     7.711
| (intra 'clb' routing)                                                                            0.208     7.919
$abc$1403$li33_li33.in[0] (.names at (19,33))                                                      0.000     7.919
| (primitive '.names' combinational delay)                                                         0.120     8.039
$abc$1403$li33_li33.out[0] (.names at (19,33))                                                     0.000     8.039
| (intra 'clb' routing)                                                                            0.000     8.039
P[13].D[0] (dffsre at (19,33))                                                                     0.000     8.039
data arrival time                                                                                            8.039

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[13].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -8.039
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -6.004


#Path 26
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[11].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].sumout[0] (adder_carry at (17,32))                       0.000     6.856
| (intra 'clb' routing)                                                                            0.248     7.105
| (inter-block routing)                                                                            0.284     7.388
| (intra 'clb' routing)                                                                            0.208     7.596
$abc$1403$li31_li31.in[0] (.names at (16,32))                                                     -0.000     7.596
| (primitive '.names' combinational delay)                                                         0.280     7.876
$abc$1403$li31_li31.out[0] (.names at (16,32))                                                     0.000     7.876
| (intra 'clb' routing)                                                                            0.000     7.876
P[11].D[0] (dffsre at (16,32))                                                                     0.000     7.876
data arrival time                                                                                            7.876

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[11].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -7.876
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.841


#Path 27
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[12].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].cout[0] (adder_carry at (17,32))                         0.000     6.755
| (intra 'clb' routing)                                                                            0.052     6.806
$auto$alumacc.cc:485:replace_alu$33.C[12].cin[0] (adder_carry at (17,32))                          0.000     6.806
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.856
$auto$alumacc.cc:485:replace_alu$33.C[12].cout[0] (adder_carry at (17,32))                         0.000     6.856
| (intra 'clb' routing)                                                                            0.052     6.908
$auto$alumacc.cc:485:replace_alu$33.C[13].cin[0] (adder_carry at (17,32))                          0.000     6.908
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.958
$auto$alumacc.cc:485:replace_alu$33.C[13].sumout[0] (adder_carry at (17,32))                       0.000     6.958
| (intra 'clb' routing)                                                                            0.248     7.206
| (inter-block routing)                                                                            0.284     7.490
| (intra 'clb' routing)                                                                            0.208     7.698
$abc$1403$li32_li32.in[0] (.names at (20,32))                                                      0.000     7.698
| (primitive '.names' combinational delay)                                                         0.120     7.818
$abc$1403$li32_li32.out[0] (.names at (20,32))                                                     0.000     7.818
| (intra 'clb' routing)                                                                            0.000     7.818
P[12].D[0] (dffsre at (20,32))                                                                     0.000     7.818
data arrival time                                                                                            7.818

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[12].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -7.818
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.782


#Path 28
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[9].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].sumout[0] (adder_carry at (17,32))                       0.000     6.653
| (intra 'clb' routing)                                                                            0.248     6.901
| (inter-block routing)                                                                            0.404     7.305
| (intra 'clb' routing)                                                                            0.208     7.513
$abc$1403$li29_li29.in[0] (.names at (19,33))                                                     -0.000     7.513
| (primitive '.names' combinational delay)                                                         0.280     7.793
$abc$1403$li29_li29.out[0] (.names at (19,33))                                                     0.000     7.793
| (intra 'clb' routing)                                                                            0.000     7.793
P[9].D[0] (dffsre at (19,33))                                                                      0.000     7.793
data arrival time                                                                                            7.793

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[9].C[0] (dffsre at (19,33))                                                                      0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -7.793
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.758


#Path 29
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[10].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                          0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.284     3.235
| (intra 'clb' routing)                                                                            0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                                0.000     3.443
| (primitive '.names' combinational delay)                                                         0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                               0.000     3.683
| (intra 'clb' routing)                                                                            0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                             0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                          0.000     3.733
| (intra 'clb' routing)                                                                            0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                           0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                          0.000     3.834
| (intra 'clb' routing)                                                                            0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                           0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                          0.000     3.936
| (intra 'clb' routing)                                                                            0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                           0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                          0.000     4.037
| (intra 'clb' routing)                                                                            0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                           0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                        0.000     4.139
| (intra 'clb' routing)                                                                            0.248     4.387
| (inter-block routing)                                                                            0.380     4.767
| (intra 'clb' routing)                                                                            0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                 0.000     4.975
| (primitive '.names' combinational delay)                                                         0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                                0.000     5.095
| (intra 'clb' routing)                                                                            0.149     5.244
| (inter-block routing)                                                                            0.404     5.647
| (intra 'clb' routing)                                                                            0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                             0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                          0.000     6.145
| (intra 'clb' routing)                                                                            0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                           0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                          0.000     6.247
| (intra 'clb' routing)                                                                            0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                           0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                          0.000     6.349
| (intra 'clb' routing)                                                                            0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                           0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                          0.000     6.450
| (intra 'clb' routing)                                                                            0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                           0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].cout[0] (adder_carry at (17,32))                          0.000     6.552
| (intra 'clb' routing)                                                                            0.052     6.603
$auto$alumacc.cc:485:replace_alu$33.C[10].cin[0] (adder_carry at (17,32))                          0.000     6.603
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.653
$auto$alumacc.cc:485:replace_alu$33.C[10].cout[0] (adder_carry at (17,32))                         0.000     6.653
| (intra 'clb' routing)                                                                            0.052     6.705
$auto$alumacc.cc:485:replace_alu$33.C[11].cin[0] (adder_carry at (17,32))                          0.000     6.705
| (primitive 'adder_carry' combinational delay)                                                    0.050     6.755
$auto$alumacc.cc:485:replace_alu$33.C[11].sumout[0] (adder_carry at (17,32))                       0.000     6.755
| (intra 'clb' routing)                                                                            0.248     7.003
| (inter-block routing)                                                                            0.284     7.287
| (intra 'clb' routing)                                                                            0.208     7.495
$abc$1403$li30_li30.in[0] (.names at (16,32))                                                      0.000     7.495
| (primitive '.names' combinational delay)                                                         0.120     7.615
$abc$1403$li30_li30.out[0] (.names at (16,32))                                                     0.000     7.615
| (intra 'clb' routing)                                                                            0.000     7.615
P[10].D[0] (dffsre at (16,32))                                                                     0.000     7.615
data arrival time                                                                                            7.615

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                     0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
P[10].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                  0.000     2.099
cell setup time                                                                                   -0.063     2.036
data required time                                                                                           2.036
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           2.036
data arrival time                                                                                           -7.615
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -5.579


#Path 30
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[8].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                         0.000     3.834
| (intra 'clb' routing)                                                                           0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                          0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                         0.000     3.936
| (intra 'clb' routing)                                                                           0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                          0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                         0.000     4.037
| (intra 'clb' routing)                                                                           0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                          0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                       0.000     4.139
| (intra 'clb' routing)                                                                           0.248     4.387
| (inter-block routing)                                                                           0.380     4.767
| (intra 'clb' routing)                                                                           0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                0.000     4.975
| (primitive '.names' combinational delay)                                                        0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                               0.000     5.095
| (intra 'clb' routing)                                                                           0.149     5.244
| (inter-block routing)                                                                           0.404     5.647
| (intra 'clb' routing)                                                                           0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                            0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.145
| (intra 'clb' routing)                                                                           0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.247
| (intra 'clb' routing)                                                                           0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                         0.000     6.349
| (intra 'clb' routing)                                                                           0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                          0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].cout[0] (adder_carry at (17,32))                         0.000     6.450
| (intra 'clb' routing)                                                                           0.052     6.502
$auto$alumacc.cc:485:replace_alu$33.C[9].cin[0] (adder_carry at (17,32))                          0.000     6.502
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.552
$auto$alumacc.cc:485:replace_alu$33.C[9].sumout[0] (adder_carry at (17,32))                       0.000     6.552
| (intra 'clb' routing)                                                                           0.248     6.800
| (inter-block routing)                                                                           0.380     7.180
| (intra 'clb' routing)                                                                           0.208     7.388
$abc$1403$li28_li28.in[0] (.names at (17,33))                                                     0.000     7.388
| (primitive '.names' combinational delay)                                                        0.120     7.508
$abc$1403$li28_li28.out[0] (.names at (17,33))                                                    0.000     7.508
| (intra 'clb' routing)                                                                           0.000     7.508
P[8].D[0] (dffsre at (17,33))                                                                     0.000     7.508
data arrival time                                                                                           7.508

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[8].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.508
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.472


#Path 31
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[7].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                         0.000     3.834
| (intra 'clb' routing)                                                                           0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                          0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                         0.000     3.936
| (intra 'clb' routing)                                                                           0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                          0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                         0.000     4.037
| (intra 'clb' routing)                                                                           0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                          0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                       0.000     4.139
| (intra 'clb' routing)                                                                           0.248     4.387
| (inter-block routing)                                                                           0.380     4.767
| (intra 'clb' routing)                                                                           0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                0.000     4.975
| (primitive '.names' combinational delay)                                                        0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                               0.000     5.095
| (intra 'clb' routing)                                                                           0.149     5.244
| (inter-block routing)                                                                           0.404     5.647
| (intra 'clb' routing)                                                                           0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                            0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.145
| (intra 'clb' routing)                                                                           0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.247
| (intra 'clb' routing)                                                                           0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].cout[0] (adder_carry at (17,32))                         0.000     6.349
| (intra 'clb' routing)                                                                           0.052     6.400
$auto$alumacc.cc:485:replace_alu$33.C[8].cin[0] (adder_carry at (17,32))                          0.000     6.400
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.450
$auto$alumacc.cc:485:replace_alu$33.C[8].sumout[0] (adder_carry at (17,32))                       0.000     6.450
| (intra 'clb' routing)                                                                           0.248     6.698
| (inter-block routing)                                                                           0.380     7.078
| (intra 'clb' routing)                                                                           0.208     7.286
$abc$1403$li27_li27.in[0] (.names at (17,33))                                                     0.000     7.286
| (primitive '.names' combinational delay)                                                        0.170     7.456
$abc$1403$li27_li27.out[0] (.names at (17,33))                                                    0.000     7.456
| (intra 'clb' routing)                                                                           0.000     7.456
P[7].D[0] (dffsre at (17,33))                                                                     0.000     7.456
data arrival time                                                                                           7.456

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[7].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.456
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.420


#Path 32
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[5].D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                         0.000     3.834
| (intra 'clb' routing)                                                                           0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                          0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                         0.000     3.936
| (intra 'clb' routing)                                                                           0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                          0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                         0.000     4.037
| (intra 'clb' routing)                                                                           0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                          0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                       0.000     4.139
| (intra 'clb' routing)                                                                           0.248     4.387
| (inter-block routing)                                                                           0.380     4.767
| (intra 'clb' routing)                                                                           0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                0.000     4.975
| (primitive '.names' combinational delay)                                                        0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                               0.000     5.095
| (intra 'clb' routing)                                                                           0.149     5.244
| (inter-block routing)                                                                           0.404     5.647
| (intra 'clb' routing)                                                                           0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                            0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.145
| (intra 'clb' routing)                                                                           0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].sumout[0] (adder_carry at (17,32))                       0.000     6.247
| (intra 'clb' routing)                                                                           0.248     6.495
| (inter-block routing)                                                                           0.380     6.875
| (intra 'clb' routing)                                                                           0.208     7.083
$abc$1403$li25_li25.in[0] (.names at (17,33))                                                     0.000     7.083
| (primitive '.names' combinational delay)                                                        0.170     7.253
$abc$1403$li25_li25.out[0] (.names at (17,33))                                                    0.000     7.253
| (intra 'clb' routing)                                                                           0.000     7.253
P[5].D[0] (dffsre at (17,33))                                                                     0.000     7.253
data arrival time                                                                                           7.253

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[5].C[0] (dffsre at (17,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.253
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.217


#Path 33
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[6].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                         0.000     3.834
| (intra 'clb' routing)                                                                           0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                          0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                         0.000     3.936
| (intra 'clb' routing)                                                                           0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                          0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                         0.000     4.037
| (intra 'clb' routing)                                                                           0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                          0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                       0.000     4.139
| (intra 'clb' routing)                                                                           0.248     4.387
| (inter-block routing)                                                                           0.380     4.767
| (intra 'clb' routing)                                                                           0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                0.000     4.975
| (primitive '.names' combinational delay)                                                        0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                               0.000     5.095
| (intra 'clb' routing)                                                                           0.149     5.244
| (inter-block routing)                                                                           0.404     5.647
| (intra 'clb' routing)                                                                           0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                            0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].cout[0] (adder_carry at (17,32))                         0.000     6.145
| (intra 'clb' routing)                                                                           0.052     6.197
$auto$alumacc.cc:485:replace_alu$33.C[6].cin[0] (adder_carry at (17,32))                          0.000     6.197
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.247
$auto$alumacc.cc:485:replace_alu$33.C[6].cout[0] (adder_carry at (17,32))                         0.000     6.247
| (intra 'clb' routing)                                                                           0.052     6.299
$auto$alumacc.cc:485:replace_alu$33.C[7].cin[0] (adder_carry at (17,32))                          0.000     6.299
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.349
$auto$alumacc.cc:485:replace_alu$33.C[7].sumout[0] (adder_carry at (17,32))                       0.000     6.349
| (intra 'clb' routing)                                                                           0.248     6.597
| (inter-block routing)                                                                           0.284     6.880
| (intra 'clb' routing)                                                                           0.208     7.088
$abc$1403$li26_li26.in[0] (.names at (16,32))                                                     0.000     7.088
| (primitive '.names' combinational delay)                                                        0.120     7.208
$abc$1403$li26_li26.out[0] (.names at (16,32))                                                    0.000     7.208
| (intra 'clb' routing)                                                                           0.000     7.208
P[6].D[0] (dffsre at (16,32))                                                                     0.000     7.208
data arrival time                                                                                           7.208

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[6].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.208
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.173


#Path 34
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[4].D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].cout[0] (adder_carry at (19,32))                         0.000     3.733
| (intra 'clb' routing)                                                                           0.052     3.784
$auto$alumacc.cc:485:replace_alu$30.C[2].cin[0] (adder_carry at (19,32))                          0.000     3.784
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.834
$auto$alumacc.cc:485:replace_alu$30.C[2].cout[0] (adder_carry at (19,32))                         0.000     3.834
| (intra 'clb' routing)                                                                           0.052     3.886
$auto$alumacc.cc:485:replace_alu$30.C[3].cin[0] (adder_carry at (19,32))                          0.000     3.886
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.936
$auto$alumacc.cc:485:replace_alu$30.C[3].cout[0] (adder_carry at (19,32))                         0.000     3.936
| (intra 'clb' routing)                                                                           0.052     3.987
$auto$alumacc.cc:485:replace_alu$30.C[4].cin[0] (adder_carry at (19,32))                          0.000     3.987
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.037
$auto$alumacc.cc:485:replace_alu$30.C[4].cout[0] (adder_carry at (19,32))                         0.000     4.037
| (intra 'clb' routing)                                                                           0.052     4.089
$auto$alumacc.cc:485:replace_alu$30.C[5].cin[0] (adder_carry at (19,32))                          0.000     4.089
| (primitive 'adder_carry' combinational delay)                                                   0.050     4.139
$auto$alumacc.cc:485:replace_alu$30.C[5].sumout[0] (adder_carry at (19,32))                       0.000     4.139
| (intra 'clb' routing)                                                                           0.248     4.387
| (inter-block routing)                                                                           0.380     4.767
| (intra 'clb' routing)                                                                           0.208     4.975
$auto$alumacc.cc:485:replace_alu$33.S[4].in[2] (.names at (19,33))                                0.000     4.975
| (primitive '.names' combinational delay)                                                        0.120     5.095
$auto$alumacc.cc:485:replace_alu$33.S[4].out[0] (.names at (19,33))                               0.000     5.095
| (intra 'clb' routing)                                                                           0.149     5.244
| (inter-block routing)                                                                           0.404     5.647
| (intra 'clb' routing)                                                                           0.448     6.095
$auto$alumacc.cc:485:replace_alu$33.C[5].p[0] (adder_carry at (17,32))                            0.000     6.095
| (primitive 'adder_carry' combinational delay)                                                   0.050     6.145
$auto$alumacc.cc:485:replace_alu$33.C[5].sumout[0] (adder_carry at (17,32))                       0.000     6.145
| (intra 'clb' routing)                                                                           0.248     6.394
| (inter-block routing)                                                                           0.404     6.797
| (intra 'clb' routing)                                                                           0.208     7.005
$abc$1403$li24_li24.in[0] (.names at (19,33))                                                     0.000     7.005
| (primitive '.names' combinational delay)                                                        0.120     7.125
$abc$1403$li24_li24.out[0] (.names at (19,33))                                                    0.000     7.125
| (intra 'clb' routing)                                                                           0.000     7.125
P[4].D[0] (dffsre at (19,33))                                                                     0.000     7.125
data arrival time                                                                                           7.125

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[4].C[0] (dffsre at (19,33))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -7.125
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -5.090


#Path 35
Startpoint: P[0].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (0,14) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[0].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[0].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.592     4.543
| (intra 'io' routing)                                           0.118     4.660
out:P[0].outpad[0] (.output at (0,14))                          -0.000     4.660
data arrival time                                                          4.660

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.660


#Path 36
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[3].D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry at (19,32))                       0.000     3.733
| (intra 'clb' routing)                                                                           0.248     3.981
| (inter-block routing)                                                                           0.284     4.264
| (intra 'clb' routing)                                                                           0.208     4.472
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names at (20,32))                                0.000     4.472
| (primitive '.names' combinational delay)                                                        0.120     4.592
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names at (20,32))                               0.000     4.592
| (intra 'clb' routing)                                                                           0.149     4.741
| (inter-block routing)                                                                           0.284     5.025
| (intra 'clb' routing)                                                                           0.448     5.473
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry at (17,32))                            0.000     5.473
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.523
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry at (17,32))                         0.000     5.523
| (intra 'clb' routing)                                                                           0.052     5.575
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry at (17,32))                          0.000     5.575
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.625
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.625
| (intra 'clb' routing)                                                                           0.052     5.676
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.676
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.726
$auto$alumacc.cc:485:replace_alu$33.C[3].cout[0] (adder_carry at (17,32))                         0.000     5.726
| (intra 'clb' routing)                                                                           0.052     5.778
$auto$alumacc.cc:485:replace_alu$33.C[4].cin[0] (adder_carry at (17,32))                          0.000     5.778
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.828
$auto$alumacc.cc:485:replace_alu$33.C[4].sumout[0] (adder_carry at (17,32))                       0.000     5.828
| (intra 'clb' routing)                                                                           0.248     6.076
| (inter-block routing)                                                                           0.284     6.360
| (intra 'clb' routing)                                                                           0.208     6.568
$abc$1403$li23_li23.in[0] (.names at (16,32))                                                     0.000     6.568
| (primitive '.names' combinational delay)                                                        0.120     6.688
$abc$1403$li23_li23.out[0] (.names at (16,32))                                                    0.000     6.688
| (intra 'clb' routing)                                                                           0.000     6.688
P[3].D[0] (dffsre at (16,32))                                                                     0.000     6.688
data arrival time                                                                                           6.688

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[3].C[0] (dffsre at (16,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.688
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.652


#Path 37
Startpoint: P[1].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (0,15) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[1].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[1].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.556     4.507
| (intra 'io' routing)                                           0.118     4.624
out:P[1].outpad[0] (.output at (0,15))                          -0.000     4.624
data arrival time                                                          4.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.624


#Path 38
Startpoint: P[2].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (0,15) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[2].C[0] (dffsre at (20,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[2].Q[0] (dffsre at (20,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.556     4.507
| (intra 'io' routing)                                           0.118     4.624
out:P[2].outpad[0] (.output at (0,15))                          -0.000     4.624
data arrival time                                                          4.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.624


#Path 39
Startpoint: P[12].Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (0,20) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[12].C[0] (dffsre at (20,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[12].Q[0] (dffsre at (20,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.556     4.507
| (intra 'io' routing)                                           0.118     4.624
out:P[12].outpad[0] (.output at (0,20))                         -0.000     4.624
data arrival time                                                          4.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.624


#Path 40
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[1].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry at (19,32))                       0.000     3.733
| (intra 'clb' routing)                                                                           0.248     3.981
| (inter-block routing)                                                                           0.284     4.264
| (intra 'clb' routing)                                                                           0.208     4.472
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names at (20,32))                                0.000     4.472
| (primitive '.names' combinational delay)                                                        0.120     4.592
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names at (20,32))                               0.000     4.592
| (intra 'clb' routing)                                                                           0.149     4.741
| (inter-block routing)                                                                           0.284     5.025
| (intra 'clb' routing)                                                                           0.448     5.473
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry at (17,32))                            0.000     5.473
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.523
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry at (17,32))                         0.000     5.523
| (intra 'clb' routing)                                                                           0.052     5.575
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry at (17,32))                          0.000     5.575
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.625
$auto$alumacc.cc:485:replace_alu$33.C[2].sumout[0] (adder_carry at (17,32))                       0.000     5.625
| (intra 'clb' routing)                                                                           0.248     5.873
| (inter-block routing)                                                                           0.284     6.157
| (intra 'clb' routing)                                                                           0.208     6.365
$abc$1403$li21_li21.in[0] (.names at (20,32))                                                     0.000     6.365
| (primitive '.names' combinational delay)                                                        0.280     6.645
$abc$1403$li21_li21.out[0] (.names at (20,32))                                                    0.000     6.645
| (intra 'clb' routing)                                                                           0.000     6.645
P[1].D[0] (dffsre at (20,32))                                                                     0.000     6.645
data arrival time                                                                                           6.645

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[1].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.645
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.609


#Path 41
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[2].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry at (19,32))                       0.000     3.733
| (intra 'clb' routing)                                                                           0.248     3.981
| (inter-block routing)                                                                           0.284     4.264
| (intra 'clb' routing)                                                                           0.208     4.472
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names at (20,32))                                0.000     4.472
| (primitive '.names' combinational delay)                                                        0.120     4.592
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names at (20,32))                               0.000     4.592
| (intra 'clb' routing)                                                                           0.149     4.741
| (inter-block routing)                                                                           0.284     5.025
| (intra 'clb' routing)                                                                           0.448     5.473
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry at (17,32))                            0.000     5.473
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.523
$auto$alumacc.cc:485:replace_alu$33.C[1].cout[0] (adder_carry at (17,32))                         0.000     5.523
| (intra 'clb' routing)                                                                           0.052     5.575
$auto$alumacc.cc:485:replace_alu$33.C[2].cin[0] (adder_carry at (17,32))                          0.000     5.575
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.625
$auto$alumacc.cc:485:replace_alu$33.C[2].cout[0] (adder_carry at (17,32))                         0.000     5.625
| (intra 'clb' routing)                                                                           0.052     5.676
$auto$alumacc.cc:485:replace_alu$33.C[3].cin[0] (adder_carry at (17,32))                          0.000     5.676
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.726
$auto$alumacc.cc:485:replace_alu$33.C[3].sumout[0] (adder_carry at (17,32))                       0.000     5.726
| (intra 'clb' routing)                                                                           0.248     5.974
| (inter-block routing)                                                                           0.284     6.258
| (intra 'clb' routing)                                                                           0.208     6.466
$abc$1403$li22_li22.in[0] (.names at (20,32))                                                     0.000     6.466
| (primitive '.names' combinational delay)                                                        0.120     6.586
$abc$1403$li22_li22.out[0] (.names at (20,32))                                                    0.000     6.586
| (intra 'clb' routing)                                                                           0.000     6.586
P[2].D[0] (dffsre at (20,32))                                                                     0.000     6.586
data arrival time                                                                                           6.586

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[2].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.586
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.551


#Path 42
Startpoint: P[9].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (0,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[9].C[0] (dffsre at (19,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[9].Q[0] (dffsre at (19,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.472     4.423
| (intra 'io' routing)                                           0.118     4.540
out:P[9].outpad[0] (.output at (0,19))                           0.000     4.540
data arrival time                                                          4.540

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.540
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.540


#Path 43
Startpoint: P[7].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (0,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[7].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[7].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.436     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[7].outpad[0] (.output at (0,18))                          -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 44
Startpoint: P[8].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (0,18) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[8].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[8].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.436     4.387
| (intra 'io' routing)                                           0.118     4.504
out:P[8].outpad[0] (.output at (0,18))                          -0.000     4.504
data arrival time                                                          4.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.504


#Path 45
Startpoint: P[4].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (0,16) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[4].C[0] (dffsre at (19,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[4].Q[0] (dffsre at (19,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.364     4.315
| (intra 'io' routing)                                           0.118     4.432
out:P[4].outpad[0] (.output at (0,16))                          -0.000     4.432
data arrival time                                                          4.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.432


#Path 46
Startpoint: P[23].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output at (0,27) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[23].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[23].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.364     4.315
| (intra 'io' routing)                                           0.118     4.432
out:P[23].outpad[0] (.output at (0,27))                         -0.000     4.432
data arrival time                                                          4.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.432


#Path 47
Startpoint: P[24].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output at (0,27) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[24].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[24].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.364     4.315
| (intra 'io' routing)                                           0.118     4.432
out:P[24].outpad[0] (.output at (0,27))                         -0.000     4.432
data arrival time                                                          4.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.432


#Path 48
Startpoint: P[21].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output at (0,26) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[21].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[21].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.352     4.303
| (intra 'io' routing)                                           0.118     4.420
out:P[21].outpad[0] (.output at (0,26))                         -0.000     4.420
data arrival time                                                          4.420

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.420


#Path 49
Startpoint: P[31].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output at (0,31) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[31].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[31].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.328     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[31].outpad[0] (.output at (0,31))                          0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 50
Startpoint: P[5].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (0,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[5].C[0] (dffsre at (17,33))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[5].Q[0] (dffsre at (17,33)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.328     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[5].outpad[0] (.output at (0,17))                           0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 51
Startpoint: P[19].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output at (0,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[19].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[19].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.328     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[19].outpad[0] (.output at (0,25))                          0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 52
Startpoint: P[20].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output at (0,25) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[20].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[20].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.328     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[20].outpad[0] (.output at (0,25))                          0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 53
Startpoint: P[32].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (0,31) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[32].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[32].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.328     4.279
| (intra 'io' routing)                                           0.118     4.396
out:P[32].outpad[0] (.output at (0,31))                          0.000     4.396
data arrival time                                                          4.396

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.396


#Path 54
Startpoint: P[22].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output at (0,26) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[22].C[0] (dffsre at (17,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[22].Q[0] (dffsre at (17,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[22].outpad[0] (.output at (0,26))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 55
Startpoint: P[18].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (0,24) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[18].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[18].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[18].outpad[0] (.output at (0,24))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 56
Startpoint: P[11].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (0,20) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[11].C[0] (dffsre at (16,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[11].Q[0] (dffsre at (16,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[11].outpad[0] (.output at (0,20))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 57
Startpoint: P[13].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (0,21) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[13].C[0] (dffsre at (19,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[13].Q[0] (dffsre at (19,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[13].outpad[0] (.output at (0,21))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 58
Startpoint: P[14].Q[0] (dffsre at (19,33) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (0,21) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[14].C[0] (dffsre at (19,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[14].Q[0] (dffsre at (19,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[14].outpad[0] (.output at (0,21))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 59
Startpoint: P[16].Q[0] (dffsre at (17,29) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (0,22) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[16].C[0] (dffsre at (17,29))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[16].Q[0] (dffsre at (17,29)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.316     4.267
| (intra 'io' routing)                                           0.118     4.384
out:P[16].outpad[0] (.output at (0,22))                         -0.000     4.384
data arrival time                                                          4.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.384


#Path 60
Startpoint: $abc$1403$lo00.Q[0] (dffsre at (20,32) clocked by clk)
Endpoint  : P[0].D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                                                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                    0.709     2.809
$abc$1403$lo00.Q[0] (dffsre at (20,32)) [clock-to-output]                                         0.000     2.809
| (intra 'clb' routing)                                                                           0.142     2.951
| (inter-block routing)                                                                           0.284     3.235
| (intra 'clb' routing)                                                                           0.208     3.443
$auto$alumacc.cc:485:replace_alu$30.BB[0].in[0] (.names at (19,32))                               0.000     3.443
| (primitive '.names' combinational delay)                                                        0.240     3.683
$auto$alumacc.cc:485:replace_alu$30.BB[0].out[0] (.names at (19,32))                              0.000     3.683
| (intra 'clb' routing)                                                                           0.000     3.683
$auto$alumacc.cc:485:replace_alu$30.C[1].p[0] (adder_carry at (19,32))                            0.000     3.683
| (primitive 'adder_carry' combinational delay)                                                   0.050     3.733
$auto$alumacc.cc:485:replace_alu$30.C[1].sumout[0] (adder_carry at (19,32))                       0.000     3.733
| (intra 'clb' routing)                                                                           0.248     3.981
| (inter-block routing)                                                                           0.284     4.264
| (intra 'clb' routing)                                                                           0.208     4.472
$auto$alumacc.cc:485:replace_alu$33.S[0].in[2] (.names at (20,32))                                0.000     4.472
| (primitive '.names' combinational delay)                                                        0.120     4.592
$auto$alumacc.cc:485:replace_alu$33.S[0].out[0] (.names at (20,32))                               0.000     4.592
| (intra 'clb' routing)                                                                           0.149     4.741
| (inter-block routing)                                                                           0.284     5.025
| (intra 'clb' routing)                                                                           0.448     5.473
$auto$alumacc.cc:485:replace_alu$33.C[1].p[0] (adder_carry at (17,32))                            0.000     5.473
| (primitive 'adder_carry' combinational delay)                                                   0.050     5.523
$auto$alumacc.cc:485:replace_alu$33.C[1].sumout[0] (adder_carry at (17,32))                       0.000     5.523
| (intra 'clb' routing)                                                                           0.248     5.771
| (inter-block routing)                                                                           0.284     6.055
| (intra 'clb' routing)                                                                           0.208     6.263
$abc$1403$li20_li20.in[0] (.names at (20,32))                                                     0.000     6.263
| (primitive '.names' combinational delay)                                                        0.120     6.383
$abc$1403$li20_li20.out[0] (.names at (20,32))                                                    0.000     6.383
| (intra 'clb' routing)                                                                           0.000     6.383
P[0].D[0] (dffsre at (20,32))                                                                     0.000     6.383
data arrival time                                                                                           6.383

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (0,1))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.099     0.099
| (inter-block routing)                                                                           0.000     0.099
| (intra 'clb' routing)                                                                           2.000     2.099
P[0].C[0] (dffsre at (20,32))                                                                     0.000     2.099
clock uncertainty                                                                                 0.000     2.099
cell setup time                                                                                  -0.063     2.036
data required time                                                                                          2.036
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          2.036
data arrival time                                                                                          -6.383
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -4.347


#Path 61
Startpoint: P[3].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (0,16) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[3].C[0] (dffsre at (16,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[3].Q[0] (dffsre at (16,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.244     4.195
| (intra 'io' routing)                                           0.118     4.312
out:P[3].outpad[0] (.output at (0,16))                          -0.000     4.312
data arrival time                                                          4.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.312


#Path 62
Startpoint: P[29].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output at (0,30) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[29].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[29].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.244     4.195
| (intra 'io' routing)                                           0.118     4.312
out:P[29].outpad[0] (.output at (0,30))                         -0.000     4.312
data arrival time                                                          4.312

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.312


#Path 63
Startpoint: P[28].Q[0] (dffsre at (20,31) clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output at (0,29) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[28].C[0] (dffsre at (20,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[28].Q[0] (dffsre at (20,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.232     4.183
| (intra 'io' routing)                                           0.118     4.300
out:P[28].outpad[0] (.output at (0,29))                          0.000     4.300
data arrival time                                                          4.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.300


#Path 64
Startpoint: P[6].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (0,17) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[6].C[0] (dffsre at (16,32))                                    0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[6].Q[0] (dffsre at (16,32)) [clock-to-output]                  0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.232     4.183
| (intra 'io' routing)                                           0.118     4.300
out:P[6].outpad[0] (.output at (0,17))                          -0.000     4.300
data arrival time                                                          4.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.300


#Path 65
Startpoint: P[10].Q[0] (dffsre at (16,32) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (0,19) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[10].C[0] (dffsre at (16,32))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[10].Q[0] (dffsre at (16,32)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.232     4.183
| (intra 'io' routing)                                           0.118     4.300
out:P[10].outpad[0] (.output at (0,19))                         -0.000     4.300
data arrival time                                                          4.300

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.300


#Path 66
Startpoint: P[15].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (0,22) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[15].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[15].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.220     4.171
| (intra 'io' routing)                                           0.118     4.288
out:P[15].outpad[0] (.output at (0,22))                          0.000     4.288
data arrival time                                                          4.288

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.288


#Path 67
Startpoint: P[17].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (0,23) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[17].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[17].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.220     4.171
| (intra 'io' routing)                                           0.118     4.288
out:P[17].outpad[0] (.output at (0,23))                          0.000     4.288
data arrival time                                                          4.288

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.288


#Path 68
Startpoint: P[36].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (0,33) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[36].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[36].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.112     4.063
| (intra 'io' routing)                                           0.118     4.180
out:P[36].outpad[0] (.output at (0,33))                          0.000     4.180
data arrival time                                                          4.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 69
Startpoint: P[33].Q[0] (dffsre at (19,30) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (0,32) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[33].C[0] (dffsre at (19,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[33].Q[0] (dffsre at (19,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.112     4.063
| (intra 'io' routing)                                           0.118     4.180
out:P[33].outpad[0] (.output at (0,32))                          0.000     4.180
data arrival time                                                          4.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 70
Startpoint: P[30].Q[0] (dffsre at (17,33) clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output at (0,30) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[30].C[0] (dffsre at (17,33))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[30].Q[0] (dffsre at (17,33)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.112     4.063
| (intra 'io' routing)                                           0.118     4.180
out:P[30].outpad[0] (.output at (0,30))                          0.000     4.180
data arrival time                                                          4.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 71
Startpoint: P[34].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (0,32) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[34].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[34].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.112     4.063
| (intra 'io' routing)                                           0.118     4.180
out:P[34].outpad[0] (.output at (0,32))                          0.000     4.180
data arrival time                                                          4.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 72
Startpoint: P[35].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (0,33) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[35].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[35].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.112     4.063
| (intra 'io' routing)                                           0.118     4.180
out:P[35].outpad[0] (.output at (0,33))                          0.000     4.180
data arrival time                                                          4.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.180


#Path 73
Startpoint: P[37].Q[0] (dffsre at (17,30) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (0,34) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[37].C[0] (dffsre at (17,30))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[37].Q[0] (dffsre at (17,30)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.100     4.051
| (intra 'io' routing)                                           0.118     4.168
out:P[37].outpad[0] (.output at (0,34))                          0.000     4.168
data arrival time                                                          4.168

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.168


#Path 74
Startpoint: P[25].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output at (0,28) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[25].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[25].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.992     3.943
| (intra 'io' routing)                                           0.118     4.060
out:P[25].outpad[0] (.output at (0,28))                          0.000     4.060
data arrival time                                                          4.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.060


#Path 75
Startpoint: P[26].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output at (0,28) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[26].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[26].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.992     3.943
| (intra 'io' routing)                                           0.118     4.060
out:P[26].outpad[0] (.output at (0,28))                          0.000     4.060
data arrival time                                                          4.060

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.060
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.060


#Path 76
Startpoint: P[27].Q[0] (dffsre at (16,31) clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output at (0,29) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (0,1))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
P[27].C[0] (dffsre at (16,31))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
P[27].Q[0] (dffsre at (16,31)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.980     3.931
| (intra 'io' routing)                                           0.118     4.048
out:P[27].outpad[0] (.output at (0,29))                          0.000     4.048
data arrival time                                                          4.048

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.048
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.048


#Path 77
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo15.D[0] (dffsre at (16,31) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.024     2.123
| (intra 'clb' routing)                                              0.208     2.331
$abc$1403$li15_li15.in[1] (.names at (17,29))                        0.000     2.331
| (primitive '.names' combinational delay)                           0.280     2.611
$abc$1403$li15_li15.out[0] (.names at (17,29))                       0.000     2.611
| (intra 'clb' routing)                                              0.149     2.760
| (inter-block routing)                                              0.392     3.151
| (intra 'clb' routing)                                              0.278     3.429
$abc$1403$lo15.D[0] (dffsre at (16,31))                              0.000     3.429
data arrival time                                                              3.429

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo15.C[0] (dffsre at (16,31))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.429
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.394


#Path 78
Startpoint: A[5].inpad[0] (.input at (0,6) clocked by clk)
Endpoint  : $abc$1403$lo05.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[5].inpad[0] (.input at (0,6))                                      0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.024     2.123
| (intra 'clb' routing)                                              0.208     2.331
$abc$1403$li05_li05.in[0] (.names at (17,33))                        0.000     2.331
| (primitive '.names' combinational delay)                           0.280     2.611
$abc$1403$li05_li05.out[0] (.names at (17,33))                       0.000     2.611
| (intra 'clb' routing)                                              0.149     2.760
| (inter-block routing)                                              0.272     3.031
| (intra 'clb' routing)                                              0.378     3.409
$abc$1403$lo05.D[0] (dffsre at (17,33))                              0.000     3.409
data arrival time                                                              3.409

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo05.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.409
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.374


#Path 79
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo02.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.252     2.351
| (intra 'clb' routing)                                              0.208     2.559
$abc$1403$li02_li02.in[1] (.names at (20,32))                        0.000     2.559
| (primitive '.names' combinational delay)                           0.170     2.729
$abc$1403$li02_li02.out[0] (.names at (20,32))                       0.000     2.729
| (intra 'clb' routing)                                              0.643     3.372
$abc$1403$lo02.D[0] (dffsre at (20,32))                              0.000     3.372
data arrival time                                                              3.372

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo02.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.336


#Path 80
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo12.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.252     2.351
| (intra 'clb' routing)                                              0.208     2.559
$abc$1403$li12_li12.in[1] (.names at (20,32))                        0.000     2.559
| (primitive '.names' combinational delay)                           0.280     2.839
$abc$1403$li12_li12.out[0] (.names at (20,32))                       0.000     2.839
| (intra 'clb' routing)                                              0.533     3.372
$abc$1403$lo12.D[0] (dffsre at (20,32))                              0.000     3.372
data arrival time                                                              3.372

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo12.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.372
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.336


#Path 81
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo08.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.144     2.243
| (intra 'clb' routing)                                              0.208     2.451
$abc$1403$li08_li08.in[1] (.names at (17,33))                        0.000     2.451
| (primitive '.names' combinational delay)                           0.280     2.731
$abc$1403$li08_li08.out[0] (.names at (17,33))                       0.000     2.731
| (intra 'clb' routing)                                              0.583     3.314
$abc$1403$lo08.D[0] (dffsre at (17,33))                              0.000     3.314
data arrival time                                                              3.314

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo08.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.314
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.278


#Path 82
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo01.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.252     2.351
| (intra 'clb' routing)                                              0.208     2.559
$abc$1403$li01_li01.in[1] (.names at (20,32))                        0.000     2.559
| (primitive '.names' combinational delay)                           0.170     2.729
$abc$1403$li01_li01.out[0] (.names at (20,32))                       0.000     2.729
| (intra 'clb' routing)                                              0.583     3.312
$abc$1403$lo01.D[0] (dffsre at (20,32))                              0.000     3.312
data arrival time                                                              3.312

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo01.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.312
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.276


#Path 83
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo00.D[0] (dffsre at (20,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.252     2.351
| (intra 'clb' routing)                                              0.208     2.559
$abc$1403$li00_li00.in[1] (.names at (20,32))                        0.000     2.559
| (primitive '.names' combinational delay)                           0.170     2.729
$abc$1403$li00_li00.out[0] (.names at (20,32))                       0.000     2.729
| (intra 'clb' routing)                                              0.583     3.312
$abc$1403$lo00.D[0] (dffsre at (20,32))                              0.000     3.312
data arrival time                                                              3.312

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo00.C[0] (dffsre at (20,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.312
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.276


#Path 84
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo13.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.168     2.267
| (intra 'clb' routing)                                              0.208     2.475
$abc$1403$li13_li13.in[1] (.names at (19,33))                        0.000     2.475
| (primitive '.names' combinational delay)                           0.280     2.755
$abc$1403$li13_li13.out[0] (.names at (19,33))                       0.000     2.755
| (intra 'clb' routing)                                              0.533     3.288
$abc$1403$lo13.D[0] (dffsre at (19,33))                              0.000     3.288
data arrival time                                                              3.288

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo13.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.288
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.252


#Path 85
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo04.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.168     2.267
| (intra 'clb' routing)                                              0.208     2.475
$abc$1403$li04_li04.in[1] (.names at (19,33))                        0.000     2.475
| (primitive '.names' combinational delay)                           0.170     2.645
$abc$1403$li04_li04.out[0] (.names at (19,33))                       0.000     2.645
| (intra 'clb' routing)                                              0.643     3.288
$abc$1403$lo04.D[0] (dffsre at (19,33))                              0.000     3.288
data arrival time                                                              3.288

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo04.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.288
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.252


#Path 86
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo18.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.024     2.123
| (intra 'clb' routing)                                              0.208     2.331
$abc$1403$li18_li18.in[1] (.names at (17,29))                        0.000     2.331
| (primitive '.names' combinational delay)                           0.280     2.611
$abc$1403$li18_li18.out[0] (.names at (17,29))                       0.000     2.611
| (intra 'clb' routing)                                              0.643     3.254
$abc$1403$lo18.D[0] (dffsre at (17,29))                              0.000     3.254
data arrival time                                                              3.254

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo18.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.254
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.218


#Path 87
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo17.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.024     2.123
| (intra 'clb' routing)                                              0.208     2.331
$abc$1403$li17_li17.in[1] (.names at (17,29))                        0.000     2.331
| (primitive '.names' combinational delay)                           0.280     2.611
$abc$1403$li17_li17.out[0] (.names at (17,29))                       0.000     2.611
| (intra 'clb' routing)                                              0.643     3.254
$abc$1403$lo17.D[0] (dffsre at (17,29))                              0.000     3.254
data arrival time                                                              3.254

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo17.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.254
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.218


#Path 88
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo06.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.132     2.231
| (intra 'clb' routing)                                              0.208     2.439
$abc$1403$li06_li06.in[1] (.names at (16,32))                        0.000     2.439
| (primitive '.names' combinational delay)                           0.280     2.719
$abc$1403$li06_li06.out[0] (.names at (16,32))                       0.000     2.719
| (intra 'clb' routing)                                              0.533     3.252
$abc$1403$lo06.D[0] (dffsre at (16,32))                              0.000     3.252
data arrival time                                                              3.252

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo06.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.252
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.216


#Path 89
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo03.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.132     2.231
| (intra 'clb' routing)                                              0.208     2.439
$abc$1403$li03_li03.in[1] (.names at (16,32))                        0.000     2.439
| (primitive '.names' combinational delay)                           0.170     2.609
$abc$1403$li03_li03.out[0] (.names at (16,32))                       0.000     2.609
| (intra 'clb' routing)                                              0.643     3.252
$abc$1403$lo03.D[0] (dffsre at (16,32))                              0.000     3.252
data arrival time                                                              3.252

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo03.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.252
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.216


#Path 90
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo14.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.168     2.267
| (intra 'clb' routing)                                              0.208     2.475
$abc$1403$li14_li14.in[1] (.names at (19,33))                        0.000     2.475
| (primitive '.names' combinational delay)                           0.170     2.645
$abc$1403$li14_li14.out[0] (.names at (19,33))                       0.000     2.645
| (intra 'clb' routing)                                              0.583     3.228
$abc$1403$lo14.D[0] (dffsre at (19,33))                              0.000     3.228
data arrival time                                                              3.228

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo14.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.228
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.192


#Path 91
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo09.D[0] (dffsre at (19,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.168     2.267
| (intra 'clb' routing)                                              0.208     2.475
$abc$1403$li09_li09.in[1] (.names at (19,33))                        0.000     2.475
| (primitive '.names' combinational delay)                           0.170     2.645
$abc$1403$li09_li09.out[0] (.names at (19,33))                       0.000     2.645
| (intra 'clb' routing)                                              0.583     3.228
$abc$1403$lo09.D[0] (dffsre at (19,33))                              0.000     3.228
data arrival time                                                              3.228

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo09.C[0] (dffsre at (19,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.228
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.192


#Path 92
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo10.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.132     2.231
| (intra 'clb' routing)                                              0.208     2.439
$abc$1403$li10_li10.in[1] (.names at (16,32))                        0.000     2.439
| (primitive '.names' combinational delay)                           0.170     2.609
$abc$1403$li10_li10.out[0] (.names at (16,32))                       0.000     2.609
| (intra 'clb' routing)                                              0.583     3.192
$abc$1403$lo10.D[0] (dffsre at (16,32))                              0.000     3.192
data arrival time                                                              3.192

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo10.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.192
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.156


#Path 93
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo11.D[0] (dffsre at (16,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.132     2.231
| (intra 'clb' routing)                                              0.208     2.439
$abc$1403$li11_li11.in[1] (.names at (16,32))                        0.000     2.439
| (primitive '.names' combinational delay)                           0.170     2.609
$abc$1403$li11_li11.out[0] (.names at (16,32))                       0.000     2.609
| (intra 'clb' routing)                                              0.583     3.192
$abc$1403$lo11.D[0] (dffsre at (16,32))                              0.000     3.192
data arrival time                                                              3.192

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo11.C[0] (dffsre at (16,32))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.192
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.156


#Path 94
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo16.D[0] (dffsre at (17,29) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.024     2.123
| (intra 'clb' routing)                                              0.208     2.331
$abc$1403$li16_li16.in[1] (.names at (17,29))                        0.000     2.331
| (primitive '.names' combinational delay)                           0.280     2.611
$abc$1403$li16_li16.out[0] (.names at (17,29))                       0.000     2.611
| (intra 'clb' routing)                                              0.533     3.144
$abc$1403$lo16.D[0] (dffsre at (17,29))                              0.000     3.144
data arrival time                                                              3.144

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo16.C[0] (dffsre at (17,29))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.144
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.108


#Path 95
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo07.D[0] (dffsre at (17,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              2.144     2.243
| (intra 'clb' routing)                                              0.208     2.451
$abc$1403$li07_li07.in[1] (.names at (17,33))                        0.000     2.451
| (primitive '.names' combinational delay)                           0.070     2.521
$abc$1403$li07_li07.out[0] (.names at (17,33))                       0.000     2.521
| (intra 'clb' routing)                                              0.533     3.054
$abc$1403$lo07.D[0] (dffsre at (17,33))                              0.000     3.054
data arrival time                                                              3.054

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo07.C[0] (dffsre at (17,33))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.054
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.018


#Path 96
Startpoint: reset.inpad[0] (.input at (0,2) clocked by clk)
Endpoint  : $abc$1403$lo19.D[0] (dffsre at (19,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (0,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              1.904     2.003
| (intra 'clb' routing)                                              0.208     2.211
$abc$1403$li19_li19.in[1] (.names at (16,30))                        0.000     2.211
| (primitive '.names' combinational delay)                           0.070     2.281
$abc$1403$li19_li19.out[0] (.names at (16,30))                       0.000     2.281
| (intra 'clb' routing)                                              0.149     2.430
| (inter-block routing)                                              0.284     2.713
| (intra 'clb' routing)                                              0.328     3.041
$abc$1403$lo19.D[0] (dffsre at (19,30))                              0.000     3.041
data arrival time                                                              3.041

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (0,1))                                       0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
$abc$1403$lo19.C[0] (dffsre at (19,30))                              0.000     2.099
clock uncertainty                                                    0.000     2.099
cell setup time                                                     -0.063     2.036
data required time                                                             2.036
------------------------------------------------------------------------------------
data required time                                                             2.036
data arrival time                                                             -3.041
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.006


#End of timing report
