{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,\n    input wire rst_n, // Active-low synchronous reset\n    input wire j,\n    input wire k,\n    output reg Q\n);\n\nalways @(posedge clk) begin\n    if (!rst_n) begin\n        Q <= 1'b0; // Reset state\n    end else begin\n        case ({j, k})\n            2'b00: Q <= Q;     // No change\n            2'b01: Q <= 1'b0;  // Reset to 0\n            2'b10: Q <= 1'b1;  // Set to 1\n            2'b11: Q <= ~Q;    // Toggle\n        endcase\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}