C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_tx_tb.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_tx_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_tx_tb

Top level modules:
	uart_tx_tb

} {} {}} C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_rx.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_rx.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} C:/Users/szk/Documents/GitHub/Barramento/verilog/fsm.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/fsm.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fsm

Top level modules:
	fsm

} {} {}} C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_tx.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/uart_tx.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} C:/Users/szk/Documents/GitHub/Barramento/verilog/checksum.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/checksum.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module checksum

Top level modules:
	checksum

} {} {}} C:/Users/szk/Documents/GitHub/Barramento/verilog/arbitro.v {1 {vlog -work work -stats=none C:/Users/szk/Documents/GitHub/Barramento/verilog/arbitro.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module arbitro

Top level modules:
	arbitro

} {} {}}
