INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:14:26 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 tehb0/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb0/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.556ns (15.043%)  route 3.140ns (84.957%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=727, unset)          0.537     0.537    tehb0/clk
                         FDCE                                         r  tehb0/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb0/data_reg_reg[3]/Q
                         net (fo=3, unplaced)         0.434     1.146    tehb0/data_reg_reg_n_0_[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.269 r  tehb0/Memory[0][3]_i_1/O
                         net (fo=4, unplaced)         0.766     2.035    tehb0/D[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.078 f  tehb0/data_reg[6]_i_4/O
                         net (fo=15, unplaced)        0.323     2.401    control_merge5/oehb1/cmpi2_dataOutArray_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.444 f  control_merge5/oehb1/data_reg[5]_i_6/O
                         net (fo=13, unplaced)        0.320     2.764    control_merge4/oehb1/full_reg_i_5
                         LUT6 (Prop_lut6_I3_O)        0.043     2.807 f  control_merge4/oehb1/full_reg_i_3__2/O
                         net (fo=3, unplaced)         0.288     3.095    oehb3/branchReady
                         LUT6 (Prop_lut6_I5_O)        0.043     3.138 r  oehb3/full_reg_i_5/O
                         net (fo=1, unplaced)         0.407     3.545    tehb0/full_reg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.588 r  tehb0/full_reg_i_3__1/O
                         net (fo=5, unplaced)         0.298     3.886    fork3/generateBlocks[0].regblock/forkStop_3
                         LUT6 (Prop_lut6_I5_O)        0.043     3.929 r  fork3/generateBlocks[0].regblock/data_reg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.304     4.233    tehb0/E[0]
                         FDCE                                         r  tehb0/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=727, unset)          0.510     6.510    tehb0/clk
                         FDCE                                         r  tehb0/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb0/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  1.997    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2475.453 ; gain = 178.887 ; free physical = 187875 ; free virtual = 249380
