
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  000030aa  0000313e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000030aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005d8  00800138  00800138  00003176  2**0
                  ALLOC
  3 .debug_aranges 00000240  00000000  00000000  00003176  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c92  00000000  00000000  000033b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003d4e  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012bb  00000000  00000000  00007d96  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003a19  00000000  00000000  00009051  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000780  00000000  00000000  0000ca6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000018e9  00000000  00000000  0000d1ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002296  00000000  00000000  0000ead5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 01 	jmp	0x28c	; 0x28c <__ctors_end>
       4:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
       c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      10:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      14:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      18:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      1c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      20:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      24:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      28:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      2c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      30:	0c 94 87 0e 	jmp	0x1d0e	; 0x1d0e <__vector_12>
      34:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      38:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      3c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      40:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      44:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      48:	0c 94 30 16 	jmp	0x2c60	; 0x2c60 <__vector_18>
      4c:	0c 94 7b 16 	jmp	0x2cf6	; 0x2cf6 <__vector_19>
      50:	0c 94 f4 15 	jmp	0x2be8	; 0x2be8 <__vector_20>
      54:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      58:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      5c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      60:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      64:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      68:	0c 94 6c 02 	jmp	0x4d8	; 0x4d8 <__vector_26>
      6c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      70:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      74:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      78:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      7c:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      80:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      84:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>
      88:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__bad_interrupt>

0000008c <aucCRCHi>:
      8c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      9c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      ac:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      bc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      cc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
      dc:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      ec:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
      fc:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     10c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     11c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     12c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     13c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     14c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@
     15c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     16c:	01 c0 80 41 00 c1 81 40 00 c1 81 40 01 c0 80 41     ...A...@...@...A
     17c:	00 c1 81 40 01 c0 80 41 01 c0 80 41 00 c1 81 40     ...@...A...A...@

0000018c <aucCRCLo>:
     18c:	00 c0 c1 01 c3 03 02 c2 c6 06 07 c7 05 c5 c4 04     ................
     19c:	cc 0c 0d cd 0f cf ce 0e 0a ca cb 0b c9 09 08 c8     ................
     1ac:	d8 18 19 d9 1b db da 1a 1e de df 1f dd 1d 1c dc     ................
     1bc:	14 d4 d5 15 d7 17 16 d6 d2 12 13 d3 11 d1 d0 10     ................
     1cc:	f0 30 31 f1 33 f3 f2 32 36 f6 f7 37 f5 35 34 f4     .01.3..26..7.54.
     1dc:	3c fc fd 3d ff 3f 3e fe fa 3a 3b fb 39 f9 f8 38     <..=.?>..:;.9..8
     1ec:	28 e8 e9 29 eb 2b 2a ea ee 2e 2f ef 2d ed ec 2c     (..).+*.../.-..,
     1fc:	e4 24 25 e5 27 e7 e6 26 22 e2 e3 23 e1 21 20 e0     .$%.'..&"..#.! .
     20c:	a0 60 61 a1 63 a3 a2 62 66 a6 a7 67 a5 65 64 a4     .`a.c..bf..g.ed.
     21c:	6c ac ad 6d af 6f 6e ae aa 6a 6b ab 69 a9 a8 68     l..m.on..jk.i..h
     22c:	78 b8 b9 79 bb 7b 7a ba be 7e 7f bf 7d bd bc 7c     x..y.{z..~..}..|
     23c:	b4 74 75 b5 77 b7 b6 76 72 b2 b3 73 b1 71 70 b0     .tu.w..vr..s.qp.
     24c:	50 90 91 51 93 53 52 92 96 56 57 97 55 95 94 54     P..Q.SR..VW.U..T
     25c:	9c 5c 5d 9d 5f 9f 9e 5e 5a 9a 9b 5b 99 59 58 98     .\]._..^Z..[.YX.
     26c:	88 48 49 89 4b 8b 8a 4a 4e 8e 8f 4f 8d 4d 4c 8c     .HI.K..JN..O.ML.
     27c:	44 84 85 45 87 47 46 86 82 42 43 83 41 81 80 40     D..E.GF..BC.A..@

0000028c <__ctors_end>:
     28c:	11 24       	eor	r1, r1
     28e:	1f be       	out	0x3f, r1	; 63
     290:	cf ef       	ldi	r28, 0xFF	; 255
     292:	d0 e1       	ldi	r29, 0x10	; 16
     294:	de bf       	out	0x3e, r29	; 62
     296:	cd bf       	out	0x3d, r28	; 61

00000298 <__do_copy_data>:
     298:	11 e0       	ldi	r17, 0x01	; 1
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	b1 e0       	ldi	r27, 0x01	; 1
     29e:	ea ea       	ldi	r30, 0xAA	; 170
     2a0:	f0 e3       	ldi	r31, 0x30	; 48
     2a2:	00 e0       	ldi	r16, 0x00	; 0
     2a4:	0b bf       	out	0x3b, r16	; 59
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <__do_copy_data+0x14>
     2a8:	07 90       	elpm	r0, Z+
     2aa:	0d 92       	st	X+, r0
     2ac:	a8 33       	cpi	r26, 0x38	; 56
     2ae:	b1 07       	cpc	r27, r17
     2b0:	d9 f7       	brne	.-10     	; 0x2a8 <__do_copy_data+0x10>

000002b2 <__do_clear_bss>:
     2b2:	17 e0       	ldi	r17, 0x07	; 7
     2b4:	a8 e3       	ldi	r26, 0x38	; 56
     2b6:	b1 e0       	ldi	r27, 0x01	; 1
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a0 31       	cpi	r26, 0x10	; 16
     2be:	b1 07       	cpc	r27, r17
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 b3 03 	call	0x766	; 0x766 <main>
     2c6:	0c 94 53 18 	jmp	0x30a6	; 0x30a6 <_exit>

000002ca <__bad_interrupt>:
     2ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ce <mbMasterClrTimeOutError>:
	return 0;
}

void mbMasterClrTimeOutError( void *lpObject )
{
	uiModbusTimeOutCounter = uiRegHolding[18];
     2ce:	80 91 cc 01 	lds	r24, 0x01CC
     2d2:	90 91 cd 01 	lds	r25, 0x01CD
     2d6:	90 93 a7 01 	sts	0x01A7, r25
     2da:	80 93 a6 01 	sts	0x01A6, r24
}
     2de:	08 95       	ret

000002e0 <eMBRegInputCB>:
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     2e0:	dc 01       	movw	r26, r24
	unsigned int iRegIndex;
 
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
     2e2:	61 15       	cp	r22, r1
     2e4:	71 05       	cpc	r23, r1
     2e6:	41 f1       	breq	.+80     	; 0x338 <eMBRegInputCB+0x58>
     2e8:	ca 01       	movw	r24, r20
     2ea:	86 0f       	add	r24, r22
     2ec:	97 1f       	adc	r25, r23
     2ee:	86 36       	cpi	r24, 0x66	; 102
     2f0:	91 05       	cpc	r25, r1
     2f2:	10 f5       	brcc	.+68     	; 0x338 <eMBRegInputCB+0x58>
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
     2f4:	61 50       	subi	r22, 0x01	; 1
     2f6:	70 40       	sbci	r23, 0x00	; 0
     2f8:	12 c0       	rjmp	.+36     	; 0x31e <eMBRegInputCB+0x3e>
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
     2fa:	fb 01       	movw	r30, r22
     2fc:	ee 0f       	add	r30, r30
     2fe:	ff 1f       	adc	r31, r31
     300:	ea 58       	subi	r30, 0x8A	; 138
     302:	fd 4f       	sbci	r31, 0xFD	; 253
     304:	80 81       	ld	r24, Z
     306:	91 81       	ldd	r25, Z+1	; 0x01
     308:	9c 93       	st	X, r25
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
     30a:	80 81       	ld	r24, Z
     30c:	91 81       	ldd	r25, Z+1	; 0x01
     30e:	11 96       	adiw	r26, 0x01	; 1
     310:	8c 93       	st	X, r24
     312:	11 97       	sbiw	r26, 0x01	; 1
	
	return MB_ENOREG;
}

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
     314:	12 96       	adiw	r26, 0x02	; 2
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
			*pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] >> 8);
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
     316:	6f 5f       	subi	r22, 0xFF	; 255
     318:	7f 4f       	sbci	r23, 0xFF	; 255
			--usNRegs;
     31a:	41 50       	subi	r20, 0x01	; 1
     31c:	50 40       	sbci	r21, 0x00	; 0
	// MB_FUNC_READ_INPUT_REGISTER           (  4 )
	if( (usAddress >= REG_INPUT_START) &&
		(usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS)
	) {
		iRegIndex = (int)(usAddress - REG_INPUT_START);
		while( usNRegs > 0 ) {
     31e:	41 15       	cp	r20, r1
     320:	51 05       	cpc	r21, r1
     322:	59 f7       	brne	.-42     	; 0x2fa <eMBRegInputCB+0x1a>
            *pucRegBuffer++ = (unsigned char)(uiRegInputBuf[iRegIndex] & 0xFF);
			++iRegIndex;
			--usNRegs;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     324:	80 91 cc 01 	lds	r24, 0x01CC
     328:	90 91 cd 01 	lds	r25, 0x01CD
     32c:	90 93 a7 01 	sts	0x01A7, r25
     330:	80 93 a6 01 	sts	0x01A6, r24
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret
		return MB_ENOERR;
     338:	81 e0       	ldi	r24, 0x01	; 1
	}
	return MB_ENOREG;
}
     33a:	08 95       	ret

0000033c <eMBRegHoldingCB>:

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	ec 01       	movw	r28, r24
	unsigned int iRegIndex;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_HOLDING_START) &&
     342:	61 15       	cp	r22, r1
     344:	71 05       	cpc	r23, r1
     346:	09 f4       	brne	.+2      	; 0x34a <eMBRegHoldingCB+0xe>
     348:	49 c0       	rjmp	.+146    	; 0x3dc <eMBRegHoldingCB+0xa0>
     34a:	ca 01       	movw	r24, r20
     34c:	86 0f       	add	r24, r22
     34e:	97 1f       	adc	r25, r23
     350:	86 36       	cpi	r24, 0x66	; 102
     352:	91 05       	cpc	r25, r1
     354:	08 f0       	brcs	.+2      	; 0x358 <eMBRegHoldingCB+0x1c>
     356:	42 c0       	rjmp	.+132    	; 0x3dc <eMBRegHoldingCB+0xa0>
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
     358:	22 23       	and	r18, r18
     35a:	19 f0       	breq	.+6      	; 0x362 <eMBRegHoldingCB+0x26>
     35c:	21 30       	cpi	r18, 0x01	; 1
     35e:	f1 f5       	brne	.+124    	; 0x3dc <eMBRegHoldingCB+0xa0>
     360:	17 c0       	rjmp	.+46     	; 0x390 <eMBRegHoldingCB+0x54>
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
     362:	61 50       	subi	r22, 0x01	; 1
     364:	70 40       	sbci	r23, 0x00	; 0
     366:	10 c0       	rjmp	.+32     	; 0x388 <eMBRegHoldingCB+0x4c>
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
     368:	fb 01       	movw	r30, r22
     36a:	ee 0f       	add	r30, r30
     36c:	ff 1f       	adc	r31, r31
     36e:	e8 55       	subi	r30, 0x58	; 88
     370:	fe 4f       	sbci	r31, 0xFE	; 254
     372:	80 81       	ld	r24, Z
     374:	91 81       	ldd	r25, Z+1	; 0x01
     376:	98 83       	st	Y, r25
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
     378:	80 81       	ld	r24, Z
     37a:	91 81       	ldd	r25, Z+1	; 0x01
     37c:	89 83       	std	Y+1, r24	; 0x01
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     37e:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				*pucRegBuffer++ = uiRegHolding[iRegIndex]>>8;
				*pucRegBuffer++ = uiRegHolding[iRegIndex];
				++iRegIndex;
     380:	6f 5f       	subi	r22, 0xFF	; 255
     382:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     384:	41 50       	subi	r20, 0x01	; 1
     386:	50 40       	sbci	r21, 0x00	; 0
		(usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS)
	) {
		switch(eMode) {
		case MB_REG_READ:
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     388:	41 15       	cp	r20, r1
     38a:	51 05       	cpc	r21, r1
     38c:	69 f7       	brne	.-38     	; 0x368 <eMBRegHoldingCB+0x2c>
     38e:	1c c0       	rjmp	.+56     	; 0x3c8 <eMBRegHoldingCB+0x8c>
		/*
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	16 c0       	rjmp	.+44     	; 0x3c2 <eMBRegHoldingCB+0x86>
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
     396:	b8 81       	ld	r27, Y
     398:	a0 e0       	ldi	r26, 0x00	; 0
     39a:	fb 01       	movw	r30, r22
     39c:	ee 0f       	add	r30, r30
     39e:	ff 1f       	adc	r31, r31
     3a0:	e8 55       	subi	r30, 0x58	; 88
     3a2:	fe 4f       	sbci	r31, 0xFE	; 254
     3a4:	b1 83       	std	Z+1, r27	; 0x01
     3a6:	a0 83       	st	Z, r26
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
     3a8:	20 81       	ld	r18, Z
     3aa:	31 81       	ldd	r19, Z+1	; 0x01
     3ac:	89 81       	ldd	r24, Y+1	; 0x01
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	28 2b       	or	r18, r24
     3b2:	39 2b       	or	r19, r25
     3b4:	31 83       	std	Z+1, r19	; 0x01
     3b6:	20 83       	st	Z, r18
}

eMBErrorCode eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,
							  USHORT usNRegs, eMBRegisterMode eMode
)
{
     3b8:	22 96       	adiw	r28, 0x02	; 2
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
				uiRegHolding[iRegIndex]  = (*pucRegBuffer++)<<8;
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
     3ba:	6f 5f       	subi	r22, 0xFF	; 255
     3bc:	7f 4f       	sbci	r23, 0xFF	; 255
				--usNRegs;
     3be:	41 50       	subi	r20, 0x01	; 1
     3c0:	50 40       	sbci	r21, 0x00	; 0
		 	Update current register values.
		 	MB_FUNC_WRITE_MULTIPLE_REGISTERS             (16)
		*/
		case MB_REG_WRITE: {
			iRegIndex = (int)(usAddress - 1);
			while( usNRegs > 0 ) {
     3c2:	41 15       	cp	r20, r1
     3c4:	51 05       	cpc	r21, r1
     3c6:	39 f7       	brne	.-50     	; 0x396 <eMBRegHoldingCB+0x5a>
				uiRegHolding[iRegIndex] |= *pucRegBuffer++;
				++iRegIndex;
				--usNRegs;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     3c8:	80 91 cc 01 	lds	r24, 0x01CC
     3cc:	90 91 cd 01 	lds	r25, 0x01CD
     3d0:	90 93 a7 01 	sts	0x01A7, r25
     3d4:	80 93 a6 01 	sts	0x01A6, r24
     3d8:	80 e0       	ldi	r24, 0x00	; 0
     3da:	01 c0       	rjmp	.+2      	; 0x3de <eMBRegHoldingCB+0xa2>
		}
		 return MB_ENOERR;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	return MB_ENOREG;
}
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <byteArrToBitArr>:

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
     3e4:	0f 93       	push	r16
     3e6:	1f 93       	push	r17
     3e8:	cf 93       	push	r28
     3ea:	df 93       	push	r29
     3ec:	ec 01       	movw	r28, r24
     3ee:	a0 e0       	ldi	r26, 0x00	; 0
     3f0:	b0 e0       	ldi	r27, 0x00	; 0
	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
		if( lpByte[i] ) {
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     3f2:	01 e0       	ldi	r16, 0x01	; 1
     3f4:	10 e0       	ldi	r17, 0x00	; 0
     3f6:	32 c0       	rjmp	.+100    	; 0x45c <byteArrToBitArr+0x78>
void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
		n = i / 8;
     3f8:	cd 01       	movw	r24, r26
     3fa:	e3 e0       	ldi	r30, 0x03	; 3
     3fc:	96 95       	lsr	r25
     3fe:	87 95       	ror	r24
     400:	ea 95       	dec	r30
     402:	e1 f7       	brne	.-8      	; 0x3fc <byteArrToBitArr+0x18>
		if( lpByte[i] ) {
     404:	fb 01       	movw	r30, r22
     406:	ea 0f       	add	r30, r26
     408:	fb 1f       	adc	r31, r27
     40a:	20 81       	ld	r18, Z
     40c:	fe 01       	movw	r30, r28
     40e:	e8 0f       	add	r30, r24
     410:	f9 1f       	adc	r31, r25
     412:	33 e0       	ldi	r19, 0x03	; 3
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	3a 95       	dec	r19
     41a:	e1 f7       	brne	.-8      	; 0x414 <byteArrToBitArr+0x30>
     41c:	22 23       	and	r18, r18
     41e:	71 f0       	breq	.+28     	; 0x43c <byteArrToBitArr+0x58>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
     420:	9d 01       	movw	r18, r26
     422:	28 1b       	sub	r18, r24
     424:	39 0b       	sbc	r19, r25
     426:	c9 01       	movw	r24, r18
     428:	98 01       	movw	r18, r16
     42a:	02 c0       	rjmp	.+4      	; 0x430 <byteArrToBitArr+0x4c>
     42c:	22 0f       	add	r18, r18
     42e:	33 1f       	adc	r19, r19
     430:	8a 95       	dec	r24
     432:	e2 f7       	brpl	.-8      	; 0x42c <byteArrToBitArr+0x48>
     434:	c9 01       	movw	r24, r18
     436:	20 81       	ld	r18, Z
     438:	28 2b       	or	r18, r24
     43a:	0e c0       	rjmp	.+28     	; 0x458 <byteArrToBitArr+0x74>
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
     43c:	9d 01       	movw	r18, r26
     43e:	28 1b       	sub	r18, r24
     440:	39 0b       	sbc	r19, r25
     442:	c9 01       	movw	r24, r18
     444:	98 01       	movw	r18, r16
     446:	02 c0       	rjmp	.+4      	; 0x44c <byteArrToBitArr+0x68>
     448:	22 0f       	add	r18, r18
     44a:	33 1f       	adc	r19, r19
     44c:	8a 95       	dec	r24
     44e:	e2 f7       	brpl	.-8      	; 0x448 <byteArrToBitArr+0x64>
     450:	c9 01       	movw	r24, r18
     452:	80 95       	com	r24
     454:	20 81       	ld	r18, Z
     456:	28 23       	and	r18, r24
     458:	20 83       	st	Z, r18

void byteArrToBitArr( uint8_t *lpBit, const uint8_t *lpByte, uint16_t bit_count )
{
	uint16_t i, n;

	for( i = 0; i < bit_count; i++ ) {
     45a:	11 96       	adiw	r26, 0x01	; 1
     45c:	a4 17       	cp	r26, r20
     45e:	b5 07       	cpc	r27, r21
     460:	58 f2       	brcs	.-106    	; 0x3f8 <byteArrToBitArr+0x14>
			lpBit[ n ] |=  ( 1<<(i - 8 * n) );
		} else {
			lpBit[ n ] &= ~( 1<<(i - 8 * n) );
		}
	}
}
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	1f 91       	pop	r17
     468:	0f 91       	pop	r16
     46a:	08 95       	ret

0000046c <initBoard>:
		ucFlagTimeOutOutError = 0;
	}
}

void initBoard(void)
{
     46c:	0f 93       	push	r16
     46e:	1f 93       	push	r17
	PORTG &= ~MCU_IO_RESET_bm;
     470:	05 e6       	ldi	r16, 0x65	; 101
     472:	10 e0       	ldi	r17, 0x00	; 0
     474:	f8 01       	movw	r30, r16
     476:	80 81       	ld	r24, Z
     478:	8b 7f       	andi	r24, 0xFB	; 251
     47a:	80 83       	st	Z, r24
	DDRG |= MCU_IO_RESET_bm | MCU_PG1_bm | MCU_PG0_bm;
     47c:	e4 e6       	ldi	r30, 0x64	; 100
     47e:	f0 e0       	ldi	r31, 0x00	; 0
     480:	80 81       	ld	r24, Z
     482:	87 60       	ori	r24, 0x07	; 7
     484:	80 83       	st	Z, r24

	initDigitalOutput();
     486:	0e 94 c4 10 	call	0x2188	; 0x2188 <initDigitalOutput>

	PORTB |= MCU_CS1_bm | MCU_CS0_bm;
     48a:	88 b3       	in	r24, 0x18	; 24
     48c:	81 61       	ori	r24, 0x11	; 17
     48e:	88 bb       	out	0x18, r24	; 24
	DDRB |= ( MCU_CS1_bm | MCU_CS0_bm );
     490:	87 b3       	in	r24, 0x17	; 23
     492:	81 61       	ori	r24, 0x11	; 17
     494:	87 bb       	out	0x17, r24	; 23

	DDRE |= MCU_RS485_DE_bm;
     496:	12 9a       	sbi	0x02, 2	; 2
	disable_rs485_transmit();
     498:	1a 98       	cbi	0x03, 2	; 3

	spi_init();
     49a:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <spi_init>
	initHmiLed();
     49e:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <initHmiLed>
	initAddressSwitch();
     4a2:	0e 94 fc 10 	call	0x21f8	; 0x21f8 <initAddressSwitch>
	initDigitalInput();
     4a6:	0e 94 9e 10 	call	0x213c	; 0x213c <initDigitalInput>

	PORTG |= MCU_IO_RESET_bm;
     4aa:	f8 01       	movw	r30, r16
     4ac:	80 81       	ld	r24, Z
     4ae:	84 60       	ori	r24, 0x04	; 4
     4b0:	80 83       	st	Z, r24

	OCR3A = 249;
     4b2:	89 ef       	ldi	r24, 0xF9	; 249
     4b4:	90 e0       	ldi	r25, 0x00	; 0
     4b6:	90 93 87 00 	sts	0x0087, r25
     4ba:	80 93 86 00 	sts	0x0086, r24
	TCCR3A = 0;
     4be:	10 92 8b 00 	sts	0x008B, r1
	TCCR3B = (1<<WGM32) | (1<<CS31) | (1<<CS30);
     4c2:	8b e0       	ldi	r24, 0x0B	; 11
     4c4:	80 93 8a 00 	sts	0x008A, r24
	ETIMSK |= (1<<OCIE3A);
     4c8:	ed e7       	ldi	r30, 0x7D	; 125
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	80 81       	ld	r24, Z
     4ce:	80 61       	ori	r24, 0x10	; 16
     4d0:	80 83       	st	Z, r24
}
     4d2:	1f 91       	pop	r17
     4d4:	0f 91       	pop	r16
     4d6:	08 95       	ret

000004d8 <__vector_26>:
		}
	}
}

ISR( TIMER3_COMPA_vect )
{
     4d8:	1f 92       	push	r1
     4da:	0f 92       	push	r0
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	0f 92       	push	r0
     4e0:	0b b6       	in	r0, 0x3b	; 59
     4e2:	0f 92       	push	r0
     4e4:	11 24       	eor	r1, r1
     4e6:	2f 93       	push	r18
     4e8:	3f 93       	push	r19
     4ea:	4f 93       	push	r20
     4ec:	5f 93       	push	r21
     4ee:	6f 93       	push	r22
     4f0:	7f 93       	push	r23
     4f2:	8f 93       	push	r24
     4f4:	9f 93       	push	r25
     4f6:	af 93       	push	r26
     4f8:	bf 93       	push	r27
     4fa:	ef 93       	push	r30
     4fc:	ff 93       	push	r31
	volatile static uint16_t n0 = 0, n1 = 0, n2 = 0;

	PORTG ^= MCU_PG0_bm;
     4fe:	80 91 65 00 	lds	r24, 0x0065
     502:	21 e0       	ldi	r18, 0x01	; 1
     504:	82 27       	eor	r24, r18
     506:	80 93 65 00 	sts	0x0065, r24

	if( 10 == ++n0 ) {
     50a:	80 91 74 02 	lds	r24, 0x0274
     50e:	90 91 75 02 	lds	r25, 0x0275
     512:	01 96       	adiw	r24, 0x01	; 1
     514:	90 93 75 02 	sts	0x0275, r25
     518:	80 93 74 02 	sts	0x0274, r24
     51c:	80 91 74 02 	lds	r24, 0x0274
     520:	90 91 75 02 	lds	r25, 0x0275
     524:	0a 97       	sbiw	r24, 0x0a	; 10
     526:	31 f4       	brne	.+12     	; 0x534 <__vector_26+0x5c>
		uc10msTimerEvent = 1;
     528:	20 93 a1 01 	sts	0x01A1, r18
		n0 = 0;
     52c:	10 92 75 02 	sts	0x0275, r1
     530:	10 92 74 02 	sts	0x0274, r1
	}

	if( 100 == ++n1 ) {
     534:	80 91 72 02 	lds	r24, 0x0272
     538:	90 91 73 02 	lds	r25, 0x0273
     53c:	01 96       	adiw	r24, 0x01	; 1
     53e:	90 93 73 02 	sts	0x0273, r25
     542:	80 93 72 02 	sts	0x0272, r24
     546:	80 91 72 02 	lds	r24, 0x0272
     54a:	90 91 73 02 	lds	r25, 0x0273
     54e:	84 36       	cpi	r24, 0x64	; 100
     550:	91 05       	cpc	r25, r1
     552:	39 f4       	brne	.+14     	; 0x562 <__vector_26+0x8a>
		uc100msTimerEvent = 1;
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	80 93 a2 01 	sts	0x01A2, r24
		n1 = 0;
     55a:	10 92 73 02 	sts	0x0273, r1
     55e:	10 92 72 02 	sts	0x0272, r1
	}

	if( 1000 == ++n2 ) {
     562:	80 91 70 02 	lds	r24, 0x0270
     566:	90 91 71 02 	lds	r25, 0x0271
     56a:	01 96       	adiw	r24, 0x01	; 1
     56c:	90 93 71 02 	sts	0x0271, r25
     570:	80 93 70 02 	sts	0x0270, r24
     574:	80 91 70 02 	lds	r24, 0x0270
     578:	90 91 71 02 	lds	r25, 0x0271
     57c:	88 5e       	subi	r24, 0xE8	; 232
     57e:	93 40       	sbci	r25, 0x03	; 3
     580:	51 f4       	brne	.+20     	; 0x596 <__vector_26+0xbe>
		uc1000msTimerEvent = 1;
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	90 93 a4 01 	sts	0x01A4, r25
     58a:	80 93 a3 01 	sts	0x01A3, r24
		n2 = 0;
     58e:	10 92 71 02 	sts	0x0271, r1
     592:	10 92 70 02 	sts	0x0270, r1
	}

	rs485TimerIsr();
     596:	0e 94 92 15 	call	0x2b24	; 0x2b24 <rs485TimerIsr>

	if( uiRegHolding[18] ) {
     59a:	80 91 cc 01 	lds	r24, 0x01CC
     59e:	90 91 cd 01 	lds	r25, 0x01CD
     5a2:	89 2b       	or	r24, r25
     5a4:	a1 f0       	breq	.+40     	; 0x5ce <__vector_26+0xf6>
		if( uiModbusTimeOutCounter ) {
     5a6:	80 91 a6 01 	lds	r24, 0x01A6
     5aa:	90 91 a7 01 	lds	r25, 0x01A7
     5ae:	89 2b       	or	r24, r25
     5b0:	51 f0       	breq	.+20     	; 0x5c6 <__vector_26+0xee>
			--uiModbusTimeOutCounter;
     5b2:	80 91 a6 01 	lds	r24, 0x01A6
     5b6:	90 91 a7 01 	lds	r25, 0x01A7
     5ba:	01 97       	sbiw	r24, 0x01	; 1
     5bc:	90 93 a7 01 	sts	0x01A7, r25
     5c0:	80 93 a6 01 	sts	0x01A6, r24
     5c4:	06 c0       	rjmp	.+12     	; 0x5d2 <__vector_26+0xfa>
		} else {
			ucFlagTimeOutOutError = 1;
     5c6:	81 e0       	ldi	r24, 0x01	; 1
     5c8:	80 93 a5 01 	sts	0x01A5, r24
     5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <__vector_26+0xfa>
		}
	} else {
		ucFlagTimeOutOutError = 0;
     5ce:	10 92 a5 01 	sts	0x01A5, r1
	}
}
     5d2:	ff 91       	pop	r31
     5d4:	ef 91       	pop	r30
     5d6:	bf 91       	pop	r27
     5d8:	af 91       	pop	r26
     5da:	9f 91       	pop	r25
     5dc:	8f 91       	pop	r24
     5de:	7f 91       	pop	r23
     5e0:	6f 91       	pop	r22
     5e2:	5f 91       	pop	r21
     5e4:	4f 91       	pop	r20
     5e6:	3f 91       	pop	r19
     5e8:	2f 91       	pop	r18
     5ea:	0f 90       	pop	r0
     5ec:	0b be       	out	0x3b, r0	; 59
     5ee:	0f 90       	pop	r0
     5f0:	0f be       	out	0x3f, r0	; 63
     5f2:	0f 90       	pop	r0
     5f4:	1f 90       	pop	r1
     5f6:	18 95       	reti

000005f8 <eMBRegDiscreteCB>:
{
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
     5f8:	ef 92       	push	r14
     5fa:	ff 92       	push	r15
     5fc:	0f 93       	push	r16
     5fe:	1f 93       	push	r17
     600:	cf 93       	push	r28
     602:	df 93       	push	r29
     604:	7c 01       	movw	r14, r24
	short iNDiscrete = ( short )usNDiscrete;
	unsigned short usBitOffset;

	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
     606:	61 15       	cp	r22, r1
     608:	71 05       	cpc	r23, r1
     60a:	51 f1       	breq	.+84     	; 0x660 <eMBRegDiscreteCB+0x68>
     60c:	ca 01       	movw	r24, r20
     60e:	86 0f       	add	r24, r22
     610:	97 1f       	adc	r25, r23
     612:	86 36       	cpi	r24, 0x66	; 102
     614:	91 05       	cpc	r25, r1
     616:	20 f5       	brcc	.+72     	; 0x660 <eMBRegDiscreteCB+0x68>
	initRS485( 115200, 8, 1, 1 );
}

eMBErrorCode eMBRegDiscreteCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete)
{
	short iNDiscrete = ( short )usNDiscrete;
     618:	ea 01       	movw	r28, r20
	// MB_FUNC_READ_DISCRETE_INPUTS          ( 2 )
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
     61a:	8b 01       	movw	r16, r22
     61c:	01 50       	subi	r16, 0x01	; 1
     61e:	10 40       	sbci	r17, 0x00	; 0
     620:	12 c0       	rjmp	.+36     	; 0x646 <eMBRegDiscreteCB+0x4e>
		while(iNDiscrete > 0) {
			*pucRegBuffer++ =
     622:	ae 01       	movw	r20, r28
     624:	c9 30       	cpi	r28, 0x09	; 9
     626:	d1 05       	cpc	r29, r1
     628:	14 f0       	brlt	.+4      	; 0x62e <eMBRegDiscreteCB+0x36>
     62a:	48 e0       	ldi	r20, 0x08	; 8
     62c:	50 e0       	ldi	r21, 0x00	; 0
     62e:	8a e4       	ldi	r24, 0x4A	; 74
     630:	93 e0       	ldi	r25, 0x03	; 3
     632:	b8 01       	movw	r22, r16
     634:	50 e0       	ldi	r21, 0x00	; 0
     636:	0e 94 cc 0c 	call	0x1998	; 0x1998 <xMBUtilGetBits>
     63a:	f7 01       	movw	r30, r14
     63c:	81 93       	st	Z+, r24
     63e:	7f 01       	movw	r14, r30
			xMBUtilGetBits
			(
				ucRegDiscBuf, usBitOffset,
				(unsigned char)(iNDiscrete>8? 8:iNDiscrete)
			);
			iNDiscrete -= 8;
     640:	28 97       	sbiw	r28, 0x08	; 8
			usBitOffset += 8;
     642:	08 5f       	subi	r16, 0xF8	; 248
     644:	1f 4f       	sbci	r17, 0xFF	; 255
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_DISC_START) &&
		(usAddress + usNDiscrete <= REG_DISC_START + REG_DISC_SIZE)
	) {
		usBitOffset = ( unsigned short )( usAddress - REG_DISC_START );
		while(iNDiscrete > 0) {
     646:	1c 16       	cp	r1, r28
     648:	1d 06       	cpc	r1, r29
     64a:	5c f3       	brlt	.-42     	; 0x622 <eMBRegDiscreteCB+0x2a>
			);
			iNDiscrete -= 8;
			usBitOffset += 8;
		}

		uiModbusTimeOutCounter = uiRegHolding[18];
     64c:	80 91 cc 01 	lds	r24, 0x01CC
     650:	90 91 cd 01 	lds	r25, 0x01CD
     654:	90 93 a7 01 	sts	0x01A7, r25
     658:	80 93 a6 01 	sts	0x01A6, r24
     65c:	80 e0       	ldi	r24, 0x00	; 0
     65e:	01 c0       	rjmp	.+2      	; 0x662 <eMBRegDiscreteCB+0x6a>
		return MB_ENOERR;
     660:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return MB_ENOREG;
}
     662:	df 91       	pop	r29
     664:	cf 91       	pop	r28
     666:	1f 91       	pop	r17
     668:	0f 91       	pop	r16
     66a:	ff 90       	pop	r15
     66c:	ef 90       	pop	r14
     66e:	08 95       	ret

00000670 <eMBRegCoilsCB>:

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
     670:	ef 92       	push	r14
     672:	ff 92       	push	r15
     674:	0f 93       	push	r16
     676:	1f 93       	push	r17
     678:	cf 93       	push	r28
     67a:	df 93       	push	r29
     67c:	7c 01       	movw	r14, r24
    short           iNCoils = ( short )usNCoils;
    unsigned short  usBitOffset;
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
     67e:	61 15       	cp	r22, r1
     680:	71 05       	cpc	r23, r1
     682:	09 f4       	brne	.+2      	; 0x686 <eMBRegCoilsCB+0x16>
     684:	50 c0       	rjmp	.+160    	; 0x726 <eMBRegCoilsCB+0xb6>
     686:	ca 01       	movw	r24, r20
     688:	86 0f       	add	r24, r22
     68a:	97 1f       	adc	r25, r23
     68c:	86 36       	cpi	r24, 0x66	; 102
     68e:	91 05       	cpc	r25, r1
     690:	08 f0       	brcs	.+2      	; 0x694 <eMBRegCoilsCB+0x24>
     692:	49 c0       	rjmp	.+146    	; 0x726 <eMBRegCoilsCB+0xb6>

eMBErrorCode eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress,
							USHORT usNCoils, eMBRegisterMode eMode
						  )
{
    short           iNCoils = ( short )usNCoils;
     694:	ea 01       	movw	r28, r20
	
	/* Check if we have registers mapped at this block. */
	if( (usAddress >= REG_COILS_START) &&
		(usAddress + usNCoils <= REG_COILS_START + REG_COILS_SIZE)
	) {
		usBitOffset = (unsigned short)(usAddress - REG_COILS_START);
     696:	8b 01       	movw	r16, r22
     698:	01 50       	subi	r16, 0x01	; 1
     69a:	10 40       	sbci	r17, 0x00	; 0
		switch(eMode) {
     69c:	22 23       	and	r18, r18
     69e:	b1 f0       	breq	.+44     	; 0x6cc <eMBRegCoilsCB+0x5c>
     6a0:	21 30       	cpi	r18, 0x01	; 1
     6a2:	09 f0       	breq	.+2      	; 0x6a6 <eMBRegCoilsCB+0x36>
     6a4:	40 c0       	rjmp	.+128    	; 0x726 <eMBRegCoilsCB+0xb6>
     6a6:	16 c0       	rjmp	.+44     	; 0x6d4 <eMBRegCoilsCB+0x64>
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
				*pucRegBuffer++ =
     6a8:	ae 01       	movw	r20, r28
     6aa:	c9 30       	cpi	r28, 0x09	; 9
     6ac:	d1 05       	cpc	r29, r1
     6ae:	14 f0       	brlt	.+4      	; 0x6b4 <eMBRegCoilsCB+0x44>
     6b0:	48 e0       	ldi	r20, 0x08	; 8
     6b2:	50 e0       	ldi	r21, 0x00	; 0
     6b4:	8e e3       	ldi	r24, 0x3E	; 62
     6b6:	93 e0       	ldi	r25, 0x03	; 3
     6b8:	b8 01       	movw	r22, r16
     6ba:	50 e0       	ldi	r21, 0x00	; 0
     6bc:	0e 94 cc 0c 	call	0x1998	; 0x1998 <xMBUtilGetBits>
     6c0:	f7 01       	movw	r30, r14
     6c2:	81 93       	st	Z+, r24
     6c4:	7f 01       	movw	r14, r30
				xMBUtilGetBits( ucRegCoilsBuf, usBitOffset,
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils)
				);
				usBitOffset += 8;
     6c6:	08 5f       	subi	r16, 0xF8	; 248
     6c8:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     6ca:	28 97       	sbiw	r28, 0x08	; 8
		/*
			Read current values and pass to protocol stack.
			MB_FUNC_READ_COILS						( 1 )
		*/
		case MB_REG_READ:
			while( iNCoils > 0 ) {
     6cc:	1c 16       	cp	r1, r28
     6ce:	1d 06       	cpc	r1, r29
     6d0:	5c f3       	brlt	.-42     	; 0x6a8 <eMBRegCoilsCB+0x38>
     6d2:	1f c0       	rjmp	.+62     	; 0x712 <eMBRegCoilsCB+0xa2>
		 	Update current register values.
		 	MB_FUNC_WRITE_SINGLE_COIL				( 5 )
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
			uiModbusTimeOutCounter = uiRegHolding[18];
     6d4:	80 91 cc 01 	lds	r24, 0x01CC
     6d8:	90 91 cd 01 	lds	r25, 0x01CD
     6dc:	90 93 a7 01 	sts	0x01A7, r25
     6e0:	80 93 a6 01 	sts	0x01A6, r24
     6e4:	13 c0       	rjmp	.+38     	; 0x70c <eMBRegCoilsCB+0x9c>

		 	while( iNCoils > 0 ) {
				xMBUtilSetBits( ucRegCoilsBuf, usBitOffset,
     6e6:	f7 01       	movw	r30, r14
     6e8:	21 91       	ld	r18, Z+
     6ea:	7f 01       	movw	r14, r30
     6ec:	ae 01       	movw	r20, r28
     6ee:	c9 30       	cpi	r28, 0x09	; 9
     6f0:	d1 05       	cpc	r29, r1
     6f2:	14 f0       	brlt	.+4      	; 0x6f8 <eMBRegCoilsCB+0x88>
     6f4:	48 e0       	ldi	r20, 0x08	; 8
     6f6:	50 e0       	ldi	r21, 0x00	; 0
     6f8:	8e e3       	ldi	r24, 0x3E	; 62
     6fa:	93 e0       	ldi	r25, 0x03	; 3
     6fc:	b8 01       	movw	r22, r16
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	0e 94 92 0c 	call	0x1924	; 0x1924 <xMBUtilSetBits>
								(unsigned char)((iNCoils > 8) ? 8 : iNCoils),
								*pucRegBuffer++
				);
				usBitOffset += 8;
     706:	08 5f       	subi	r16, 0xF8	; 248
     708:	1f 4f       	sbci	r17, 0xFF	; 255
				iNCoils -= 8;
     70a:	28 97       	sbiw	r28, 0x08	; 8
			MB_FUNC_WRITE_MULTIPLE_COILS			( 15 )
		 */
		 case MB_REG_WRITE:
			uiModbusTimeOutCounter = uiRegHolding[18];

		 	while( iNCoils > 0 ) {
     70c:	1c 16       	cp	r1, r28
     70e:	1d 06       	cpc	r1, r29
     710:	54 f3       	brlt	.-44     	; 0x6e6 <eMBRegCoilsCB+0x76>
				);
				usBitOffset += 8;
				iNCoils -= 8;
			}

			uiModbusTimeOutCounter = uiRegHolding[18];
     712:	80 91 cc 01 	lds	r24, 0x01CC
     716:	90 91 cd 01 	lds	r25, 0x01CD
     71a:	90 93 a7 01 	sts	0x01A7, r25
     71e:	80 93 a6 01 	sts	0x01A6, r24
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	01 c0       	rjmp	.+2      	; 0x728 <eMBRegCoilsCB+0xb8>
		 return MB_ENOERR;
     726:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	
	return MB_ENOREG;
}
     728:	df 91       	pop	r29
     72a:	cf 91       	pop	r28
     72c:	1f 91       	pop	r17
     72e:	0f 91       	pop	r16
     730:	ff 90       	pop	r15
     732:	ef 90       	pop	r14
     734:	08 95       	ret

00000736 <veznaEepRestoreUartSetings>:
{
	initRS485( 9600, 8, 1, 0 );
}

void veznaEepRestoreUartSetings( void *lpObject )
{
     736:	0f 93       	push	r16
	initRS485( 115200, 8, 1, 1 );
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	72 ec       	ldi	r23, 0xC2	; 194
     73c:	81 e0       	ldi	r24, 0x01	; 1
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	48 e0       	ldi	r20, 0x08	; 8
     742:	21 e0       	ldi	r18, 0x01	; 1
     744:	01 e0       	ldi	r16, 0x01	; 1
     746:	0e 94 aa 16 	call	0x2d54	; 0x2d54 <initRS485>
}
     74a:	0f 91       	pop	r16
     74c:	08 95       	ret

0000074e <veznaEepSetUartSetings>:
{
	uiModbusTimeOutCounter = uiRegHolding[18];
}

void veznaEepSetUartSetings( void *lpObject )
{
     74e:	0f 93       	push	r16
	initRS485( 9600, 8, 1, 0 );
     750:	60 e8       	ldi	r22, 0x80	; 128
     752:	75 e2       	ldi	r23, 0x25	; 37
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	48 e0       	ldi	r20, 0x08	; 8
     75a:	21 e0       	ldi	r18, 0x01	; 1
     75c:	00 e0       	ldi	r16, 0x00	; 0
     75e:	0e 94 aa 16 	call	0x2d54	; 0x2d54 <initRS485>
}
     762:	0f 91       	pop	r16
     764:	08 95       	ret

00000766 <main>:
volatile uint8_t ucRegDiscBufA3Temp[2];

/* ----------------------- Start implementation -----------------------------*/

int main(void)
{
     766:	5f 92       	push	r5
     768:	6f 92       	push	r6
     76a:	7f 92       	push	r7
     76c:	8f 92       	push	r8
     76e:	9f 92       	push	r9
     770:	af 92       	push	r10
     772:	bf 92       	push	r11
     774:	cf 92       	push	r12
     776:	df 92       	push	r13
     778:	ef 92       	push	r14
     77a:	ff 92       	push	r15
     77c:	0f 93       	push	r16
     77e:	1f 93       	push	r17
     780:	df 93       	push	r29
     782:	cf 93       	push	r28
     784:	cd b7       	in	r28, 0x3d	; 61
     786:	de b7       	in	r29, 0x3e	; 62
     788:	28 97       	sbiw	r28, 0x08	; 8
     78a:	0f b6       	in	r0, 0x3f	; 63
     78c:	f8 94       	cli
     78e:	de bf       	out	0x3e, r29	; 62
     790:	0f be       	out	0x3f, r0	; 63
     792:	cd bf       	out	0x3d, r28	; 61
	uint8_t fFirstRun = 1, ucRS485_address, ucRS485_address_old = 0;
	UCHAR ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
     794:	de 01       	movw	r26, r28
     796:	16 96       	adiw	r26, 0x06	; 6
     798:	e0 e0       	ldi	r30, 0x00	; 0
     79a:	f1 e0       	ldi	r31, 0x01	; 1
     79c:	83 e0       	ldi	r24, 0x03	; 3
     79e:	01 90       	ld	r0, Z+
     7a0:	0d 92       	st	X+, r0
     7a2:	81 50       	subi	r24, 0x01	; 1
     7a4:	e1 f7       	brne	.-8      	; 0x79e <main+0x38>
	eMBErrorCode eStatus;
	uint16_t remote_run = 0;
     7a6:	1d 82       	std	Y+5, r1	; 0x05
     7a8:	1c 82       	std	Y+4, r1	; 0x04

	volatile uint8_t ucFlagOutError, ucTrigOut0Error = 0, ucTrigOut1Error = 0;
     7aa:	1a 82       	std	Y+2, r1	; 0x02
     7ac:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t ucAutoStopIfOutError = 1;
	uint8_t i, n;

	initBoard();
     7ae:	0e 94 36 02 	call	0x46c	; 0x46c <initBoard>
	
	rs485TaskInit();
     7b2:	0e 94 76 15 	call	0x2aec	; 0x2aec <rs485TaskInit>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[1] );
     7b6:	89 e5       	ldi	r24, 0x59	; 89
     7b8:	95 e0       	ldi	r25, 0x05	; 5
     7ba:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <rs485ChanelDefInit>

	stSlaveChanelReadInputsA3.address = 3;
     7be:	63 e0       	ldi	r22, 0x03	; 3
     7c0:	56 2e       	mov	r5, r22
     7c2:	50 92 3d 05 	sts	0x053D, r5
	stSlaveChanelReadInputsA3.inputs_address = 0;
     7c6:	10 92 40 05 	sts	0x0540, r1
	stSlaveChanelReadInputsA3.inputs_number = 10;
     7ca:	0a e0       	ldi	r16, 0x0A	; 10
     7cc:	10 e0       	ldi	r17, 0x00	; 0
     7ce:	10 93 42 05 	sts	0x0542, r17
     7d2:	00 93 41 05 	sts	0x0541, r16
	stSlaveChanelReadInputsA3.lpInputs = (uint8_t*)ucRegDiscBufA3;
     7d6:	8a e3       	ldi	r24, 0x3A	; 58
     7d8:	95 e0       	ldi	r25, 0x05	; 5
     7da:	90 93 3f 05 	sts	0x053F, r25
     7de:	80 93 3e 05 	sts	0x053E, r24

	arrRS485Chanel[1].lpData = (void*)&stSlaveChanelReadInputsA3;
     7e2:	8c e3       	ldi	r24, 0x3C	; 60
     7e4:	95 e0       	ldi	r25, 0x05	; 5
     7e6:	90 93 5a 05 	sts	0x055A, r25
     7ea:	80 93 59 05 	sts	0x0559, r24
	arrRS485Chanel[1].ucEnableRequest = 1;
     7ee:	77 24       	eor	r7, r7
     7f0:	73 94       	inc	r7
     7f2:	70 92 5d 05 	sts	0x055D, r7
	arrRS485Chanel[1].msReadTimeOut = 8;
     7f6:	58 e0       	ldi	r21, 0x08	; 8
     7f8:	c5 2e       	mov	r12, r21
     7fa:	d1 2c       	mov	r13, r1
     7fc:	d0 92 5c 05 	sts	0x055C, r13
     800:	c0 92 5b 05 	sts	0x055B, r12

	arrRS485Chanel[1].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     804:	4e ea       	ldi	r20, 0xAE	; 174
     806:	84 2e       	mov	r8, r20
     808:	43 e1       	ldi	r20, 0x13	; 19
     80a:	94 2e       	mov	r9, r20
     80c:	90 92 69 05 	sts	0x0569, r9
     810:	80 92 68 05 	sts	0x0568, r8
	arrRS485Chanel[1].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     814:	36 e6       	ldi	r19, 0x66	; 102
     816:	a3 2e       	mov	r10, r19
     818:	32 e1       	ldi	r19, 0x12	; 18
     81a:	b3 2e       	mov	r11, r19
     81c:	b0 92 6b 05 	sts	0x056B, r11
     820:	a0 92 6a 05 	sts	0x056A, r10
	arrRS485Chanel[1].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     824:	27 e6       	ldi	r18, 0x67	; 103
     826:	e2 2e       	mov	r14, r18
     828:	21 e0       	ldi	r18, 0x01	; 1
     82a:	f2 2e       	mov	r15, r18
     82c:	f0 92 63 05 	sts	0x0563, r15
     830:	e0 92 62 05 	sts	0x0562, r14

	rs485AddChanel( &arrRS485Chanel[1] );
     834:	89 e5       	ldi	r24, 0x59	; 89
     836:	95 e0       	ldi	r25, 0x05	; 5
     838:	0e 94 b1 15 	call	0x2b62	; 0x2b62 <rs485AddChanel>

	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

	rs485ChanelDefInit( &arrRS485Chanel[2] );
     83c:	8c e6       	ldi	r24, 0x6C	; 108
     83e:	95 e0       	ldi	r25, 0x05	; 5
     840:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <rs485ChanelDefInit>

	stSlaveChanelReadInputsA11.address = 11;
     844:	9b e0       	ldi	r25, 0x0B	; 11
     846:	69 2e       	mov	r6, r25
     848:	60 92 2a 05 	sts	0x052A, r6
	stSlaveChanelReadInputsA11.inputs_address = 0;
     84c:	10 92 2d 05 	sts	0x052D, r1
	stSlaveChanelReadInputsA11.inputs_number = 10;
     850:	10 93 2f 05 	sts	0x052F, r17
     854:	00 93 2e 05 	sts	0x052E, r16
	stSlaveChanelReadInputsA11.lpInputs = (uint8_t*)ucRegDiscBufA11;
     858:	04 e0       	ldi	r16, 0x04	; 4
     85a:	16 e0       	ldi	r17, 0x06	; 6
     85c:	10 93 2c 05 	sts	0x052C, r17
     860:	00 93 2b 05 	sts	0x052B, r16

	arrRS485Chanel[2].lpData = (void*)&stSlaveChanelReadInputsA11;
     864:	89 e2       	ldi	r24, 0x29	; 41
     866:	95 e0       	ldi	r25, 0x05	; 5
     868:	90 93 6d 05 	sts	0x056D, r25
     86c:	80 93 6c 05 	sts	0x056C, r24
	arrRS485Chanel[2].ucEnableRequest = 1;
     870:	70 92 70 05 	sts	0x0570, r7
	arrRS485Chanel[2].msReadTimeOut = 8;
     874:	d0 92 6f 05 	sts	0x056F, r13
     878:	c0 92 6e 05 	sts	0x056E, r12

	arrRS485Chanel[2].rs485SendRequestFunc = mbSendRequestReadInputStatus;
     87c:	90 92 7c 05 	sts	0x057C, r9
     880:	80 92 7b 05 	sts	0x057B, r8
	arrRS485Chanel[2].rs485GetResponseFunc = mbReceiveRequestReadInputStatus;
     884:	b0 92 7e 05 	sts	0x057E, r11
     888:	a0 92 7d 05 	sts	0x057D, r10
	arrRS485Chanel[2].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     88c:	f0 92 76 05 	sts	0x0576, r15
     890:	e0 92 75 05 	sts	0x0575, r14

	rs485AddChanel( &arrRS485Chanel[2] );
     894:	8c e6       	ldi	r24, 0x6C	; 108
     896:	95 e0       	ldi	r25, 0x05	; 5
     898:	0e 94 b1 15 	call	0x2b62	; 0x2b62 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[3] );
     89c:	8f e7       	ldi	r24, 0x7F	; 127
     89e:	95 e0       	ldi	r25, 0x05	; 5
     8a0:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <rs485ChanelDefInit>

	stSlaveChanelWriteCoilsA3.address = 3;
     8a4:	50 92 19 05 	sts	0x0519, r5
	stSlaveChanelWriteCoilsA3.coils_address = 0;
     8a8:	10 92 1c 05 	sts	0x051C, r1
	stSlaveChanelWriteCoilsA3.coils_number = 12;
     8ac:	8c e0       	ldi	r24, 0x0C	; 12
     8ae:	a8 2e       	mov	r10, r24
     8b0:	b1 2c       	mov	r11, r1
     8b2:	b0 92 1e 05 	sts	0x051E, r11
     8b6:	a0 92 1d 05 	sts	0x051D, r10
	stSlaveChanelWriteCoilsA3.lpCoils = (uint8_t*)ucRegDiscBufA11;
     8ba:	10 93 1b 05 	sts	0x051B, r17
     8be:	00 93 1a 05 	sts	0x051A, r16

	arrRS485Chanel[3].lpData = (void*)&stSlaveChanelWriteCoilsA3;
     8c2:	88 e1       	ldi	r24, 0x18	; 24
     8c4:	95 e0       	ldi	r25, 0x05	; 5
     8c6:	90 93 80 05 	sts	0x0580, r25
     8ca:	80 93 7f 05 	sts	0x057F, r24
	arrRS485Chanel[3].ucEnableRequest = 1;
     8ce:	70 92 83 05 	sts	0x0583, r7
	arrRS485Chanel[3].msReadTimeOut = 8;
     8d2:	d0 92 82 05 	sts	0x0582, r13
     8d6:	c0 92 81 05 	sts	0x0581, r12

	arrRS485Chanel[3].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     8da:	1a ed       	ldi	r17, 0xDA	; 218
     8dc:	81 2e       	mov	r8, r17
     8de:	12 e1       	ldi	r17, 0x12	; 18
     8e0:	91 2e       	mov	r9, r17
     8e2:	90 92 8f 05 	sts	0x058F, r9
     8e6:	80 92 8e 05 	sts	0x058E, r8
	arrRS485Chanel[3].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     8ea:	0c ed       	ldi	r16, 0xDC	; 220
     8ec:	11 e1       	ldi	r17, 0x11	; 17
     8ee:	10 93 91 05 	sts	0x0591, r17
     8f2:	00 93 90 05 	sts	0x0590, r16
	arrRS485Chanel[3].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     8f6:	f0 92 89 05 	sts	0x0589, r15
     8fa:	e0 92 88 05 	sts	0x0588, r14

	rs485AddChanel( &arrRS485Chanel[3] );
     8fe:	8f e7       	ldi	r24, 0x7F	; 127
     900:	95 e0       	ldi	r25, 0x05	; 5
     902:	0e 94 b1 15 	call	0x2b62	; 0x2b62 <rs485AddChanel>
	
	// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
	
	rs485ChanelDefInit( &arrRS485Chanel[4] );
     906:	82 e9       	ldi	r24, 0x92	; 146
     908:	95 e0       	ldi	r25, 0x05	; 5
     90a:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <rs485ChanelDefInit>

	stSlaveChanelWriteCoilsA11.address = 11;
     90e:	60 92 34 05 	sts	0x0534, r6
	stSlaveChanelWriteCoilsA11.coils_address = 0;
     912:	10 92 37 05 	sts	0x0537, r1
	stSlaveChanelWriteCoilsA11.coils_number = 12;
     916:	b0 92 39 05 	sts	0x0539, r11
     91a:	a0 92 38 05 	sts	0x0538, r10
	stSlaveChanelWriteCoilsA11.lpCoils = (uint8_t*)ucRegDiscBufA3Temp;
     91e:	84 e4       	ldi	r24, 0x44	; 68
     920:	95 e0       	ldi	r25, 0x05	; 5
     922:	90 93 36 05 	sts	0x0536, r25
     926:	80 93 35 05 	sts	0x0535, r24

	arrRS485Chanel[4].lpData = (void*)&stSlaveChanelWriteCoilsA11;
     92a:	83 e3       	ldi	r24, 0x33	; 51
     92c:	95 e0       	ldi	r25, 0x05	; 5
     92e:	90 93 93 05 	sts	0x0593, r25
     932:	80 93 92 05 	sts	0x0592, r24
	arrRS485Chanel[4].ucEnableRequest = 1;
     936:	70 92 96 05 	sts	0x0596, r7
	arrRS485Chanel[4].msReadTimeOut = 8;
     93a:	d0 92 95 05 	sts	0x0595, r13
     93e:	c0 92 94 05 	sts	0x0594, r12

	arrRS485Chanel[4].rs485SendRequestFunc = mbSendRequestForceMultipleCoils;
     942:	90 92 a2 05 	sts	0x05A2, r9
     946:	80 92 a1 05 	sts	0x05A1, r8
	arrRS485Chanel[4].rs485GetResponseFunc = mbReceiveRequestForceMultipleCoils;		
     94a:	10 93 a4 05 	sts	0x05A4, r17
     94e:	00 93 a3 05 	sts	0x05A3, r16
	arrRS485Chanel[4].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     952:	f0 92 9c 05 	sts	0x059C, r15
     956:	e0 92 9b 05 	sts	0x059B, r14

	rs485AddChanel( &arrRS485Chanel[4] );
     95a:	82 e9       	ldi	r24, 0x92	; 146
     95c:	95 e0       	ldi	r25, 0x05	; 5
     95e:	0e 94 b1 15 	call	0x2b62	; 0x2b62 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	rs485ChanelDefInit( &arrRS485Chanel[5] );
     962:	85 ea       	ldi	r24, 0xA5	; 165
     964:	95 e0       	ldi	r25, 0x05	; 5
     966:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <rs485ChanelDefInit>

	stSlaveChanelPresetRegisterA10.address = 11;
     96a:	60 92 20 05 	sts	0x0520, r6
	stSlaveChanelPresetRegisterA10.register_address = 15;
     96e:	8f e0       	ldi	r24, 0x0F	; 15
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	90 93 22 05 	sts	0x0522, r25
     976:	80 93 21 05 	sts	0x0521, r24
	stSlaveChanelPresetRegisterA10.lpRegister = &remote_run;
     97a:	ce 01       	movw	r24, r28
     97c:	04 96       	adiw	r24, 0x04	; 4
     97e:	90 93 24 05 	sts	0x0524, r25
     982:	80 93 23 05 	sts	0x0523, r24
	stSlaveChanelPresetRegisterA10.lpRegisterNew = NULL;
     986:	10 92 26 05 	sts	0x0526, r1
     98a:	10 92 25 05 	sts	0x0525, r1

	arrRS485Chanel[5].lpData = (void*)&stSlaveChanelPresetRegisterA10;
     98e:	8f e1       	ldi	r24, 0x1F	; 31
     990:	95 e0       	ldi	r25, 0x05	; 5
     992:	90 93 a6 05 	sts	0x05A6, r25
     996:	80 93 a5 05 	sts	0x05A5, r24
	arrRS485Chanel[5].ucEnableRequest = 1;
     99a:	70 92 a9 05 	sts	0x05A9, r7
	arrRS485Chanel[5].msReadTimeOut = 8;
     99e:	d0 92 a8 05 	sts	0x05A8, r13
     9a2:	c0 92 a7 05 	sts	0x05A7, r12

	arrRS485Chanel[5].rs485SendRequestFunc = mbSendRequestPresetSingleRegister;
     9a6:	80 e4       	ldi	r24, 0x40	; 64
     9a8:	93 e1       	ldi	r25, 0x13	; 19
     9aa:	90 93 b5 05 	sts	0x05B5, r25
     9ae:	80 93 b4 05 	sts	0x05B4, r24
	arrRS485Chanel[5].rs485GetResponseFunc = rs485getResponseNullFunc; // ???
     9b2:	8e ee       	ldi	r24, 0xEE	; 238
     9b4:	95 e1       	ldi	r25, 0x15	; 21
     9b6:	90 93 b7 05 	sts	0x05B7, r25
     9ba:	80 93 b6 05 	sts	0x05B6, r24
	arrRS485Chanel[5].rs485ClrTimeOutError = mbMasterClrTimeOutError;
     9be:	f0 92 af 05 	sts	0x05AF, r15
     9c2:	e0 92 ae 05 	sts	0x05AE, r14

	rs485AddChanel( &arrRS485Chanel[5] );
     9c6:	85 ea       	ldi	r24, 0xA5	; 165
     9c8:	95 e0       	ldi	r25, 0x05	; 5
     9ca:	0e 94 b1 15 	call	0x2b62	; 0x2b62 <rs485AddChanel>

	///////////////////////////////////////////////////////////////////////

	sei();
     9ce:	78 94       	sei
     9d0:	11 e0       	ldi	r17, 0x01	; 1
     9d2:	00 e0       	ldi	r16, 0x00	; 0
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );

		ucTrigOut0Error |= ( !inPort[22] && inPort[20] ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     9d4:	aa 24       	eor	r10, r10
     9d6:	a3 94       	inc	r10

			eStatus = eMBDisable();

			if( !rs485TaskIsEnable() ) {
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200, MB_PAR_EVEN );
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     9d8:	b6 e0       	ldi	r27, 0x06	; 6
     9da:	6b 2e       	mov	r6, r27
     9dc:	71 2c       	mov	r7, r1
     9de:	6c 0e       	add	r6, r28
     9e0:	7d 1e       	adc	r7, r29
		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
     9e2:	88 24       	eor	r8, r8
     9e4:	83 94       	inc	r8

	///////////////////////////////////////////////////////////////////////

	sei();
	while( 1 ) {
		readDigitalInput( (uint8_t*)inPort );
     9e6:	89 e3       	ldi	r24, 0x39	; 57
     9e8:	91 e0       	ldi	r25, 0x01	; 1
     9ea:	0e 94 4b 10 	call	0x2096	; 0x2096 <readDigitalInput>

		ucTrigOut0Error |= ( !inPort[22] && inPort[20] ); // !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     9ee:	2a 81       	ldd	r18, Y+2	; 0x02
     9f0:	80 91 4f 01 	lds	r24, 0x014F
     9f4:	88 23       	and	r24, r24
     9f6:	19 f0       	breq	.+6      	; 0x9fe <main+0x298>
     9f8:	80 e0       	ldi	r24, 0x00	; 0
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	08 c0       	rjmp	.+16     	; 0xa0e <main+0x2a8>
     9fe:	80 91 4d 01 	lds	r24, 0x014D
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	88 23       	and	r24, r24
     a06:	09 f4       	brne	.+2      	; 0xa0a <main+0x2a4>
     a08:	91 e0       	ldi	r25, 0x01	; 1
     a0a:	9a 25       	eor	r25, r10
     a0c:	89 2f       	mov	r24, r25
     a0e:	28 2b       	or	r18, r24
     a10:	2a 83       	std	Y+2, r18	; 0x02
		ucTrigOut1Error |= ( !inPort[23] && inPort[21] ); // !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     a12:	2b 81       	ldd	r18, Y+3	; 0x03
     a14:	80 91 50 01 	lds	r24, 0x0150
     a18:	88 23       	and	r24, r24
     a1a:	19 f0       	breq	.+6      	; 0xa22 <main+0x2bc>
     a1c:	80 e0       	ldi	r24, 0x00	; 0
     a1e:	90 e0       	ldi	r25, 0x00	; 0
     a20:	08 c0       	rjmp	.+16     	; 0xa32 <main+0x2cc>
     a22:	80 91 4e 01 	lds	r24, 0x014E
     a26:	90 e0       	ldi	r25, 0x00	; 0
     a28:	88 23       	and	r24, r24
     a2a:	09 f4       	brne	.+2      	; 0xa2e <main+0x2c8>
     a2c:	91 e0       	ldi	r25, 0x01	; 1
     a2e:	9a 25       	eor	r25, r10
     a30:	89 2f       	mov	r24, r25
     a32:	28 2b       	or	r18, r24
     a34:	2b 83       	std	Y+3, r18	; 0x03
		ucFlagOutError = ucTrigOut1Error || ucTrigOut0Error;
     a36:	8b 81       	ldd	r24, Y+3	; 0x03
     a38:	88 23       	and	r24, r24
     a3a:	29 f4       	brne	.+10     	; 0xa46 <main+0x2e0>
     a3c:	8a 81       	ldd	r24, Y+2	; 0x02
     a3e:	20 e0       	ldi	r18, 0x00	; 0
     a40:	30 e0       	ldi	r19, 0x00	; 0
     a42:	88 23       	and	r24, r24
     a44:	11 f0       	breq	.+4      	; 0xa4a <main+0x2e4>
     a46:	21 e0       	ldi	r18, 0x01	; 1
     a48:	30 e0       	ldi	r19, 0x00	; 0
     a4a:	29 83       	std	Y+1, r18	; 0x01

		inPort[25] = isRun;
     a4c:	80 91 38 01 	lds	r24, 0x0138
     a50:	80 93 52 01 	sts	0x0152, r24
		inPort[26] = ucTrigOut0Error;
     a54:	8a 81       	ldd	r24, Y+2	; 0x02
     a56:	80 93 53 01 	sts	0x0153, r24
		inPort[27] = ucTrigOut1Error;
     a5a:	8b 81       	ldd	r24, Y+3	; 0x03
     a5c:	80 93 54 01 	sts	0x0154, r24
		inPort[28] = ucFlagTimeOutOutError;
     a60:	80 91 a5 01 	lds	r24, 0x01A5
     a64:	80 93 55 01 	sts	0x0155, r24

		ucRS485_address = readAddressSwitch();
     a68:	0e 94 d2 10 	call	0x21a4	; 0x21a4 <readAddressSwitch>
     a6c:	c8 2e       	mov	r12, r24

		if( fFirstRun || ( ucRS485_address != ucRS485_address_old ) ) {
     a6e:	11 23       	and	r17, r17
     a70:	11 f4       	brne	.+4      	; 0xa76 <main+0x310>
     a72:	80 17       	cp	r24, r16
     a74:	51 f1       	breq	.+84     	; 0xaca <main+0x364>
			ucRS485_address_old = ucRS485_address;

			if( !ucRS485_address ) {
     a76:	cc 20       	and	r12, r12
     a78:	19 f4       	brne	.+6      	; 0xa80 <main+0x31a>
				rs485TaskEnable();
     a7a:	0e 94 6c 15 	call	0x2ad8	; 0x2ad8 <rs485TaskEnable>
     a7e:	02 c0       	rjmp	.+4      	; 0xa84 <main+0x31e>
			} else {
				rs485TaskDisable();
     a80:	0e 94 70 15 	call	0x2ae0	; 0x2ae0 <rs485TaskDisable>
			}

			eStatus = eMBDisable();
     a84:	0e 94 18 0f 	call	0x1e30	; 0x1e30 <eMBDisable>

			if( !rs485TaskIsEnable() ) {
     a88:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <rs485TaskIsEnable>
     a8c:	88 23       	and	r24, r24
     a8e:	a1 f4       	brne	.+40     	; 0xab8 <main+0x352>
				eStatus = eMBInit( MB_RTU, ucRS485_address, 0, 115200, MB_PAR_EVEN );
     a90:	6c 2d       	mov	r22, r12
     a92:	40 e0       	ldi	r20, 0x00	; 0
     a94:	00 e0       	ldi	r16, 0x00	; 0
     a96:	12 ec       	ldi	r17, 0xC2	; 194
     a98:	21 e0       	ldi	r18, 0x01	; 1
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	a2 e0       	ldi	r26, 0x02	; 2
     a9e:	ea 2e       	mov	r14, r26
     aa0:	0e 94 b7 0f 	call	0x1f6e	; 0x1f6e <eMBInit>
				eStatus = eMBSetSlaveID( 0x34, TRUE, ucSlaveID, 3 );
     aa4:	84 e3       	ldi	r24, 0x34	; 52
     aa6:	61 e0       	ldi	r22, 0x01	; 1
     aa8:	a3 01       	movw	r20, r6
     aaa:	23 e0       	ldi	r18, 0x03	; 3
     aac:	30 e0       	ldi	r19, 0x00	; 0
     aae:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <eMBSetSlaveID>
				eStatus = eMBEnable();
     ab2:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <eMBEnable>
     ab6:	09 c0       	rjmp	.+18     	; 0xaca <main+0x364>
			} else {
				initRS485( 115200, 8, 1, 1 );
     ab8:	60 e0       	ldi	r22, 0x00	; 0
     aba:	72 ec       	ldi	r23, 0xC2	; 194
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	48 e0       	ldi	r20, 0x08	; 8
     ac2:	21 e0       	ldi	r18, 0x01	; 1
     ac4:	01 e0       	ldi	r16, 0x01	; 1
     ac6:	0e 94 aa 16 	call	0x2d54	; 0x2d54 <initRS485>
			}
		}

		byteArrToBitArr( (uint8_t*)ucRegDiscBuf, (uint8_t*)inPort, 42 );
     aca:	8a e4       	ldi	r24, 0x4A	; 74
     acc:	93 e0       	ldi	r25, 0x03	; 3
     ace:	69 e3       	ldi	r22, 0x39	; 57
     ad0:	71 e0       	ldi	r23, 0x01	; 1
     ad2:	4a e2       	ldi	r20, 0x2A	; 42
     ad4:	50 e0       	ldi	r21, 0x00	; 0
     ad6:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <byteArrToBitArr>

		if( uc10msTimerEvent ) {
     ada:	80 91 a1 01 	lds	r24, 0x01A1
     ade:	88 23       	and	r24, r24
     ae0:	11 f0       	breq	.+4      	; 0xae6 <main+0x380>
			uc10msTimerEvent = 0;
     ae2:	10 92 a1 01 	sts	0x01A1, r1
		}

		if( uc100msTimerEvent ) {
     ae6:	80 91 a2 01 	lds	r24, 0x01A2
     aea:	88 23       	and	r24, r24
     aec:	39 f0       	breq	.+14     	; 0xafc <main+0x396>
			uc100msTimerEvent = 0;
     aee:	10 92 a2 01 	sts	0x01A2, r1
			ucRegDiscBufA3Temp[0] ^= 1;
     af2:	80 91 44 05 	lds	r24, 0x0544
     af6:	8a 25       	eor	r24, r10
     af8:	80 93 44 05 	sts	0x0544, r24
		}

		if( uc1000msTimerEvent ) {
     afc:	80 91 a3 01 	lds	r24, 0x01A3
     b00:	90 91 a4 01 	lds	r25, 0x01A4
     b04:	89 2b       	or	r24, r25
     b06:	21 f0       	breq	.+8      	; 0xb10 <main+0x3aa>
			uc1000msTimerEvent = 0;
     b08:	10 92 a4 01 	sts	0x01A4, r1
     b0c:	10 92 a3 01 	sts	0x01A3, r1
		}

		if( !rs485TaskIsEnable() ) {
     b10:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <rs485TaskIsEnable>
     b14:	88 23       	and	r24, r24
     b16:	19 f4       	brne	.+6      	; 0xb1e <main+0x3b8>
			eMBPoll();
     b18:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <eMBPoll>
     b1c:	0b c0       	rjmp	.+22     	; 0xb34 <main+0x3ce>
		} else {
			ucRegCoilsBuf[2] |= 1;
     b1e:	80 91 40 03 	lds	r24, 0x0340
     b22:	81 60       	ori	r24, 0x01	; 1
     b24:	80 93 40 03 	sts	0x0340, r24
			remote_run = isRun;
     b28:	80 91 38 01 	lds	r24, 0x0138
     b2c:	8c 83       	std	Y+4, r24	; 0x04
     b2e:	1d 82       	std	Y+5, r1	; 0x05

			rs485Task();
     b30:	0e 94 fe 13 	call	0x27fc	; 0x27fc <rs485Task>
		}

		uint8_t temp = ( ~1 & ucRegDiscBufA3[0] );
     b34:	90 91 3a 05 	lds	r25, 0x053A

		temp |= ( 1 & ucRegDiscBufA3Temp[0] );
     b38:	80 91 44 05 	lds	r24, 0x0544
     b3c:	81 70       	andi	r24, 0x01	; 1
     b3e:	9e 7f       	andi	r25, 0xFE	; 254
     b40:	89 2b       	or	r24, r25

		ucRegDiscBufA3Temp[0] = temp;
     b42:	80 93 44 05 	sts	0x0544, r24
		ucRegDiscBufA3Temp[1] = ucRegDiscBufA3[1];
     b46:	80 91 3b 05 	lds	r24, 0x053B
     b4a:	80 93 45 05 	sts	0x0545, r24

		if( !inPort[24]									|| // !MCU_RUN_STOP_bm
     b4e:	80 91 51 01 	lds	r24, 0x0151
     b52:	88 23       	and	r24, r24
     b54:	39 f0       	breq	.+14     	; 0xb64 <main+0x3fe>
     b56:	80 91 a5 01 	lds	r24, 0x01A5
     b5a:	88 23       	and	r24, r24
     b5c:	19 f4       	brne	.+6      	; 0xb64 <main+0x3fe>
     b5e:	89 81       	ldd	r24, Y+1	; 0x01
     b60:	88 23       	and	r24, r24
     b62:	29 f0       	breq	.+10     	; 0xb6e <main+0x408>
			ucFlagTimeOutOutError						||
			( ucAutoStopIfOutError && ucFlagOutError )
		) {
			ucRegDiscBuf[2] &= ~1; // Clear run 'switch'
     b64:	80 91 4c 03 	lds	r24, 0x034C
     b68:	8e 7f       	andi	r24, 0xFE	; 254
     b6a:	80 93 4c 03 	sts	0x034C, r24
		}

		if( !inPort[24]		||	// !MCU_RUN_STOP_bm
     b6e:	80 91 51 01 	lds	r24, 0x0151
     b72:	88 23       	and	r24, r24
     b74:	21 f0       	breq	.+8      	; 0xb7e <main+0x418>
     b76:	80 91 69 01 	lds	r24, 0x0169
     b7a:	88 23       	and	r24, r24
     b7c:	a9 f4       	brne	.+42     	; 0xba8 <main+0x442>
			!outPort[16]		// !RUN_STOP 'switch'
		) {
			if( !outPort[18] || ucFlagOutError || ucFlagTimeOutOutError ) {
     b7e:	80 91 6b 01 	lds	r24, 0x016B
     b82:	88 23       	and	r24, r24
     b84:	39 f0       	breq	.+14     	; 0xb94 <main+0x42e>
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	88 23       	and	r24, r24
     b8a:	21 f4       	brne	.+8      	; 0xb94 <main+0x42e>
     b8c:	80 91 a5 01 	lds	r24, 0x01A5
     b90:	88 23       	and	r24, r24
     b92:	21 f0       	breq	.+8      	; 0xb9c <main+0x436>
				ucRegCoilsBuf[ 0 ] = 0;
     b94:	10 92 3e 03 	sts	0x033E, r1
				ucRegCoilsBuf[ 1 ] = 0;
     b98:	10 92 3f 03 	sts	0x033F, r1
			}

			PORTE &= ~MCU_DO_DIS_bm;
     b9c:	1d 98       	cbi	0x03, 5	; 3
			isRun = 0;
     b9e:	10 92 38 01 	sts	0x0138, r1
     ba2:	40 e0       	ldi	r20, 0x00	; 0
     ba4:	50 e0       	ldi	r21, 0x00	; 0
     ba6:	06 c0       	rjmp	.+12     	; 0xbb4 <main+0x44e>
		} else {
			PORTE |= MCU_DO_DIS_bm;
     ba8:	1d 9a       	sbi	0x03, 5	; 3
			isRun = outPort[16];
     baa:	80 91 69 01 	lds	r24, 0x0169
     bae:	80 93 38 01 	sts	0x0138, r24
     bb2:	f7 cf       	rjmp	.-18     	; 0xba2 <main+0x43c>
		}

		n = 0;
		for( i = 0; i < 19; i++ ) {
			n = i / 8;
			outPort[ i ] = 0;
     bb4:	da 01       	movw	r26, r20
     bb6:	a7 5a       	subi	r26, 0xA7	; 167
     bb8:	be 4f       	sbci	r27, 0xFE	; 254
     bba:	1c 92       	st	X, r1
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
     bbc:	24 2f       	mov	r18, r20
     bbe:	26 95       	lsr	r18
     bc0:	26 95       	lsr	r18
     bc2:	26 95       	lsr	r18
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	f9 01       	movw	r30, r18
     bc8:	e2 5c       	subi	r30, 0xC2	; 194
     bca:	fc 4f       	sbci	r31, 0xFC	; 252
     bcc:	80 81       	ld	r24, Z
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	f3 e0       	ldi	r31, 0x03	; 3
     bd2:	22 0f       	add	r18, r18
     bd4:	33 1f       	adc	r19, r19
     bd6:	fa 95       	dec	r31
     bd8:	e1 f7       	brne	.-8      	; 0xbd2 <main+0x46c>
     bda:	ba 01       	movw	r22, r20
     bdc:	62 1b       	sub	r22, r18
     bde:	73 0b       	sbc	r23, r19
     be0:	06 2e       	mov	r0, r22
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <main+0x482>
     be4:	95 95       	asr	r25
     be6:	87 95       	ror	r24
     be8:	0a 94       	dec	r0
     bea:	e2 f7       	brpl	.-8      	; 0xbe4 <main+0x47e>
     bec:	80 fd       	sbrc	r24, 0
				outPort[i] = 1;
     bee:	ac 92       	st	X, r10
     bf0:	4f 5f       	subi	r20, 0xFF	; 255
     bf2:	5f 4f       	sbci	r21, 0xFF	; 255
			PORTE |= MCU_DO_DIS_bm;
			isRun = outPort[16];
		}

		n = 0;
		for( i = 0; i < 19; i++ ) {
     bf4:	43 31       	cpi	r20, 0x13	; 19
     bf6:	51 05       	cpc	r21, r1
     bf8:	e9 f6       	brne	.-70     	; 0xbb4 <main+0x44e>
			if( ucRegCoilsBuf[ n ] & ( 1<<(i - 8 * n) ) ) {
				outPort[i] = 1;
			}
		}

		if(	( !inPort[24] || outPort[17] ) && // Reset errors
     bfa:	80 91 51 01 	lds	r24, 0x0151
     bfe:	88 23       	and	r24, r24
     c00:	21 f0       	breq	.+8      	; 0xc0a <main+0x4a4>
     c02:	80 91 6a 01 	lds	r24, 0x016A
     c06:	88 23       	and	r24, r24
     c08:	a1 f0       	breq	.+40     	; 0xc32 <main+0x4cc>
     c0a:	80 91 4f 01 	lds	r24, 0x014F
     c0e:	88 23       	and	r24, r24
     c10:	81 f0       	breq	.+32     	; 0xc32 <main+0x4cc>
     c12:	80 91 4d 01 	lds	r24, 0x014D
     c16:	88 23       	and	r24, r24
     c18:	61 f0       	breq	.+24     	; 0xc32 <main+0x4cc>
     c1a:	80 91 50 01 	lds	r24, 0x0150
     c1e:	88 23       	and	r24, r24
     c20:	41 f0       	breq	.+16     	; 0xc32 <main+0x4cc>
     c22:	80 91 4e 01 	lds	r24, 0x014E
     c26:	88 23       	and	r24, r24
     c28:	21 f0       	breq	.+8      	; 0xc32 <main+0x4cc>
			( ( inPort[22] && inPort[20] ) && ( inPort[23] && inPort[21] ) )
		) {
			ucTrigOut0Error = 0;
     c2a:	1a 82       	std	Y+2, r1	; 0x02
			ucTrigOut1Error = 0;
     c2c:	1b 82       	std	Y+3, r1	; 0x03
			ucFlagTimeOutOutError = 0;
     c2e:	10 92 a5 01 	sts	0x01A5, r1
		}

		memcpy( (char*)hmiLed, (char*)inPort, 16 );
     c32:	a9 e7       	ldi	r26, 0x79	; 121
     c34:	b1 e0       	ldi	r27, 0x01	; 1
     c36:	e9 e3       	ldi	r30, 0x39	; 57
     c38:	f1 e0       	ldi	r31, 0x01	; 1
     c3a:	80 e1       	ldi	r24, 0x10	; 16
     c3c:	01 90       	ld	r0, Z+
     c3e:	0d 92       	st	X+, r0
     c40:	81 50       	subi	r24, 0x01	; 1
     c42:	e1 f7       	brne	.-8      	; 0xc3c <main+0x4d6>
		memcpy( (char*)&hmiLed[20], (char*)outPort, 16 );
     c44:	ad e8       	ldi	r26, 0x8D	; 141
     c46:	b1 e0       	ldi	r27, 0x01	; 1
     c48:	e9 e5       	ldi	r30, 0x59	; 89
     c4a:	f1 e0       	ldi	r31, 0x01	; 1
     c4c:	80 e1       	ldi	r24, 0x10	; 16
     c4e:	01 90       	ld	r0, Z+
     c50:	0d 92       	st	X+, r0
     c52:	81 50       	subi	r24, 0x01	; 1
     c54:	e1 f7       	brne	.-8      	; 0xc4e <main+0x4e8>

		( ( PORTE & MCU_RS485_DE_bm ) || ucFlagTimeOutOutError ) ? ( hmiLed[19] = 1 ) : ( hmiLed[19] = 0 );
     c56:	1a 99       	sbic	0x03, 2	; 3
     c58:	04 c0       	rjmp	.+8      	; 0xc62 <main+0x4fc>
     c5a:	80 91 a5 01 	lds	r24, 0x01A5
     c5e:	88 23       	and	r24, r24
     c60:	19 f0       	breq	.+6      	; 0xc68 <main+0x502>
     c62:	80 92 8c 01 	sts	0x018C, r8
     c66:	02 c0       	rjmp	.+4      	; 0xc6c <main+0x506>
     c68:	10 92 8c 01 	sts	0x018C, r1

		hmiLed[16] = isRun;
     c6c:	80 91 38 01 	lds	r24, 0x0138
     c70:	80 93 89 01 	sts	0x0189, r24
		hmiLed[36] = inPort[20];		// MCU_VCC_FB0_bm
     c74:	80 91 4d 01 	lds	r24, 0x014D
     c78:	80 93 9d 01 	sts	0x019D, r24
		hmiLed[37] = inPort[21];		// MCU_VCC_FB1_bm
     c7c:	80 91 4e 01 	lds	r24, 0x014E
     c80:	80 93 9e 01 	sts	0x019E, r24
		hmiLed[38] = ucTrigOut0Error;	// !MCU_DO_DIAG0_bm && MCU_VCC_FB0_bm
     c84:	8a 81       	ldd	r24, Y+2	; 0x02
     c86:	80 93 9f 01 	sts	0x019F, r24
		hmiLed[39] = ucTrigOut1Error;	// !MCU_DO_DIAG1_bm && MCU_VCC_FB1_bm
     c8a:	8b 81       	ldd	r24, Y+3	; 0x03
     c8c:	80 93 a0 01 	sts	0x01A0, r24

		writeHmiLed( (uint8_t*)hmiLed );
     c90:	89 e7       	ldi	r24, 0x79	; 121
     c92:	91 e0       	ldi	r25, 0x01	; 1
     c94:	0e 94 05 11 	call	0x220a	; 0x220a <writeHmiLed>

		writeDigitalOutput( (uint8_t*)outPort );
     c98:	89 e5       	ldi	r24, 0x59	; 89
     c9a:	91 e0       	ldi	r25, 0x01	; 1
     c9c:	0e 94 a1 10 	call	0x2142	; 0x2142 <writeDigitalOutput>
     ca0:	0c 2d       	mov	r16, r12
     ca2:	10 e0       	ldi	r17, 0x00	; 0
     ca4:	a0 ce       	rjmp	.-704    	; 0x9e6 <main+0x280>

00000ca6 <xMBRTUTimerT35Expired>:
    return xNeedPoll;
}

BOOL
xMBRTUTimerT35Expired( void )
{
     ca6:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
     ca8:	80 91 57 03 	lds	r24, 0x0357
     cac:	88 23       	and	r24, r24
     cae:	21 f0       	breq	.+8      	; 0xcb8 <xMBRTUTimerT35Expired+0x12>
     cb0:	82 30       	cpi	r24, 0x02	; 2
     cb2:	21 f0       	breq	.+8      	; 0xcbc <xMBRTUTimerT35Expired+0x16>
     cb4:	10 e0       	ldi	r17, 0x00	; 0
     cb6:	06 c0       	rjmp	.+12     	; 0xcc4 <xMBRTUTimerT35Expired+0x1e>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	01 c0       	rjmp	.+2      	; 0xcbe <xMBRTUTimerT35Expired+0x18>
        break;

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
     cc2:	18 2f       	mov	r17, r24
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
     cc4:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	80 93 57 03 	sts	0x0357, r24

    return xNeedPoll;
}
     cce:	81 2f       	mov	r24, r17
     cd0:	1f 91       	pop	r17
     cd2:	08 95       	ret

00000cd4 <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     cd4:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     cd6:	80 e0       	ldi	r24, 0x00	; 0
     cd8:	60 e0       	ldi	r22, 0x00	; 0
     cda:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     cde:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     ce2:	78 94       	sei
}
     ce4:	08 95       	ret

00000ce6 <xMBRTUTransmitFSM>:
    return xTaskNeedSwitch;
}

BOOL
xMBRTUTransmitFSM( void )
{
     ce6:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
     ce8:	80 91 56 03 	lds	r24, 0x0356
     cec:	88 23       	and	r24, r24
     cee:	19 f0       	breq	.+6      	; 0xcf6 <xMBRTUTransmitFSM+0x10>
     cf0:	81 30       	cpi	r24, 0x01	; 1
     cf2:	29 f4       	brne	.+10     	; 0xcfe <xMBRTUTransmitFSM+0x18>
     cf4:	06 c0       	rjmp	.+12     	; 0xd02 <xMBRTUTransmitFSM+0x1c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	60 e0       	ldi	r22, 0x00	; 0
     cfa:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
     cfe:	10 e0       	ldi	r17, 0x00	; 0
     d00:	2a c0       	rjmp	.+84     	; 0xd56 <xMBRTUTransmitFSM+0x70>
        break;

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
     d02:	80 91 5a 03 	lds	r24, 0x035A
     d06:	90 91 5b 03 	lds	r25, 0x035B
     d0a:	89 2b       	or	r24, r25
     d0c:	d1 f0       	breq	.+52     	; 0xd42 <xMBRTUTransmitFSM+0x5c>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
     d0e:	e0 91 58 03 	lds	r30, 0x0358
     d12:	f0 91 59 03 	lds	r31, 0x0359
     d16:	80 81       	ld	r24, Z
     d18:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
     d1c:	80 91 58 03 	lds	r24, 0x0358
     d20:	90 91 59 03 	lds	r25, 0x0359
     d24:	01 96       	adiw	r24, 0x01	; 1
     d26:	90 93 59 03 	sts	0x0359, r25
     d2a:	80 93 58 03 	sts	0x0358, r24
            usSndBufferCount--;
     d2e:	80 91 5a 03 	lds	r24, 0x035A
     d32:	90 91 5b 03 	lds	r25, 0x035B
     d36:	01 97       	sbiw	r24, 0x01	; 1
     d38:	90 93 5b 03 	sts	0x035B, r25
     d3c:	80 93 5a 03 	sts	0x035A, r24
     d40:	de cf       	rjmp	.-68     	; 0xcfe <xMBRTUTransmitFSM+0x18>
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     d42:	83 e0       	ldi	r24, 0x03	; 3
     d44:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
     d48:	18 2f       	mov	r17, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
     d4a:	81 e0       	ldi	r24, 0x01	; 1
     d4c:	60 e0       	ldi	r22, 0x00	; 0
     d4e:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
     d52:	10 92 56 03 	sts	0x0356, r1
        }
        break;
    }

    return xNeedPoll;
}
     d56:	81 2f       	mov	r24, r17
     d58:	1f 91       	pop	r17
     d5a:	08 95       	ret

00000d5c <xMBRTUReceiveFSM>:
    return eStatus;
}

BOOL
xMBRTUReceiveFSM( void )
{
     d5c:	df 93       	push	r29
     d5e:	cf 93       	push	r28
     d60:	0f 92       	push	r0
     d62:	cd b7       	in	r28, 0x3d	; 61
     d64:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     d66:	ce 01       	movw	r24, r28
     d68:	01 96       	adiw	r24, 0x01	; 1
     d6a:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <xMBPortSerialGetByte>

    switch ( eRcvState )
     d6e:	80 91 57 03 	lds	r24, 0x0357
     d72:	81 30       	cpi	r24, 0x01	; 1
     d74:	39 f0       	breq	.+14     	; 0xd84 <xMBRTUReceiveFSM+0x28>
     d76:	81 30       	cpi	r24, 0x01	; 1
     d78:	98 f1       	brcs	.+102    	; 0xde0 <xMBRTUReceiveFSM+0x84>
     d7a:	82 30       	cpi	r24, 0x02	; 2
     d7c:	b9 f0       	breq	.+46     	; 0xdac <xMBRTUReceiveFSM+0x50>
     d7e:	83 30       	cpi	r24, 0x03	; 3
     d80:	89 f5       	brne	.+98     	; 0xde4 <xMBRTUReceiveFSM+0x88>
     d82:	2e c0       	rjmp	.+92     	; 0xde0 <xMBRTUReceiveFSM+0x84>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     d84:	10 92 5d 03 	sts	0x035D, r1
     d88:	10 92 5c 03 	sts	0x035C, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     d8c:	80 91 5c 03 	lds	r24, 0x035C
     d90:	90 91 5d 03 	lds	r25, 0x035D
     d94:	29 81       	ldd	r18, Y+1	; 0x01
     d96:	fc 01       	movw	r30, r24
     d98:	ea 5f       	subi	r30, 0xFA	; 250
     d9a:	f9 4f       	sbci	r31, 0xF9	; 249
     d9c:	20 83       	st	Z, r18
     d9e:	01 96       	adiw	r24, 0x01	; 1
     da0:	90 93 5d 03 	sts	0x035D, r25
     da4:	80 93 5c 03 	sts	0x035C, r24
        eRcvState = STATE_RX_RCV;
     da8:	82 e0       	ldi	r24, 0x02	; 2
     daa:	18 c0       	rjmp	.+48     	; 0xddc <xMBRTUReceiveFSM+0x80>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     dac:	80 91 5c 03 	lds	r24, 0x035C
     db0:	90 91 5d 03 	lds	r25, 0x035D
     db4:	8f 3f       	cpi	r24, 0xFF	; 255
     db6:	91 05       	cpc	r25, r1
     db8:	09 f0       	breq	.+2      	; 0xdbc <xMBRTUReceiveFSM+0x60>
     dba:	78 f4       	brcc	.+30     	; 0xdda <xMBRTUReceiveFSM+0x7e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
     dbc:	80 91 5c 03 	lds	r24, 0x035C
     dc0:	90 91 5d 03 	lds	r25, 0x035D
     dc4:	29 81       	ldd	r18, Y+1	; 0x01
     dc6:	fc 01       	movw	r30, r24
     dc8:	ea 5f       	subi	r30, 0xFA	; 250
     dca:	f9 4f       	sbci	r31, 0xF9	; 249
     dcc:	20 83       	st	Z, r18
     dce:	01 96       	adiw	r24, 0x01	; 1
     dd0:	90 93 5d 03 	sts	0x035D, r25
     dd4:	80 93 5c 03 	sts	0x035C, r24
     dd8:	03 c0       	rjmp	.+6      	; 0xde0 <xMBRTUReceiveFSM+0x84>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
     dda:	83 e0       	ldi	r24, 0x03	; 3
     ddc:	80 93 57 03 	sts	0x0357, r24
        }
        vMBPortTimersEnable(  );
     de0:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
     de4:	80 e0       	ldi	r24, 0x00	; 0
     de6:	0f 90       	pop	r0
     de8:	cf 91       	pop	r28
     dea:	df 91       	pop	r29
     dec:	08 95       	ret

00000dee <eMBRTUStart>:
}

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     dee:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     df0:	10 92 57 03 	sts	0x0357, r1
    vMBPortSerialEnable( TRUE, FALSE );
     df4:	81 e0       	ldi	r24, 0x01	; 1
     df6:	60 e0       	ldi	r22, 0x00	; 0
     df8:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     dfc:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     e00:	78 94       	sei
}
     e02:	08 95       	ret

00000e04 <eMBRTUSend>:
    return eStatus;
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
     e04:	1f 93       	push	r17
     e06:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     e08:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     e0a:	10 91 57 03 	lds	r17, 0x0357
     e0e:	11 30       	cpi	r17, 0x01	; 1
     e10:	11 f0       	breq	.+4      	; 0xe16 <eMBRTUSend+0x12>
     e12:	85 e0       	ldi	r24, 0x05	; 5
     e14:	41 c0       	rjmp	.+130    	; 0xe98 <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     e16:	fb 01       	movw	r30, r22
     e18:	31 97       	sbiw	r30, 0x01	; 1
     e1a:	f0 93 59 03 	sts	0x0359, r31
     e1e:	e0 93 58 03 	sts	0x0358, r30
        usSndBufferCount = 1;
     e22:	81 e0       	ldi	r24, 0x01	; 1
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	90 93 5b 03 	sts	0x035B, r25
     e2a:	80 93 5a 03 	sts	0x035A, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     e2e:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
     e30:	80 91 5a 03 	lds	r24, 0x035A
     e34:	90 91 5b 03 	lds	r25, 0x035B
     e38:	84 0f       	add	r24, r20
     e3a:	95 1f       	adc	r25, r21
     e3c:	90 93 5b 03 	sts	0x035B, r25
     e40:	80 93 5a 03 	sts	0x035A, r24

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     e44:	60 91 5a 03 	lds	r22, 0x035A
     e48:	70 91 5b 03 	lds	r23, 0x035B
     e4c:	cf 01       	movw	r24, r30
     e4e:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     e52:	20 91 5a 03 	lds	r18, 0x035A
     e56:	30 91 5b 03 	lds	r19, 0x035B
     e5a:	f9 01       	movw	r30, r18
     e5c:	ea 5f       	subi	r30, 0xFA	; 250
     e5e:	f9 4f       	sbci	r31, 0xF9	; 249
     e60:	80 83       	st	Z, r24
     e62:	2f 5f       	subi	r18, 0xFF	; 255
     e64:	3f 4f       	sbci	r19, 0xFF	; 255
     e66:	30 93 5b 03 	sts	0x035B, r19
     e6a:	20 93 5a 03 	sts	0x035A, r18
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     e6e:	20 91 5a 03 	lds	r18, 0x035A
     e72:	30 91 5b 03 	lds	r19, 0x035B
     e76:	f9 01       	movw	r30, r18
     e78:	ea 5f       	subi	r30, 0xFA	; 250
     e7a:	f9 4f       	sbci	r31, 0xF9	; 249
     e7c:	90 83       	st	Z, r25
     e7e:	2f 5f       	subi	r18, 0xFF	; 255
     e80:	3f 4f       	sbci	r19, 0xFF	; 255
     e82:	30 93 5b 03 	sts	0x035B, r19
     e86:	20 93 5a 03 	sts	0x035A, r18

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     e8a:	10 93 56 03 	sts	0x0356, r17
        vMBPortSerialEnable( FALSE, TRUE );
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	61 e0       	ldi	r22, 0x01	; 1
     e92:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
     e96:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     e98:	78 94       	sei
    return eStatus;
}
     e9a:	1f 91       	pop	r17
     e9c:	08 95       	ret

00000e9e <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     e9e:	ef 92       	push	r14
     ea0:	ff 92       	push	r15
     ea2:	0f 93       	push	r16
     ea4:	1f 93       	push	r17
     ea6:	cf 93       	push	r28
     ea8:	df 93       	push	r29
     eaa:	ec 01       	movw	r28, r24
     eac:	7b 01       	movw	r14, r22
     eae:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     eb0:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     eb2:	80 91 5c 03 	lds	r24, 0x035C
     eb6:	90 91 5d 03 	lds	r25, 0x035D
     eba:	04 97       	sbiw	r24, 0x04	; 4
     ebc:	e0 f0       	brcs	.+56     	; 0xef6 <eMBRTUReceive+0x58>
     ebe:	60 91 5c 03 	lds	r22, 0x035C
     ec2:	70 91 5d 03 	lds	r23, 0x035D
     ec6:	86 e0       	ldi	r24, 0x06	; 6
     ec8:	96 e0       	ldi	r25, 0x06	; 6
     eca:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
     ece:	89 2b       	or	r24, r25
     ed0:	91 f4       	brne	.+36     	; 0xef6 <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     ed2:	80 91 06 06 	lds	r24, 0x0606
     ed6:	88 83       	st	Y, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     ed8:	80 91 5c 03 	lds	r24, 0x035C
     edc:	90 91 5d 03 	lds	r25, 0x035D
     ee0:	03 97       	sbiw	r24, 0x03	; 3
     ee2:	f8 01       	movw	r30, r16
     ee4:	91 83       	std	Z+1, r25	; 0x01
     ee6:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     ee8:	87 e0       	ldi	r24, 0x07	; 7
     eea:	96 e0       	ldi	r25, 0x06	; 6
     eec:	f7 01       	movw	r30, r14
     eee:	91 83       	std	Z+1, r25	; 0x01
     ef0:	80 83       	st	Z, r24
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	01 c0       	rjmp	.+2      	; 0xef8 <eMBRTUReceive+0x5a>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     ef6:	85 e0       	ldi	r24, 0x05	; 5
    else
    {
        eStatus = MB_EIO;
    }

    EXIT_CRITICAL_SECTION(  );
     ef8:	78 94       	sei
    return eStatus;
}
     efa:	df 91       	pop	r29
     efc:	cf 91       	pop	r28
     efe:	1f 91       	pop	r17
     f00:	0f 91       	pop	r16
     f02:	ff 90       	pop	r15
     f04:	ef 90       	pop	r14
     f06:	08 95       	ret

00000f08 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     f08:	cf 92       	push	r12
     f0a:	df 92       	push	r13
     f0c:	ef 92       	push	r14
     f0e:	ff 92       	push	r15
     f10:	0f 93       	push	r16
     f12:	86 2f       	mov	r24, r22
     f14:	69 01       	movw	r12, r18
     f16:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
     f18:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
     f1a:	ba 01       	movw	r22, r20
     f1c:	a9 01       	movw	r20, r18
     f1e:	28 e0       	ldi	r18, 0x08	; 8
     f20:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <xMBPortSerialInit>
     f24:	81 30       	cpi	r24, 0x01	; 1
     f26:	09 f5       	brne	.+66     	; 0xf6a <eMBRTUInit+0x62>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	c8 16       	cp	r12, r24
     f2c:	8b e4       	ldi	r24, 0x4B	; 75
     f2e:	d8 06       	cpc	r13, r24
     f30:	80 e0       	ldi	r24, 0x00	; 0
     f32:	e8 06       	cpc	r14, r24
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	f8 06       	cpc	r15, r24
     f38:	28 f0       	brcs	.+10     	; 0xf44 <eMBRTUInit+0x3c>
     f3a:	83 e2       	ldi	r24, 0x23	; 35
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	a0 e0       	ldi	r26, 0x00	; 0
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	0d c0       	rjmp	.+26     	; 0xf5e <eMBRTUInit+0x56>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
     f44:	cc 0c       	add	r12, r12
     f46:	dd 1c       	adc	r13, r13
     f48:	ee 1c       	adc	r14, r14
     f4a:	ff 1c       	adc	r15, r15
     f4c:	60 ea       	ldi	r22, 0xA0	; 160
     f4e:	7f e7       	ldi	r23, 0x7F	; 127
     f50:	87 e1       	ldi	r24, 0x17	; 23
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	a7 01       	movw	r20, r14
     f56:	96 01       	movw	r18, r12
     f58:	0e 94 28 18 	call	0x3050	; 0x3050 <__udivmodsi4>
     f5c:	c9 01       	movw	r24, r18
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
     f5e:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <xMBPortTimersInit>
     f62:	81 30       	cpi	r24, 0x01	; 1
     f64:	11 f4       	brne	.+4      	; 0xf6a <eMBRTUInit+0x62>
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	01 c0       	rjmp	.+2      	; 0xf6c <eMBRTUInit+0x64>
     f6a:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
     f6c:	78 94       	sei

    return eStatus;
}
     f6e:	0f 91       	pop	r16
     f70:	ff 90       	pop	r15
     f72:	ef 90       	pop	r14
     f74:	df 90       	pop	r13
     f76:	cf 90       	pop	r12
     f78:	08 95       	ret

00000f7a <eMBASCIIReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	dc 01       	movw	r26, r24
     f80:	ea 01       	movw	r28, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     f82:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     f84:	80 91 60 03 	lds	r24, 0x0360
     f88:	90 91 61 03 	lds	r25, 0x0361
     f8c:	03 97       	sbiw	r24, 0x03	; 3
     f8e:	38 f1       	brcs	.+78     	; 0xfde <eMBASCIIReceive+0x64>
     f90:	40 91 60 03 	lds	r20, 0x0360
     f94:	50 91 61 03 	lds	r21, 0x0361
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	20 e0       	ldi	r18, 0x00	; 0
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	07 c0       	rjmp	.+14     	; 0xfae <eMBASCIIReceive+0x34>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     fa0:	f9 01       	movw	r30, r18
     fa2:	eb 5f       	subi	r30, 0xFB	; 251
     fa4:	f9 4f       	sbci	r31, 0xF9	; 249
     fa6:	80 81       	ld	r24, Z
     fa8:	98 0f       	add	r25, r24
     faa:	41 50       	subi	r20, 0x01	; 1
     fac:	50 40       	sbci	r21, 0x00	; 0
     fae:	2f 5f       	subi	r18, 0xFF	; 255
     fb0:	3f 4f       	sbci	r19, 0xFF	; 255
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     fb2:	41 15       	cp	r20, r1
     fb4:	51 05       	cpc	r21, r1
     fb6:	a1 f7       	brne	.-24     	; 0xfa0 <eMBASCIIReceive+0x26>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     fb8:	99 23       	and	r25, r25
     fba:	89 f4       	brne	.+34     	; 0xfde <eMBASCIIReceive+0x64>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
     fbc:	80 91 06 06 	lds	r24, 0x0606
     fc0:	8c 93       	st	X, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
     fc2:	80 91 60 03 	lds	r24, 0x0360
     fc6:	90 91 61 03 	lds	r25, 0x0361
     fca:	02 97       	sbiw	r24, 0x02	; 2
     fcc:	99 83       	std	Y+1, r25	; 0x01
     fce:	88 83       	st	Y, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     fd0:	87 e0       	ldi	r24, 0x07	; 7
     fd2:	96 e0       	ldi	r25, 0x06	; 6
     fd4:	fb 01       	movw	r30, r22
     fd6:	91 83       	std	Z+1, r25	; 0x01
     fd8:	80 83       	st	Z, r24
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	01 c0       	rjmp	.+2      	; 0xfe0 <eMBASCIIReceive+0x66>

    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     fde:	85 e0       	ldi	r24, 0x05	; 5
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
     fe0:	78 94       	sei
    return eStatus;
}
     fe2:	df 91       	pop	r29
     fe4:	cf 91       	pop	r28
     fe6:	08 95       	ret

00000fe8 <xMBASCIITimerT1SExpired>:
}

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
     fe8:	80 91 5f 03 	lds	r24, 0x035F
     fec:	81 50       	subi	r24, 0x01	; 1
     fee:	82 30       	cpi	r24, 0x02	; 2
     ff0:	10 f4       	brcc	.+4      	; 0xff6 <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
     ff2:	10 92 5f 03 	sts	0x035F, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
     ff6:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	08 95       	ret

00000ffe <xMBASCIITransmitFSM>:
    return xNeedPoll;
}

BOOL
xMBASCIITransmitFSM( void )
{
     ffe:	1f 93       	push	r17
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
    1000:	80 91 5e 03 	lds	r24, 0x035E
    1004:	82 30       	cpi	r24, 0x02	; 2
    1006:	c9 f0       	breq	.+50     	; 0x103a <xMBASCIITransmitFSM+0x3c>
    1008:	83 30       	cpi	r24, 0x03	; 3
    100a:	38 f4       	brcc	.+14     	; 0x101a <xMBASCIITransmitFSM+0x1c>
    100c:	88 23       	and	r24, r24
    100e:	09 f4       	brne	.+2      	; 0x1012 <xMBASCIITransmitFSM+0x14>
    1010:	81 c0       	rjmp	.+258    	; 0x1114 <__stack+0x15>
    1012:	81 30       	cpi	r24, 0x01	; 1
    1014:	09 f0       	breq	.+2      	; 0x1018 <xMBASCIITransmitFSM+0x1a>
    1016:	82 c0       	rjmp	.+260    	; 0x111c <__stack+0x1d>
    1018:	07 c0       	rjmp	.+14     	; 0x1028 <xMBASCIITransmitFSM+0x2a>
    101a:	83 30       	cpi	r24, 0x03	; 3
    101c:	09 f4       	brne	.+2      	; 0x1020 <xMBASCIITransmitFSM+0x22>
    101e:	65 c0       	rjmp	.+202    	; 0x10ea <xMBASCIITransmitFSM+0xec>
    1020:	84 30       	cpi	r24, 0x04	; 4
    1022:	09 f0       	breq	.+2      	; 0x1026 <xMBASCIITransmitFSM+0x28>
    1024:	7b c0       	rjmp	.+246    	; 0x111c <__stack+0x1d>
    1026:	69 c0       	rjmp	.+210    	; 0x10fa <xMBASCIITransmitFSM+0xfc>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
    1028:	8a e3       	ldi	r24, 0x3A	; 58
    102a:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
    102e:	82 e0       	ldi	r24, 0x02	; 2
    1030:	80 93 5e 03 	sts	0x035E, r24
        eBytePos = BYTE_HIGH_NIBBLE;
    1034:	10 92 62 03 	sts	0x0362, r1
    1038:	71 c0       	rjmp	.+226    	; 0x111c <__stack+0x1d>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
    103a:	80 91 65 03 	lds	r24, 0x0365
    103e:	90 91 66 03 	lds	r25, 0x0366
    1042:	89 2b       	or	r24, r25
    1044:	09 f4       	brne	.+2      	; 0x1048 <xMBASCIITransmitFSM+0x4a>
    1046:	4c c0       	rjmp	.+152    	; 0x10e0 <xMBASCIITransmitFSM+0xe2>
        {
            switch ( eBytePos )
    1048:	80 91 62 03 	lds	r24, 0x0362
    104c:	88 23       	and	r24, r24
    104e:	21 f0       	breq	.+8      	; 0x1058 <xMBASCIITransmitFSM+0x5a>
    1050:	81 30       	cpi	r24, 0x01	; 1
    1052:	09 f0       	breq	.+2      	; 0x1056 <xMBASCIITransmitFSM+0x58>
    1054:	63 c0       	rjmp	.+198    	; 0x111c <__stack+0x1d>
    1056:	1a c0       	rjmp	.+52     	; 0x108c <xMBASCIITransmitFSM+0x8e>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
    1058:	e0 91 63 03 	lds	r30, 0x0363
    105c:	f0 91 64 03 	lds	r31, 0x0364
    1060:	e0 81       	ld	r30, Z
    1062:	e2 95       	swap	r30
    1064:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1066:	ea 30       	cpi	r30, 0x0A	; 10
    1068:	18 f4       	brcc	.+6      	; 0x1070 <xMBASCIITransmitFSM+0x72>
    {
        return ( UCHAR )( '0' + ucByte );
    106a:	8e 2f       	mov	r24, r30
    106c:	80 5d       	subi	r24, 0xD0	; 208
    106e:	08 c0       	rjmp	.+16     	; 0x1080 <xMBASCIITransmitFSM+0x82>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    1070:	8e 2f       	mov	r24, r30
    1072:	8a 50       	subi	r24, 0x0A	; 10
    1074:	86 30       	cpi	r24, 0x06	; 6
    1076:	10 f0       	brcs	.+4      	; 0x107c <xMBASCIITransmitFSM+0x7e>
    1078:	80 e3       	ldi	r24, 0x30	; 48
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <xMBASCIITransmitFSM+0x82>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    107c:	8e 2f       	mov	r24, r30
    107e:	89 5c       	subi	r24, 0xC9	; 201
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
    1080:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	80 93 62 03 	sts	0x0362, r24
    108a:	48 c0       	rjmp	.+144    	; 0x111c <__stack+0x1d>
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
    108c:	e0 91 63 03 	lds	r30, 0x0363
    1090:	f0 91 64 03 	lds	r31, 0x0364
    1094:	e0 81       	ld	r30, Z
    1096:	ef 70       	andi	r30, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
    1098:	ea 30       	cpi	r30, 0x0A	; 10
    109a:	18 f4       	brcc	.+6      	; 0x10a2 <xMBASCIITransmitFSM+0xa4>
    {
        return ( UCHAR )( '0' + ucByte );
    109c:	8e 2f       	mov	r24, r30
    109e:	80 5d       	subi	r24, 0xD0	; 208
    10a0:	08 c0       	rjmp	.+16     	; 0x10b2 <xMBASCIITransmitFSM+0xb4>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
    10a2:	8e 2f       	mov	r24, r30
    10a4:	8a 50       	subi	r24, 0x0A	; 10
    10a6:	86 30       	cpi	r24, 0x06	; 6
    10a8:	10 f0       	brcs	.+4      	; 0x10ae <xMBASCIITransmitFSM+0xb0>
    10aa:	80 e3       	ldi	r24, 0x30	; 48
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <xMBASCIITransmitFSM+0xb4>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
    10ae:	8e 2f       	mov	r24, r30
    10b0:	89 5c       	subi	r24, 0xC9	; 201
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
    10b2:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
                pucSndBufferCur++;
    10b6:	80 91 63 03 	lds	r24, 0x0363
    10ba:	90 91 64 03 	lds	r25, 0x0364
    10be:	01 96       	adiw	r24, 0x01	; 1
    10c0:	90 93 64 03 	sts	0x0364, r25
    10c4:	80 93 63 03 	sts	0x0363, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    10c8:	10 92 62 03 	sts	0x0362, r1
                usSndBufferCount--;
    10cc:	80 91 65 03 	lds	r24, 0x0365
    10d0:	90 91 66 03 	lds	r25, 0x0366
    10d4:	01 97       	sbiw	r24, 0x01	; 1
    10d6:	90 93 66 03 	sts	0x0366, r25
    10da:	80 93 65 03 	sts	0x0365, r24
    10de:	1e c0       	rjmp	.+60     	; 0x111c <__stack+0x1d>
                break;
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
    10e0:	8d e0       	ldi	r24, 0x0D	; 13
    10e2:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
    10e6:	83 e0       	ldi	r24, 0x03	; 3
    10e8:	05 c0       	rjmp	.+10     	; 0x10f4 <xMBASCIITransmitFSM+0xf6>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
    10ea:	80 91 67 03 	lds	r24, 0x0367
    10ee:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
    10f2:	84 e0       	ldi	r24, 0x04	; 4
    10f4:	80 93 5e 03 	sts	0x035E, r24
    10f8:	11 c0       	rjmp	.+34     	; 0x111c <__stack+0x1d>
        break;

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
    10fa:	10 92 5e 03 	sts	0x035E, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    10fe:	83 e0       	ldi	r24, 0x03	; 3
    1100:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
    1104:	18 2f       	mov	r17, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	60 e0       	ldi	r22, 0x00	; 0
    110a:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
    110e:	10 92 5e 03 	sts	0x035E, r1
    1112:	05 c0       	rjmp	.+10     	; 0x111e <__stack+0x1f>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    1114:	81 e0       	ldi	r24, 0x01	; 1
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    111c:	10 e0       	ldi	r17, 0x00	; 0
        break;
    }

    return xNeedPoll;
}
    111e:	81 2f       	mov	r24, r17
    1120:	1f 91       	pop	r17
    1122:	08 95       	ret

00001124 <eMBASCIISend>:
    return eStatus;
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    1124:	28 2f       	mov	r18, r24
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
    1126:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    1128:	80 91 5f 03 	lds	r24, 0x035F
    112c:	88 23       	and	r24, r24
    112e:	11 f0       	breq	.+4      	; 0x1134 <eMBASCIISend+0x10>
    1130:	85 e0       	ldi	r24, 0x05	; 5
    1132:	3a c0       	rjmp	.+116    	; 0x11a8 <eMBASCIISend+0x84>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    1134:	fb 01       	movw	r30, r22
    1136:	31 97       	sbiw	r30, 0x01	; 1
    1138:	f0 93 64 03 	sts	0x0364, r31
    113c:	e0 93 63 03 	sts	0x0363, r30
        usSndBufferCount = 1;
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	90 93 66 03 	sts	0x0366, r25
    1148:	80 93 65 03 	sts	0x0365, r24

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    114c:	20 83       	st	Z, r18
        usSndBufferCount += usLength;
    114e:	80 91 65 03 	lds	r24, 0x0365
    1152:	90 91 66 03 	lds	r25, 0x0366
    1156:	84 0f       	add	r24, r20
    1158:	95 1f       	adc	r25, r21
    115a:	90 93 66 03 	sts	0x0366, r25
    115e:	80 93 65 03 	sts	0x0365, r24

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    1162:	20 91 65 03 	lds	r18, 0x0365
    1166:	30 91 66 03 	lds	r19, 0x0366
    116a:	40 e0       	ldi	r20, 0x00	; 0
    116c:	04 c0       	rjmp	.+8      	; 0x1176 <eMBASCIISend+0x52>
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    116e:	81 91       	ld	r24, Z+
    1170:	48 0f       	add	r20, r24
    1172:	21 50       	subi	r18, 0x01	; 1
    1174:	30 40       	sbci	r19, 0x00	; 0
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
    1176:	21 15       	cp	r18, r1
    1178:	31 05       	cpc	r19, r1
    117a:	c9 f7       	brne	.-14     	; 0x116e <eMBASCIISend+0x4a>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
    117c:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
    117e:	80 91 65 03 	lds	r24, 0x0365
    1182:	90 91 66 03 	lds	r25, 0x0366
    1186:	fc 01       	movw	r30, r24
    1188:	ea 5f       	subi	r30, 0xFA	; 250
    118a:	f9 4f       	sbci	r31, 0xF9	; 249
    118c:	40 83       	st	Z, r20
    118e:	01 96       	adiw	r24, 0x01	; 1
    1190:	90 93 66 03 	sts	0x0366, r25
    1194:	80 93 65 03 	sts	0x0365, r24

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	80 93 5e 03 	sts	0x035E, r24
        vMBPortSerialEnable( FALSE, TRUE );
    119e:	80 e0       	ldi	r24, 0x00	; 0
    11a0:	61 e0       	ldi	r22, 0x01	; 1
    11a2:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    11a6:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        eStatus = MB_EIO;
    }
    EXIT_CRITICAL_SECTION(  );
    11a8:	78 94       	sei
    return eStatus;
}
    11aa:	08 95       	ret

000011ac <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
    11ac:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
    11ae:	80 e0       	ldi	r24, 0x00	; 0
    11b0:	60 e0       	ldi	r22, 0x00	; 0
    11b2:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
    11b6:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
    11ba:	78 94       	sei
}
    11bc:	08 95       	ret

000011be <eMBASCIIStart>:
}

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
    11be:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
    11c0:	81 e0       	ldi	r24, 0x01	; 1
    11c2:	60 e0       	ldi	r22, 0x00	; 0
    11c4:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
    11c8:	10 92 5f 03 	sts	0x035F, r1
    EXIT_CRITICAL_SECTION(  );
    11cc:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
    11ce:	80 e0       	ldi	r24, 0x00	; 0
    11d0:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
}
    11d4:	08 95       	ret

000011d6 <xMBASCIIReceiveFSM>:
    return eStatus;
}

BOOL
xMBASCIIReceiveFSM( void )
{
    11d6:	df 93       	push	r29
    11d8:	cf 93       	push	r28
    11da:	0f 92       	push	r0
    11dc:	cd b7       	in	r28, 0x3d	; 61
    11de:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    11e0:	ce 01       	movw	r24, r28
    11e2:	01 96       	adiw	r24, 0x01	; 1
    11e4:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <xMBPortSerialGetByte>
    switch ( eRcvState )
    11e8:	80 91 5f 03 	lds	r24, 0x035F
    11ec:	81 30       	cpi	r24, 0x01	; 1
    11ee:	39 f0       	breq	.+14     	; 0x11fe <xMBASCIIReceiveFSM+0x28>
    11f0:	81 30       	cpi	r24, 0x01	; 1
    11f2:	08 f4       	brcc	.+2      	; 0x11f6 <xMBASCIIReceiveFSM+0x20>
    11f4:	75 c0       	rjmp	.+234    	; 0x12e0 <xMBASCIIReceiveFSM+0x10a>
    11f6:	82 30       	cpi	r24, 0x02	; 2
    11f8:	09 f0       	breq	.+2      	; 0x11fc <xMBASCIIReceiveFSM+0x26>
    11fa:	80 c0       	rjmp	.+256    	; 0x12fc <xMBASCIIReceiveFSM+0x126>
    11fc:	53 c0       	rjmp	.+166    	; 0x12a4 <xMBASCIIReceiveFSM+0xce>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
    11fe:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <vMBPortTimersEnable>
        if( ucByte == ':' )
    1202:	99 81       	ldd	r25, Y+1	; 0x01
    1204:	9a 33       	cpi	r25, 0x3A	; 58
    1206:	39 f4       	brne	.+14     	; 0x1216 <xMBASCIIReceiveFSM+0x40>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
    1208:	10 92 62 03 	sts	0x0362, r1
            usRcvBufferPos = 0;
    120c:	10 92 61 03 	sts	0x0361, r1
    1210:	10 92 60 03 	sts	0x0360, r1
    1214:	73 c0       	rjmp	.+230    	; 0x12fc <xMBASCIIReceiveFSM+0x126>
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
    1216:	9d 30       	cpi	r25, 0x0D	; 13
    1218:	11 f4       	brne	.+4      	; 0x121e <xMBASCIIReceiveFSM+0x48>
        {
            eRcvState = STATE_RX_WAIT_EOF;
    121a:	82 e0       	ldi	r24, 0x02	; 2
    121c:	6d c0       	rjmp	.+218    	; 0x12f8 <xMBASCIIReceiveFSM+0x122>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    121e:	29 2f       	mov	r18, r25
    1220:	20 53       	subi	r18, 0x30	; 48
    1222:	2a 30       	cpi	r18, 0x0A	; 10
    1224:	40 f0       	brcs	.+16     	; 0x1236 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
    1226:	89 2f       	mov	r24, r25
    1228:	81 54       	subi	r24, 0x41	; 65
    122a:	86 30       	cpi	r24, 0x06	; 6
    122c:	10 f0       	brcs	.+4      	; 0x1232 <xMBASCIIReceiveFSM+0x5c>
    122e:	2f ef       	ldi	r18, 0xFF	; 255
    1230:	02 c0       	rjmp	.+4      	; 0x1236 <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    1232:	29 2f       	mov	r18, r25
    1234:	27 53       	subi	r18, 0x37	; 55
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
    1236:	80 91 62 03 	lds	r24, 0x0362
    123a:	88 23       	and	r24, r24
    123c:	21 f0       	breq	.+8      	; 0x1246 <xMBASCIIReceiveFSM+0x70>
    123e:	81 30       	cpi	r24, 0x01	; 1
    1240:	09 f0       	breq	.+2      	; 0x1244 <xMBASCIIReceiveFSM+0x6e>
    1242:	5c c0       	rjmp	.+184    	; 0x12fc <xMBASCIIReceiveFSM+0x126>
    1244:	1a c0       	rjmp	.+52     	; 0x127a <xMBASCIIReceiveFSM+0xa4>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    1246:	80 91 60 03 	lds	r24, 0x0360
    124a:	90 91 61 03 	lds	r25, 0x0361
    124e:	8f 3f       	cpi	r24, 0xFF	; 255
    1250:	91 05       	cpc	r25, r1
    1252:	09 f0       	breq	.+2      	; 0x1256 <xMBASCIIReceiveFSM+0x80>
    1254:	68 f4       	brcc	.+26     	; 0x1270 <xMBASCIIReceiveFSM+0x9a>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
    1256:	e0 91 60 03 	lds	r30, 0x0360
    125a:	f0 91 61 03 	lds	r31, 0x0361
    125e:	ea 5f       	subi	r30, 0xFA	; 250
    1260:	f9 4f       	sbci	r31, 0xF9	; 249
    1262:	22 95       	swap	r18
    1264:	20 7f       	andi	r18, 0xF0	; 240
    1266:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	80 93 62 03 	sts	0x0362, r24
    126e:	46 c0       	rjmp	.+140    	; 0x12fc <xMBASCIIReceiveFSM+0x126>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
    1270:	10 92 5f 03 	sts	0x035F, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
    1274:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>
    1278:	41 c0       	rjmp	.+130    	; 0x12fc <xMBASCIIReceiveFSM+0x126>
                }
                break;

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
    127a:	e0 91 60 03 	lds	r30, 0x0360
    127e:	f0 91 61 03 	lds	r31, 0x0361
    1282:	ea 5f       	subi	r30, 0xFA	; 250
    1284:	f9 4f       	sbci	r31, 0xF9	; 249
    1286:	80 81       	ld	r24, Z
    1288:	28 2b       	or	r18, r24
    128a:	20 83       	st	Z, r18
                usRcvBufferPos++;
    128c:	80 91 60 03 	lds	r24, 0x0360
    1290:	90 91 61 03 	lds	r25, 0x0361
    1294:	01 96       	adiw	r24, 0x01	; 1
    1296:	90 93 61 03 	sts	0x0361, r25
    129a:	80 93 60 03 	sts	0x0360, r24
                eBytePos = BYTE_HIGH_NIBBLE;
    129e:	10 92 62 03 	sts	0x0362, r1
    12a2:	2c c0       	rjmp	.+88     	; 0x12fc <xMBASCIIReceiveFSM+0x126>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
    12a4:	99 81       	ldd	r25, Y+1	; 0x01
    12a6:	80 91 67 03 	lds	r24, 0x0367
    12aa:	98 17       	cp	r25, r24
    12ac:	41 f4       	brne	.+16     	; 0x12be <xMBASCIIReceiveFSM+0xe8>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
    12ae:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
    12b2:	10 92 5f 03 	sts	0x035F, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
    12bc:	20 c0       	rjmp	.+64     	; 0x12fe <xMBASCIIReceiveFSM+0x128>
        }
        else if( ucByte == ':' )
    12be:	9a 33       	cpi	r25, 0x3A	; 58
    12c0:	61 f4       	brne	.+24     	; 0x12da <xMBASCIIReceiveFSM+0x104>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
    12c2:	10 92 62 03 	sts	0x0362, r1
            usRcvBufferPos = 0;
    12c6:	10 92 61 03 	sts	0x0361, r1
    12ca:	10 92 60 03 	sts	0x0360, r1
            eRcvState = STATE_RX_RCV;
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	80 93 5f 03 	sts	0x035F, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    12d4:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <vMBPortTimersEnable>
    12d8:	11 c0       	rjmp	.+34     	; 0x12fc <xMBASCIIReceiveFSM+0x126>
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
    12da:	10 92 5f 03 	sts	0x035F, r1
    12de:	0e c0       	rjmp	.+28     	; 0x12fc <xMBASCIIReceiveFSM+0x126>
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
    12e0:	89 81       	ldd	r24, Y+1	; 0x01
    12e2:	8a 33       	cpi	r24, 0x3A	; 58
    12e4:	59 f4       	brne	.+22     	; 0x12fc <xMBASCIIReceiveFSM+0x126>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
    12e6:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
    12ea:	10 92 61 03 	sts	0x0361, r1
    12ee:	10 92 60 03 	sts	0x0360, r1
            eBytePos = BYTE_HIGH_NIBBLE;
    12f2:	10 92 62 03 	sts	0x0362, r1
            eRcvState = STATE_RX_RCV;
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	80 93 5f 03 	sts	0x035F, r24
    12fc:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    12fe:	0f 90       	pop	r0
    1300:	cf 91       	pop	r28
    1302:	df 91       	pop	r29
    1304:	08 95       	ret

00001306 <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    1306:	0f 93       	push	r16
    1308:	86 2f       	mov	r24, r22
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
    130a:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
    130c:	9a e0       	ldi	r25, 0x0A	; 10
    130e:	90 93 67 03 	sts	0x0367, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    1312:	ba 01       	movw	r22, r20
    1314:	a9 01       	movw	r20, r18
    1316:	27 e0       	ldi	r18, 0x07	; 7
    1318:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <xMBPortSerialInit>
    131c:	81 30       	cpi	r24, 0x01	; 1
    131e:	41 f4       	brne	.+16     	; 0x1330 <eMBASCIIInit+0x2a>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    1320:	80 e2       	ldi	r24, 0x20	; 32
    1322:	9e e4       	ldi	r25, 0x4E	; 78
    1324:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <xMBPortTimersInit>
    1328:	81 30       	cpi	r24, 0x01	; 1
    132a:	11 f4       	brne	.+4      	; 0x1330 <eMBASCIIInit+0x2a>
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	01 c0       	rjmp	.+2      	; 0x1332 <eMBASCIIInit+0x2c>
    1330:	83 e0       	ldi	r24, 0x03	; 3
    {
        eStatus = MB_EPORTERR;
    }

    EXIT_CRITICAL_SECTION(  );
    1332:	78 94       	sei

    return eStatus;
}
    1334:	0f 91       	pop	r16
    1336:	08 95       	ret

00001338 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
    1338:	cf 93       	push	r28
    133a:	df 93       	push	r29
    133c:	fc 01       	movw	r30, r24
    133e:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    1340:	88 81       	ld	r24, Y
    1342:	99 81       	ldd	r25, Y+1	; 0x01
    1344:	06 97       	sbiw	r24, 0x06	; 6
    1346:	c0 f1       	brcs	.+112    	; 0x13b8 <eMBFuncWriteMultipleCoils+0x80>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1348:	a1 81       	ldd	r26, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    134a:	b2 81       	ldd	r27, Z+2	; 0x02
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
    134c:	93 81       	ldd	r25, Z+3	; 0x03
    134e:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
    1350:	24 81       	ldd	r18, Z+4	; 0x04
    1352:	42 2f       	mov	r20, r18
    1354:	50 e0       	ldi	r21, 0x00	; 0
    1356:	48 2b       	or	r20, r24
    1358:	59 2b       	or	r21, r25

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    135a:	35 81       	ldd	r19, Z+5	; 0x05

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
    135c:	ca 01       	movw	r24, r20
    135e:	87 70       	andi	r24, 0x07	; 7
    1360:	90 70       	andi	r25, 0x00	; 0
    1362:	ba 01       	movw	r22, r20
    1364:	23 e0       	ldi	r18, 0x03	; 3
    1366:	76 95       	lsr	r23
    1368:	67 95       	ror	r22
    136a:	2a 95       	dec	r18
    136c:	e1 f7       	brne	.-8      	; 0x1366 <eMBFuncWriteMultipleCoils+0x2e>
    136e:	89 2b       	or	r24, r25
    1370:	19 f0       	breq	.+6      	; 0x1378 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
    1372:	26 2f       	mov	r18, r22
    1374:	2f 5f       	subi	r18, 0xFF	; 255
    1376:	01 c0       	rjmp	.+2      	; 0x137a <eMBFuncWriteMultipleCoils+0x42>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
    1378:	26 2f       	mov	r18, r22
        }

        if( ( usCoilCnt >= 1 ) &&
    137a:	ca 01       	movw	r24, r20
    137c:	01 97       	sbiw	r24, 0x01	; 1
    137e:	80 5b       	subi	r24, 0xB0	; 176
    1380:	97 40       	sbci	r25, 0x07	; 7
    1382:	d0 f4       	brcc	.+52     	; 0x13b8 <eMBFuncWriteMultipleCoils+0x80>
    1384:	23 17       	cp	r18, r19
    1386:	c1 f4       	brne	.+48     	; 0x13b8 <eMBFuncWriteMultipleCoils+0x80>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1388:	7a 2f       	mov	r23, r26
    138a:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    138c:	8b 2f       	mov	r24, r27
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	68 2b       	or	r22, r24
    1392:	79 2b       	or	r23, r25

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
    1394:	6f 5f       	subi	r22, 0xFF	; 255
    1396:	7f 4f       	sbci	r23, 0xFF	; 255
    1398:	cf 01       	movw	r24, r30
    139a:	06 96       	adiw	r24, 0x06	; 6
    139c:	21 e0       	ldi	r18, 0x01	; 1
    139e:	0e 94 38 03 	call	0x670	; 0x670 <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    13a2:	88 23       	and	r24, r24
    13a4:	19 f0       	breq	.+6      	; 0x13ac <eMBFuncWriteMultipleCoils+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    13a6:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    13aa:	07 c0       	rjmp	.+14     	; 0x13ba <eMBFuncWriteMultipleCoils+0x82>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    13ac:	85 e0       	ldi	r24, 0x05	; 5
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	99 83       	std	Y+1, r25	; 0x01
    13b2:	88 83       	st	Y, r24
    13b4:	80 e0       	ldi	r24, 0x00	; 0
    13b6:	01 c0       	rjmp	.+2      	; 0x13ba <eMBFuncWriteMultipleCoils+0x82>
    13b8:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    13ba:	df 91       	pop	r29
    13bc:	cf 91       	pop	r28
    13be:	08 95       	ret

000013c0 <eMBFuncWriteCoil>:
}

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    13c0:	df 93       	push	r29
    13c2:	cf 93       	push	r28
    13c4:	00 d0       	rcall	.+0      	; 0x13c6 <eMBFuncWriteCoil+0x6>
    13c6:	cd b7       	in	r28, 0x3d	; 61
    13c8:	de b7       	in	r29, 0x3e	; 62
    13ca:	dc 01       	movw	r26, r24
    13cc:	fb 01       	movw	r30, r22
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    13ce:	80 81       	ld	r24, Z
    13d0:	91 81       	ldd	r25, Z+1	; 0x01
    13d2:	05 97       	sbiw	r24, 0x05	; 5
    13d4:	61 f5       	brne	.+88     	; 0x142e <eMBFuncWriteCoil+0x6e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    13d6:	11 96       	adiw	r26, 0x01	; 1
    13d8:	2c 91       	ld	r18, X
    13da:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    13dc:	12 96       	adiw	r26, 0x02	; 2
    13de:	3c 91       	ld	r19, X
    13e0:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
    13e2:	14 96       	adiw	r26, 0x04	; 4
    13e4:	8c 91       	ld	r24, X
    13e6:	14 97       	sbiw	r26, 0x04	; 4
    13e8:	88 23       	and	r24, r24
    13ea:	09 f5       	brne	.+66     	; 0x142e <eMBFuncWriteCoil+0x6e>
    13ec:	13 96       	adiw	r26, 0x03	; 3
    13ee:	9c 91       	ld	r25, X
    13f0:	89 2f       	mov	r24, r25
    13f2:	81 50       	subi	r24, 0x01	; 1
    13f4:	8e 3f       	cpi	r24, 0xFE	; 254
    13f6:	d8 f0       	brcs	.+54     	; 0x142e <eMBFuncWriteCoil+0x6e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
    13f8:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
    13fa:	9f 3f       	cpi	r25, 0xFF	; 255
    13fc:	19 f4       	brne	.+6      	; 0x1404 <eMBFuncWriteCoil+0x44>
            {
                ucBuf[0] = 1;
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	89 83       	std	Y+1, r24	; 0x01
    1402:	01 c0       	rjmp	.+2      	; 0x1406 <eMBFuncWriteCoil+0x46>
            }
            else
            {
                ucBuf[0] = 0;
    1404:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    1406:	72 2f       	mov	r23, r18
    1408:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    140a:	83 2f       	mov	r24, r19
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	68 2b       	or	r22, r24
    1410:	79 2b       	or	r23, r25
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
    1412:	6f 5f       	subi	r22, 0xFF	; 255
    1414:	7f 4f       	sbci	r23, 0xFF	; 255
    1416:	ce 01       	movw	r24, r28
    1418:	01 96       	adiw	r24, 0x01	; 1
    141a:	41 e0       	ldi	r20, 0x01	; 1
    141c:	50 e0       	ldi	r21, 0x00	; 0
    141e:	21 e0       	ldi	r18, 0x01	; 1
    1420:	0e 94 38 03 	call	0x670	; 0x670 <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1424:	88 23       	and	r24, r24
    1426:	21 f0       	breq	.+8      	; 0x1430 <eMBFuncWriteCoil+0x70>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1428:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    142c:	01 c0       	rjmp	.+2      	; 0x1430 <eMBFuncWriteCoil+0x70>
    142e:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
    143a:	0f 93       	push	r16
    143c:	1f 93       	push	r17
    143e:	cf 93       	push	r28
    1440:	df 93       	push	r29
    1442:	fc 01       	movw	r30, r24
    1444:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1446:	88 81       	ld	r24, Y
    1448:	99 81       	ldd	r25, Y+1	; 0x01
    144a:	05 97       	sbiw	r24, 0x05	; 5
    144c:	09 f0       	breq	.+2      	; 0x1450 <eMBFuncReadCoils+0x16>
    144e:	47 c0       	rjmp	.+142    	; 0x14de <eMBFuncReadCoils+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1450:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1452:	df 01       	movw	r26, r30
    1454:	12 96       	adiw	r26, 0x02	; 2
    1456:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
    1458:	93 81       	ldd	r25, Z+3	; 0x03
    145a:	80 e0       	ldi	r24, 0x00	; 0
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
    145c:	24 81       	ldd	r18, Z+4	; 0x04
    145e:	42 2f       	mov	r20, r18
    1460:	50 e0       	ldi	r21, 0x00	; 0
    1462:	48 2b       	or	r20, r24
    1464:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
    1466:	ca 01       	movw	r24, r20
    1468:	01 97       	sbiw	r24, 0x01	; 1
    146a:	8f 5c       	subi	r24, 0xCF	; 207
    146c:	97 40       	sbci	r25, 0x07	; 7
    146e:	b8 f5       	brcc	.+110    	; 0x14de <eMBFuncReadCoils+0xa4>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1470:	19 82       	std	Y+1, r1	; 0x01
    1472:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
    1474:	81 e0       	ldi	r24, 0x01	; 1
    1476:	80 83       	st	Z, r24
            *usLen += 1;
    1478:	88 81       	ld	r24, Y
    147a:	99 81       	ldd	r25, Y+1	; 0x01
    147c:	01 96       	adiw	r24, 0x01	; 1
    147e:	99 83       	std	Y+1, r25	; 0x01
    1480:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
    1482:	ca 01       	movw	r24, r20
    1484:	87 70       	andi	r24, 0x07	; 7
    1486:	90 70       	andi	r25, 0x00	; 0
    1488:	ba 01       	movw	r22, r20
    148a:	13 e0       	ldi	r17, 0x03	; 3
    148c:	76 95       	lsr	r23
    148e:	67 95       	ror	r22
    1490:	1a 95       	dec	r17
    1492:	e1 f7       	brne	.-8      	; 0x148c <eMBFuncReadCoils+0x52>
    1494:	89 2b       	or	r24, r25
    1496:	19 f0       	breq	.+6      	; 0x149e <eMBFuncReadCoils+0x64>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
    1498:	16 2f       	mov	r17, r22
    149a:	1f 5f       	subi	r17, 0xFF	; 255
    149c:	01 c0       	rjmp	.+2      	; 0x14a0 <eMBFuncReadCoils+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
    149e:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    14a0:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    14a2:	88 81       	ld	r24, Y
    14a4:	99 81       	ldd	r25, Y+1	; 0x01
    14a6:	01 96       	adiw	r24, 0x01	; 1
    14a8:	99 83       	std	Y+1, r25	; 0x01
    14aa:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    14ac:	70 2f       	mov	r23, r16
    14ae:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    14b0:	83 2f       	mov	r24, r19
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	68 2b       	or	r22, r24
    14b6:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    14b8:	6f 5f       	subi	r22, 0xFF	; 255
    14ba:	7f 4f       	sbci	r23, 0xFF	; 255
    14bc:	cd 01       	movw	r24, r26
    14be:	20 e0       	ldi	r18, 0x00	; 0
    14c0:	0e 94 38 03 	call	0x670	; 0x670 <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    14c4:	88 23       	and	r24, r24
    14c6:	19 f0       	breq	.+6      	; 0x14ce <eMBFuncReadCoils+0x94>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    14c8:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    14cc:	09 c0       	rjmp	.+18     	; 0x14e0 <eMBFuncReadCoils+0xa6>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    14ce:	88 81       	ld	r24, Y
    14d0:	99 81       	ldd	r25, Y+1	; 0x01
    14d2:	81 0f       	add	r24, r17
    14d4:	91 1d       	adc	r25, r1
    14d6:	99 83       	std	Y+1, r25	; 0x01
    14d8:	88 83       	st	Y, r24
    14da:	80 e0       	ldi	r24, 0x00	; 0
    14dc:	01 c0       	rjmp	.+2      	; 0x14e0 <eMBFuncReadCoils+0xa6>
    14de:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    14e0:	df 91       	pop	r29
    14e2:	cf 91       	pop	r28
    14e4:	1f 91       	pop	r17
    14e6:	0f 91       	pop	r16
    14e8:	08 95       	ret

000014ea <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
    14ea:	0f 93       	push	r16
    14ec:	1f 93       	push	r17
    14ee:	cf 93       	push	r28
    14f0:	df 93       	push	r29
    14f2:	fc 01       	movw	r30, r24
    14f4:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    14f6:	88 81       	ld	r24, Y
    14f8:	99 81       	ldd	r25, Y+1	; 0x01
    14fa:	05 97       	sbiw	r24, 0x05	; 5
    14fc:	09 f0       	breq	.+2      	; 0x1500 <eMBFuncReadDiscreteInputs+0x16>
    14fe:	46 c0       	rjmp	.+140    	; 0x158c <eMBFuncReadDiscreteInputs+0xa2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1500:	01 81       	ldd	r16, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1502:	df 01       	movw	r26, r30
    1504:	12 96       	adiw	r26, 0x02	; 2
    1506:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
    1508:	93 81       	ldd	r25, Z+3	; 0x03
    150a:	80 e0       	ldi	r24, 0x00	; 0
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
    150c:	24 81       	ldd	r18, Z+4	; 0x04
    150e:	42 2f       	mov	r20, r18
    1510:	50 e0       	ldi	r21, 0x00	; 0
    1512:	48 2b       	or	r20, r24
    1514:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
    1516:	ca 01       	movw	r24, r20
    1518:	01 97       	sbiw	r24, 0x01	; 1
    151a:	8f 5c       	subi	r24, 0xCF	; 207
    151c:	97 40       	sbci	r25, 0x07	; 7
    151e:	b0 f5       	brcc	.+108    	; 0x158c <eMBFuncReadDiscreteInputs+0xa2>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    1520:	19 82       	std	Y+1, r1	; 0x01
    1522:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
    1524:	82 e0       	ldi	r24, 0x02	; 2
    1526:	80 83       	st	Z, r24
            *usLen += 1;
    1528:	88 81       	ld	r24, Y
    152a:	99 81       	ldd	r25, Y+1	; 0x01
    152c:	01 96       	adiw	r24, 0x01	; 1
    152e:	99 83       	std	Y+1, r25	; 0x01
    1530:	88 83       	st	Y, r24

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
    1532:	ca 01       	movw	r24, r20
    1534:	87 70       	andi	r24, 0x07	; 7
    1536:	90 70       	andi	r25, 0x00	; 0
    1538:	ba 01       	movw	r22, r20
    153a:	23 e0       	ldi	r18, 0x03	; 3
    153c:	76 95       	lsr	r23
    153e:	67 95       	ror	r22
    1540:	2a 95       	dec	r18
    1542:	e1 f7       	brne	.-8      	; 0x153c <eMBFuncReadDiscreteInputs+0x52>
    1544:	89 2b       	or	r24, r25
    1546:	19 f0       	breq	.+6      	; 0x154e <eMBFuncReadDiscreteInputs+0x64>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
    1548:	16 2f       	mov	r17, r22
    154a:	1f 5f       	subi	r17, 0xFF	; 255
    154c:	01 c0       	rjmp	.+2      	; 0x1550 <eMBFuncReadDiscreteInputs+0x66>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
    154e:	16 2f       	mov	r17, r22
            }
            *pucFrameCur++ = ucNBytes;
    1550:	11 83       	std	Z+1, r17	; 0x01
            *usLen += 1;
    1552:	88 81       	ld	r24, Y
    1554:	99 81       	ldd	r25, Y+1	; 0x01
    1556:	01 96       	adiw	r24, 0x01	; 1
    1558:	99 83       	std	Y+1, r25	; 0x01
    155a:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    155c:	70 2f       	mov	r23, r16
    155e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1560:	83 2f       	mov	r24, r19
    1562:	90 e0       	ldi	r25, 0x00	; 0
    1564:	68 2b       	or	r22, r24
    1566:	79 2b       	or	r23, r25
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
    1568:	6f 5f       	subi	r22, 0xFF	; 255
    156a:	7f 4f       	sbci	r23, 0xFF	; 255
    156c:	cd 01       	movw	r24, r26
    156e:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1572:	88 23       	and	r24, r24
    1574:	19 f0       	breq	.+6      	; 0x157c <eMBFuncReadDiscreteInputs+0x92>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1576:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    157a:	09 c0       	rjmp	.+18     	; 0x158e <eMBFuncReadDiscreteInputs+0xa4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
    157c:	88 81       	ld	r24, Y
    157e:	99 81       	ldd	r25, Y+1	; 0x01
    1580:	81 0f       	add	r24, r17
    1582:	91 1d       	adc	r25, r1
    1584:	99 83       	std	Y+1, r25	; 0x01
    1586:	88 83       	st	Y, r24
    1588:	80 e0       	ldi	r24, 0x00	; 0
    158a:	01 c0       	rjmp	.+2      	; 0x158e <eMBFuncReadDiscreteInputs+0xa4>
    158c:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    158e:	df 91       	pop	r29
    1590:	cf 91       	pop	r28
    1592:	1f 91       	pop	r17
    1594:	0f 91       	pop	r16
    1596:	08 95       	ret

00001598 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1598:	8f 92       	push	r8
    159a:	9f 92       	push	r9
    159c:	af 92       	push	r10
    159e:	bf 92       	push	r11
    15a0:	cf 92       	push	r12
    15a2:	df 92       	push	r13
    15a4:	ef 92       	push	r14
    15a6:	ff 92       	push	r15
    15a8:	0f 93       	push	r16
    15aa:	1f 93       	push	r17
    15ac:	cf 93       	push	r28
    15ae:	df 93       	push	r29
    15b0:	ec 01       	movw	r28, r24
    15b2:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    15b4:	fb 01       	movw	r30, r22
    15b6:	80 81       	ld	r24, Z
    15b8:	91 81       	ldd	r25, Z+1	; 0x01
    15ba:	0a 97       	sbiw	r24, 0x0a	; 10
    15bc:	08 f4       	brcc	.+2      	; 0x15c0 <eMBFuncReadWriteMultipleHoldingRegister+0x28>
    15be:	67 c0       	rjmp	.+206    	; 0x168e <eMBFuncReadWriteMultipleHoldingRegister+0xf6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    15c0:	89 80       	ldd	r8, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    15c2:	22 e0       	ldi	r18, 0x02	; 2
    15c4:	a2 2e       	mov	r10, r18
    15c6:	b1 2c       	mov	r11, r1
    15c8:	ac 0e       	add	r10, r28
    15ca:	bd 1e       	adc	r11, r29
    15cc:	9a 80       	ldd	r9, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
    15ce:	9b 81       	ldd	r25, Y+3	; 0x03
    15d0:	80 e0       	ldi	r24, 0x00	; 0
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
    15d2:	2c 81       	ldd	r18, Y+4	; 0x04
    15d4:	e2 2e       	mov	r14, r18
    15d6:	ff 24       	eor	r15, r15
    15d8:	e8 2a       	or	r14, r24
    15da:	f9 2a       	or	r15, r25

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    15dc:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    15de:	fe 81       	ldd	r31, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    15e0:	6f 81       	ldd	r22, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    15e2:	28 85       	ldd	r18, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
    15e4:	79 85       	ldd	r23, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    15e6:	c7 01       	movw	r24, r14
    15e8:	01 97       	sbiw	r24, 0x01	; 1
    15ea:	8d 37       	cpi	r24, 0x7D	; 125
    15ec:	91 05       	cpc	r25, r1
    15ee:	08 f0       	brcs	.+2      	; 0x15f2 <eMBFuncReadWriteMultipleHoldingRegister+0x5a>
    15f0:	53 c0       	rjmp	.+166    	; 0x1698 <eMBFuncReadWriteMultipleHoldingRegister+0x100>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
    15f2:	96 2f       	mov	r25, r22
    15f4:	80 e0       	ldi	r24, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
    15f6:	42 2f       	mov	r20, r18
    15f8:	50 e0       	ldi	r21, 0x00	; 0
    15fa:	48 2b       	or	r20, r24
    15fc:	59 2b       	or	r21, r25

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
    15fe:	41 15       	cp	r20, r1
    1600:	51 05       	cpc	r21, r1
    1602:	09 f4       	brne	.+2      	; 0x1606 <eMBFuncReadWriteMultipleHoldingRegister+0x6e>
    1604:	49 c0       	rjmp	.+146    	; 0x1698 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    1606:	4a 37       	cpi	r20, 0x7A	; 122
    1608:	51 05       	cpc	r21, r1
    160a:	08 f0       	brcs	.+2      	; 0x160e <eMBFuncReadWriteMultipleHoldingRegister+0x76>
    160c:	45 c0       	rjmp	.+138    	; 0x1698 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
    160e:	9a 01       	movw	r18, r20
    1610:	22 0f       	add	r18, r18
    1612:	33 1f       	adc	r19, r19
    1614:	87 2f       	mov	r24, r23
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	28 17       	cp	r18, r24
    161a:	39 07       	cpc	r19, r25
    161c:	e9 f5       	brne	.+122    	; 0x1698 <eMBFuncReadWriteMultipleHoldingRegister+0x100>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
    161e:	7e 2f       	mov	r23, r30
    1620:	60 e0       	ldi	r22, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
    1622:	8f 2f       	mov	r24, r31
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	68 2b       	or	r22, r24
    1628:	79 2b       	or	r23, r25
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
    162a:	6f 5f       	subi	r22, 0xFF	; 255
    162c:	7f 4f       	sbci	r23, 0xFF	; 255
    162e:	ce 01       	movw	r24, r28
    1630:	0a 96       	adiw	r24, 0x0a	; 10
    1632:	21 e0       	ldi	r18, 0x01	; 1
    1634:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
    1638:	88 23       	and	r24, r24
    163a:	59 f5       	brne	.+86     	; 0x1692 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
    163c:	f8 01       	movw	r30, r16
    163e:	11 82       	std	Z+1, r1	; 0x01
    1640:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
    1642:	87 e1       	ldi	r24, 0x17	; 23
    1644:	88 83       	st	Y, r24
                *usLen += 1;
    1646:	80 81       	ld	r24, Z
    1648:	91 81       	ldd	r25, Z+1	; 0x01
    164a:	01 96       	adiw	r24, 0x01	; 1
    164c:	91 83       	std	Z+1, r25	; 0x01
    164e:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
    1650:	67 01       	movw	r12, r14
    1652:	cc 0c       	add	r12, r12
    1654:	dd 1c       	adc	r13, r13
    1656:	c9 82       	std	Y+1, r12	; 0x01
                *usLen += 1;
    1658:	80 81       	ld	r24, Z
    165a:	91 81       	ldd	r25, Z+1	; 0x01
    165c:	01 96       	adiw	r24, 0x01	; 1
    165e:	91 83       	std	Z+1, r25	; 0x01
    1660:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
    1662:	78 2d       	mov	r23, r8
    1664:	60 e0       	ldi	r22, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
    1666:	89 2d       	mov	r24, r9
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	68 2b       	or	r22, r24
    166c:	79 2b       	or	r23, r25
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
    166e:	6f 5f       	subi	r22, 0xFF	; 255
    1670:	7f 4f       	sbci	r23, 0xFF	; 255
    1672:	c5 01       	movw	r24, r10
    1674:	a7 01       	movw	r20, r14
    1676:	20 e0       	ldi	r18, 0x00	; 0
    1678:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
    167c:	88 23       	and	r24, r24
    167e:	49 f4       	brne	.+18     	; 0x1692 <eMBFuncReadWriteMultipleHoldingRegister+0xfa>
                {
                    *usLen += 2 * usRegReadCount;
    1680:	f8 01       	movw	r30, r16
    1682:	80 81       	ld	r24, Z
    1684:	91 81       	ldd	r25, Z+1	; 0x01
    1686:	8c 0d       	add	r24, r12
    1688:	9d 1d       	adc	r25, r13
    168a:	91 83       	std	Z+1, r25	; 0x01
    168c:	80 83       	st	Z, r24
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	04 c0       	rjmp	.+8      	; 0x169a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1692:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    1696:	01 c0       	rjmp	.+2      	; 0x169a <eMBFuncReadWriteMultipleHoldingRegister+0x102>
    1698:	83 e0       	ldi	r24, 0x03	; 3
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
    169a:	df 91       	pop	r29
    169c:	cf 91       	pop	r28
    169e:	1f 91       	pop	r17
    16a0:	0f 91       	pop	r16
    16a2:	ff 90       	pop	r15
    16a4:	ef 90       	pop	r14
    16a6:	df 90       	pop	r13
    16a8:	cf 90       	pop	r12
    16aa:	bf 90       	pop	r11
    16ac:	af 90       	pop	r10
    16ae:	9f 90       	pop	r9
    16b0:	8f 90       	pop	r8
    16b2:	08 95       	ret

000016b4 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    16b4:	0f 93       	push	r16
    16b6:	1f 93       	push	r17
    16b8:	cf 93       	push	r28
    16ba:	df 93       	push	r29
    16bc:	fc 01       	movw	r30, r24
    16be:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    16c0:	88 81       	ld	r24, Y
    16c2:	99 81       	ldd	r25, Y+1	; 0x01
    16c4:	05 97       	sbiw	r24, 0x05	; 5
    16c6:	c1 f5       	brne	.+112    	; 0x1738 <eMBFuncReadHoldingRegister+0x84>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    16c8:	b1 81       	ldd	r27, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    16ca:	9f 01       	movw	r18, r30
    16cc:	2e 5f       	subi	r18, 0xFE	; 254
    16ce:	3f 4f       	sbci	r19, 0xFF	; 255
    16d0:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    16d2:	84 81       	ldd	r24, Z+4	; 0x04
    16d4:	48 2f       	mov	r20, r24
    16d6:	50 e0       	ldi	r21, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
    16d8:	ca 01       	movw	r24, r20
    16da:	01 97       	sbiw	r24, 0x01	; 1
    16dc:	8d 37       	cpi	r24, 0x7D	; 125
    16de:	91 05       	cpc	r25, r1
    16e0:	58 f5       	brcc	.+86     	; 0x1738 <eMBFuncReadHoldingRegister+0x84>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    16e2:	19 82       	std	Y+1, r1	; 0x01
    16e4:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
    16e6:	83 e0       	ldi	r24, 0x03	; 3
    16e8:	80 83       	st	Z, r24
            *usLen += 1;
    16ea:	88 81       	ld	r24, Y
    16ec:	99 81       	ldd	r25, Y+1	; 0x01
    16ee:	01 96       	adiw	r24, 0x01	; 1
    16f0:	99 83       	std	Y+1, r25	; 0x01
    16f2:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
    16f4:	8a 01       	movw	r16, r20
    16f6:	00 0f       	add	r16, r16
    16f8:	11 1f       	adc	r17, r17
    16fa:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    16fc:	88 81       	ld	r24, Y
    16fe:	99 81       	ldd	r25, Y+1	; 0x01
    1700:	01 96       	adiw	r24, 0x01	; 1
    1702:	99 83       	std	Y+1, r25	; 0x01
    1704:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    1706:	7b 2f       	mov	r23, r27
    1708:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    170a:	8a 2f       	mov	r24, r26
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	68 2b       	or	r22, r24
    1710:	79 2b       	or	r23, r25
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
    1712:	6f 5f       	subi	r22, 0xFF	; 255
    1714:	7f 4f       	sbci	r23, 0xFF	; 255
    1716:	c9 01       	movw	r24, r18
    1718:	20 e0       	ldi	r18, 0x00	; 0
    171a:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    171e:	88 23       	and	r24, r24
    1720:	19 f0       	breq	.+6      	; 0x1728 <eMBFuncReadHoldingRegister+0x74>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1722:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    1726:	09 c0       	rjmp	.+18     	; 0x173a <eMBFuncReadHoldingRegister+0x86>
            }
            else
            {
                *usLen += usRegCount * 2;
    1728:	88 81       	ld	r24, Y
    172a:	99 81       	ldd	r25, Y+1	; 0x01
    172c:	80 0f       	add	r24, r16
    172e:	91 1f       	adc	r25, r17
    1730:	99 83       	std	Y+1, r25	; 0x01
    1732:	88 83       	st	Y, r24
    1734:	80 e0       	ldi	r24, 0x00	; 0
    1736:	01 c0       	rjmp	.+2      	; 0x173a <eMBFuncReadHoldingRegister+0x86>
    1738:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    173a:	df 91       	pop	r29
    173c:	cf 91       	pop	r28
    173e:	1f 91       	pop	r17
    1740:	0f 91       	pop	r16
    1742:	08 95       	ret

00001744 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    1744:	cf 93       	push	r28
    1746:	df 93       	push	r29
    1748:	fc 01       	movw	r30, r24
    174a:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    174c:	88 81       	ld	r24, Y
    174e:	99 81       	ldd	r25, Y+1	; 0x01
    1750:	06 97       	sbiw	r24, 0x06	; 6
    1752:	60 f1       	brcs	.+88     	; 0x17ac <eMBFuncWriteMultipleHoldingRegister+0x68>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    1754:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1756:	a2 81       	ldd	r26, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
    1758:	93 81       	ldd	r25, Z+3	; 0x03
    175a:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
    175c:	24 81       	ldd	r18, Z+4	; 0x04
    175e:	42 2f       	mov	r20, r18
    1760:	50 e0       	ldi	r21, 0x00	; 0
    1762:	48 2b       	or	r20, r24
    1764:	59 2b       	or	r21, r25

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
    1766:	25 81       	ldd	r18, Z+5	; 0x05

        if( ( usRegCount >= 1 ) &&
    1768:	ca 01       	movw	r24, r20
    176a:	01 97       	sbiw	r24, 0x01	; 1
    176c:	88 37       	cpi	r24, 0x78	; 120
    176e:	91 05       	cpc	r25, r1
    1770:	e8 f4       	brcc	.+58     	; 0x17ac <eMBFuncWriteMultipleHoldingRegister+0x68>
    1772:	ca 01       	movw	r24, r20
    1774:	88 0f       	add	r24, r24
    1776:	99 1f       	adc	r25, r25
    1778:	28 17       	cp	r18, r24
    177a:	c1 f4       	brne	.+48     	; 0x17ac <eMBFuncWriteMultipleHoldingRegister+0x68>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
    177c:	73 2f       	mov	r23, r19
    177e:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
    1780:	8a 2f       	mov	r24, r26
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	68 2b       	or	r22, r24
    1786:	79 2b       	or	r23, r25
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
    1788:	6f 5f       	subi	r22, 0xFF	; 255
    178a:	7f 4f       	sbci	r23, 0xFF	; 255
    178c:	cf 01       	movw	r24, r30
    178e:	06 96       	adiw	r24, 0x06	; 6
    1790:	21 e0       	ldi	r18, 0x01	; 1
    1792:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1796:	88 23       	and	r24, r24
    1798:	19 f0       	breq	.+6      	; 0x17a0 <eMBFuncWriteMultipleHoldingRegister+0x5c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    179a:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    179e:	07 c0       	rjmp	.+14     	; 0x17ae <eMBFuncWriteMultipleHoldingRegister+0x6a>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
    17a0:	85 e0       	ldi	r24, 0x05	; 5
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	99 83       	std	Y+1, r25	; 0x01
    17a6:	88 83       	st	Y, r24
    17a8:	80 e0       	ldi	r24, 0x00	; 0
    17aa:	01 c0       	rjmp	.+2      	; 0x17ae <eMBFuncWriteMultipleHoldingRegister+0x6a>
    17ac:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    17ae:	df 91       	pop	r29
    17b0:	cf 91       	pop	r28
    17b2:	08 95       	ret

000017b4 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    17b4:	dc 01       	movw	r26, r24
    17b6:	fb 01       	movw	r30, r22
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    17b8:	80 81       	ld	r24, Z
    17ba:	91 81       	ldd	r25, Z+1	; 0x01
    17bc:	05 97       	sbiw	r24, 0x05	; 5
    17be:	11 f0       	breq	.+4      	; 0x17c4 <eMBFuncWriteHoldingRegister+0x10>
    17c0:	83 e0       	ldi	r24, 0x03	; 3
    17c2:	08 95       	ret
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
    17c4:	11 96       	adiw	r26, 0x01	; 1
    17c6:	7c 91       	ld	r23, X
    17c8:	11 97       	sbiw	r26, 0x01	; 1
    17ca:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
    17cc:	12 96       	adiw	r26, 0x02	; 2
    17ce:	8c 91       	ld	r24, X
    17d0:	12 97       	sbiw	r26, 0x02	; 2
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	68 2b       	or	r22, r24
    17d6:	79 2b       	or	r23, r25
        usRegAddress++;

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
    17d8:	6f 5f       	subi	r22, 0xFF	; 255
    17da:	7f 4f       	sbci	r23, 0xFF	; 255
    17dc:	cd 01       	movw	r24, r26
    17de:	03 96       	adiw	r24, 0x03	; 3
    17e0:	41 e0       	ldi	r20, 0x01	; 1
    17e2:	50 e0       	ldi	r21, 0x00	; 0
    17e4:	21 e0       	ldi	r18, 0x01	; 1
    17e6:	0e 94 9e 01 	call	0x33c	; 0x33c <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
    17ea:	88 23       	and	r24, r24
    17ec:	11 f0       	breq	.+4      	; 0x17f2 <eMBFuncWriteHoldingRegister+0x3e>
        {
            eStatus = prveMBError2Exception( eRegStatus );
    17ee:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    17f2:	08 95       	ret

000017f4 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
    17f4:	ff 92       	push	r15
    17f6:	0f 93       	push	r16
    17f8:	1f 93       	push	r17
    17fa:	cf 93       	push	r28
    17fc:	df 93       	push	r29
    17fe:	fc 01       	movw	r30, r24
    1800:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    1802:	88 81       	ld	r24, Y
    1804:	99 81       	ldd	r25, Y+1	; 0x01
    1806:	05 97       	sbiw	r24, 0x05	; 5
    1808:	d1 f5       	brne	.+116    	; 0x187e <eMBFuncReadInputRegister+0x8a>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    180a:	f1 80       	ldd	r15, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    180c:	df 01       	movw	r26, r30
    180e:	12 96       	adiw	r26, 0x02	; 2
    1810:	32 81       	ldd	r19, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
    1812:	93 81       	ldd	r25, Z+3	; 0x03
    1814:	80 e0       	ldi	r24, 0x00	; 0
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
    1816:	24 81       	ldd	r18, Z+4	; 0x04
    1818:	42 2f       	mov	r20, r18
    181a:	50 e0       	ldi	r21, 0x00	; 0
    181c:	48 2b       	or	r20, r24
    181e:	59 2b       	or	r21, r25

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
    1820:	ca 01       	movw	r24, r20
    1822:	01 97       	sbiw	r24, 0x01	; 1
    1824:	8c 37       	cpi	r24, 0x7C	; 124
    1826:	91 05       	cpc	r25, r1
    1828:	50 f5       	brcc	.+84     	; 0x187e <eMBFuncReadInputRegister+0x8a>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
    182a:	19 82       	std	Y+1, r1	; 0x01
    182c:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
    182e:	84 e0       	ldi	r24, 0x04	; 4
    1830:	80 83       	st	Z, r24
            *usLen += 1;
    1832:	88 81       	ld	r24, Y
    1834:	99 81       	ldd	r25, Y+1	; 0x01
    1836:	01 96       	adiw	r24, 0x01	; 1
    1838:	99 83       	std	Y+1, r25	; 0x01
    183a:	88 83       	st	Y, r24

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
    183c:	8a 01       	movw	r16, r20
    183e:	00 0f       	add	r16, r16
    1840:	11 1f       	adc	r17, r17
    1842:	01 83       	std	Z+1, r16	; 0x01
            *usLen += 1;
    1844:	88 81       	ld	r24, Y
    1846:	99 81       	ldd	r25, Y+1	; 0x01
    1848:	01 96       	adiw	r24, 0x01	; 1
    184a:	99 83       	std	Y+1, r25	; 0x01
    184c:	88 83       	st	Y, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
    184e:	7f 2d       	mov	r23, r15
    1850:	60 e0       	ldi	r22, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
    1852:	83 2f       	mov	r24, r19
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	68 2b       	or	r22, r24
    1858:	79 2b       	or	r23, r25

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
    185a:	6f 5f       	subi	r22, 0xFF	; 255
    185c:	7f 4f       	sbci	r23, 0xFF	; 255
    185e:	cd 01       	movw	r24, r26
    1860:	0e 94 70 01 	call	0x2e0	; 0x2e0 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
    1864:	88 23       	and	r24, r24
    1866:	19 f0       	breq	.+6      	; 0x186e <eMBFuncReadInputRegister+0x7a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
    1868:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <prveMBError2Exception>
    186c:	09 c0       	rjmp	.+18     	; 0x1880 <eMBFuncReadInputRegister+0x8c>
            }
            else
            {
                *usLen += usRegCount * 2;
    186e:	88 81       	ld	r24, Y
    1870:	99 81       	ldd	r25, Y+1	; 0x01
    1872:	80 0f       	add	r24, r16
    1874:	91 1f       	adc	r25, r17
    1876:	99 83       	std	Y+1, r25	; 0x01
    1878:	88 83       	st	Y, r24
    187a:	80 e0       	ldi	r24, 0x00	; 0
    187c:	01 c0       	rjmp	.+2      	; 0x1880 <eMBFuncReadInputRegister+0x8c>
    187e:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
    1880:	df 91       	pop	r29
    1882:	cf 91       	pop	r28
    1884:	1f 91       	pop	r17
    1886:	0f 91       	pop	r16
    1888:	ff 90       	pop	r15
    188a:	08 95       	ret

0000188c <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    188c:	0f 93       	push	r16
    188e:	1f 93       	push	r17
    1890:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    1892:	9c 01       	movw	r18, r24
    1894:	2f 5f       	subi	r18, 0xFF	; 255
    1896:	3f 4f       	sbci	r19, 0xFF	; 255
    1898:	e8 e6       	ldi	r30, 0x68	; 104
    189a:	f3 e0       	ldi	r31, 0x03	; 3
    189c:	40 91 88 03 	lds	r20, 0x0388
    18a0:	50 91 89 03 	lds	r21, 0x0389
    18a4:	c9 01       	movw	r24, r18
    18a6:	bf 01       	movw	r22, r30
    18a8:	0e 94 4a 18 	call	0x3094	; 0x3094 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    18ac:	80 91 88 03 	lds	r24, 0x0388
    18b0:	90 91 89 03 	lds	r25, 0x0389
    18b4:	01 96       	adiw	r24, 0x01	; 1
    18b6:	f8 01       	movw	r30, r16
    18b8:	91 83       	std	Z+1, r25	; 0x01
    18ba:	80 83       	st	Z, r24
    return MB_EX_NONE;
}
    18bc:	80 e0       	ldi	r24, 0x00	; 0
    18be:	1f 91       	pop	r17
    18c0:	0f 91       	pop	r16
    18c2:	08 95       	ret

000018c4 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	e8 2f       	mov	r30, r24
    18ca:	e9 01       	movw	r28, r18
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    18cc:	c9 01       	movw	r24, r18
    18ce:	02 96       	adiw	r24, 0x02	; 2
    18d0:	80 97       	sbiw	r24, 0x20	; 32
    18d2:	10 f0       	brcs	.+4      	; 0x18d8 <eMBSetSlaveID+0x14>
    18d4:	84 e0       	ldi	r24, 0x04	; 4
    18d6:	23 c0       	rjmp	.+70     	; 0x191e <eMBSetSlaveID+0x5a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    18d8:	e0 93 68 03 	sts	0x0368, r30
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    18dc:	66 23       	and	r22, r22
    18de:	11 f4       	brne	.+4      	; 0x18e4 <eMBSetSlaveID+0x20>
    18e0:	80 e0       	ldi	r24, 0x00	; 0
    18e2:	01 c0       	rjmp	.+2      	; 0x18e6 <eMBSetSlaveID+0x22>
    18e4:	8f ef       	ldi	r24, 0xFF	; 255
    18e6:	80 93 69 03 	sts	0x0369, r24
    18ea:	82 e0       	ldi	r24, 0x02	; 2
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	90 93 89 03 	sts	0x0389, r25
    18f2:	80 93 88 03 	sts	0x0388, r24
        if( usAdditionalLen > 0 )
    18f6:	20 97       	sbiw	r28, 0x00	; 0
    18f8:	89 f0       	breq	.+34     	; 0x191c <eMBSetSlaveID+0x58>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    18fa:	2a e6       	ldi	r18, 0x6A	; 106
    18fc:	33 e0       	ldi	r19, 0x03	; 3
    18fe:	c9 01       	movw	r24, r18
    1900:	ba 01       	movw	r22, r20
    1902:	ae 01       	movw	r20, r28
    1904:	0e 94 4a 18 	call	0x3094	; 0x3094 <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
    1908:	80 91 88 03 	lds	r24, 0x0388
    190c:	90 91 89 03 	lds	r25, 0x0389
    1910:	8c 0f       	add	r24, r28
    1912:	9d 1f       	adc	r25, r29
    1914:	90 93 89 03 	sts	0x0389, r25
    1918:	80 93 88 03 	sts	0x0388, r24
    191c:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
    191e:	df 91       	pop	r29
    1920:	cf 91       	pop	r28
    1922:	08 95       	ret

00001924 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
    1924:	0f 93       	push	r16
    1926:	1f 93       	push	r17
    1928:	cf 93       	push	r28
    192a:	df 93       	push	r29
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
    192c:	30 e0       	ldi	r19, 0x00	; 0

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
    192e:	db 01       	movw	r26, r22
    1930:	53 e0       	ldi	r21, 0x03	; 3
    1932:	b6 95       	lsr	r27
    1934:	a7 95       	ror	r26
    1936:	5a 95       	dec	r21
    1938:	e1 f7       	brne	.-8      	; 0x1932 <xMBUtilSetBits+0xe>
    193a:	67 70       	andi	r22, 0x07	; 7
    193c:	70 70       	andi	r23, 0x00	; 0

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    193e:	e1 e0       	ldi	r30, 0x01	; 1
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <xMBUtilSetBits+0x24>
    1944:	ee 0f       	add	r30, r30
    1946:	ff 1f       	adc	r31, r31
    1948:	4a 95       	dec	r20
    194a:	e2 f7       	brpl	.-8      	; 0x1944 <xMBUtilSetBits+0x20>
    194c:	31 97       	sbiw	r30, 0x01	; 1
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    194e:	8c 01       	movw	r16, r24
    1950:	0a 0f       	add	r16, r26
    1952:	1b 1f       	adc	r17, r27
    1954:	e8 01       	movw	r28, r16
    1956:	48 81       	ld	r20, Y
    1958:	50 e0       	ldi	r21, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    195a:	11 96       	adiw	r26, 0x01	; 1
    195c:	a8 0f       	add	r26, r24
    195e:	b9 1f       	adc	r27, r25

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
    1960:	9c 91       	ld	r25, X
    1962:	80 e0       	ldi	r24, 0x00	; 0
    1964:	48 2b       	or	r20, r24
    1966:	59 2b       	or	r21, r25
    1968:	06 2e       	mov	r0, r22
    196a:	02 c0       	rjmp	.+4      	; 0x1970 <xMBUtilSetBits+0x4c>
    196c:	ee 0f       	add	r30, r30
    196e:	ff 1f       	adc	r31, r31
    1970:	0a 94       	dec	r0
    1972:	e2 f7       	brpl	.-8      	; 0x196c <xMBUtilSetBits+0x48>
    1974:	e0 95       	com	r30
    1976:	f0 95       	com	r31
    1978:	4e 23       	and	r20, r30
    197a:	5f 23       	and	r21, r31
    197c:	02 c0       	rjmp	.+4      	; 0x1982 <xMBUtilSetBits+0x5e>
    197e:	22 0f       	add	r18, r18
    1980:	33 1f       	adc	r19, r19
    1982:	6a 95       	dec	r22
    1984:	e2 f7       	brpl	.-8      	; 0x197e <xMBUtilSetBits+0x5a>
    1986:	42 2b       	or	r20, r18
    1988:	53 2b       	or	r21, r19

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
    198a:	48 83       	st	Y, r20
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
    198c:	5c 93       	st	X, r21
}
    198e:	df 91       	pop	r29
    1990:	cf 91       	pop	r28
    1992:	1f 91       	pop	r17
    1994:	0f 91       	pop	r16
    1996:	08 95       	ret

00001998 <xMBUtilGetBits>:
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
    1998:	fb 01       	movw	r30, r22
    199a:	b3 e0       	ldi	r27, 0x03	; 3
    199c:	f6 95       	lsr	r31
    199e:	e7 95       	ror	r30
    19a0:	ba 95       	dec	r27
    19a2:	e1 f7       	brne	.-8      	; 0x199c <xMBUtilGetBits+0x4>

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    19a4:	dc 01       	movw	r26, r24
    19a6:	ae 0f       	add	r26, r30
    19a8:	bf 1f       	adc	r27, r31
    19aa:	2c 91       	ld	r18, X
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
    19ae:	11 96       	adiw	r26, 0x01	; 1
    19b0:	9c 91       	ld	r25, X
    19b2:	80 e0       	ldi	r24, 0x00	; 0
    19b4:	82 2b       	or	r24, r18
    19b6:	93 2b       	or	r25, r19

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
    19b8:	a3 e0       	ldi	r26, 0x03	; 3
    19ba:	ee 0f       	add	r30, r30
    19bc:	ff 1f       	adc	r31, r31
    19be:	aa 95       	dec	r26
    19c0:	e1 f7       	brne	.-8      	; 0x19ba <xMBUtilGetBits+0x22>
    19c2:	6e 1b       	sub	r22, r30
    19c4:	7f 0b       	sbc	r23, r31
    19c6:	02 c0       	rjmp	.+4      	; 0x19cc <xMBUtilGetBits+0x34>
    19c8:	96 95       	lsr	r25
    19ca:	87 95       	ror	r24
    19cc:	6a 95       	dec	r22
    19ce:	e2 f7       	brpl	.-8      	; 0x19c8 <xMBUtilGetBits+0x30>
    19d0:	21 e0       	ldi	r18, 0x01	; 1
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <xMBUtilGetBits+0x42>
    19d6:	22 0f       	add	r18, r18
    19d8:	33 1f       	adc	r19, r19
    19da:	4a 95       	dec	r20
    19dc:	e2 f7       	brpl	.-8      	; 0x19d6 <xMBUtilGetBits+0x3e>
    19de:	21 50       	subi	r18, 0x01	; 1
    19e0:	30 40       	sbci	r19, 0x00	; 0

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;

    return ( UCHAR ) usWordBuf;
}
    19e2:	82 23       	and	r24, r18
    19e4:	08 95       	ret

000019e6 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    19e6:	81 30       	cpi	r24, 0x01	; 1
    19e8:	29 f0       	breq	.+10     	; 0x19f4 <prveMBError2Exception+0xe>
    19ea:	81 30       	cpi	r24, 0x01	; 1
    19ec:	28 f0       	brcs	.+10     	; 0x19f8 <prveMBError2Exception+0x12>
    19ee:	87 30       	cpi	r24, 0x07	; 7
    19f0:	39 f4       	brne	.+14     	; 0x1a00 <prveMBError2Exception+0x1a>
    19f2:	04 c0       	rjmp	.+8      	; 0x19fc <prveMBError2Exception+0x16>
    19f4:	82 e0       	ldi	r24, 0x02	; 2
    19f6:	08 95       	ret
    19f8:	80 e0       	ldi	r24, 0x00	; 0
    19fa:	08 95       	ret
    19fc:	86 e0       	ldi	r24, 0x06	; 6
    19fe:	08 95       	ret
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;
    1a00:	84 e0       	ldi	r24, 0x04	; 4
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    1a02:	08 95       	ret

00001a04 <usMBCRC16>:
    0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    1a04:	dc 01       	movw	r26, r24
    1a06:	3f ef       	ldi	r19, 0xFF	; 255
    1a08:	2f ef       	ldi	r18, 0xFF	; 255
    1a0a:	11 c0       	rjmp	.+34     	; 0x1a2e <usMBCRC16+0x2a>
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1a0c:	8d 91       	ld	r24, X+
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
    1a0e:	42 2f       	mov	r20, r18
    1a10:	48 27       	eor	r20, r24
    1a12:	50 e0       	ldi	r21, 0x00	; 0
    1a14:	ca 01       	movw	r24, r20
    1a16:	84 57       	subi	r24, 0x74	; 116
    1a18:	9f 4f       	sbci	r25, 0xFF	; 255
    1a1a:	fc 01       	movw	r30, r24
    1a1c:	24 91       	lpm	r18, Z+
    1a1e:	23 27       	eor	r18, r19
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    1a20:	44 57       	subi	r20, 0x74	; 116
    1a22:	5e 4f       	sbci	r21, 0xFE	; 254
    1a24:	fa 01       	movw	r30, r20
    1a26:	84 91       	lpm	r24, Z+
    1a28:	61 50       	subi	r22, 0x01	; 1
    1a2a:	70 40       	sbci	r23, 0x00	; 0
    1a2c:	38 2f       	mov	r19, r24
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    1a2e:	61 15       	cp	r22, r1
    1a30:	71 05       	cpc	r23, r1
    1a32:	61 f7       	brne	.-40     	; 0x1a0c <usMBCRC16+0x8>
    1a34:	93 2f       	mov	r25, r19
    1a36:	80 e0       	ldi	r24, 0x00	; 0
    1a38:	30 e0       	ldi	r19, 0x00	; 0
    1a3a:	28 2b       	or	r18, r24
    1a3c:	39 2b       	or	r19, r25
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ucCRCHi ^ pgm_read_byte( &aucCRCHi[iIndex] );
        ucCRCHi = pgm_read_byte( &aucCRCLo[iIndex] );;
    }
    return ucCRCHi << 8 | ucCRCLo;
}
    1a3e:	c9 01       	movw	r24, r18
    1a40:	08 95       	ret

00001a42 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1a42:	10 92 8b 03 	sts	0x038B, r1
    return TRUE;
}
    1a46:	81 e0       	ldi	r24, 0x01	; 1
    1a48:	08 95       	ret

00001a4a <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1a4a:	91 e0       	ldi	r25, 0x01	; 1
    1a4c:	90 93 8b 03 	sts	0x038B, r25
    eQueuedEvent = eEvent;
    1a50:	80 93 8a 03 	sts	0x038A, r24
    return TRUE;
}
    1a54:	81 e0       	ldi	r24, 0x01	; 1
    1a56:	08 95       	ret

00001a58 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    1a58:	fc 01       	movw	r30, r24
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    1a5a:	80 91 8b 03 	lds	r24, 0x038B
    1a5e:	88 23       	and	r24, r24
    1a60:	31 f0       	breq	.+12     	; 0x1a6e <xMBPortEventGet+0x16>
    {
        *eEvent = eQueuedEvent;
    1a62:	80 91 8a 03 	lds	r24, 0x038A
    1a66:	80 83       	st	Z, r24
        xEventInQueue = FALSE;
    1a68:	10 92 8b 03 	sts	0x038B, r1
    1a6c:	81 e0       	ldi	r24, 0x01	; 1
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1a6e:	08 95       	ret

00001a70 <vMBPortSerialEnable>:

void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
#ifdef RTS_ENABLE
    UCSRB |= _BV( TXEN ) | _BV(TXCIE);
    1a70:	9a b1       	in	r25, 0x0a	; 10
    1a72:	98 64       	ori	r25, 0x48	; 72
    1a74:	9a b9       	out	0x0a, r25	; 10
#else
    UCSRB |= _BV( TXEN );
#endif

    if( xRxEnable )
    1a76:	88 23       	and	r24, r24
    1a78:	19 f0       	breq	.+6      	; 0x1a80 <vMBPortSerialEnable+0x10>
    {
        UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    1a7a:	8a b1       	in	r24, 0x0a	; 10
    1a7c:	80 69       	ori	r24, 0x90	; 144
    1a7e:	02 c0       	rjmp	.+4      	; 0x1a84 <vMBPortSerialEnable+0x14>
    }
    else
    {
        UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1a80:	8a b1       	in	r24, 0x0a	; 10
    1a82:	8f 76       	andi	r24, 0x6F	; 111
    1a84:	8a b9       	out	0x0a, r24	; 10
    }

    if( xTxEnable )
    1a86:	66 23       	and	r22, r22
    1a88:	29 f0       	breq	.+10     	; 0x1a94 <vMBPortSerialEnable+0x24>
    {
        UCSRB |= _BV( TXEN ) | _BV( UDRE );
    1a8a:	8a b1       	in	r24, 0x0a	; 10
    1a8c:	88 62       	ori	r24, 0x28	; 40
    1a8e:	8a b9       	out	0x0a, r24	; 10
#ifdef RTS_ENABLE
        RTS_HIGH;
    1a90:	1a 9a       	sbi	0x03, 2	; 3
    1a92:	08 95       	ret
#endif
    }
    else
    {
        UCSRB &= ~( _BV( UDRE ) );
    1a94:	55 98       	cbi	0x0a, 5	; 10
    1a96:	08 95       	ret

00001a98 <xMBPortSerialInit>:
    }
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    1a98:	cf 92       	push	r12
    1a9a:	df 92       	push	r13
    1a9c:	ef 92       	push	r14
    1a9e:	ff 92       	push	r15
    1aa0:	0f 93       	push	r16
    1aa2:	1f 93       	push	r17
    1aa4:	6a 01       	movw	r12, r20
    1aa6:	7b 01       	movw	r14, r22
    1aa8:	12 2f       	mov	r17, r18
	UCHAR ucUCSRC = 0;
	uint16_t uiBaudRate = 0;

	// F_CPU: 16.00 MHz
	switch( ulBaudRate ) {
    1aaa:	40 30       	cpi	r20, 0x00	; 0
    1aac:	86 e9       	ldi	r24, 0x96	; 150
    1aae:	58 07       	cpc	r21, r24
    1ab0:	80 e0       	ldi	r24, 0x00	; 0
    1ab2:	68 07       	cpc	r22, r24
    1ab4:	80 e0       	ldi	r24, 0x00	; 0
    1ab6:	78 07       	cpc	r23, r24
    1ab8:	09 f4       	brne	.+2      	; 0x1abc <xMBPortSerialInit+0x24>
    1aba:	9f c0       	rjmp	.+318    	; 0x1bfa <xMBPortSerialInit+0x162>
    1abc:	41 30       	cpi	r20, 0x01	; 1
    1abe:	86 e9       	ldi	r24, 0x96	; 150
    1ac0:	58 07       	cpc	r21, r24
    1ac2:	80 e0       	ldi	r24, 0x00	; 0
    1ac4:	68 07       	cpc	r22, r24
    1ac6:	80 e0       	ldi	r24, 0x00	; 0
    1ac8:	78 07       	cpc	r23, r24
    1aca:	08 f0       	brcs	.+2      	; 0x1ace <xMBPortSerialInit+0x36>
    1acc:	40 c0       	rjmp	.+128    	; 0x1b4e <xMBPortSerialInit+0xb6>
    1ace:	40 38       	cpi	r20, 0x80	; 128
    1ad0:	85 e2       	ldi	r24, 0x25	; 37
    1ad2:	58 07       	cpc	r21, r24
    1ad4:	80 e0       	ldi	r24, 0x00	; 0
    1ad6:	68 07       	cpc	r22, r24
    1ad8:	80 e0       	ldi	r24, 0x00	; 0
    1ada:	78 07       	cpc	r23, r24
    1adc:	09 f4       	brne	.+2      	; 0x1ae0 <xMBPortSerialInit+0x48>
    1ade:	81 c0       	rjmp	.+258    	; 0x1be2 <xMBPortSerialInit+0x14a>
    1ae0:	41 38       	cpi	r20, 0x81	; 129
    1ae2:	85 e2       	ldi	r24, 0x25	; 37
    1ae4:	58 07       	cpc	r21, r24
    1ae6:	80 e0       	ldi	r24, 0x00	; 0
    1ae8:	68 07       	cpc	r22, r24
    1aea:	80 e0       	ldi	r24, 0x00	; 0
    1aec:	78 07       	cpc	r23, r24
    1aee:	98 f4       	brcc	.+38     	; 0x1b16 <xMBPortSerialInit+0x7e>
    1af0:	40 36       	cpi	r20, 0x60	; 96
    1af2:	89 e0       	ldi	r24, 0x09	; 9
    1af4:	58 07       	cpc	r21, r24
    1af6:	80 e0       	ldi	r24, 0x00	; 0
    1af8:	68 07       	cpc	r22, r24
    1afa:	80 e0       	ldi	r24, 0x00	; 0
    1afc:	78 07       	cpc	r23, r24
    1afe:	09 f4       	brne	.+2      	; 0x1b02 <xMBPortSerialInit+0x6a>
    1b00:	6d c0       	rjmp	.+218    	; 0x1bdc <xMBPortSerialInit+0x144>
    1b02:	40 3c       	cpi	r20, 0xC0	; 192
    1b04:	82 e1       	ldi	r24, 0x12	; 18
    1b06:	58 07       	cpc	r21, r24
    1b08:	80 e0       	ldi	r24, 0x00	; 0
    1b0a:	68 07       	cpc	r22, r24
    1b0c:	80 e0       	ldi	r24, 0x00	; 0
    1b0e:	78 07       	cpc	r23, r24
    1b10:	09 f0       	breq	.+2      	; 0x1b14 <xMBPortSerialInit+0x7c>
    1b12:	85 c0       	rjmp	.+266    	; 0x1c1e <xMBPortSerialInit+0x186>
    1b14:	60 c0       	rjmp	.+192    	; 0x1bd6 <xMBPortSerialInit+0x13e>
    1b16:	40 30       	cpi	r20, 0x00	; 0
    1b18:	8b e4       	ldi	r24, 0x4B	; 75
    1b1a:	58 07       	cpc	r21, r24
    1b1c:	80 e0       	ldi	r24, 0x00	; 0
    1b1e:	68 07       	cpc	r22, r24
    1b20:	80 e0       	ldi	r24, 0x00	; 0
    1b22:	78 07       	cpc	r23, r24
    1b24:	09 f4       	brne	.+2      	; 0x1b28 <xMBPortSerialInit+0x90>
    1b26:	63 c0       	rjmp	.+198    	; 0x1bee <xMBPortSerialInit+0x156>
    1b28:	40 38       	cpi	r20, 0x80	; 128
    1b2a:	80 e7       	ldi	r24, 0x70	; 112
    1b2c:	58 07       	cpc	r21, r24
    1b2e:	80 e0       	ldi	r24, 0x00	; 0
    1b30:	68 07       	cpc	r22, r24
    1b32:	80 e0       	ldi	r24, 0x00	; 0
    1b34:	78 07       	cpc	r23, r24
    1b36:	09 f4       	brne	.+2      	; 0x1b3a <xMBPortSerialInit+0xa2>
    1b38:	5d c0       	rjmp	.+186    	; 0x1bf4 <xMBPortSerialInit+0x15c>
    1b3a:	40 34       	cpi	r20, 0x40	; 64
    1b3c:	88 e3       	ldi	r24, 0x38	; 56
    1b3e:	58 07       	cpc	r21, r24
    1b40:	80 e0       	ldi	r24, 0x00	; 0
    1b42:	68 07       	cpc	r22, r24
    1b44:	80 e0       	ldi	r24, 0x00	; 0
    1b46:	78 07       	cpc	r23, r24
    1b48:	09 f0       	breq	.+2      	; 0x1b4c <xMBPortSerialInit+0xb4>
    1b4a:	69 c0       	rjmp	.+210    	; 0x1c1e <xMBPortSerialInit+0x186>
    1b4c:	4d c0       	rjmp	.+154    	; 0x1be8 <xMBPortSerialInit+0x150>
    1b4e:	40 30       	cpi	r20, 0x00	; 0
    1b50:	84 e8       	ldi	r24, 0x84	; 132
    1b52:	58 07       	cpc	r21, r24
    1b54:	83 e0       	ldi	r24, 0x03	; 3
    1b56:	68 07       	cpc	r22, r24
    1b58:	80 e0       	ldi	r24, 0x00	; 0
    1b5a:	78 07       	cpc	r23, r24
    1b5c:	09 f4       	brne	.+2      	; 0x1b60 <xMBPortSerialInit+0xc8>
    1b5e:	71 c0       	rjmp	.+226    	; 0x1c42 <xMBPortSerialInit+0x1aa>
    1b60:	41 30       	cpi	r20, 0x01	; 1
    1b62:	84 e8       	ldi	r24, 0x84	; 132
    1b64:	58 07       	cpc	r21, r24
    1b66:	83 e0       	ldi	r24, 0x03	; 3
    1b68:	68 07       	cpc	r22, r24
    1b6a:	80 e0       	ldi	r24, 0x00	; 0
    1b6c:	78 07       	cpc	r23, r24
    1b6e:	d0 f4       	brcc	.+52     	; 0x1ba4 <xMBPortSerialInit+0x10c>
    1b70:	40 30       	cpi	r20, 0x00	; 0
    1b72:	8c e2       	ldi	r24, 0x2C	; 44
    1b74:	58 07       	cpc	r21, r24
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	68 07       	cpc	r22, r24
    1b7a:	80 e0       	ldi	r24, 0x00	; 0
    1b7c:	78 07       	cpc	r23, r24
    1b7e:	09 f4       	brne	.+2      	; 0x1b82 <xMBPortSerialInit+0xea>
    1b80:	42 c0       	rjmp	.+132    	; 0x1c06 <xMBPortSerialInit+0x16e>
    1b82:	40 30       	cpi	r20, 0x00	; 0
    1b84:	82 ec       	ldi	r24, 0xC2	; 194
    1b86:	58 07       	cpc	r21, r24
    1b88:	81 e0       	ldi	r24, 0x01	; 1
    1b8a:	68 07       	cpc	r22, r24
    1b8c:	80 e0       	ldi	r24, 0x00	; 0
    1b8e:	78 07       	cpc	r23, r24
    1b90:	e9 f1       	breq	.+122    	; 0x1c0c <xMBPortSerialInit+0x174>
    1b92:	40 30       	cpi	r20, 0x00	; 0
    1b94:	81 ee       	ldi	r24, 0xE1	; 225
    1b96:	58 07       	cpc	r21, r24
    1b98:	80 e0       	ldi	r24, 0x00	; 0
    1b9a:	68 07       	cpc	r22, r24
    1b9c:	80 e0       	ldi	r24, 0x00	; 0
    1b9e:	78 07       	cpc	r23, r24
    1ba0:	f1 f5       	brne	.+124    	; 0x1c1e <xMBPortSerialInit+0x186>
    1ba2:	2e c0       	rjmp	.+92     	; 0x1c00 <xMBPortSerialInit+0x168>
    1ba4:	40 32       	cpi	r20, 0x20	; 32
    1ba6:	81 ea       	ldi	r24, 0xA1	; 161
    1ba8:	58 07       	cpc	r21, r24
    1baa:	87 e0       	ldi	r24, 0x07	; 7
    1bac:	68 07       	cpc	r22, r24
    1bae:	80 e0       	ldi	r24, 0x00	; 0
    1bb0:	78 07       	cpc	r23, r24
    1bb2:	79 f1       	breq	.+94     	; 0x1c12 <xMBPortSerialInit+0x17a>
    1bb4:	40 34       	cpi	r20, 0x40	; 64
    1bb6:	82 e4       	ldi	r24, 0x42	; 66
    1bb8:	58 07       	cpc	r21, r24
    1bba:	8f e0       	ldi	r24, 0x0F	; 15
    1bbc:	68 07       	cpc	r22, r24
    1bbe:	80 e0       	ldi	r24, 0x00	; 0
    1bc0:	78 07       	cpc	r23, r24
    1bc2:	51 f1       	breq	.+84     	; 0x1c18 <xMBPortSerialInit+0x180>
    1bc4:	40 39       	cpi	r20, 0x90	; 144
    1bc6:	80 ed       	ldi	r24, 0xD0	; 208
    1bc8:	58 07       	cpc	r21, r24
    1bca:	83 e0       	ldi	r24, 0x03	; 3
    1bcc:	68 07       	cpc	r22, r24
    1bce:	80 e0       	ldi	r24, 0x00	; 0
    1bd0:	78 07       	cpc	r23, r24
    1bd2:	29 f5       	brne	.+74     	; 0x1c1e <xMBPortSerialInit+0x186>
    1bd4:	36 c0       	rjmp	.+108    	; 0x1c42 <xMBPortSerialInit+0x1aa>
    1bd6:	2f ec       	ldi	r18, 0xCF	; 207
    1bd8:	30 e0       	ldi	r19, 0x00	; 0
    1bda:	35 c0       	rjmp	.+106    	; 0x1c46 <xMBPortSerialInit+0x1ae>
    1bdc:	20 ea       	ldi	r18, 0xA0	; 160
    1bde:	31 e0       	ldi	r19, 0x01	; 1
    1be0:	32 c0       	rjmp	.+100    	; 0x1c46 <xMBPortSerialInit+0x1ae>
    1be2:	27 e6       	ldi	r18, 0x67	; 103
    1be4:	30 e0       	ldi	r19, 0x00	; 0
    1be6:	2f c0       	rjmp	.+94     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 2400: uiBaudRate = 416; break;
	case 4800: uiBaudRate = 207; break;
	case 9600: uiBaudRate = 103; break;
    1be8:	24 e4       	ldi	r18, 0x44	; 68
    1bea:	30 e0       	ldi	r19, 0x00	; 0
    1bec:	2c c0       	rjmp	.+88     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 14400: uiBaudRate = 68; break;
    1bee:	23 e3       	ldi	r18, 0x33	; 51
    1bf0:	30 e0       	ldi	r19, 0x00	; 0
    1bf2:	29 c0       	rjmp	.+82     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 19200: uiBaudRate = 51; break;
    1bf4:	22 e2       	ldi	r18, 0x22	; 34
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	26 c0       	rjmp	.+76     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 28800: uiBaudRate = 34; break;
    1bfa:	29 e1       	ldi	r18, 0x19	; 25
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	23 c0       	rjmp	.+70     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 38400: uiBaudRate = 25; break;
    1c00:	20 e1       	ldi	r18, 0x10	; 16
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	20 c0       	rjmp	.+64     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 57600: uiBaudRate = 16; break;
    1c06:	2c e0       	ldi	r18, 0x0C	; 12
    1c08:	30 e0       	ldi	r19, 0x00	; 0
    1c0a:	1d c0       	rjmp	.+58     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 76800: uiBaudRate = 12; break;
    1c0c:	28 e0       	ldi	r18, 0x08	; 8
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	1a c0       	rjmp	.+52     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 115200: uiBaudRate = 8; break;
    1c12:	21 e0       	ldi	r18, 0x01	; 1
    1c14:	30 e0       	ldi	r19, 0x00	; 0
    1c16:	17 c0       	rjmp	.+46     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 230400: uiBaudRate = 3; break;
	case 250000: uiBaudRate = 3; break;
	case 500000: uiBaudRate = 1; break;
    1c18:	20 e0       	ldi	r18, 0x00	; 0
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	14 c0       	rjmp	.+40     	; 0x1c46 <xMBPortSerialInit+0x1ae>
	case 1000000: uiBaudRate = 0; break;
	default: uiBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1c1e:	84 e0       	ldi	r24, 0x04	; 4
    1c20:	cc 0c       	add	r12, r12
    1c22:	dd 1c       	adc	r13, r13
    1c24:	ee 1c       	adc	r14, r14
    1c26:	ff 1c       	adc	r15, r15
    1c28:	8a 95       	dec	r24
    1c2a:	d1 f7       	brne	.-12     	; 0x1c20 <xMBPortSerialInit+0x188>
    1c2c:	60 e0       	ldi	r22, 0x00	; 0
    1c2e:	74 e2       	ldi	r23, 0x24	; 36
    1c30:	84 ef       	ldi	r24, 0xF4	; 244
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	a7 01       	movw	r20, r14
    1c36:	96 01       	movw	r18, r12
    1c38:	0e 94 28 18 	call	0x3050	; 0x3050 <__udivmodsi4>
    1c3c:	21 50       	subi	r18, 0x01	; 1
    1c3e:	30 40       	sbci	r19, 0x00	; 0
    1c40:	02 c0       	rjmp	.+4      	; 0x1c46 <xMBPortSerialInit+0x1ae>
    1c42:	23 e0       	ldi	r18, 0x03	; 3
    1c44:	30 e0       	ldi	r19, 0x00	; 0
	}

	UBRRH = uiBaudRate>>8;
    1c46:	30 93 90 00 	sts	0x0090, r19
	UBRRL = uiBaudRate;
    1c4a:	29 b9       	out	0x09, r18	; 9

	switch ( eParity ) {
    1c4c:	01 30       	cpi	r16, 0x01	; 1
    1c4e:	31 f0       	breq	.+12     	; 0x1c5c <xMBPortSerialInit+0x1c4>
    1c50:	02 30       	cpi	r16, 0x02	; 2
    1c52:	11 f4       	brne	.+4      	; 0x1c58 <xMBPortSerialInit+0x1c0>
    1c54:	80 e2       	ldi	r24, 0x20	; 32
    1c56:	03 c0       	rjmp	.+6      	; 0x1c5e <xMBPortSerialInit+0x1c6>
    1c58:	80 e0       	ldi	r24, 0x00	; 0
    1c5a:	01 c0       	rjmp	.+2      	; 0x1c5e <xMBPortSerialInit+0x1c6>
    1c5c:	80 e3       	ldi	r24, 0x30	; 48
	 break;
	case MB_PAR_NONE:
	 break;
	}

	switch ( ucDataBits ) {
    1c5e:	17 30       	cpi	r17, 0x07	; 7
    1c60:	21 f0       	breq	.+8      	; 0x1c6a <xMBPortSerialInit+0x1d2>
    1c62:	18 30       	cpi	r17, 0x08	; 8
    1c64:	19 f4       	brne	.+6      	; 0x1c6c <xMBPortSerialInit+0x1d4>
	case 8:
		ucUCSRC |= _BV( UCSZ_1 ) | _BV( UCSZ_0 );
    1c66:	86 60       	ori	r24, 0x06	; 6
    1c68:	01 c0       	rjmp	.+2      	; 0x1c6c <xMBPortSerialInit+0x1d4>
	 break;
	case 7:
		ucUCSRC |= _BV( UCSZ_1 );
    1c6a:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
	UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
	UCSRC = ucUCSRC | _BV(USBS_0);
    1c6c:	88 60       	ori	r24, 0x08	; 8
    1c6e:	80 93 95 00 	sts	0x0095, r24
#endif

	vMBPortSerialEnable( FALSE, FALSE );
    1c72:	80 e0       	ldi	r24, 0x00	; 0
    1c74:	60 e0       	ldi	r22, 0x00	; 0
    1c76:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <vMBPortSerialEnable>

#ifdef RTS_ENABLE
	RTS_INIT;
    1c7a:	12 9a       	sbi	0x02, 2	; 2
    1c7c:	1a 98       	cbi	0x03, 2	; 3
#endif
	return TRUE;
}
    1c7e:	81 e0       	ldi	r24, 0x01	; 1
    1c80:	1f 91       	pop	r17
    1c82:	0f 91       	pop	r16
    1c84:	ff 90       	pop	r15
    1c86:	ef 90       	pop	r14
    1c88:	df 90       	pop	r13
    1c8a:	cf 90       	pop	r12
    1c8c:	08 95       	ret

00001c8e <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
    UDR = ucByte;
    1c8e:	8c b9       	out	0x0c, r24	; 12
    return TRUE;
}
    1c90:	81 e0       	ldi	r24, 0x01	; 1
    1c92:	08 95       	ret

00001c94 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    1c94:	fc 01       	movw	r30, r24
    *pucByte = UDR;
    1c96:	8c b1       	in	r24, 0x0c	; 12
    1c98:	80 83       	st	Z, r24
    return TRUE;
}
    1c9a:	81 e0       	ldi	r24, 0x01	; 1
    1c9c:	08 95       	ret

00001c9e <vMBPortTimersEnable>:
}

inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    1c9e:	1d bc       	out	0x2d, r1	; 45
    1ca0:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    1ca2:	20 91 8c 03 	lds	r18, 0x038C
    1ca6:	30 91 8d 03 	lds	r19, 0x038D
    1caa:	21 15       	cp	r18, r1
    1cac:	31 05       	cpc	r19, r1
    1cae:	29 f0       	breq	.+10     	; 0x1cba <vMBPortTimersEnable+0x1c>
    {
        TIMSK1 |= _BV( OCIE1A );
    1cb0:	87 b7       	in	r24, 0x37	; 55
    1cb2:	80 61       	ori	r24, 0x10	; 16
    1cb4:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    1cb6:	3b bd       	out	0x2b, r19	; 43
    1cb8:	2a bd       	out	0x2a, r18	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    1cba:	8e b5       	in	r24, 0x2e	; 46
    1cbc:	85 60       	ori	r24, 0x05	; 5
    1cbe:	8e bd       	out	0x2e, r24	; 46
}
    1cc0:	08 95       	ret

00001cc2 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    1cc2:	8e b5       	in	r24, 0x2e	; 46
    1cc4:	8a 7f       	andi	r24, 0xFA	; 250
    1cc6:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    1cc8:	87 b7       	in	r24, 0x37	; 55
    1cca:	8f 7e       	andi	r24, 0xEF	; 239
    1ccc:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    1cce:	86 b7       	in	r24, 0x36	; 54
    1cd0:	80 61       	ori	r24, 0x10	; 16
    1cd2:	86 bf       	out	0x36, r24	; 54
}
    1cd4:	08 95       	ret

00001cd6 <xMBPortTimersInit>:
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta = ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    1cd6:	a0 e0       	ldi	r26, 0x00	; 0
    1cd8:	b0 e0       	ldi	r27, 0x00	; 0
    1cda:	bc 01       	movw	r22, r24
    1cdc:	cd 01       	movw	r24, r26
    1cde:	29 e0       	ldi	r18, 0x09	; 9
    1ce0:	3d e3       	ldi	r19, 0x3D	; 61
    1ce2:	40 e0       	ldi	r20, 0x00	; 0
    1ce4:	50 e0       	ldi	r21, 0x00	; 0
    1ce6:	0e 94 09 18 	call	0x3012	; 0x3012 <__mulsi3>
    1cea:	20 e2       	ldi	r18, 0x20	; 32
    1cec:	3e e4       	ldi	r19, 0x4E	; 78
    1cee:	40 e0       	ldi	r20, 0x00	; 0
    1cf0:	50 e0       	ldi	r21, 0x00	; 0
    1cf2:	0e 94 28 18 	call	0x3050	; 0x3050 <__udivmodsi4>
    1cf6:	30 93 8d 03 	sts	0x038D, r19
    1cfa:	20 93 8c 03 	sts	0x038C, r18

    TCCR1A = 0x00;
    1cfe:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1d00:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    1d02:	10 92 7a 00 	sts	0x007A, r1

    vMBPortTimersDisable(  );
    1d06:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <vMBPortTimersDisable>

    return TRUE;
}
    1d0a:	81 e0       	ldi	r24, 0x01	; 1
    1d0c:	08 95       	ret

00001d0e <__vector_12>:
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
}

SIGNAL( SIG_OUTPUT_COMPARE1A )
{
    1d0e:	1f 92       	push	r1
    1d10:	0f 92       	push	r0
    1d12:	0f b6       	in	r0, 0x3f	; 63
    1d14:	0f 92       	push	r0
    1d16:	0b b6       	in	r0, 0x3b	; 59
    1d18:	0f 92       	push	r0
    1d1a:	11 24       	eor	r1, r1
    1d1c:	2f 93       	push	r18
    1d1e:	3f 93       	push	r19
    1d20:	4f 93       	push	r20
    1d22:	5f 93       	push	r21
    1d24:	6f 93       	push	r22
    1d26:	7f 93       	push	r23
    1d28:	8f 93       	push	r24
    1d2a:	9f 93       	push	r25
    1d2c:	af 93       	push	r26
    1d2e:	bf 93       	push	r27
    1d30:	ef 93       	push	r30
    1d32:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1d34:	e0 91 08 07 	lds	r30, 0x0708
    1d38:	f0 91 09 07 	lds	r31, 0x0709
    1d3c:	09 95       	icall
}
    1d3e:	ff 91       	pop	r31
    1d40:	ef 91       	pop	r30
    1d42:	bf 91       	pop	r27
    1d44:	af 91       	pop	r26
    1d46:	9f 91       	pop	r25
    1d48:	8f 91       	pop	r24
    1d4a:	7f 91       	pop	r23
    1d4c:	6f 91       	pop	r22
    1d4e:	5f 91       	pop	r21
    1d50:	4f 91       	pop	r20
    1d52:	3f 91       	pop	r19
    1d54:	2f 91       	pop	r18
    1d56:	0f 90       	pop	r0
    1d58:	0b be       	out	0x3b, r0	; 59
    1d5a:	0f 90       	pop	r0
    1d5c:	0f be       	out	0x3f, r0	; 63
    1d5e:	0f 90       	pop	r0
    1d60:	1f 90       	pop	r1
    1d62:	18 95       	reti

00001d64 <eMBRegisterCB>:
}
#endif

eMBErrorCode
eMBRegisterCB( UCHAR ucFunctionCode, pxMBFunctionHandler pxHandler )
{
    1d64:	48 2f       	mov	r20, r24
    int             i;
    eMBErrorCode    eStatus;

    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    1d66:	18 16       	cp	r1, r24
    1d68:	14 f0       	brlt	.+4      	; 0x1d6e <eMBRegisterCB+0xa>
    1d6a:	82 e0       	ldi	r24, 0x02	; 2
    1d6c:	08 95       	ret
    {
        ENTER_CRITICAL_SECTION(  );
    1d6e:	f8 94       	cli
        if( pxHandler != NULL )
    1d70:	61 15       	cp	r22, r1
    1d72:	71 05       	cpc	r23, r1
    1d74:	f9 f0       	breq	.+62     	; 0x1db4 <eMBRegisterCB+0x50>
    1d76:	e5 e0       	ldi	r30, 0x05	; 5
    1d78:	f1 e0       	ldi	r31, 0x01	; 1
    1d7a:	80 e0       	ldi	r24, 0x00	; 0
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( ( xFuncHandlers[i].pxHandler == NULL ) ||
    1d7e:	20 81       	ld	r18, Z
    1d80:	31 81       	ldd	r19, Z+1	; 0x01
    1d82:	21 15       	cp	r18, r1
    1d84:	31 05       	cpc	r19, r1
    1d86:	19 f0       	breq	.+6      	; 0x1d8e <eMBRegisterCB+0x2a>
    1d88:	26 17       	cp	r18, r22
    1d8a:	37 07       	cpc	r19, r23
    1d8c:	69 f4       	brne	.+26     	; 0x1da8 <eMBRegisterCB+0x44>
                    ( xFuncHandlers[i].pxHandler == pxHandler ) )
                {
                    xFuncHandlers[i].ucFunctionCode = ucFunctionCode;
    1d8e:	fc 01       	movw	r30, r24
    1d90:	ee 0f       	add	r30, r30
    1d92:	ff 1f       	adc	r31, r31
    1d94:	e8 0f       	add	r30, r24
    1d96:	f9 1f       	adc	r31, r25
    1d98:	ec 5f       	subi	r30, 0xFC	; 252
    1d9a:	fe 4f       	sbci	r31, 0xFE	; 254
    1d9c:	40 83       	st	Z, r20
                    xFuncHandlers[i].pxHandler = pxHandler;
    1d9e:	72 83       	std	Z+2, r23	; 0x02
    1da0:	61 83       	std	Z+1, r22	; 0x01
                    break;
                }
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
    1da2:	40 97       	sbiw	r24, 0x10	; 16
    1da4:	11 f5       	brne	.+68     	; 0x1dea <eMBRegisterCB+0x86>
    1da6:	1f c0       	rjmp	.+62     	; 0x1de6 <eMBRegisterCB+0x82>
    if( ( 0 < ucFunctionCode ) && ( ucFunctionCode <= 127 ) )
    {
        ENTER_CRITICAL_SECTION(  );
        if( pxHandler != NULL )
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1da8:	01 96       	adiw	r24, 0x01	; 1
    1daa:	33 96       	adiw	r30, 0x03	; 3
    1dac:	80 31       	cpi	r24, 0x10	; 16
    1dae:	91 05       	cpc	r25, r1
    1db0:	31 f7       	brne	.-52     	; 0x1d7e <eMBRegisterCB+0x1a>
    1db2:	19 c0       	rjmp	.+50     	; 0x1de6 <eMBRegisterCB+0x82>
    1db4:	e4 e0       	ldi	r30, 0x04	; 4
    1db6:	f1 e0       	ldi	r31, 0x01	; 1
    1db8:	20 e0       	ldi	r18, 0x00	; 0
    1dba:	30 e0       	ldi	r19, 0x00	; 0
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1dbc:	80 81       	ld	r24, Z
    1dbe:	84 17       	cp	r24, r20
    1dc0:	59 f4       	brne	.+22     	; 0x1dd8 <eMBRegisterCB+0x74>
                {
                    xFuncHandlers[i].ucFunctionCode = 0;
    1dc2:	f9 01       	movw	r30, r18
    1dc4:	ee 0f       	add	r30, r30
    1dc6:	ff 1f       	adc	r31, r31
    1dc8:	e2 0f       	add	r30, r18
    1dca:	f3 1f       	adc	r31, r19
    1dcc:	ec 5f       	subi	r30, 0xFC	; 252
    1dce:	fe 4f       	sbci	r31, 0xFE	; 254
    1dd0:	10 82       	st	Z, r1
                    xFuncHandlers[i].pxHandler = NULL;
    1dd2:	12 82       	std	Z+2, r1	; 0x02
    1dd4:	11 82       	std	Z+1, r1	; 0x01
    1dd6:	09 c0       	rjmp	.+18     	; 0x1dea <eMBRegisterCB+0x86>
            }
            eStatus = ( i != MB_FUNC_HANDLERS_MAX ) ? MB_ENOERR : MB_ENORES;
        }
        else
        {
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1dd8:	2f 5f       	subi	r18, 0xFF	; 255
    1dda:	3f 4f       	sbci	r19, 0xFF	; 255
    1ddc:	33 96       	adiw	r30, 0x03	; 3
    1dde:	20 31       	cpi	r18, 0x10	; 16
    1de0:	31 05       	cpc	r19, r1
    1de2:	61 f7       	brne	.-40     	; 0x1dbc <eMBRegisterCB+0x58>
    1de4:	02 c0       	rjmp	.+4      	; 0x1dea <eMBRegisterCB+0x86>
    1de6:	84 e0       	ldi	r24, 0x04	; 4
    1de8:	01 c0       	rjmp	.+2      	; 0x1dec <eMBRegisterCB+0x88>
    1dea:	80 e0       	ldi	r24, 0x00	; 0
                }
            }
            /* Remove can't fail. */
            eStatus = MB_ENOERR;
        }
        EXIT_CRITICAL_SECTION(  );
    1dec:	78 94       	sei
    else
    {
        eStatus = MB_EINVAL;
    }
    return eStatus;
}
    1dee:	08 95       	ret

00001df0 <eMBClose>:
eMBErrorCode
eMBClose( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1df0:	80 91 03 01 	lds	r24, 0x0103
    1df4:	81 30       	cpi	r24, 0x01	; 1
    1df6:	11 f0       	breq	.+4      	; 0x1dfc <eMBClose+0xc>
    1df8:	86 e0       	ldi	r24, 0x06	; 6
    1dfa:	08 95       	ret
    {
        if( pvMBFrameCloseCur != NULL )
    1dfc:	e0 91 9f 03 	lds	r30, 0x039F
    1e00:	f0 91 a0 03 	lds	r31, 0x03A0
    1e04:	30 97       	sbiw	r30, 0x00	; 0
    1e06:	11 f4       	brne	.+4      	; 0x1e0c <eMBClose+0x1c>
    1e08:	80 e0       	ldi	r24, 0x00	; 0
    1e0a:	08 95       	ret
        {
            pvMBFrameCloseCur(  );
    1e0c:	09 95       	icall
    1e0e:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e10:	08 95       	ret

00001e12 <eMBEnable>:
eMBErrorCode
eMBEnable( void )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    1e12:	80 91 03 01 	lds	r24, 0x0103
    1e16:	81 30       	cpi	r24, 0x01	; 1
    1e18:	11 f0       	breq	.+4      	; 0x1e1e <eMBEnable+0xc>
    1e1a:	86 e0       	ldi	r24, 0x06	; 6
    1e1c:	08 95       	ret
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
    1e1e:	e0 91 99 03 	lds	r30, 0x0399
    1e22:	f0 91 9a 03 	lds	r31, 0x039A
    1e26:	09 95       	icall
        eMBState = STATE_ENABLED;
    1e28:	10 92 03 01 	sts	0x0103, r1
    1e2c:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e2e:	08 95       	ret

00001e30 <eMBDisable>:
eMBErrorCode
eMBDisable( void )
{
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
    1e30:	80 91 03 01 	lds	r24, 0x0103
    1e34:	88 23       	and	r24, r24
    1e36:	51 f4       	brne	.+20     	; 0x1e4c <eMBDisable+0x1c>
    {
        pvMBFrameStopCur(  );
    1e38:	e0 91 9b 03 	lds	r30, 0x039B
    1e3c:	f0 91 9c 03 	lds	r31, 0x039C
    1e40:	09 95       	icall
        eMBState = STATE_DISABLED;
    1e42:	81 e0       	ldi	r24, 0x01	; 1
    1e44:	80 93 03 01 	sts	0x0103, r24
    1e48:	80 e0       	ldi	r24, 0x00	; 0
    1e4a:	08 95       	ret
        eStatus = MB_ENOERR;
    }
    else if( eMBState == STATE_DISABLED )
    1e4c:	81 30       	cpi	r24, 0x01	; 1
    1e4e:	11 f0       	breq	.+4      	; 0x1e54 <eMBDisable+0x24>
    1e50:	86 e0       	ldi	r24, 0x06	; 6
    1e52:	08 95       	ret
    1e54:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
    1e56:	08 95       	ret

00001e58 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
    1e58:	df 93       	push	r29
    1e5a:	cf 93       	push	r28
    1e5c:	0f 92       	push	r0
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1e62:	80 91 03 01 	lds	r24, 0x0103
    1e66:	88 23       	and	r24, r24
    1e68:	11 f0       	breq	.+4      	; 0x1e6e <eMBPoll+0x16>
    1e6a:	86 e0       	ldi	r24, 0x06	; 6
    1e6c:	7c c0       	rjmp	.+248    	; 0x1f66 <eMBPoll+0x10e>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1e6e:	ce 01       	movw	r24, r28
    1e70:	01 96       	adiw	r24, 0x01	; 1
    1e72:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <xMBPortEventGet>
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	09 f0       	breq	.+2      	; 0x1e7c <eMBPoll+0x24>
    1e7a:	74 c0       	rjmp	.+232    	; 0x1f64 <eMBPoll+0x10c>
    {
        switch ( eEvent )
    1e7c:	99 81       	ldd	r25, Y+1	; 0x01
    1e7e:	91 30       	cpi	r25, 0x01	; 1
    1e80:	21 f0       	breq	.+8      	; 0x1e8a <eMBPoll+0x32>
    1e82:	92 30       	cpi	r25, 0x02	; 2
    1e84:	09 f0       	breq	.+2      	; 0x1e88 <eMBPoll+0x30>
    1e86:	6e c0       	rjmp	.+220    	; 0x1f64 <eMBPoll+0x10c>
    1e88:	1b c0       	rjmp	.+54     	; 0x1ec0 <eMBPoll+0x68>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    1e8a:	e0 91 9d 03 	lds	r30, 0x039D
    1e8e:	f0 91 9e 03 	lds	r31, 0x039E
    1e92:	82 e9       	ldi	r24, 0x92	; 146
    1e94:	93 e0       	ldi	r25, 0x03	; 3
    1e96:	63 e9       	ldi	r22, 0x93	; 147
    1e98:	73 e0       	ldi	r23, 0x03	; 3
    1e9a:	4f e8       	ldi	r20, 0x8F	; 143
    1e9c:	53 e0       	ldi	r21, 0x03	; 3
    1e9e:	09 95       	icall
            if( eStatus == MB_ENOERR )
    1ea0:	88 23       	and	r24, r24
    1ea2:	09 f0       	breq	.+2      	; 0x1ea6 <eMBPoll+0x4e>
    1ea4:	5f c0       	rjmp	.+190    	; 0x1f64 <eMBPoll+0x10c>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    1ea6:	90 91 92 03 	lds	r25, 0x0392
    1eaa:	80 91 95 03 	lds	r24, 0x0395
    1eae:	98 17       	cp	r25, r24
    1eb0:	19 f0       	breq	.+6      	; 0x1eb8 <eMBPoll+0x60>
    1eb2:	99 23       	and	r25, r25
    1eb4:	09 f0       	breq	.+2      	; 0x1eb8 <eMBPoll+0x60>
    1eb6:	56 c0       	rjmp	.+172    	; 0x1f64 <eMBPoll+0x10c>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1eb8:	82 e0       	ldi	r24, 0x02	; 2
    1eba:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <xMBPortEventPost>
    1ebe:	52 c0       	rjmp	.+164    	; 0x1f64 <eMBPoll+0x10c>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    1ec0:	a0 91 93 03 	lds	r26, 0x0393
    1ec4:	b0 91 94 03 	lds	r27, 0x0394
    1ec8:	3c 91       	ld	r19, X
    1eca:	30 93 91 03 	sts	0x0391, r19
            eException = MB_EX_ILLEGAL_FUNCTION;
    1ece:	80 93 8e 03 	sts	0x038E, r24
    1ed2:	e4 e0       	ldi	r30, 0x04	; 4
    1ed4:	f1 e0       	ldi	r31, 0x01	; 1
    1ed6:	80 e0       	ldi	r24, 0x00	; 0
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    1eda:	20 81       	ld	r18, Z
    1edc:	22 23       	and	r18, r18
    1ede:	c1 f0       	breq	.+48     	; 0x1f10 <eMBPoll+0xb8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    1ee0:	23 17       	cp	r18, r19
    1ee2:	89 f4       	brne	.+34     	; 0x1f06 <eMBPoll+0xae>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    1ee4:	fc 01       	movw	r30, r24
    1ee6:	ee 0f       	add	r30, r30
    1ee8:	ff 1f       	adc	r31, r31
    1eea:	e8 0f       	add	r30, r24
    1eec:	f9 1f       	adc	r31, r25
    1eee:	ec 5f       	subi	r30, 0xFC	; 252
    1ef0:	fe 4f       	sbci	r31, 0xFE	; 254
    1ef2:	01 80       	ldd	r0, Z+1	; 0x01
    1ef4:	f2 81       	ldd	r31, Z+2	; 0x02
    1ef6:	e0 2d       	mov	r30, r0
    1ef8:	cd 01       	movw	r24, r26
    1efa:	6f e8       	ldi	r22, 0x8F	; 143
    1efc:	73 e0       	ldi	r23, 0x03	; 3
    1efe:	09 95       	icall
    1f00:	80 93 8e 03 	sts	0x038E, r24
    1f04:	05 c0       	rjmp	.+10     	; 0x1f10 <eMBPoll+0xb8>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    1f06:	01 96       	adiw	r24, 0x01	; 1
    1f08:	33 96       	adiw	r30, 0x03	; 3
    1f0a:	80 31       	cpi	r24, 0x10	; 16
    1f0c:	91 05       	cpc	r25, r1
    1f0e:	29 f7       	brne	.-54     	; 0x1eda <eMBPoll+0x82>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    1f10:	80 91 92 03 	lds	r24, 0x0392
    1f14:	88 23       	and	r24, r24
    1f16:	31 f1       	breq	.+76     	; 0x1f64 <eMBPoll+0x10c>
            {
                if( eException != MB_EX_NONE )
    1f18:	90 91 8e 03 	lds	r25, 0x038E
    1f1c:	99 23       	and	r25, r25
    1f1e:	99 f0       	breq	.+38     	; 0x1f46 <eMBPoll+0xee>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    1f20:	e0 91 93 03 	lds	r30, 0x0393
    1f24:	f0 91 94 03 	lds	r31, 0x0394
    1f28:	80 91 91 03 	lds	r24, 0x0391
    1f2c:	80 68       	ori	r24, 0x80	; 128
    1f2e:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
    1f30:	e0 91 93 03 	lds	r30, 0x0393
    1f34:	f0 91 94 03 	lds	r31, 0x0394
    1f38:	91 83       	std	Z+1, r25	; 0x01
    1f3a:	82 e0       	ldi	r24, 0x02	; 2
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    1f3e:	90 93 90 03 	sts	0x0390, r25
    1f42:	80 93 8f 03 	sts	0x038F, r24
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    1f46:	60 91 93 03 	lds	r22, 0x0393
    1f4a:	70 91 94 03 	lds	r23, 0x0394
    1f4e:	40 91 8f 03 	lds	r20, 0x038F
    1f52:	50 91 90 03 	lds	r21, 0x0390
    1f56:	e0 91 97 03 	lds	r30, 0x0397
    1f5a:	f0 91 98 03 	lds	r31, 0x0398
    1f5e:	80 91 95 03 	lds	r24, 0x0395
    1f62:	09 95       	icall
    1f64:	80 e0       	ldi	r24, 0x00	; 0
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    1f66:	0f 90       	pop	r0
    1f68:	cf 91       	pop	r28
    1f6a:	df 91       	pop	r29
    1f6c:	08 95       	ret

00001f6e <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    1f6e:	ef 92       	push	r14
    1f70:	ff 92       	push	r15
    1f72:	0f 93       	push	r16
    1f74:	1f 93       	push	r17
    1f76:	f8 2e       	mov	r15, r24
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    1f78:	86 2f       	mov	r24, r22
    1f7a:	81 50       	subi	r24, 0x01	; 1
    1f7c:	87 3f       	cpi	r24, 0xF7	; 247
    1f7e:	08 f0       	brcs	.+2      	; 0x1f82 <eMBInit+0x14>
    1f80:	83 c0       	rjmp	.+262    	; 0x2088 <eMBInit+0x11a>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
    1f82:	60 93 95 03 	sts	0x0395, r22

        switch ( eMode )
    1f86:	ff 20       	and	r15, r15
    1f88:	29 f0       	breq	.+10     	; 0x1f94 <eMBInit+0x26>
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	f8 16       	cp	r15, r24
    1f8e:	09 f0       	breq	.+2      	; 0x1f92 <eMBInit+0x24>
    1f90:	7b c0       	rjmp	.+246    	; 0x2088 <eMBInit+0x11a>
    1f92:	36 c0       	rjmp	.+108    	; 0x2000 <eMBInit+0x92>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
    1f94:	87 ef       	ldi	r24, 0xF7	; 247
    1f96:	96 e0       	ldi	r25, 0x06	; 6
    1f98:	90 93 9a 03 	sts	0x039A, r25
    1f9c:	80 93 99 03 	sts	0x0399, r24
            pvMBFrameStopCur = eMBRTUStop;
    1fa0:	8a e6       	ldi	r24, 0x6A	; 106
    1fa2:	96 e0       	ldi	r25, 0x06	; 6
    1fa4:	90 93 9c 03 	sts	0x039C, r25
    1fa8:	80 93 9b 03 	sts	0x039B, r24
            peMBFrameSendCur = eMBRTUSend;
    1fac:	82 e0       	ldi	r24, 0x02	; 2
    1fae:	97 e0       	ldi	r25, 0x07	; 7
    1fb0:	90 93 98 03 	sts	0x0398, r25
    1fb4:	80 93 97 03 	sts	0x0397, r24
            peMBFrameReceiveCur = eMBRTUReceive;
    1fb8:	8f e4       	ldi	r24, 0x4F	; 79
    1fba:	97 e0       	ldi	r25, 0x07	; 7
    1fbc:	90 93 9e 03 	sts	0x039E, r25
    1fc0:	80 93 9d 03 	sts	0x039D, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    1fc4:	10 92 a0 03 	sts	0x03A0, r1
    1fc8:	10 92 9f 03 	sts	0x039F, r1
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    1fcc:	8e ea       	ldi	r24, 0xAE	; 174
    1fce:	96 e0       	ldi	r25, 0x06	; 6
    1fd0:	90 93 0b 07 	sts	0x070B, r25
    1fd4:	80 93 0a 07 	sts	0x070A, r24
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    1fd8:	83 e7       	ldi	r24, 0x73	; 115
    1fda:	96 e0       	ldi	r25, 0x06	; 6
    1fdc:	90 93 07 07 	sts	0x0707, r25
    1fe0:	80 93 06 07 	sts	0x0706, r24
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    1fe4:	83 e5       	ldi	r24, 0x53	; 83
    1fe6:	96 e0       	ldi	r25, 0x06	; 6
    1fe8:	90 93 09 07 	sts	0x0709, r25
    1fec:	80 93 08 07 	sts	0x0708, r24

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    1ff0:	86 2f       	mov	r24, r22
    1ff2:	64 2f       	mov	r22, r20
    1ff4:	a9 01       	movw	r20, r18
    1ff6:	98 01       	movw	r18, r16
    1ff8:	0e 2d       	mov	r16, r14
    1ffa:	0e 94 84 07 	call	0xf08	; 0xf08 <eMBRTUInit>
    1ffe:	35 c0       	rjmp	.+106    	; 0x206a <eMBInit+0xfc>
            break;
#endif
#if MB_ASCII_ENABLED > 0
        case MB_ASCII:
            pvMBFrameStartCur = eMBASCIIStart;
    2000:	8f ed       	ldi	r24, 0xDF	; 223
    2002:	98 e0       	ldi	r25, 0x08	; 8
    2004:	90 93 9a 03 	sts	0x039A, r25
    2008:	80 93 99 03 	sts	0x0399, r24
            pvMBFrameStopCur = eMBASCIIStop;
    200c:	86 ed       	ldi	r24, 0xD6	; 214
    200e:	98 e0       	ldi	r25, 0x08	; 8
    2010:	90 93 9c 03 	sts	0x039C, r25
    2014:	80 93 9b 03 	sts	0x039B, r24
            peMBFrameSendCur = eMBASCIISend;
    2018:	82 e9       	ldi	r24, 0x92	; 146
    201a:	98 e0       	ldi	r25, 0x08	; 8
    201c:	90 93 98 03 	sts	0x0398, r25
    2020:	80 93 97 03 	sts	0x0397, r24
            peMBFrameReceiveCur = eMBASCIIReceive;
    2024:	8d eb       	ldi	r24, 0xBD	; 189
    2026:	97 e0       	ldi	r25, 0x07	; 7
    2028:	90 93 9e 03 	sts	0x039E, r25
    202c:	80 93 9d 03 	sts	0x039D, r24
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    2030:	10 92 a0 03 	sts	0x03A0, r1
    2034:	10 92 9f 03 	sts	0x039F, r1
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    2038:	8b ee       	ldi	r24, 0xEB	; 235
    203a:	98 e0       	ldi	r25, 0x08	; 8
    203c:	90 93 0b 07 	sts	0x070B, r25
    2040:	80 93 0a 07 	sts	0x070A, r24
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    2044:	8f ef       	ldi	r24, 0xFF	; 255
    2046:	97 e0       	ldi	r25, 0x07	; 7
    2048:	90 93 07 07 	sts	0x0707, r25
    204c:	80 93 06 07 	sts	0x0706, r24
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    2050:	84 ef       	ldi	r24, 0xF4	; 244
    2052:	97 e0       	ldi	r25, 0x07	; 7
    2054:	90 93 09 07 	sts	0x0709, r25
    2058:	80 93 08 07 	sts	0x0708, r24

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    205c:	86 2f       	mov	r24, r22
    205e:	64 2f       	mov	r22, r20
    2060:	a9 01       	movw	r20, r18
    2062:	98 01       	movw	r18, r16
    2064:	0e 2d       	mov	r16, r14
    2066:	0e 94 83 09 	call	0x1306	; 0x1306 <eMBASCIIInit>
    206a:	18 2f       	mov	r17, r24
#endif
        default:
            eStatus = MB_EINVAL;
        }

        if( eStatus == MB_ENOERR )
    206c:	88 23       	and	r24, r24
    206e:	69 f4       	brne	.+26     	; 0x208a <eMBInit+0x11c>
        {
            if( !xMBPortEventInit(  ) )
    2070:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <xMBPortEventInit>
    2074:	88 23       	and	r24, r24
    2076:	11 f4       	brne	.+4      	; 0x207c <eMBInit+0x10e>
    2078:	13 e0       	ldi	r17, 0x03	; 3
    207a:	07 c0       	rjmp	.+14     	; 0x208a <eMBInit+0x11c>
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
    207c:	f0 92 96 03 	sts	0x0396, r15
                eMBState = STATE_DISABLED;
    2080:	81 e0       	ldi	r24, 0x01	; 1
    2082:	80 93 03 01 	sts	0x0103, r24
    2086:	01 c0       	rjmp	.+2      	; 0x208a <eMBInit+0x11c>
    2088:	12 e0       	ldi	r17, 0x02	; 2
            }
        }
    }
    return eStatus;
}
    208a:	81 2f       	mov	r24, r17
    208c:	1f 91       	pop	r17
    208e:	0f 91       	pop	r16
    2090:	ff 90       	pop	r15
    2092:	ef 90       	pop	r14
    2094:	08 95       	ret

00002096 <readDigitalInput>:
#include "../main.h"
#include "digital_in_out_func.h"

void readDigitalInput( uint8_t in[25] )
{
    2096:	dc 01       	movw	r26, r24
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
    2098:	53 b3       	in	r21, 0x13	; 19
	in1 = PIND;
    209a:	40 b3       	in	r20, 0x10	; 16
    209c:	fc 01       	movw	r30, r24
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	20 e8       	ldi	r18, 0x80	; 128

	for( i = 0; i < 8; i++ ) {
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
    20a2:	82 2f       	mov	r24, r18
    20a4:	85 23       	and	r24, r21
    20a6:	90 81       	ld	r25, Z
    20a8:	88 23       	and	r24, r24
    20aa:	11 f0       	breq	.+4      	; 0x20b0 <readDigitalInput+0x1a>
    20ac:	91 60       	ori	r25, 0x01	; 1
    20ae:	01 c0       	rjmp	.+2      	; 0x20b2 <readDigitalInput+0x1c>
    20b0:	9e 7f       	andi	r25, 0xFE	; 254
    20b2:	90 83       	st	Z, r25
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
    20b4:	82 2f       	mov	r24, r18
    20b6:	84 23       	and	r24, r20
    20b8:	90 85       	ldd	r25, Z+8	; 0x08
    20ba:	88 23       	and	r24, r24
    20bc:	11 f0       	breq	.+4      	; 0x20c2 <readDigitalInput+0x2c>
    20be:	91 60       	ori	r25, 0x01	; 1
    20c0:	01 c0       	rjmp	.+2      	; 0x20c4 <readDigitalInput+0x2e>
    20c2:	9e 7f       	andi	r25, 0xFE	; 254
    20c4:	90 87       	std	Z+8, r25	; 0x08
	uint8_t i, in0, in1, bit_mask = 0x80;

	in0 = PINC;
	in1 = PIND;

	for( i = 0; i < 8; i++ ) {
    20c6:	3f 5f       	subi	r19, 0xFF	; 255
    20c8:	31 96       	adiw	r30, 0x01	; 1
    20ca:	38 30       	cpi	r19, 0x08	; 8
    20cc:	11 f0       	breq	.+4      	; 0x20d2 <readDigitalInput+0x3c>
		( in0 & bit_mask ) ? ( in[ i + 0 ] |= 1 ) : ( in[ i + 0 ] &= ~1 );
		( in1 & bit_mask ) ? ( in[ i + 8 ] |= 1 ) : ( in[ i + 8 ] &= ~1 );
		bit_mask >>= 1;
    20ce:	26 95       	lsr	r18
    20d0:	e8 cf       	rjmp	.-48     	; 0x20a2 <readDigitalInput+0xc>
	}

	( PING & MCU_VCC_FB0_bm ) ? ( in[ 20 ] = 1 ) : ( in[ 20 ] = 0 );
    20d2:	80 91 63 00 	lds	r24, 0x0063
    20d6:	84 ff       	sbrs	r24, 4
    20d8:	05 c0       	rjmp	.+10     	; 0x20e4 <readDigitalInput+0x4e>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	54 96       	adiw	r26, 0x14	; 20
    20de:	8c 93       	st	X, r24
    20e0:	54 97       	sbiw	r26, 0x14	; 20
    20e2:	03 c0       	rjmp	.+6      	; 0x20ea <readDigitalInput+0x54>
    20e4:	54 96       	adiw	r26, 0x14	; 20
    20e6:	1c 92       	st	X, r1
    20e8:	54 97       	sbiw	r26, 0x14	; 20
	( PING & MCU_VCC_FB1_bm ) ? ( in[ 21 ] = 1 ) : ( in[ 21 ] = 0 );
    20ea:	80 91 63 00 	lds	r24, 0x0063
    20ee:	83 ff       	sbrs	r24, 3
    20f0:	05 c0       	rjmp	.+10     	; 0x20fc <readDigitalInput+0x66>
    20f2:	81 e0       	ldi	r24, 0x01	; 1
    20f4:	55 96       	adiw	r26, 0x15	; 21
    20f6:	8c 93       	st	X, r24
    20f8:	55 97       	sbiw	r26, 0x15	; 21
    20fa:	03 c0       	rjmp	.+6      	; 0x2102 <readDigitalInput+0x6c>
    20fc:	55 96       	adiw	r26, 0x15	; 21
    20fe:	1c 92       	st	X, r1
    2100:	55 97       	sbiw	r26, 0x15	; 21
	( PINE & MCU_DO_DIAG0_bm ) ? ( in[ 22 ] = 1 ) : ( in[ 22 ] = 0 );
    2102:	0f 9b       	sbis	0x01, 7	; 1
    2104:	05 c0       	rjmp	.+10     	; 0x2110 <readDigitalInput+0x7a>
    2106:	81 e0       	ldi	r24, 0x01	; 1
    2108:	56 96       	adiw	r26, 0x16	; 22
    210a:	8c 93       	st	X, r24
    210c:	56 97       	sbiw	r26, 0x16	; 22
    210e:	03 c0       	rjmp	.+6      	; 0x2116 <readDigitalInput+0x80>
    2110:	56 96       	adiw	r26, 0x16	; 22
    2112:	1c 92       	st	X, r1
    2114:	56 97       	sbiw	r26, 0x16	; 22
	( PINE & MCU_DO_DIAG1_bm ) ? ( in[ 23 ] = 1 ) : ( in[ 23 ] = 0 );
    2116:	0b 9b       	sbis	0x01, 3	; 1
    2118:	05 c0       	rjmp	.+10     	; 0x2124 <readDigitalInput+0x8e>
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	57 96       	adiw	r26, 0x17	; 23
    211e:	8c 93       	st	X, r24
    2120:	57 97       	sbiw	r26, 0x17	; 23
    2122:	03 c0       	rjmp	.+6      	; 0x212a <readDigitalInput+0x94>
    2124:	57 96       	adiw	r26, 0x17	; 23
    2126:	1c 92       	st	X, r1
    2128:	57 97       	sbiw	r26, 0x17	; 23

	( PINB & MCU_RUN_STOP_bm ) ? ( in[ 24 ] = 1 ) : ( in[ 24 ] = 0 );
    212a:	b7 9b       	sbis	0x16, 7	; 22
    212c:	04 c0       	rjmp	.+8      	; 0x2136 <readDigitalInput+0xa0>
    212e:	81 e0       	ldi	r24, 0x01	; 1
    2130:	58 96       	adiw	r26, 0x18	; 24
    2132:	8c 93       	st	X, r24
    2134:	08 95       	ret
    2136:	58 96       	adiw	r26, 0x18	; 24
    2138:	1c 92       	st	X, r1
    213a:	08 95       	ret

0000213c <initDigitalInput>:
}

void initDigitalInput( void )
{
	DDRC = (uint8_t)~(
    213c:	14 ba       	out	0x14, r1	; 20
		MCU_DI0_bm | MCU_DI1_bm | MCU_DI2_bm | MCU_DI3_bm |
		MCU_DI4_bm | MCU_DI5_bm | MCU_DI6_bm | MCU_DI7_bm
	);

	DDRD = (uint8_t)~(
    213e:	11 ba       	out	0x11, r1	; 17
		MCU_DI8_bm | MCU_DI9_bm | MCU_DI10_bm | MCU_DI11_bm |
		MCU_DI12_bm | MCU_DI13_bm | MCU_DI14_bm | MCU_DI15_bm
	);
}
    2140:	08 95       	ret

00002142 <writeDigitalOutput>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeDigitalOutput( uint8_t out[16] )
{
    2142:	fc 01       	movw	r30, r24
    2144:	30 e0       	ldi	r19, 0x00	; 0
    2146:	20 e0       	ldi	r18, 0x00	; 0
    2148:	40 e0       	ldi	r20, 0x00	; 0
    214a:	90 e8       	ldi	r25, 0x80	; 128
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
    214c:	80 81       	ld	r24, Z
    214e:	80 fd       	sbrc	r24, 0
    2150:	29 2b       	or	r18, r25
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
    2152:	80 85       	ldd	r24, Z+8	; 0x08
    2154:	80 fd       	sbrc	r24, 0
    2156:	49 2b       	or	r20, r25

void writeDigitalOutput( uint8_t out[16] )
{
	uint8_t i, out0 = 0, out1 = 0, bit_mask = 0x80;

	for( i = 0; i < 8; i++ ) {
    2158:	3f 5f       	subi	r19, 0xFF	; 255
    215a:	31 96       	adiw	r30, 0x01	; 1
    215c:	38 30       	cpi	r19, 0x08	; 8
    215e:	11 f0       	breq	.+4      	; 0x2164 <writeDigitalOutput+0x22>
		( 1 & out[i + 0] ) ? ( out0 |= bit_mask ) : 0;
		( 1 & out[i + 8] ) ? ( out1 |= bit_mask ) : 0;
		bit_mask >>= 1;
    2160:	96 95       	lsr	r25
    2162:	f4 cf       	rjmp	.-24     	; 0x214c <writeDigitalOutput+0xa>
	}

	PORTA = out0;
    2164:	2b bb       	out	0x1b, r18	; 27
	PORTB &= ~MCU_DO_CS0_bm;
    2166:	c6 98       	cbi	0x18, 6	; 24
	asm("nop\n");
    2168:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    216a:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    216c:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    216e:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2170:	00 00       	nop
	PORTB |= MCU_DO_CS0_bm;
    2172:	c6 9a       	sbi	0x18, 6	; 24

	PORTA = out1;
    2174:	4b bb       	out	0x1b, r20	; 27
	PORTE &= ~MCU_DO_CS1_bm;
    2176:	1c 98       	cbi	0x03, 4	; 3
	asm("nop\n");
    2178:	00 00       	nop
	PORTE &= ~MCU_DO_WR_bm;
    217a:	1e 98       	cbi	0x03, 6	; 3
	asm("nop\n");
    217c:	00 00       	nop
	PORTE |= MCU_DO_WR_bm;
    217e:	1e 9a       	sbi	0x03, 6	; 3
	asm("nop\n");
    2180:	00 00       	nop
	PORTE |= MCU_DO_CS1_bm;
    2182:	1c 9a       	sbi	0x03, 4	; 3

	PORTA = 0;
    2184:	1b ba       	out	0x1b, r1	; 27
}
    2186:	08 95       	ret

00002188 <initDigitalOutput>:

void initDigitalOutput(void)
{
	PORTE &= ~MCU_DO_DIS_bm;
    2188:	1d 98       	cbi	0x03, 5	; 3
	PORTE |= MCU_DO_CS1_bm | MCU_DO_WR_bm;
    218a:	83 b1       	in	r24, 0x03	; 3
    218c:	80 65       	ori	r24, 0x50	; 80
    218e:	83 b9       	out	0x03, r24	; 3
	DDRE |= MCU_DO_WR_bm | MCU_DO_DIS_bm | MCU_DO_CS1_bm;
    2190:	82 b1       	in	r24, 0x02	; 2
    2192:	80 67       	ori	r24, 0x70	; 112
    2194:	82 b9       	out	0x02, r24	; 2

	PORTA = 0;
    2196:	1b ba       	out	0x1b, r1	; 27
	DDRA =
    2198:	8f ef       	ldi	r24, 0xFF	; 255
    219a:	8a bb       	out	0x1a, r24	; 26
	(
		MCU_D7_bm | MCU_D6_bm | MCU_D5_bm | MCU_D4_bm |
		MCU_D3_bm | MCU_D2_bm | MCU_D1_bm | MCU_D0_bm
	);

	PORTB |= MCU_DO_CS0_bm;
    219c:	c6 9a       	sbi	0x18, 6	; 24
	DDRB |= MCU_DO_CS0_bm;
    219e:	be 9a       	sbi	0x17, 6	; 23

	PORTE |= MCU_DO_DIS_bm;
    21a0:	1d 9a       	sbi	0x03, 5	; 3
}
    21a2:	08 95       	ret

000021a4 <readAddressSwitch>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

uint8_t readAddressSwitch(void)
{
    21a4:	40 e0       	ldi	r20, 0x00	; 0
    21a6:	20 e0       	ldi	r18, 0x00	; 0
    21a8:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
		PORTF &= ~( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    21aa:	80 91 62 00 	lds	r24, 0x0062
    21ae:	88 7f       	andi	r24, 0xF8	; 248
    21b0:	80 93 62 00 	sts	0x0062, r24
		PORTF |= i;
    21b4:	80 91 62 00 	lds	r24, 0x0062
    21b8:	82 2b       	or	r24, r18
    21ba:	80 93 62 00 	sts	0x0062, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    21be:	00 00       	nop
    21c0:	00 00       	nop
    21c2:	00 00       	nop
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
    21c4:	80 b1       	in	r24, 0x00	; 0
    21c6:	90 e0       	ldi	r25, 0x00	; 0
    21c8:	53 e0       	ldi	r21, 0x03	; 3
    21ca:	96 95       	lsr	r25
    21cc:	87 95       	ror	r24
    21ce:	5a 95       	dec	r21
    21d0:	e1 f7       	brne	.-8      	; 0x21ca <readAddressSwitch+0x26>
    21d2:	81 70       	andi	r24, 0x01	; 1
    21d4:	90 70       	andi	r25, 0x00	; 0
    21d6:	02 2e       	mov	r0, r18
    21d8:	02 c0       	rjmp	.+4      	; 0x21de <readAddressSwitch+0x3a>
    21da:	88 0f       	add	r24, r24
    21dc:	99 1f       	adc	r25, r25
    21de:	0a 94       	dec	r0
    21e0:	e2 f7       	brpl	.-8      	; 0x21da <readAddressSwitch+0x36>
    21e2:	48 2b       	or	r20, r24
		asm("nop\n");asm("nop\n");asm("nop\n");
    21e4:	00 00       	nop
    21e6:	00 00       	nop
    21e8:	00 00       	nop
    21ea:	2f 5f       	subi	r18, 0xFF	; 255
    21ec:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t readAddressSwitch(void)
{
	uint8_t i, address = 0;

	for( i = 0; i < 8; i++ ) {
    21ee:	28 30       	cpi	r18, 0x08	; 8
    21f0:	31 05       	cpc	r19, r1
    21f2:	d9 f6       	brne	.-74     	; 0x21aa <readAddressSwitch+0x6>
		address |= ( ( ( PINF & MCU_RS485_AN_bm ) ? 1:0 )<<i );
		asm("nop\n");asm("nop\n");asm("nop\n");
	}

	return address;
}
    21f4:	84 2f       	mov	r24, r20
    21f6:	08 95       	ret

000021f8 <initAddressSwitch>:

void initAddressSwitch(void)
{
	DDRF &= ~( MCU_RS485_AN_bm );
    21f8:	e1 e6       	ldi	r30, 0x61	; 97
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 81       	ld	r24, Z
    21fe:	87 7f       	andi	r24, 0xF7	; 247
    2200:	80 83       	st	Z, r24
	DDRF |= ( MCU_RS485_A2_bm | MCU_RS485_A1_bm | MCU_RS485_A0_bm );
    2202:	80 81       	ld	r24, Z
    2204:	87 60       	ori	r24, 0x07	; 7
    2206:	80 83       	st	Z, r24
}
    2208:	08 95       	ret

0000220a <writeHmiLed>:
	PORTE |= MCU_DO_DIS_bm;
}
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void writeHmiLed( uint8_t in[40] )
{
    220a:	ef 92       	push	r14
    220c:	ff 92       	push	r15
    220e:	0f 93       	push	r16
    2210:	1f 93       	push	r17
    2212:	df 93       	push	r29
    2214:	cf 93       	push	r28
    2216:	00 d0       	rcall	.+0      	; 0x2218 <writeHmiLed+0xe>
    2218:	00 d0       	rcall	.+0      	; 0x221a <writeHmiLed+0x10>
    221a:	0f 92       	push	r0
    221c:	cd b7       	in	r28, 0x3d	; 61
    221e:	de b7       	in	r29, 0x3e	; 62
    2220:	8c 01       	movw	r16, r24
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };
    2222:	fe 01       	movw	r30, r28
    2224:	31 96       	adiw	r30, 0x01	; 1
    2226:	85 e0       	ldi	r24, 0x05	; 5
    2228:	df 01       	movw	r26, r30
    222a:	1d 92       	st	X+, r1
    222c:	8a 95       	dec	r24
    222e:	e9 f7       	brne	.-6      	; 0x222a <writeHmiLed+0x20>
    2230:	80 e0       	ldi	r24, 0x00	; 0
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    2232:	7f 01       	movw	r14, r30
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
		n = i>>2;
    2234:	48 2f       	mov	r20, r24
    2236:	60 e1       	ldi	r22, 0x10	; 16
    2238:	51 e0       	ldi	r21, 0x01	; 1
    223a:	86 95       	lsr	r24
    223c:	86 95       	lsr	r24
		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
			if( 1 & in[ i +  0 ] ) {
				data[n] |= bit_mask0;
    223e:	97 01       	movw	r18, r14
    2240:	28 0f       	add	r18, r24
    2242:	31 1d       	adc	r19, r1
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    2244:	94 2f       	mov	r25, r20
    2246:	9c 5f       	subi	r25, 0xFC	; 252
			if( 1 & in[ i +  0 ] ) {
    2248:	a4 2f       	mov	r26, r20
    224a:	b0 e0       	ldi	r27, 0x00	; 0
    224c:	f8 01       	movw	r30, r16
    224e:	ea 0f       	add	r30, r26
    2250:	fb 1f       	adc	r31, r27
    2252:	80 81       	ld	r24, Z
    2254:	80 ff       	sbrs	r24, 0
    2256:	04 c0       	rjmp	.+8      	; 0x2260 <writeHmiLed+0x56>
				data[n] |= bit_mask0;
    2258:	f9 01       	movw	r30, r18
    225a:	80 81       	ld	r24, Z
    225c:	86 2b       	or	r24, r22
    225e:	80 83       	st	Z, r24
			}

			if( 1 & in[ i + 20 ] ) {
    2260:	a0 0f       	add	r26, r16
    2262:	b1 1f       	adc	r27, r17
    2264:	54 96       	adiw	r26, 0x14	; 20
    2266:	8c 91       	ld	r24, X
    2268:	80 ff       	sbrs	r24, 0
    226a:	04 c0       	rjmp	.+8      	; 0x2274 <writeHmiLed+0x6a>
				data[n] |= bit_mask1;
    226c:	d9 01       	movw	r26, r18
    226e:	8c 91       	ld	r24, X
    2270:	85 2b       	or	r24, r21
    2272:	8c 93       	st	X, r24
			}

			bit_mask0 <<= 1;
			bit_mask1 <<= 1;

			++i;
    2274:	4f 5f       	subi	r20, 0xFF	; 255
		n = i>>2;

		bit_mask0 = 16;
		bit_mask1 = 1;
		
		for( j = 0; j < 4; j++ ) {
    2276:	49 17       	cp	r20, r25
    2278:	19 f0       	breq	.+6      	; 0x2280 <writeHmiLed+0x76>

			if( 1 & in[ i + 20 ] ) {
				data[n] |= bit_mask1;
			}

			bit_mask0 <<= 1;
    227a:	66 0f       	add	r22, r22
			bit_mask1 <<= 1;
    227c:	55 0f       	add	r21, r21
    227e:	e4 cf       	rjmp	.-56     	; 0x2248 <writeHmiLed+0x3e>
{
	uint8_t i, j, n, bit_mask0, bit_mask1;
	uint8_t data[5] = { 0 };

	n = 0;
	for( i = 0; i < 20; ) {
    2280:	44 31       	cpi	r20, 0x14	; 20
    2282:	11 f0       	breq	.+4      	; 0x2288 <writeHmiLed+0x7e>
    2284:	84 2f       	mov	r24, r20
    2286:	d6 cf       	rjmp	.-84     	; 0x2234 <writeHmiLed+0x2a>

			++i;
		}
	}

	spi_send_byte( data[0] );
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	0e 94 85 11 	call	0x230a	; 0x230a <spi_send_byte>
	spi_send_data( &data[1], 4 );
    228e:	ce 01       	movw	r24, r28
    2290:	02 96       	adiw	r24, 0x02	; 2
    2292:	64 e0       	ldi	r22, 0x04	; 4
    2294:	70 e0       	ldi	r23, 0x00	; 0
    2296:	0e 94 8f 11 	call	0x231e	; 0x231e <spi_send_data>

	strobe_hmi_led();
    229a:	c5 9a       	sbi	0x18, 5	; 24
	unstrobe_hmi_led();
    229c:	c5 98       	cbi	0x18, 5	; 24
}
    229e:	0f 90       	pop	r0
    22a0:	0f 90       	pop	r0
    22a2:	0f 90       	pop	r0
    22a4:	0f 90       	pop	r0
    22a6:	0f 90       	pop	r0
    22a8:	cf 91       	pop	r28
    22aa:	df 91       	pop	r29
    22ac:	1f 91       	pop	r17
    22ae:	0f 91       	pop	r16
    22b0:	ff 90       	pop	r15
    22b2:	ef 90       	pop	r14
    22b4:	08 95       	ret

000022b6 <initHmiLed>:

void initHmiLed( void )
{
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
    22be:	a8 97       	sbiw	r28, 0x28	; 40
    22c0:	0f b6       	in	r0, 0x3f	; 63
    22c2:	f8 94       	cli
    22c4:	de bf       	out	0x3e, r29	; 62
    22c6:	0f be       	out	0x3f, r0	; 63
    22c8:	cd bf       	out	0x3d, r28	; 61
	uint8_t buffer[40] = { 0 };
    22ca:	fe 01       	movw	r30, r28
    22cc:	31 96       	adiw	r30, 0x01	; 1
    22ce:	88 e2       	ldi	r24, 0x28	; 40
    22d0:	df 01       	movw	r26, r30
    22d2:	1d 92       	st	X+, r1
    22d4:	8a 95       	dec	r24
    22d6:	e9 f7       	brne	.-6      	; 0x22d2 <initHmiLed+0x1c>

	DDRB |= MCU_CS2_bm;
    22d8:	bd 9a       	sbi	0x17, 5	; 23

	writeHmiLed( buffer );
    22da:	cf 01       	movw	r24, r30
    22dc:	0e 94 05 11 	call	0x220a	; 0x220a <writeHmiLed>

	strobe_hmi_led();
    22e0:	c5 9a       	sbi	0x18, 5	; 24
	asm("nop\n");
    22e2:	00 00       	nop
	unstrobe_hmi_led();
    22e4:	c5 98       	cbi	0x18, 5	; 24
}
    22e6:	a8 96       	adiw	r28, 0x28	; 40
    22e8:	0f b6       	in	r0, 0x3f	; 63
    22ea:	f8 94       	cli
    22ec:	de bf       	out	0x3e, r29	; 62
    22ee:	0f be       	out	0x3f, r0	; 63
    22f0:	cd bf       	out	0x3d, r28	; 61
    22f2:	cf 91       	pop	r28
    22f4:	df 91       	pop	r29
    22f6:	08 95       	ret

000022f8 <spi_init>:
 *
 * By default, the highest SPI frequency available is used.
 */
void spi_init()
{
	if( !(SPCR & (1 << SPE)) ) {
    22f8:	6e 99       	sbic	0x0d, 6	; 13
    22fa:	06 c0       	rjmp	.+12     	; 0x2308 <spi_init+0x10>
		/* configure pins */
		spi_config_pin_mosi();
    22fc:	ba 9a       	sbi	0x17, 2	; 23
		spi_config_pin_sck();
    22fe:	b9 9a       	sbi	0x17, 1	; 23
		spi_config_pin_miso();
    2300:	bb 98       	cbi	0x17, 3	; 23
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2302:	80 e5       	ldi	r24, 0x50	; 80
    2304:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    2306:	70 9a       	sbi	0x0e, 0	; 14
    2308:	08 95       	ret

0000230a <spi_send_byte>:
 *
 * \param[in] b The byte to send.
 */
void spi_send_byte(uint8_t b)
{
	SPDR = b;
    230a:	8f b9       	out	0x0f, r24	; 15
	/* wait for byte to be shifted out */
	while(!(SPSR & (1 << SPIF)));
    230c:	77 9b       	sbis	0x0e, 7	; 14
    230e:	fe cf       	rjmp	.-4      	; 0x230c <spi_send_byte+0x2>
}
    2310:	08 95       	ret

00002312 <spi_rec_byte>:
 * \returns The received byte.
 */
uint8_t spi_rec_byte()
{
	/* send dummy data for receiving some */
	SPDR = 0xff;
    2312:	8f ef       	ldi	r24, 0xFF	; 255
    2314:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1 << SPIF)));
    2316:	77 9b       	sbis	0x0e, 7	; 14
    2318:	fe cf       	rjmp	.-4      	; 0x2316 <spi_rec_byte+0x4>

	return SPDR;
    231a:	8f b1       	in	r24, 0x0f	; 15
}
    231c:	08 95       	ret

0000231e <spi_send_data>:
 *
 * \param[in] data A pointer to the buffer which contains the data to send.
 * \param[in] data_len The number of bytes to send.
 */
void spi_send_data(const uint8_t* data, uint16_t data_len)
{
    231e:	fc 01       	movw	r30, r24
	do {
		uint8_t b = *data++;
    2320:	81 91       	ld	r24, Z+
		while( !(SPSR & (1 << SPIF)) );
    2322:	77 9b       	sbis	0x0e, 7	; 14
    2324:	fe cf       	rjmp	.-4      	; 0x2322 <spi_send_data+0x4>
		SPDR = b;
    2326:	8f b9       	out	0x0f, r24	; 15
	} while( --data_len );
    2328:	61 50       	subi	r22, 0x01	; 1
    232a:	70 40       	sbci	r23, 0x00	; 0
    232c:	c9 f7       	brne	.-14     	; 0x2320 <spi_send_data+0x2>

	while( !(SPSR & (1 << SPIF)) );
    232e:	77 9b       	sbis	0x0e, 7	; 14
    2330:	fe cf       	rjmp	.-4      	; 0x232e <spi_send_data+0x10>
}
    2332:	08 95       	ret

00002334 <spi_rec_data>:
 *
 * \param[out] buffer A pointer to the buffer into which the data gets written.
 * \param[in] buffer_len The number of bytes to read.
 */
void spi_rec_data(uint8_t* buffer, uint16_t buffer_len)
{
    2334:	fc 01       	movw	r30, r24
	--buffer;
	do {
		SPDR = 0xff;
    2336:	9f ef       	ldi	r25, 0xFF	; 255
    2338:	9f b9       	out	0x0f, r25	; 15
		++buffer;
		while( !(SPSR & (1 << SPIF)) );
    233a:	77 9b       	sbis	0x0e, 7	; 14
    233c:	fe cf       	rjmp	.-4      	; 0x233a <spi_rec_data+0x6>
		*buffer = SPDR;
    233e:	8f b1       	in	r24, 0x0f	; 15
    2340:	81 93       	st	Z+, r24
	} while( --buffer_len );
    2342:	61 50       	subi	r22, 0x01	; 1
    2344:	70 40       	sbci	r23, 0x00	; 0
    2346:	c1 f7       	brne	.-16     	; 0x2338 <spi_rec_data+0x4>
}
    2348:	08 95       	ret

0000234a <spi_low_frequency>:
/**
 * Switches to the lowest SPI frequency possible.
 */
void spi_low_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    234a:	83 e5       	ldi	r24, 0x53	; 83
    234c:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(1<<SPR1) | /* Clock Frequency: f_OSC / 128 */
			(1<<SPR0);
	SPSR &= ~(1<<SPI2X); /* No Doubled Clock Frequency */
    234e:	70 98       	cbi	0x0e, 0	; 14
}
    2350:	08 95       	ret

00002352 <spi_high_frequency>:
/**
 * Switches to the highest SPI frequency possible.
 */
void spi_high_frequency()
{
	SPCR =	(0<<SPIE) | /* SPI Interrupt Enable */
    2352:	80 e5       	ldi	r24, 0x50	; 80
    2354:	8d b9       	out	0x0d, r24	; 13
			(1<<MSTR) | /* Master mode */
			(0<<CPOL) | /* Clock Polarity: SCK low when idle */
			(0<<CPHA) | /* Clock Phase: sample on rising SCK edge */
			(0<<SPR1) | /* Clock Frequency: f_OSC / 4 */
			(0<<SPR0);
	SPSR |= (1<<SPI2X); /* Doubled Clock Frequency: f_OSC / 2 */
    2356:	70 9a       	sbi	0x0e, 0	; 14
}
    2358:	08 95       	ret

0000235a <mbCheckExceptionForResponse>:

	rs485SendBuffer( txBuffer, len );
}

uint8_t mbCheckExceptionForResponse( uint8_t *lpExceptionCode, uint8_t txFunctionCode, uint8_t *rxBuffer, uint8_t len )
{
    235a:	0f 93       	push	r16
    235c:	1f 93       	push	r17
    235e:	cf 93       	push	r28
    2360:	df 93       	push	r29
    2362:	8c 01       	movw	r16, r24
    2364:	ea 01       	movw	r28, r20
	if( ( 0x80 + txFunctionCode ) == rxBuffer[1] ) {
    2366:	70 e0       	ldi	r23, 0x00	; 0
    2368:	60 58       	subi	r22, 0x80	; 128
    236a:	7f 4f       	sbci	r23, 0xFF	; 255
    236c:	89 81       	ldd	r24, Y+1	; 0x01
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	68 17       	cp	r22, r24
    2372:	79 07       	cpc	r23, r25
    2374:	d9 f4       	brne	.+54     	; 0x23ac <mbCheckExceptionForResponse+0x52>
		if( 5 == len ) {
    2376:	25 30       	cpi	r18, 0x05	; 5
    2378:	c9 f4       	brne	.+50     	; 0x23ac <mbCheckExceptionForResponse+0x52>
			uint16_t check_sum;

			check_sum = usMBCRC16( rxBuffer, 3 );
    237a:	ca 01       	movw	r24, r20
    237c:	63 e0       	ldi	r22, 0x03	; 3
    237e:	70 e0       	ldi	r23, 0x00	; 0
    2380:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
    2384:	ac 01       	movw	r20, r24

			if( ( ( 0xff & check_sum>>0 ) == rxBuffer[3] ) &&
    2386:	9c 01       	movw	r18, r24
    2388:	30 70       	andi	r19, 0x00	; 0
    238a:	8b 81       	ldd	r24, Y+3	; 0x03
    238c:	90 e0       	ldi	r25, 0x00	; 0
    238e:	28 17       	cp	r18, r24
    2390:	39 07       	cpc	r19, r25
    2392:	61 f4       	brne	.+24     	; 0x23ac <mbCheckExceptionForResponse+0x52>
    2394:	25 2f       	mov	r18, r21
    2396:	33 27       	eor	r19, r19
    2398:	8c 81       	ldd	r24, Y+4	; 0x04
    239a:	90 e0       	ldi	r25, 0x00	; 0
    239c:	28 17       	cp	r18, r24
    239e:	39 07       	cpc	r19, r25
    23a0:	29 f4       	brne	.+10     	; 0x23ac <mbCheckExceptionForResponse+0x52>
				( ( 0xff & check_sum>>8 ) == rxBuffer[4] )
			) {
				*lpExceptionCode = rxBuffer[2];
    23a2:	8a 81       	ldd	r24, Y+2	; 0x02
    23a4:	f8 01       	movw	r30, r16
    23a6:	80 83       	st	Z, r24
    23a8:	81 e0       	ldi	r24, 0x01	; 1
    23aa:	01 c0       	rjmp	.+2      	; 0x23ae <mbCheckExceptionForResponse+0x54>
				return 1;
    23ac:	80 e0       	ldi	r24, 0x00	; 0
			}
		}
	}

	return 0;
}
    23ae:	df 91       	pop	r29
    23b0:	cf 91       	pop	r28
    23b2:	1f 91       	pop	r17
    23b4:	0f 91       	pop	r16
    23b6:	08 95       	ret

000023b8 <mbReceiveRequestForceMultipleCoils>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
}

uint8_t mbReceiveRequestForceMultipleCoils( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    23b8:	0f 93       	push	r16
    23ba:	1f 93       	push	r17
    23bc:	cf 93       	push	r28
    23be:	df 93       	push	r29
    23c0:	8c 01       	movw	r16, r24
    23c2:	26 2f       	mov	r18, r22
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    23c4:	ea 01       	movw	r28, r20

	if( rxBuffer[0] == lpData->address ) {
    23c6:	fc 01       	movw	r30, r24
    23c8:	90 81       	ld	r25, Z
    23ca:	89 81       	ldd	r24, Y+1	; 0x01
    23cc:	98 17       	cp	r25, r24
    23ce:	19 f5       	brne	.+70     	; 0x2416 <mbReceiveRequestForceMultipleCoils+0x5e>
		
		if( 15 == rxBuffer[1] ) {
    23d0:	81 81       	ldd	r24, Z+1	; 0x01
    23d2:	8f 30       	cpi	r24, 0x0F	; 15
    23d4:	d1 f4       	brne	.+52     	; 0x240a <mbReceiveRequestForceMultipleCoils+0x52>
			if( 8 == len ) {
    23d6:	68 30       	cpi	r22, 0x08	; 8
    23d8:	f1 f4       	brne	.+60     	; 0x2416 <mbReceiveRequestForceMultipleCoils+0x5e>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 6 );
    23da:	c8 01       	movw	r24, r16
    23dc:	66 e0       	ldi	r22, 0x06	; 6
    23de:	70 e0       	ldi	r23, 0x00	; 0
    23e0:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
    23e4:	ac 01       	movw	r20, r24
				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[6] ) &&
    23e6:	9c 01       	movw	r18, r24
    23e8:	30 70       	andi	r19, 0x00	; 0
    23ea:	f8 01       	movw	r30, r16
    23ec:	86 81       	ldd	r24, Z+6	; 0x06
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	28 17       	cp	r18, r24
    23f2:	39 07       	cpc	r19, r25
    23f4:	81 f4       	brne	.+32     	; 0x2416 <mbReceiveRequestForceMultipleCoils+0x5e>
    23f6:	25 2f       	mov	r18, r21
    23f8:	33 27       	eor	r19, r19
    23fa:	87 81       	ldd	r24, Z+7	; 0x07
    23fc:	90 e0       	ldi	r25, 0x00	; 0
    23fe:	28 17       	cp	r18, r24
    2400:	39 07       	cpc	r19, r25
    2402:	49 f4       	brne	.+18     	; 0x2416 <mbReceiveRequestForceMultipleCoils+0x5e>
					uint16_t coils_address, coils_number;

					coils_address = rxBuffer[2]<<8 | rxBuffer[3];
					coils_number = rxBuffer[4]<<8 | rxBuffer[5];

					lpData->exception_code = 0;
    2404:	18 82       	st	Y, r1
    2406:	81 e0       	ldi	r24, 0x01	; 1
    2408:	07 c0       	rjmp	.+14     	; 0x2418 <mbReceiveRequestForceMultipleCoils+0x60>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 15, rxBuffer, len );
    240a:	ca 01       	movw	r24, r20
    240c:	6f e0       	ldi	r22, 0x0F	; 15
    240e:	a8 01       	movw	r20, r16
    2410:	0e 94 ad 11 	call	0x235a	; 0x235a <mbCheckExceptionForResponse>
    2414:	01 c0       	rjmp	.+2      	; 0x2418 <mbReceiveRequestForceMultipleCoils+0x60>
    2416:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2418:	df 91       	pop	r29
    241a:	cf 91       	pop	r28
    241c:	1f 91       	pop	r17
    241e:	0f 91       	pop	r16
    2420:	08 95       	ret

00002422 <mbReceiveRequestForceSingleCoil>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestForceSingleCoil( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    2422:	0f 93       	push	r16
    2424:	1f 93       	push	r17
    2426:	cf 93       	push	r28
    2428:	df 93       	push	r29
    242a:	ec 01       	movw	r28, r24
    242c:	26 2f       	mov	r18, r22
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    242e:	8a 01       	movw	r16, r20

	if( rxBuffer[0] == lpData->address ) {
    2430:	98 81       	ld	r25, Y
    2432:	da 01       	movw	r26, r20
    2434:	11 96       	adiw	r26, 0x01	; 1
    2436:	8c 91       	ld	r24, X
    2438:	98 17       	cp	r25, r24
    243a:	09 f0       	breq	.+2      	; 0x243e <mbReceiveRequestForceSingleCoil+0x1c>
    243c:	41 c0       	rjmp	.+130    	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>

		if( 5 == rxBuffer[1] ) {
    243e:	89 81       	ldd	r24, Y+1	; 0x01
    2440:	85 30       	cpi	r24, 0x05	; 5
    2442:	c1 f5       	brne	.+112    	; 0x24b4 <mbReceiveRequestForceSingleCoil+0x92>
			if( 8 == len ) {
    2444:	68 30       	cpi	r22, 0x08	; 8
    2446:	e1 f5       	brne	.+120    	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 6 );
    2448:	ce 01       	movw	r24, r28
    244a:	66 e0       	ldi	r22, 0x06	; 6
    244c:	70 e0       	ldi	r23, 0x00	; 0
    244e:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
    2452:	ac 01       	movw	r20, r24

				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[6] ) &&
    2454:	9c 01       	movw	r18, r24
    2456:	30 70       	andi	r19, 0x00	; 0
    2458:	8e 81       	ldd	r24, Y+6	; 0x06
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	28 17       	cp	r18, r24
    245e:	39 07       	cpc	r19, r25
    2460:	79 f5       	brne	.+94     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
    2462:	25 2f       	mov	r18, r21
    2464:	33 27       	eor	r19, r19
    2466:	8f 81       	ldd	r24, Y+7	; 0x07
    2468:	90 e0       	ldi	r25, 0x00	; 0
    246a:	28 17       	cp	r18, r24
    246c:	39 07       	cpc	r19, r25
    246e:	41 f5       	brne	.+80     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
					( ( 0xff & check_sum>>8 ) == rxBuffer[7] )
				) {
					if( rxBuffer[2] == lpData->coil_address>>8	&&
    2470:	f8 01       	movw	r30, r16
    2472:	96 81       	ldd	r25, Z+6	; 0x06
    2474:	8a 81       	ldd	r24, Y+2	; 0x02
    2476:	88 23       	and	r24, r24
    2478:	19 f5       	brne	.+70     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
    247a:	8b 81       	ldd	r24, Y+3	; 0x03
    247c:	89 17       	cp	r24, r25
    247e:	01 f5       	brne	.+64     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
    2480:	8d 81       	ldd	r24, Y+5	; 0x05
    2482:	88 23       	and	r24, r24
    2484:	e9 f4       	brne	.+58     	; 0x24c0 <mbReceiveRequestForceSingleCoil+0x9e>
						rxBuffer[3] == lpData->coil_address		&&
						rxBuffer[5] == 0
					) {
						if( NULL != lpData->lpCoilNew ) {
    2486:	04 80       	ldd	r0, Z+4	; 0x04
    2488:	f5 81       	ldd	r31, Z+5	; 0x05
    248a:	e0 2d       	mov	r30, r0
    248c:	30 97       	sbiw	r30, 0x00	; 0
    248e:	71 f0       	breq	.+28     	; 0x24ac <mbReceiveRequestForceSingleCoil+0x8a>
							if( 0xff == rxBuffer[4] ) {
    2490:	8c 81       	ldd	r24, Y+4	; 0x04
    2492:	8f 3f       	cpi	r24, 0xFF	; 255
    2494:	11 f4       	brne	.+4      	; 0x249a <mbReceiveRequestForceSingleCoil+0x78>
								*lpData->lpCoilNew = 1;
    2496:	81 e0       	ldi	r24, 0x01	; 1
    2498:	80 83       	st	Z, r24
							}

							if( 0x00 == rxBuffer[4] ) {
    249a:	8c 81       	ldd	r24, Y+4	; 0x04
    249c:	88 23       	and	r24, r24
    249e:	31 f4       	brne	.+12     	; 0x24ac <mbReceiveRequestForceSingleCoil+0x8a>
								*lpData->lpCoilNew = 0;
    24a0:	d8 01       	movw	r26, r16
    24a2:	14 96       	adiw	r26, 0x04	; 4
    24a4:	ed 91       	ld	r30, X+
    24a6:	fc 91       	ld	r31, X
    24a8:	15 97       	sbiw	r26, 0x05	; 5
    24aa:	10 82       	st	Z, r1
							}
						}

						lpData->exception_code = 0;
    24ac:	f8 01       	movw	r30, r16
    24ae:	10 82       	st	Z, r1
    24b0:	81 e0       	ldi	r24, 0x01	; 1
    24b2:	07 c0       	rjmp	.+14     	; 0x24c2 <mbReceiveRequestForceSingleCoil+0xa0>
			}

			return 0;
		}
		
		return mbCheckExceptionForResponse( &lpData->exception_code, 5, rxBuffer, len );
    24b4:	ca 01       	movw	r24, r20
    24b6:	65 e0       	ldi	r22, 0x05	; 5
    24b8:	ae 01       	movw	r20, r28
    24ba:	0e 94 ad 11 	call	0x235a	; 0x235a <mbCheckExceptionForResponse>
    24be:	01 c0       	rjmp	.+2      	; 0x24c2 <mbReceiveRequestForceSingleCoil+0xa0>
    24c0:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    24c2:	df 91       	pop	r29
    24c4:	cf 91       	pop	r28
    24c6:	1f 91       	pop	r17
    24c8:	0f 91       	pop	r16
    24ca:	08 95       	ret

000024cc <mbReceiveRequestReadInputStatus>:

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
}

uint8_t mbReceiveRequestReadInputStatus( uint8_t *rxBuffer, uint8_t len, void *lpObject )
{
    24cc:	ef 92       	push	r14
    24ce:	ff 92       	push	r15
    24d0:	0f 93       	push	r16
    24d2:	1f 93       	push	r17
    24d4:	cf 93       	push	r28
    24d6:	df 93       	push	r29
    24d8:	8c 01       	movw	r16, r24
    24da:	26 2f       	mov	r18, r22
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    24dc:	ea 01       	movw	r28, r20

	if( rxBuffer[0] == lpData->address ) {
    24de:	fc 01       	movw	r30, r24
    24e0:	90 81       	ld	r25, Z
    24e2:	89 81       	ldd	r24, Y+1	; 0x01
    24e4:	98 17       	cp	r25, r24
    24e6:	09 f0       	breq	.+2      	; 0x24ea <mbReceiveRequestReadInputStatus+0x1e>
    24e8:	44 c0       	rjmp	.+136    	; 0x2572 <mbReceiveRequestReadInputStatus+0xa6>

		if( 2 == rxBuffer[1] ) {
    24ea:	81 81       	ldd	r24, Z+1	; 0x01
    24ec:	82 30       	cpi	r24, 0x02	; 2
    24ee:	d9 f5       	brne	.+118    	; 0x2566 <mbReceiveRequestReadInputStatus+0x9a>

			if( len == 5 + lpData->byte_number ) {
    24f0:	8f 81       	ldd	r24, Y+7	; 0x07
    24f2:	68 2f       	mov	r22, r24
    24f4:	70 e0       	ldi	r23, 0x00	; 0
    24f6:	e2 2e       	mov	r14, r18
    24f8:	ff 24       	eor	r15, r15
    24fa:	cb 01       	movw	r24, r22
    24fc:	05 96       	adiw	r24, 0x05	; 5
    24fe:	e8 16       	cp	r14, r24
    2500:	f9 06       	cpc	r15, r25
    2502:	b9 f5       	brne	.+110    	; 0x2572 <mbReceiveRequestReadInputStatus+0xa6>
				uint16_t check_sum;

				check_sum = usMBCRC16( rxBuffer, 3 + lpData->byte_number );
    2504:	6d 5f       	subi	r22, 0xFD	; 253
    2506:	7f 4f       	sbci	r23, 0xFF	; 255
    2508:	c8 01       	movw	r24, r16
    250a:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>
    250e:	ac 01       	movw	r20, r24

				if( ( ( 0xff & check_sum>>0 ) == rxBuffer[ len - 2 ] ) &&
    2510:	9c 01       	movw	r18, r24
    2512:	30 70       	andi	r19, 0x00	; 0
    2514:	f8 01       	movw	r30, r16
    2516:	ee 0d       	add	r30, r14
    2518:	ff 1d       	adc	r31, r15
    251a:	32 97       	sbiw	r30, 0x02	; 2
    251c:	80 81       	ld	r24, Z
    251e:	32 96       	adiw	r30, 0x02	; 2
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	28 17       	cp	r18, r24
    2524:	39 07       	cpc	r19, r25
    2526:	29 f5       	brne	.+74     	; 0x2572 <mbReceiveRequestReadInputStatus+0xa6>
    2528:	25 2f       	mov	r18, r21
    252a:	33 27       	eor	r19, r19
    252c:	31 97       	sbiw	r30, 0x01	; 1
    252e:	80 81       	ld	r24, Z
    2530:	90 e0       	ldi	r25, 0x00	; 0
    2532:	28 17       	cp	r18, r24
    2534:	39 07       	cpc	r19, r25
    2536:	e9 f4       	brne	.+58     	; 0x2572 <mbReceiveRequestReadInputStatus+0xa6>
					( ( 0xff & check_sum>>8 ) == rxBuffer[ len - 1 ] )
				) {
					if( NULL != lpData->lpInputs ) {
    2538:	8a 81       	ldd	r24, Y+2	; 0x02
    253a:	9b 81       	ldd	r25, Y+3	; 0x03
    253c:	89 2b       	or	r24, r25
    253e:	81 f0       	breq	.+32     	; 0x2560 <mbReceiveRequestReadInputStatus+0x94>
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	0b c0       	rjmp	.+22     	; 0x255a <mbReceiveRequestReadInputStatus+0x8e>
						uint8_t i;

						for( i = 0; i < lpData->byte_number; i++ ) {
							lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
    2544:	e9 2f       	mov	r30, r25
    2546:	f0 e0       	ldi	r31, 0x00	; 0
    2548:	aa 81       	ldd	r26, Y+2	; 0x02
    254a:	bb 81       	ldd	r27, Y+3	; 0x03
    254c:	ae 0f       	add	r26, r30
    254e:	bf 1f       	adc	r27, r31
    2550:	e0 0f       	add	r30, r16
    2552:	f1 1f       	adc	r31, r17
    2554:	83 81       	ldd	r24, Z+3	; 0x03
    2556:	8c 93       	st	X, r24
					( ( 0xff & check_sum>>8 ) == rxBuffer[ len - 1 ] )
				) {
					if( NULL != lpData->lpInputs ) {
						uint8_t i;

						for( i = 0; i < lpData->byte_number; i++ ) {
    2558:	9f 5f       	subi	r25, 0xFF	; 255
    255a:	8f 81       	ldd	r24, Y+7	; 0x07
    255c:	98 17       	cp	r25, r24
    255e:	90 f3       	brcs	.-28     	; 0x2544 <mbReceiveRequestReadInputStatus+0x78>
							lpData->lpInputs[ i ] = rxBuffer[ 3 + i ];
						}
					}

					lpData->exception_code = 0;
    2560:	18 82       	st	Y, r1
    2562:	81 e0       	ldi	r24, 0x01	; 1
    2564:	07 c0       	rjmp	.+14     	; 0x2574 <mbReceiveRequestReadInputStatus+0xa8>
			}

			return 0;
		}

		return mbCheckExceptionForResponse( &lpData->exception_code, 2, rxBuffer, len );
    2566:	ca 01       	movw	r24, r20
    2568:	62 e0       	ldi	r22, 0x02	; 2
    256a:	a8 01       	movw	r20, r16
    256c:	0e 94 ad 11 	call	0x235a	; 0x235a <mbCheckExceptionForResponse>
    2570:	01 c0       	rjmp	.+2      	; 0x2574 <mbReceiveRequestReadInputStatus+0xa8>
    2572:	80 e0       	ldi	r24, 0x00	; 0
	}

	return 0;
}
    2574:	df 91       	pop	r29
    2576:	cf 91       	pop	r28
    2578:	1f 91       	pop	r17
    257a:	0f 91       	pop	r16
    257c:	ff 90       	pop	r15
    257e:	ef 90       	pop	r14
    2580:	08 95       	ret

00002582 <mbRtuAddCrcAndSendBuffer>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void mbRtuAddCrcAndSendBuffer( uint8_t *txBuffer, uint16_t len )
{
    2582:	ef 92       	push	r14
    2584:	ff 92       	push	r15
    2586:	0f 93       	push	r16
    2588:	1f 93       	push	r17
    258a:	8c 01       	movw	r16, r24
    258c:	7b 01       	movw	r14, r22
	uint16_t check_sum = usMBCRC16( txBuffer, len - 2 );
    258e:	62 50       	subi	r22, 0x02	; 2
    2590:	70 40       	sbci	r23, 0x00	; 0
    2592:	0e 94 02 0d 	call	0x1a04	; 0x1a04 <usMBCRC16>

	txBuffer[ len - 2 ] = check_sum;
    2596:	f8 01       	movw	r30, r16
    2598:	ee 0d       	add	r30, r14
    259a:	ff 1d       	adc	r31, r15
    259c:	32 97       	sbiw	r30, 0x02	; 2
    259e:	81 93       	st	Z+, r24
	txBuffer[ len - 1 ] = check_sum>>8;
    25a0:	90 83       	st	Z, r25

	rs485SendBuffer( txBuffer, len );
    25a2:	c8 01       	movw	r24, r16
    25a4:	6e 2d       	mov	r22, r14
    25a6:	0e 94 e4 17 	call	0x2fc8	; 0x2fc8 <rs485SendBuffer>
}
    25aa:	1f 91       	pop	r17
    25ac:	0f 91       	pop	r16
    25ae:	ff 90       	pop	r15
    25b0:	ef 90       	pop	r14
    25b2:	08 95       	ret

000025b4 <mbSendRequestForceMultipleCoils>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Multiple Coils (FC=15)

void mbSendRequestForceMultipleCoils( void *lpObject )
{
    25b4:	df 93       	push	r29
    25b6:	cf 93       	push	r28
    25b8:	cd b7       	in	r28, 0x3d	; 61
    25ba:	de b7       	in	r29, 0x3e	; 62
    25bc:	c4 50       	subi	r28, 0x04	; 4
    25be:	d1 40       	sbci	r29, 0x01	; 1
    25c0:	0f b6       	in	r0, 0x3f	; 63
    25c2:	f8 94       	cli
    25c4:	de bf       	out	0x3e, r29	; 62
    25c6:	0f be       	out	0x3f, r0	; 63
    25c8:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_RW_COILS lpData = (LP_MB_MASTER_RW_COILS)lpObject;
    25ca:	dc 01       	movw	r26, r24
	uint8_t txBuffer[260] = { 0 };
    25cc:	ae 01       	movw	r20, r28
    25ce:	4f 5f       	subi	r20, 0xFF	; 255
    25d0:	5f 4f       	sbci	r21, 0xFF	; 255
    25d2:	84 e0       	ldi	r24, 0x04	; 4
    25d4:	91 e0       	ldi	r25, 0x01	; 1
    25d6:	fa 01       	movw	r30, r20
    25d8:	9c 01       	movw	r18, r24
    25da:	11 92       	st	Z+, r1
    25dc:	21 50       	subi	r18, 0x01	; 1
    25de:	30 40       	sbci	r19, 0x00	; 0
    25e0:	e1 f7       	brne	.-8      	; 0x25da <mbSendRequestForceMultipleCoils+0x26>
	uint8_t i, byte_number;

	lpData->exception_code = 0;
    25e2:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    25e4:	11 96       	adiw	r26, 0x01	; 1
    25e6:	8c 91       	ld	r24, X
    25e8:	11 97       	sbiw	r26, 0x01	; 1
    25ea:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 15;
    25ec:	8f e0       	ldi	r24, 0x0F	; 15
    25ee:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coils_address>>8;
    25f0:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coils_address;
    25f2:	14 96       	adiw	r26, 0x04	; 4
    25f4:	8c 91       	ld	r24, X
    25f6:	14 97       	sbiw	r26, 0x04	; 4
    25f8:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->coils_number>>8;
    25fa:	16 96       	adiw	r26, 0x06	; 6
    25fc:	8c 91       	ld	r24, X
    25fe:	16 97       	sbiw	r26, 0x06	; 6
    2600:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->coils_number;
    2602:	15 96       	adiw	r26, 0x05	; 5
    2604:	8c 91       	ld	r24, X
    2606:	15 97       	sbiw	r26, 0x05	; 5
    2608:	8e 83       	std	Y+6, r24	; 0x06

	byte_number = lpData->coils_number / 8;
    260a:	15 96       	adiw	r26, 0x05	; 5
    260c:	2d 91       	ld	r18, X+
    260e:	3c 91       	ld	r19, X
    2610:	16 97       	sbiw	r26, 0x06	; 6
    2612:	c9 01       	movw	r24, r18
    2614:	53 e0       	ldi	r21, 0x03	; 3
    2616:	96 95       	lsr	r25
    2618:	87 95       	ror	r24
    261a:	5a 95       	dec	r21
    261c:	e1 f7       	brne	.-8      	; 0x2616 <mbSendRequestForceMultipleCoils+0x62>
    261e:	68 2f       	mov	r22, r24
	if( 8 * byte_number < lpData->coils_number ) {
    2620:	90 e0       	ldi	r25, 0x00	; 0
    2622:	43 e0       	ldi	r20, 0x03	; 3
    2624:	88 0f       	add	r24, r24
    2626:	99 1f       	adc	r25, r25
    2628:	4a 95       	dec	r20
    262a:	e1 f7       	brne	.-8      	; 0x2624 <mbSendRequestForceMultipleCoils+0x70>
    262c:	82 17       	cp	r24, r18
    262e:	93 07       	cpc	r25, r19
    2630:	08 f4       	brcc	.+2      	; 0x2634 <mbSendRequestForceMultipleCoils+0x80>
		++byte_number;
    2632:	6f 5f       	subi	r22, 0xFF	; 255
	}

	txBuffer[6] = byte_number;
    2634:	6f 83       	std	Y+7, r22	; 0x07
    2636:	ae 01       	movw	r20, r28
    2638:	48 5f       	subi	r20, 0xF8	; 248
    263a:	5f 4f       	sbci	r21, 0xFF	; 255
    263c:	20 e0       	ldi	r18, 0x00	; 0
    263e:	30 e0       	ldi	r19, 0x00	; 0
    2640:	0c c0       	rjmp	.+24     	; 0x265a <mbSendRequestForceMultipleCoils+0xa6>
	for( i = 0; i < byte_number; i++ ) {
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
    2642:	12 96       	adiw	r26, 0x02	; 2
    2644:	ed 91       	ld	r30, X+
    2646:	fc 91       	ld	r31, X
    2648:	13 97       	sbiw	r26, 0x03	; 3
    264a:	e2 0f       	add	r30, r18
    264c:	f3 1f       	adc	r31, r19
    264e:	80 81       	ld	r24, Z
    2650:	fa 01       	movw	r30, r20
    2652:	81 93       	st	Z+, r24
    2654:	af 01       	movw	r20, r30
    2656:	2f 5f       	subi	r18, 0xFF	; 255
    2658:	3f 4f       	sbci	r19, 0xFF	; 255
	if( 8 * byte_number < lpData->coils_number ) {
		++byte_number;
	}

	txBuffer[6] = byte_number;
	for( i = 0; i < byte_number; i++ ) {
    265a:	26 17       	cp	r18, r22
    265c:	90 f3       	brcs	.-28     	; 0x2642 <mbSendRequestForceMultipleCoils+0x8e>
		txBuffer[ i + 7 ] = lpData->lpCoils[i];
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 9 + byte_number );
    265e:	70 e0       	ldi	r23, 0x00	; 0
    2660:	67 5f       	subi	r22, 0xF7	; 247
    2662:	7f 4f       	sbci	r23, 0xFF	; 255
    2664:	ce 01       	movw	r24, r28
    2666:	01 96       	adiw	r24, 0x01	; 1
    2668:	0e 94 c1 12 	call	0x2582	; 0x2582 <mbRtuAddCrcAndSendBuffer>
}
    266c:	cc 5f       	subi	r28, 0xFC	; 252
    266e:	de 4f       	sbci	r29, 0xFE	; 254
    2670:	0f b6       	in	r0, 0x3f	; 63
    2672:	f8 94       	cli
    2674:	de bf       	out	0x3e, r29	; 62
    2676:	0f be       	out	0x3f, r0	; 63
    2678:	cd bf       	out	0x3d, r28	; 61
    267a:	cf 91       	pop	r28
    267c:	df 91       	pop	r29
    267e:	08 95       	ret

00002680 <mbSendRequestPresetSingleRegister>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Preset Single Register (FC=06)

void mbSendRequestPresetSingleRegister( void *lpObject )
{
    2680:	df 93       	push	r29
    2682:	cf 93       	push	r28
    2684:	cd b7       	in	r28, 0x3d	; 61
    2686:	de b7       	in	r29, 0x3e	; 62
    2688:	28 97       	sbiw	r28, 0x08	; 8
    268a:	0f b6       	in	r0, 0x3f	; 63
    268c:	f8 94       	cli
    268e:	de bf       	out	0x3e, r29	; 62
    2690:	0f be       	out	0x3f, r0	; 63
    2692:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_PRESET_SINGLE_REGISTER lpData = (LP_MB_MASTER_PRESET_SINGLE_REGISTER)lpObject;
    2694:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    2696:	9e 01       	movw	r18, r28
    2698:	2f 5f       	subi	r18, 0xFF	; 255
    269a:	3f 4f       	sbci	r19, 0xFF	; 255
    269c:	88 e0       	ldi	r24, 0x08	; 8
    269e:	f9 01       	movw	r30, r18
    26a0:	11 92       	st	Z+, r1
    26a2:	8a 95       	dec	r24
    26a4:	e9 f7       	brne	.-6      	; 0x26a0 <mbSendRequestPresetSingleRegister+0x20>

	lpData->exception_code = 0;
    26a6:	1c 92       	st	X, r1

	txBuffer[0] = lpData->address;
    26a8:	11 96       	adiw	r26, 0x01	; 1
    26aa:	8c 91       	ld	r24, X
    26ac:	11 97       	sbiw	r26, 0x01	; 1
    26ae:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 6;
    26b0:	86 e0       	ldi	r24, 0x06	; 6
    26b2:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->register_address>>8;
    26b4:	13 96       	adiw	r26, 0x03	; 3
    26b6:	8c 91       	ld	r24, X
    26b8:	13 97       	sbiw	r26, 0x03	; 3
    26ba:	8b 83       	std	Y+3, r24	; 0x03
	txBuffer[3] = lpData->register_address;
    26bc:	12 96       	adiw	r26, 0x02	; 2
    26be:	8c 91       	ld	r24, X
    26c0:	12 97       	sbiw	r26, 0x02	; 2
    26c2:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = *lpData->lpRegister>>8;
    26c4:	14 96       	adiw	r26, 0x04	; 4
    26c6:	ed 91       	ld	r30, X+
    26c8:	fc 91       	ld	r31, X
    26ca:	15 97       	sbiw	r26, 0x05	; 5
    26cc:	81 81       	ldd	r24, Z+1	; 0x01
    26ce:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = *lpData->lpRegister;
    26d0:	14 96       	adiw	r26, 0x04	; 4
    26d2:	ed 91       	ld	r30, X+
    26d4:	fc 91       	ld	r31, X
    26d6:	15 97       	sbiw	r26, 0x05	; 5
    26d8:	80 81       	ld	r24, Z
    26da:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    26dc:	c9 01       	movw	r24, r18
    26de:	68 e0       	ldi	r22, 0x08	; 8
    26e0:	70 e0       	ldi	r23, 0x00	; 0
    26e2:	0e 94 c1 12 	call	0x2582	; 0x2582 <mbRtuAddCrcAndSendBuffer>
}
    26e6:	28 96       	adiw	r28, 0x08	; 8
    26e8:	0f b6       	in	r0, 0x3f	; 63
    26ea:	f8 94       	cli
    26ec:	de bf       	out	0x3e, r29	; 62
    26ee:	0f be       	out	0x3f, r0	; 63
    26f0:	cd bf       	out	0x3d, r28	; 61
    26f2:	cf 91       	pop	r28
    26f4:	df 91       	pop	r29
    26f6:	08 95       	ret

000026f8 <mbSendRequestForceSingleCoil>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Force Single Coil (FC=05)

void mbSendRequestForceSingleCoil( void *lpObject )
{
    26f8:	df 93       	push	r29
    26fa:	cf 93       	push	r28
    26fc:	cd b7       	in	r28, 0x3d	; 61
    26fe:	de b7       	in	r29, 0x3e	; 62
    2700:	28 97       	sbiw	r28, 0x08	; 8
    2702:	0f b6       	in	r0, 0x3f	; 63
    2704:	f8 94       	cli
    2706:	de bf       	out	0x3e, r29	; 62
    2708:	0f be       	out	0x3f, r0	; 63
    270a:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_WRITE_SINGLE_COIL lpData = (LP_MB_MASTER_WRITE_SINGLE_COIL)lpObject;
    270c:	fc 01       	movw	r30, r24
	uint8_t txBuffer[8] = { 0 };
    270e:	9e 01       	movw	r18, r28
    2710:	2f 5f       	subi	r18, 0xFF	; 255
    2712:	3f 4f       	sbci	r19, 0xFF	; 255
    2714:	88 e0       	ldi	r24, 0x08	; 8
    2716:	d9 01       	movw	r26, r18
    2718:	1d 92       	st	X+, r1
    271a:	8a 95       	dec	r24
    271c:	e9 f7       	brne	.-6      	; 0x2718 <mbSendRequestForceSingleCoil+0x20>

	lpData->exception_code = 0;
    271e:	10 82       	st	Z, r1

	txBuffer[0] = lpData->address;
    2720:	81 81       	ldd	r24, Z+1	; 0x01
    2722:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 5;
    2724:	85 e0       	ldi	r24, 0x05	; 5
    2726:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->coil_address>>8;
    2728:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->coil_address;
    272a:	86 81       	ldd	r24, Z+6	; 0x06
    272c:	8c 83       	std	Y+4, r24	; 0x04

	if( *lpData->lpCoil ) {
    272e:	02 80       	ldd	r0, Z+2	; 0x02
    2730:	f3 81       	ldd	r31, Z+3	; 0x03
    2732:	e0 2d       	mov	r30, r0
    2734:	80 81       	ld	r24, Z
    2736:	88 23       	and	r24, r24
    2738:	11 f0       	breq	.+4      	; 0x273e <mbSendRequestForceSingleCoil+0x46>
		txBuffer[4] = 0xff;
    273a:	8f ef       	ldi	r24, 0xFF	; 255
    273c:	8d 83       	std	Y+5, r24	; 0x05
	}

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    273e:	ce 01       	movw	r24, r28
    2740:	01 96       	adiw	r24, 0x01	; 1
    2742:	68 e0       	ldi	r22, 0x08	; 8
    2744:	70 e0       	ldi	r23, 0x00	; 0
    2746:	0e 94 c1 12 	call	0x2582	; 0x2582 <mbRtuAddCrcAndSendBuffer>
}
    274a:	28 96       	adiw	r28, 0x08	; 8
    274c:	0f b6       	in	r0, 0x3f	; 63
    274e:	f8 94       	cli
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	0f be       	out	0x3f, r0	; 63
    2754:	cd bf       	out	0x3d, r28	; 61
    2756:	cf 91       	pop	r28
    2758:	df 91       	pop	r29
    275a:	08 95       	ret

0000275c <mbSendRequestReadInputStatus>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Read Input Status (FC=02)

void mbSendRequestReadInputStatus( void *lpObject )
{
    275c:	df 93       	push	r29
    275e:	cf 93       	push	r28
    2760:	cd b7       	in	r28, 0x3d	; 61
    2762:	de b7       	in	r29, 0x3e	; 62
    2764:	28 97       	sbiw	r28, 0x08	; 8
    2766:	0f b6       	in	r0, 0x3f	; 63
    2768:	f8 94       	cli
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	0f be       	out	0x3f, r0	; 63
    276e:	cd bf       	out	0x3d, r28	; 61
	LP_MB_MASTER_READ_INPUT_STATUS lpData = (LP_MB_MASTER_READ_INPUT_STATUS)lpObject;
    2770:	dc 01       	movw	r26, r24
	uint8_t txBuffer[8] = { 0 };
    2772:	9e 01       	movw	r18, r28
    2774:	2f 5f       	subi	r18, 0xFF	; 255
    2776:	3f 4f       	sbci	r19, 0xFF	; 255
    2778:	88 e0       	ldi	r24, 0x08	; 8
    277a:	f9 01       	movw	r30, r18
    277c:	11 92       	st	Z+, r1
    277e:	8a 95       	dec	r24
    2780:	e9 f7       	brne	.-6      	; 0x277c <mbSendRequestReadInputStatus+0x20>

	lpData->exception_code = 0;
    2782:	1c 92       	st	X, r1

	lpData->byte_number = lpData->inputs_number / 8;
    2784:	15 96       	adiw	r26, 0x05	; 5
    2786:	2d 91       	ld	r18, X+
    2788:	3c 91       	ld	r19, X
    278a:	16 97       	sbiw	r26, 0x06	; 6
    278c:	c9 01       	movw	r24, r18
    278e:	73 e0       	ldi	r23, 0x03	; 3
    2790:	96 95       	lsr	r25
    2792:	87 95       	ror	r24
    2794:	7a 95       	dec	r23
    2796:	e1 f7       	brne	.-8      	; 0x2790 <mbSendRequestReadInputStatus+0x34>
    2798:	48 2f       	mov	r20, r24
    279a:	17 96       	adiw	r26, 0x07	; 7
    279c:	8c 93       	st	X, r24
    279e:	17 97       	sbiw	r26, 0x07	; 7
	if( 8 * lpData->byte_number < lpData->inputs_number ) {
    27a0:	90 e0       	ldi	r25, 0x00	; 0
    27a2:	63 e0       	ldi	r22, 0x03	; 3
    27a4:	88 0f       	add	r24, r24
    27a6:	99 1f       	adc	r25, r25
    27a8:	6a 95       	dec	r22
    27aa:	e1 f7       	brne	.-8      	; 0x27a4 <mbSendRequestReadInputStatus+0x48>
    27ac:	82 17       	cp	r24, r18
    27ae:	93 07       	cpc	r25, r19
    27b0:	20 f4       	brcc	.+8      	; 0x27ba <mbSendRequestReadInputStatus+0x5e>
		++lpData->byte_number;
    27b2:	4f 5f       	subi	r20, 0xFF	; 255
    27b4:	17 96       	adiw	r26, 0x07	; 7
    27b6:	4c 93       	st	X, r20
    27b8:	17 97       	sbiw	r26, 0x07	; 7
	}

	txBuffer[0] = lpData->address;
    27ba:	11 96       	adiw	r26, 0x01	; 1
    27bc:	8c 91       	ld	r24, X
    27be:	11 97       	sbiw	r26, 0x01	; 1
    27c0:	89 83       	std	Y+1, r24	; 0x01
	txBuffer[1] = 2;
    27c2:	82 e0       	ldi	r24, 0x02	; 2
    27c4:	8a 83       	std	Y+2, r24	; 0x02

	txBuffer[2] = lpData->inputs_address>>8;
    27c6:	1b 82       	std	Y+3, r1	; 0x03
	txBuffer[3] = lpData->inputs_address;
    27c8:	14 96       	adiw	r26, 0x04	; 4
    27ca:	8c 91       	ld	r24, X
    27cc:	14 97       	sbiw	r26, 0x04	; 4
    27ce:	8c 83       	std	Y+4, r24	; 0x04

	txBuffer[4] = lpData->inputs_number>>8;
    27d0:	16 96       	adiw	r26, 0x06	; 6
    27d2:	8c 91       	ld	r24, X
    27d4:	16 97       	sbiw	r26, 0x06	; 6
    27d6:	8d 83       	std	Y+5, r24	; 0x05
	txBuffer[5] = lpData->inputs_number;
    27d8:	15 96       	adiw	r26, 0x05	; 5
    27da:	8c 91       	ld	r24, X
    27dc:	8e 83       	std	Y+6, r24	; 0x06

	mbRtuAddCrcAndSendBuffer( txBuffer, 8 );
    27de:	ce 01       	movw	r24, r28
    27e0:	01 96       	adiw	r24, 0x01	; 1
    27e2:	68 e0       	ldi	r22, 0x08	; 8
    27e4:	70 e0       	ldi	r23, 0x00	; 0
    27e6:	0e 94 c1 12 	call	0x2582	; 0x2582 <mbRtuAddCrcAndSendBuffer>
}
    27ea:	28 96       	adiw	r28, 0x08	; 8
    27ec:	0f b6       	in	r0, 0x3f	; 63
    27ee:	f8 94       	cli
    27f0:	de bf       	out	0x3e, r29	; 62
    27f2:	0f be       	out	0x3f, r0	; 63
    27f4:	cd bf       	out	0x3d, r28	; 61
    27f6:	cf 91       	pop	r28
    27f8:	df 91       	pop	r29
    27fa:	08 95       	ret

000027fc <rs485Task>:

volatile static uint8_t usRS485PortAsMaster = 0;

void rs485Task( void )
{
	if( !ucChanelCount || !usRS485PortAsMaster ) {
    27fc:	80 91 a2 03 	lds	r24, 0x03A2
    2800:	88 23       	and	r24, r24
    2802:	09 f4       	brne	.+2      	; 0x2806 <rs485Task+0xa>
    2804:	68 c1       	rjmp	.+720    	; 0x2ad6 <rs485Task+0x2da>
    2806:	80 91 a1 03 	lds	r24, 0x03A1
    280a:	88 23       	and	r24, r24
    280c:	09 f4       	brne	.+2      	; 0x2810 <rs485Task+0x14>
    280e:	63 c1       	rjmp	.+710    	; 0x2ad6 <rs485Task+0x2da>
		return;
	}

	if( !uiSysRS485SendRequestTimer ) {
    2810:	80 91 34 01 	lds	r24, 0x0134
    2814:	90 91 35 01 	lds	r25, 0x0135
    2818:	89 2b       	or	r24, r25
    281a:	09 f0       	breq	.+2      	; 0x281e <rs485Task+0x22>
    281c:	88 c0       	rjmp	.+272    	; 0x292e <rs485Task+0x132>

		ucRS485ChanelIndex = ucRS485ChanelCounter;
    281e:	80 91 a5 03 	lds	r24, 0x03A5
    2822:	80 93 a6 03 	sts	0x03A6, r24
		if( ++ucRS485ChanelCounter >= ucChanelCount ) {
    2826:	80 91 a5 03 	lds	r24, 0x03A5
    282a:	8f 5f       	subi	r24, 0xFF	; 255
    282c:	80 93 a5 03 	sts	0x03A5, r24
    2830:	90 91 a5 03 	lds	r25, 0x03A5
    2834:	80 91 a2 03 	lds	r24, 0x03A2
    2838:	98 17       	cp	r25, r24
    283a:	40 f0       	brcs	.+16     	; 0x284c <rs485Task+0x50>
			ucRS485ChanelCounter = 0;
    283c:	10 92 a5 03 	sts	0x03A5, r1
			PORTG ^= MCU_PG1_bm;
    2840:	80 91 65 00 	lds	r24, 0x0065
    2844:	92 e0       	ldi	r25, 0x02	; 2
    2846:	89 27       	eor	r24, r25
    2848:	80 93 65 00 	sts	0x0065, r24
		}

		if( NULL == lpArrRS485Chanel[ ucRS485ChanelIndex ] ) {
    284c:	e0 91 a6 03 	lds	r30, 0x03A6
    2850:	f0 e0       	ldi	r31, 0x00	; 0
    2852:	ee 0f       	add	r30, r30
    2854:	ff 1f       	adc	r31, r31
    2856:	ec 54       	subi	r30, 0x4C	; 76
    2858:	fb 4f       	sbci	r31, 0xFB	; 251
    285a:	80 81       	ld	r24, Z
    285c:	91 81       	ldd	r25, Z+1	; 0x01
    285e:	89 2b       	or	r24, r25
    2860:	09 f4       	brne	.+2      	; 0x2864 <rs485Task+0x68>
    2862:	39 c1       	rjmp	.+626    	; 0x2ad6 <rs485Task+0x2da>

		/*
			  xx .      
			  RS485 .
		*/
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 0;
    2864:	e0 91 a6 03 	lds	r30, 0x03A6
    2868:	f0 e0       	ldi	r31, 0x00	; 0
    286a:	ee 0f       	add	r30, r30
    286c:	ff 1f       	adc	r31, r31
    286e:	ec 54       	subi	r30, 0x4C	; 76
    2870:	fb 4f       	sbci	r31, 0xFB	; 251
    2872:	01 90       	ld	r0, Z+
    2874:	f0 81       	ld	r31, Z
    2876:	e0 2d       	mov	r30, r0
    2878:	15 82       	std	Z+5, r1	; 0x05
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SetUartSetings( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    287a:	e0 91 a6 03 	lds	r30, 0x03A6
    287e:	f0 e0       	ldi	r31, 0x00	; 0
    2880:	ee 0f       	add	r30, r30
    2882:	ff 1f       	adc	r31, r31
    2884:	ec 54       	subi	r30, 0x4C	; 76
    2886:	fb 4f       	sbci	r31, 0xFB	; 251
    2888:	a0 81       	ld	r26, Z
    288a:	b1 81       	ldd	r27, Z+1	; 0x01
    288c:	e0 91 a6 03 	lds	r30, 0x03A6
    2890:	f0 e0       	ldi	r31, 0x00	; 0
    2892:	ee 0f       	add	r30, r30
    2894:	ff 1f       	adc	r31, r31
    2896:	ec 54       	subi	r30, 0x4C	; 76
    2898:	fb 4f       	sbci	r31, 0xFB	; 251
    289a:	01 90       	ld	r0, Z+
    289c:	f0 81       	ld	r31, Z
    289e:	e0 2d       	mov	r30, r0
    28a0:	1b 96       	adiw	r26, 0x0b	; 11
    28a2:	2d 91       	ld	r18, X+
    28a4:	3c 91       	ld	r19, X
    28a6:	1c 97       	sbiw	r26, 0x0c	; 12
    28a8:	80 81       	ld	r24, Z
    28aa:	91 81       	ldd	r25, Z+1	; 0x01
    28ac:	f9 01       	movw	r30, r18
    28ae:	09 95       	icall
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SendRequestFunc( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    28b0:	e0 91 a6 03 	lds	r30, 0x03A6
    28b4:	f0 e0       	ldi	r31, 0x00	; 0
    28b6:	ee 0f       	add	r30, r30
    28b8:	ff 1f       	adc	r31, r31
    28ba:	ec 54       	subi	r30, 0x4C	; 76
    28bc:	fb 4f       	sbci	r31, 0xFB	; 251
    28be:	a0 81       	ld	r26, Z
    28c0:	b1 81       	ldd	r27, Z+1	; 0x01
    28c2:	e0 91 a6 03 	lds	r30, 0x03A6
    28c6:	f0 e0       	ldi	r31, 0x00	; 0
    28c8:	ee 0f       	add	r30, r30
    28ca:	ff 1f       	adc	r31, r31
    28cc:	ec 54       	subi	r30, 0x4C	; 76
    28ce:	fb 4f       	sbci	r31, 0xFB	; 251
    28d0:	01 90       	ld	r0, Z+
    28d2:	f0 81       	ld	r31, Z
    28d4:	e0 2d       	mov	r30, r0
    28d6:	1f 96       	adiw	r26, 0x0f	; 15
    28d8:	2d 91       	ld	r18, X+
    28da:	3c 91       	ld	r19, X
    28dc:	50 97       	sbiw	r26, 0x10	; 16
    28de:	80 81       	ld	r24, Z
    28e0:	91 81       	ldd	r25, Z+1	; 0x01
    28e2:	f9 01       	movw	r30, r18
    28e4:	09 95       	icall

		//     + Timeout
		uiSysRS485ReciverTimer		= lpArrRS485Chanel[ ucRS485ChanelIndex ]->msReadTimeOut;
    28e6:	e0 91 a6 03 	lds	r30, 0x03A6
    28ea:	f0 e0       	ldi	r31, 0x00	; 0
    28ec:	ee 0f       	add	r30, r30
    28ee:	ff 1f       	adc	r31, r31
    28f0:	ec 54       	subi	r30, 0x4C	; 76
    28f2:	fb 4f       	sbci	r31, 0xFB	; 251
    28f4:	01 90       	ld	r0, Z+
    28f6:	f0 81       	ld	r31, Z
    28f8:	e0 2d       	mov	r30, r0
    28fa:	82 81       	ldd	r24, Z+2	; 0x02
    28fc:	93 81       	ldd	r25, Z+3	; 0x03
    28fe:	90 93 a4 03 	sts	0x03A4, r25
    2902:	80 93 a3 03 	sts	0x03A3, r24
		uiSysRS485SendRequestTimer	= lpArrRS485Chanel[ ucRS485ChanelIndex ]->msReadTimeOut + __RS485_PAUSE_FOR_NEXT_REQUEST__;
    2906:	e0 91 a6 03 	lds	r30, 0x03A6
    290a:	f0 e0       	ldi	r31, 0x00	; 0
    290c:	ee 0f       	add	r30, r30
    290e:	ff 1f       	adc	r31, r31
    2910:	ec 54       	subi	r30, 0x4C	; 76
    2912:	fb 4f       	sbci	r31, 0xFB	; 251
    2914:	01 90       	ld	r0, Z+
    2916:	f0 81       	ld	r31, Z
    2918:	e0 2d       	mov	r30, r0
    291a:	20 91 36 01 	lds	r18, 0x0136
    291e:	82 81       	ldd	r24, Z+2	; 0x02
    2920:	93 81       	ldd	r25, Z+3	; 0x03
    2922:	82 0f       	add	r24, r18
    2924:	91 1d       	adc	r25, r1
    2926:	90 93 35 01 	sts	0x0135, r25
    292a:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    292e:	80 91 a3 03 	lds	r24, 0x03A3
    2932:	90 91 a4 03 	lds	r25, 0x03A4
    2936:	89 2b       	or	r24, r25
    2938:	09 f4       	brne	.+2      	; 0x293c <rs485Task+0x140>
    293a:	62 c0       	rjmp	.+196    	; 0x2a00 <rs485Task+0x204>
		if( 1 ) {//|| rs485ReciverTimer != rs485ReciverTimerOld ) {
			rs485ReciverTimerOld = uiSysRS485ReciverTimer;
    293c:	80 91 a3 03 	lds	r24, 0x03A3
    2940:	90 91 a4 03 	lds	r25, 0x03A4
    2944:	90 93 a8 03 	sts	0x03A8, r25
    2948:	80 93 a7 03 	sts	0x03A7, r24

			if( lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485GetResponseFunc( (uint8_t*)ucRS485rxBuffer, ucRS485rxState, lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData ) ) {
    294c:	e0 91 a6 03 	lds	r30, 0x03A6
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	ee 0f       	add	r30, r30
    2954:	ff 1f       	adc	r31, r31
    2956:	ec 54       	subi	r30, 0x4C	; 76
    2958:	fb 4f       	sbci	r31, 0xFB	; 251
    295a:	a0 81       	ld	r26, Z
    295c:	b1 81       	ldd	r27, Z+1	; 0x01
    295e:	60 91 b1 04 	lds	r22, 0x04B1
    2962:	e0 91 a6 03 	lds	r30, 0x03A6
    2966:	f0 e0       	ldi	r31, 0x00	; 0
    2968:	ee 0f       	add	r30, r30
    296a:	ff 1f       	adc	r31, r31
    296c:	ec 54       	subi	r30, 0x4C	; 76
    296e:	fb 4f       	sbci	r31, 0xFB	; 251
    2970:	01 90       	ld	r0, Z+
    2972:	f0 81       	ld	r31, Z
    2974:	e0 2d       	mov	r30, r0
    2976:	40 81       	ld	r20, Z
    2978:	51 81       	ldd	r21, Z+1	; 0x01
    297a:	51 96       	adiw	r26, 0x11	; 17
    297c:	ed 91       	ld	r30, X+
    297e:	fc 91       	ld	r31, X
    2980:	52 97       	sbiw	r26, 0x12	; 18
    2982:	80 91 b2 04 	lds	r24, 0x04B2
    2986:	90 91 b3 04 	lds	r25, 0x04B3
    298a:	09 95       	icall
    298c:	88 23       	and	r24, r24
    298e:	09 f4       	brne	.+2      	; 0x2992 <rs485Task+0x196>
    2990:	a2 c0       	rjmp	.+324    	; 0x2ad6 <rs485Task+0x2da>
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485ClrTimeOutError( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    2992:	e0 91 a6 03 	lds	r30, 0x03A6
    2996:	f0 e0       	ldi	r31, 0x00	; 0
    2998:	ee 0f       	add	r30, r30
    299a:	ff 1f       	adc	r31, r31
    299c:	ec 54       	subi	r30, 0x4C	; 76
    299e:	fb 4f       	sbci	r31, 0xFB	; 251
    29a0:	a0 81       	ld	r26, Z
    29a2:	b1 81       	ldd	r27, Z+1	; 0x01
    29a4:	e0 91 a6 03 	lds	r30, 0x03A6
    29a8:	f0 e0       	ldi	r31, 0x00	; 0
    29aa:	ee 0f       	add	r30, r30
    29ac:	ff 1f       	adc	r31, r31
    29ae:	ec 54       	subi	r30, 0x4C	; 76
    29b0:	fb 4f       	sbci	r31, 0xFB	; 251
    29b2:	01 90       	ld	r0, Z+
    29b4:	f0 81       	ld	r31, Z
    29b6:	e0 2d       	mov	r30, r0
    29b8:	19 96       	adiw	r26, 0x09	; 9
    29ba:	2d 91       	ld	r18, X+
    29bc:	3c 91       	ld	r19, X
    29be:	1a 97       	sbiw	r26, 0x0a	; 10
    29c0:	80 81       	ld	r24, Z
    29c2:	91 81       	ldd	r25, Z+1	; 0x01
    29c4:	f9 01       	movw	r30, r18
    29c6:	09 95       	icall
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter = 0;
    29c8:	e0 91 a6 03 	lds	r30, 0x03A6
    29cc:	f0 e0       	ldi	r31, 0x00	; 0
    29ce:	ee 0f       	add	r30, r30
    29d0:	ff 1f       	adc	r31, r31
    29d2:	ec 54       	subi	r30, 0x4C	; 76
    29d4:	fb 4f       	sbci	r31, 0xFB	; 251
    29d6:	01 90       	ld	r0, Z+
    29d8:	f0 81       	ld	r31, Z
    29da:	e0 2d       	mov	r30, r0
    29dc:	16 82       	std	Z+6, r1	; 0x06
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 1; // OK
    29de:	e0 91 a6 03 	lds	r30, 0x03A6
    29e2:	f0 e0       	ldi	r31, 0x00	; 0
    29e4:	ee 0f       	add	r30, r30
    29e6:	ff 1f       	adc	r31, r31
    29e8:	ec 54       	subi	r30, 0x4C	; 76
    29ea:	fb 4f       	sbci	r31, 0xFB	; 251
    29ec:	01 90       	ld	r0, Z+
    29ee:	f0 81       	ld	r31, Z
    29f0:	e0 2d       	mov	r30, r0
    29f2:	81 e0       	ldi	r24, 0x01	; 1
    29f4:	85 83       	std	Z+5, r24	; 0x05

				uiSysRS485ReciverTimer = 0;
    29f6:	10 92 a4 03 	sts	0x03A4, r1
    29fa:	10 92 a3 03 	sts	0x03A3, r1
    29fe:	08 95       	ret
			}
		}
	} else {
		lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485RestoreUartSetings( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    2a00:	e0 91 a6 03 	lds	r30, 0x03A6
    2a04:	f0 e0       	ldi	r31, 0x00	; 0
    2a06:	ee 0f       	add	r30, r30
    2a08:	ff 1f       	adc	r31, r31
    2a0a:	ec 54       	subi	r30, 0x4C	; 76
    2a0c:	fb 4f       	sbci	r31, 0xFB	; 251
    2a0e:	a0 81       	ld	r26, Z
    2a10:	b1 81       	ldd	r27, Z+1	; 0x01
    2a12:	e0 91 a6 03 	lds	r30, 0x03A6
    2a16:	f0 e0       	ldi	r31, 0x00	; 0
    2a18:	ee 0f       	add	r30, r30
    2a1a:	ff 1f       	adc	r31, r31
    2a1c:	ec 54       	subi	r30, 0x4C	; 76
    2a1e:	fb 4f       	sbci	r31, 0xFB	; 251
    2a20:	01 90       	ld	r0, Z+
    2a22:	f0 81       	ld	r31, Z
    2a24:	e0 2d       	mov	r30, r0
    2a26:	1d 96       	adiw	r26, 0x0d	; 13
    2a28:	2d 91       	ld	r18, X+
    2a2a:	3c 91       	ld	r19, X
    2a2c:	1e 97       	sbiw	r26, 0x0e	; 14
    2a2e:	80 81       	ld	r24, Z
    2a30:	91 81       	ldd	r25, Z+1	; 0x01
    2a32:	f9 01       	movw	r30, r18
    2a34:	09 95       	icall

		if( !lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag ) {
    2a36:	e0 91 a6 03 	lds	r30, 0x03A6
    2a3a:	f0 e0       	ldi	r31, 0x00	; 0
    2a3c:	ee 0f       	add	r30, r30
    2a3e:	ff 1f       	adc	r31, r31
    2a40:	ec 54       	subi	r30, 0x4C	; 76
    2a42:	fb 4f       	sbci	r31, 0xFB	; 251
    2a44:	01 90       	ld	r0, Z+
    2a46:	f0 81       	ld	r31, Z
    2a48:	e0 2d       	mov	r30, r0
    2a4a:	85 81       	ldd	r24, Z+5	; 0x05
    2a4c:	88 23       	and	r24, r24
    2a4e:	09 f0       	breq	.+2      	; 0x2a52 <rs485Task+0x256>
    2a50:	42 c0       	rjmp	.+132    	; 0x2ad6 <rs485Task+0x2da>
			lpArrRS485Chanel[ ucRS485ChanelIndex ]->ucFlag = 2; // Timeout
    2a52:	e0 91 a6 03 	lds	r30, 0x03A6
    2a56:	f0 e0       	ldi	r31, 0x00	; 0
    2a58:	ee 0f       	add	r30, r30
    2a5a:	ff 1f       	adc	r31, r31
    2a5c:	ec 54       	subi	r30, 0x4C	; 76
    2a5e:	fb 4f       	sbci	r31, 0xFB	; 251
    2a60:	01 90       	ld	r0, Z+
    2a62:	f0 81       	ld	r31, Z
    2a64:	e0 2d       	mov	r30, r0
    2a66:	82 e0       	ldi	r24, 0x02	; 2
    2a68:	85 83       	std	Z+5, r24	; 0x05

			//  N timeout     timeout 
			if( lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter < 5 ) {
    2a6a:	e0 91 a6 03 	lds	r30, 0x03A6
    2a6e:	f0 e0       	ldi	r31, 0x00	; 0
    2a70:	ee 0f       	add	r30, r30
    2a72:	ff 1f       	adc	r31, r31
    2a74:	ec 54       	subi	r30, 0x4C	; 76
    2a76:	fb 4f       	sbci	r31, 0xFB	; 251
    2a78:	01 90       	ld	r0, Z+
    2a7a:	f0 81       	ld	r31, Z
    2a7c:	e0 2d       	mov	r30, r0
    2a7e:	86 81       	ldd	r24, Z+6	; 0x06
    2a80:	85 30       	cpi	r24, 0x05	; 5
    2a82:	70 f4       	brcc	.+28     	; 0x2aa0 <rs485Task+0x2a4>
				++lpArrRS485Chanel[ ucRS485ChanelIndex ]->rxErrorCounter;
    2a84:	e0 91 a6 03 	lds	r30, 0x03A6
    2a88:	f0 e0       	ldi	r31, 0x00	; 0
    2a8a:	ee 0f       	add	r30, r30
    2a8c:	ff 1f       	adc	r31, r31
    2a8e:	ec 54       	subi	r30, 0x4C	; 76
    2a90:	fb 4f       	sbci	r31, 0xFB	; 251
    2a92:	01 90       	ld	r0, Z+
    2a94:	f0 81       	ld	r31, Z
    2a96:	e0 2d       	mov	r30, r0
    2a98:	86 81       	ldd	r24, Z+6	; 0x06
    2a9a:	8f 5f       	subi	r24, 0xFF	; 255
    2a9c:	86 83       	std	Z+6, r24	; 0x06
    2a9e:	08 95       	ret
			} else {
				lpArrRS485Chanel[ ucRS485ChanelIndex ]->rs485SetTimeOutError( lpArrRS485Chanel[ ucRS485ChanelIndex ]->lpData );
    2aa0:	e0 91 a6 03 	lds	r30, 0x03A6
    2aa4:	f0 e0       	ldi	r31, 0x00	; 0
    2aa6:	ee 0f       	add	r30, r30
    2aa8:	ff 1f       	adc	r31, r31
    2aaa:	ec 54       	subi	r30, 0x4C	; 76
    2aac:	fb 4f       	sbci	r31, 0xFB	; 251
    2aae:	a0 81       	ld	r26, Z
    2ab0:	b1 81       	ldd	r27, Z+1	; 0x01
    2ab2:	e0 91 a6 03 	lds	r30, 0x03A6
    2ab6:	f0 e0       	ldi	r31, 0x00	; 0
    2ab8:	ee 0f       	add	r30, r30
    2aba:	ff 1f       	adc	r31, r31
    2abc:	ec 54       	subi	r30, 0x4C	; 76
    2abe:	fb 4f       	sbci	r31, 0xFB	; 251
    2ac0:	01 90       	ld	r0, Z+
    2ac2:	f0 81       	ld	r31, Z
    2ac4:	e0 2d       	mov	r30, r0
    2ac6:	17 96       	adiw	r26, 0x07	; 7
    2ac8:	2d 91       	ld	r18, X+
    2aca:	3c 91       	ld	r19, X
    2acc:	18 97       	sbiw	r26, 0x08	; 8
    2ace:	80 81       	ld	r24, Z
    2ad0:	91 81       	ldd	r25, Z+1	; 0x01
    2ad2:	f9 01       	movw	r30, r18
    2ad4:	09 95       	icall
    2ad6:	08 95       	ret

00002ad8 <rs485TaskEnable>:
	}
}

void rs485TaskEnable( void )
{
	usRS485PortAsMaster = 1;
    2ad8:	81 e0       	ldi	r24, 0x01	; 1
    2ada:	80 93 a1 03 	sts	0x03A1, r24
}
    2ade:	08 95       	ret

00002ae0 <rs485TaskDisable>:

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2ae0:	10 92 a1 03 	sts	0x03A1, r1
}
    2ae4:	08 95       	ret

00002ae6 <rs485TaskIsEnable>:

uint8_t rs485TaskIsEnable( void )
{
	return usRS485PortAsMaster;
    2ae6:	80 91 a1 03 	lds	r24, 0x03A1
}
    2aea:	08 95       	ret

00002aec <rs485TaskInit>:
	usRS485PortAsMaster = 1;
}

void rs485TaskDisable( void )
{
	usRS485PortAsMaster = 0;
    2aec:	10 92 a1 03 	sts	0x03A1, r1
{
	uint8_t i;

	rs485TaskDisable();

	ucRS485txBuffer = ucRS485txrxBuffer;
    2af0:	89 ea       	ldi	r24, 0xA9	; 169
    2af2:	93 e0       	ldi	r25, 0x03	; 3
    2af4:	90 93 af 04 	sts	0x04AF, r25
    2af8:	80 93 ae 04 	sts	0x04AE, r24
	ucRS485rxBuffer = ucRS485txrxBuffer;
    2afc:	90 93 b3 04 	sts	0x04B3, r25
    2b00:	80 93 b2 04 	sts	0x04B2, r24

	ucChanelCount = 0;
    2b04:	10 92 a2 03 	sts	0x03A2, r1
    2b08:	80 e0       	ldi	r24, 0x00	; 0
    2b0a:	90 e0       	ldi	r25, 0x00	; 0
	for( i = 0; i < size_of_array( lpArrRS485Chanel ); i++ ) {
		lpArrRS485Chanel[i] = NULL;
    2b0c:	fc 01       	movw	r30, r24
    2b0e:	ee 0f       	add	r30, r30
    2b10:	ff 1f       	adc	r31, r31
    2b12:	ec 54       	subi	r30, 0x4C	; 76
    2b14:	fb 4f       	sbci	r31, 0xFB	; 251
    2b16:	11 82       	std	Z+1, r1	; 0x01
    2b18:	10 82       	st	Z, r1
    2b1a:	01 96       	adiw	r24, 0x01	; 1

	ucRS485txBuffer = ucRS485txrxBuffer;
	ucRS485rxBuffer = ucRS485txrxBuffer;

	ucChanelCount = 0;
	for( i = 0; i < size_of_array( lpArrRS485Chanel ); i++ ) {
    2b1c:	82 33       	cpi	r24, 0x32	; 50
    2b1e:	91 05       	cpc	r25, r1
    2b20:	a9 f7       	brne	.-22     	; 0x2b0c <rs485TaskInit+0x20>
		lpArrRS485Chanel[i] = NULL;
	}
}
    2b22:	08 95       	ret

00002b24 <rs485TimerIsr>:

void rs485TimerIsr( void )
{
	if( uiSysRS485SendRequestTimer ) {
    2b24:	80 91 34 01 	lds	r24, 0x0134
    2b28:	90 91 35 01 	lds	r25, 0x0135
    2b2c:	89 2b       	or	r24, r25
    2b2e:	49 f0       	breq	.+18     	; 0x2b42 <rs485TimerIsr+0x1e>
		--uiSysRS485SendRequestTimer;
    2b30:	80 91 34 01 	lds	r24, 0x0134
    2b34:	90 91 35 01 	lds	r25, 0x0135
    2b38:	01 97       	sbiw	r24, 0x01	; 1
    2b3a:	90 93 35 01 	sts	0x0135, r25
    2b3e:	80 93 34 01 	sts	0x0134, r24
	}

	if( uiSysRS485ReciverTimer ) {
    2b42:	80 91 a3 03 	lds	r24, 0x03A3
    2b46:	90 91 a4 03 	lds	r25, 0x03A4
    2b4a:	89 2b       	or	r24, r25
    2b4c:	49 f0       	breq	.+18     	; 0x2b60 <rs485TimerIsr+0x3c>
		--uiSysRS485ReciverTimer;
    2b4e:	80 91 a3 03 	lds	r24, 0x03A3
    2b52:	90 91 a4 03 	lds	r25, 0x03A4
    2b56:	01 97       	sbiw	r24, 0x01	; 1
    2b58:	90 93 a4 03 	sts	0x03A4, r25
    2b5c:	80 93 a3 03 	sts	0x03A3, r24
    2b60:	08 95       	ret

00002b62 <rs485AddChanel>:
	}
}

uint8_t rs485AddChanel( LP_OBJ_RS485_CHANEL lpChanel )
{
	lpArrRS485Chanel[ ucChanelCount ] = lpChanel;
    2b62:	e0 91 a2 03 	lds	r30, 0x03A2
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	ee 0f       	add	r30, r30
    2b6a:	ff 1f       	adc	r31, r31
    2b6c:	ec 54       	subi	r30, 0x4C	; 76
    2b6e:	fb 4f       	sbci	r31, 0xFB	; 251
    2b70:	91 83       	std	Z+1, r25	; 0x01
    2b72:	80 83       	st	Z, r24

	if( ++ucChanelCount > size_of_array( lpArrRS485Chanel ) ) {
    2b74:	80 91 a2 03 	lds	r24, 0x03A2
    2b78:	8f 5f       	subi	r24, 0xFF	; 255
    2b7a:	80 93 a2 03 	sts	0x03A2, r24
    2b7e:	80 91 a2 03 	lds	r24, 0x03A2
    2b82:	83 33       	cpi	r24, 0x33	; 51
    2b84:	10 f4       	brcc	.+4      	; 0x2b8a <rs485AddChanel+0x28>
    2b86:	81 e0       	ldi	r24, 0x01	; 1
    2b88:	08 95       	ret
		ucChanelCount = size_of_array( lpArrRS485Chanel );
    2b8a:	82 e3       	ldi	r24, 0x32	; 50
    2b8c:	80 93 a2 03 	sts	0x03A2, r24
    2b90:	80 e0       	ldi	r24, 0x00	; 0
		return 0;
	}

	return 1;
}
    2b92:	08 95       	ret

00002b94 <rs485ChanelDefInit>:

void rs485ChanelDefInit( LP_OBJ_RS485_CHANEL lpChanel )
{
    2b94:	fc 01       	movw	r30, r24
	lpChanel->lpData = NULL;
    2b96:	11 82       	std	Z+1, r1	; 0x01
    2b98:	10 82       	st	Z, r1

	lpChanel->msReadTimeOut = 100;
    2b9a:	84 e6       	ldi	r24, 0x64	; 100
    2b9c:	90 e0       	ldi	r25, 0x00	; 0
    2b9e:	93 83       	std	Z+3, r25	; 0x03
    2ba0:	82 83       	std	Z+2, r24	; 0x02
	lpChanel->ucEnableRequest = 0;
    2ba2:	14 82       	std	Z+4, r1	; 0x04
	lpChanel->rxErrorCounter = 0;
    2ba4:	16 82       	std	Z+6, r1	; 0x06
	lpChanel->ucFlag = 0;
    2ba6:	15 82       	std	Z+5, r1	; 0x05

	lpChanel->rs485SetUartSetings = rs485SetUartSetingsNullFunc;
    2ba8:	80 ef       	ldi	r24, 0xF0	; 240
    2baa:	95 e1       	ldi	r25, 0x15	; 21
    2bac:	94 87       	std	Z+12, r25	; 0x0c
    2bae:	83 87       	std	Z+11, r24	; 0x0b
	lpChanel->rs485RestoreUartSetings = rs485RestoreUartSetingsNullFunc;
    2bb0:	81 ef       	ldi	r24, 0xF1	; 241
    2bb2:	95 e1       	ldi	r25, 0x15	; 21
    2bb4:	96 87       	std	Z+14, r25	; 0x0e
    2bb6:	85 87       	std	Z+13, r24	; 0x0d

	lpChanel->rs485SendRequestFunc = rs485sendRequestNullFunc;
    2bb8:	8d ee       	ldi	r24, 0xED	; 237
    2bba:	95 e1       	ldi	r25, 0x15	; 21
    2bbc:	90 8b       	std	Z+16, r25	; 0x10
    2bbe:	87 87       	std	Z+15, r24	; 0x0f
	lpChanel->rs485GetResponseFunc = rs485getResponseNullFunc;
    2bc0:	8e ee       	ldi	r24, 0xEE	; 238
    2bc2:	95 e1       	ldi	r25, 0x15	; 21
    2bc4:	92 8b       	std	Z+18, r25	; 0x12
    2bc6:	81 8b       	std	Z+17, r24	; 0x11

	lpChanel->rs485SetTimeOutError = rs485SetTimeOutErrorNullFunc;
    2bc8:	82 ef       	ldi	r24, 0xF2	; 242
    2bca:	95 e1       	ldi	r25, 0x15	; 21
    2bcc:	90 87       	std	Z+8, r25	; 0x08
    2bce:	87 83       	std	Z+7, r24	; 0x07
	lpChanel->rs485ClrTimeOutError = rs485ClrTimeOutErrorNullFunc;
    2bd0:	83 ef       	ldi	r24, 0xF3	; 243
    2bd2:	95 e1       	ldi	r25, 0x15	; 21
    2bd4:	92 87       	std	Z+10, r25	; 0x0a
    2bd6:	81 87       	std	Z+9, r24	; 0x09
}
    2bd8:	08 95       	ret

00002bda <rs485sendRequestNullFunc>:

void rs485sendRequestNullFunc( void *lpData )
{
}
    2bda:	08 95       	ret

00002bdc <rs485getResponseNullFunc>:

uint8_t rs485getResponseNullFunc( uint8_t *rxBuffer, uint8_t len, void *lpData )
{
	return 1;
}
    2bdc:	81 e0       	ldi	r24, 0x01	; 1
    2bde:	08 95       	ret

00002be0 <rs485SetUartSetingsNullFunc>:

void rs485SetUartSetingsNullFunc( void *lpData )
{
}
    2be0:	08 95       	ret

00002be2 <rs485RestoreUartSetingsNullFunc>:

void rs485RestoreUartSetingsNullFunc( void *lpData )
{
}
    2be2:	08 95       	ret

00002be4 <rs485SetTimeOutErrorNullFunc>:

void rs485SetTimeOutErrorNullFunc( void *lpData )
{
}
    2be4:	08 95       	ret

00002be6 <rs485ClrTimeOutErrorNullFunc>:

void rs485ClrTimeOutErrorNullFunc( void *lpData )
{
}
    2be6:	08 95       	ret

00002be8 <__vector_20>:

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
}

ISR( USART0_TX_vect )
{
    2be8:	1f 92       	push	r1
    2bea:	0f 92       	push	r0
    2bec:	0f b6       	in	r0, 0x3f	; 63
    2bee:	0f 92       	push	r0
    2bf0:	0b b6       	in	r0, 0x3b	; 59
    2bf2:	0f 92       	push	r0
    2bf4:	11 24       	eor	r1, r1
    2bf6:	8f 93       	push	r24
    2bf8:	9f 93       	push	r25
    2bfa:	ef 93       	push	r30
    2bfc:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2bfe:	80 91 a1 03 	lds	r24, 0x03A1
    2c02:	88 23       	and	r24, r24
    2c04:	11 f4       	brne	.+4      	; 0x2c0a <__vector_20+0x22>
		disable_rs485_transmit();
    2c06:	1a 98       	cbi	0x03, 2	; 3
    2c08:	20 c0       	rjmp	.+64     	; 0x2c4a <__vector_20+0x62>
	} else {
		if( ++ucRS485txState != ucRS485txBufferLenght ) {
    2c0a:	80 91 ad 04 	lds	r24, 0x04AD
    2c0e:	8f 5f       	subi	r24, 0xFF	; 255
    2c10:	80 93 ad 04 	sts	0x04AD, r24
    2c14:	90 91 ad 04 	lds	r25, 0x04AD
    2c18:	80 91 b0 04 	lds	r24, 0x04B0
    2c1c:	98 17       	cp	r25, r24
    2c1e:	59 f0       	breq	.+22     	; 0x2c36 <__vector_20+0x4e>
			UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2c20:	80 91 ad 04 	lds	r24, 0x04AD
    2c24:	e0 91 ae 04 	lds	r30, 0x04AE
    2c28:	f0 91 af 04 	lds	r31, 0x04AF
    2c2c:	e8 0f       	add	r30, r24
    2c2e:	f1 1d       	adc	r31, r1
    2c30:	80 81       	ld	r24, Z
    2c32:	8c b9       	out	0x0c, r24	; 12
    2c34:	0a c0       	rjmp	.+20     	; 0x2c4a <__vector_20+0x62>
		} else {
			disable_rs485_transmit();
    2c36:	1a 98       	cbi	0x03, 2	; 3
			UCSR0B |= _BV( RXEN0 ) | _BV( RXCIE0 );
    2c38:	8a b1       	in	r24, 0x0a	; 10
    2c3a:	80 69       	ori	r24, 0x90	; 144
    2c3c:	8a b9       	out	0x0a, r24	; 10

			ucRS485txState = ucRS485txBufferLenght = 0;
    2c3e:	10 92 b0 04 	sts	0x04B0, r1
    2c42:	80 91 b0 04 	lds	r24, 0x04B0
    2c46:	80 93 ad 04 	sts	0x04AD, r24
		}
	}
}
    2c4a:	ff 91       	pop	r31
    2c4c:	ef 91       	pop	r30
    2c4e:	9f 91       	pop	r25
    2c50:	8f 91       	pop	r24
    2c52:	0f 90       	pop	r0
    2c54:	0b be       	out	0x3b, r0	; 59
    2c56:	0f 90       	pop	r0
    2c58:	0f be       	out	0x3f, r0	; 63
    2c5a:	0f 90       	pop	r0
    2c5c:	1f 90       	pop	r1
    2c5e:	18 95       	reti

00002c60 <__vector_18>:

ISR( USART0_RX_vect )
{
    2c60:	1f 92       	push	r1
    2c62:	0f 92       	push	r0
    2c64:	0f b6       	in	r0, 0x3f	; 63
    2c66:	0f 92       	push	r0
    2c68:	0b b6       	in	r0, 0x3b	; 59
    2c6a:	0f 92       	push	r0
    2c6c:	11 24       	eor	r1, r1
    2c6e:	2f 93       	push	r18
    2c70:	3f 93       	push	r19
    2c72:	4f 93       	push	r20
    2c74:	5f 93       	push	r21
    2c76:	6f 93       	push	r22
    2c78:	7f 93       	push	r23
    2c7a:	8f 93       	push	r24
    2c7c:	9f 93       	push	r25
    2c7e:	af 93       	push	r26
    2c80:	bf 93       	push	r27
    2c82:	ef 93       	push	r30
    2c84:	ff 93       	push	r31
    2c86:	df 93       	push	r29
    2c88:	cf 93       	push	r28
    2c8a:	0f 92       	push	r0
    2c8c:	cd b7       	in	r28, 0x3d	; 61
    2c8e:	de b7       	in	r29, 0x3e	; 62
	if( !usRS485PortAsMaster ) {
    2c90:	80 91 a1 03 	lds	r24, 0x03A1
    2c94:	88 23       	and	r24, r24
    2c96:	31 f4       	brne	.+12     	; 0x2ca4 <__vector_18+0x44>
		pxMBFrameCBByteReceived();
    2c98:	e0 91 0a 07 	lds	r30, 0x070A
    2c9c:	f0 91 0b 07 	lds	r31, 0x070B
    2ca0:	09 95       	icall
    2ca2:	13 c0       	rjmp	.+38     	; 0x2cca <__vector_18+0x6a>
	} else {
		volatile char c = UDR0;
    2ca4:	8c b1       	in	r24, 0x0c	; 12
    2ca6:	89 83       	std	Y+1, r24	; 0x01

		if( ucRS485rxState < 260 ) {
    2ca8:	80 91 b1 04 	lds	r24, 0x04B1
			ucRS485rxBuffer[ ucRS485rxState ] = c;
    2cac:	80 91 b1 04 	lds	r24, 0x04B1
    2cb0:	e0 91 b2 04 	lds	r30, 0x04B2
    2cb4:	f0 91 b3 04 	lds	r31, 0x04B3
    2cb8:	e8 0f       	add	r30, r24
    2cba:	f1 1d       	adc	r31, r1
    2cbc:	89 81       	ldd	r24, Y+1	; 0x01
    2cbe:	80 83       	st	Z, r24

			++ucRS485rxState;
    2cc0:	80 91 b1 04 	lds	r24, 0x04B1
    2cc4:	8f 5f       	subi	r24, 0xFF	; 255
    2cc6:	80 93 b1 04 	sts	0x04B1, r24
		} else {
			ucRS485rxState = 0;
		}
	}
}
    2cca:	0f 90       	pop	r0
    2ccc:	cf 91       	pop	r28
    2cce:	df 91       	pop	r29
    2cd0:	ff 91       	pop	r31
    2cd2:	ef 91       	pop	r30
    2cd4:	bf 91       	pop	r27
    2cd6:	af 91       	pop	r26
    2cd8:	9f 91       	pop	r25
    2cda:	8f 91       	pop	r24
    2cdc:	7f 91       	pop	r23
    2cde:	6f 91       	pop	r22
    2ce0:	5f 91       	pop	r21
    2ce2:	4f 91       	pop	r20
    2ce4:	3f 91       	pop	r19
    2ce6:	2f 91       	pop	r18
    2ce8:	0f 90       	pop	r0
    2cea:	0b be       	out	0x3b, r0	; 59
    2cec:	0f 90       	pop	r0
    2cee:	0f be       	out	0x3f, r0	; 63
    2cf0:	0f 90       	pop	r0
    2cf2:	1f 90       	pop	r1
    2cf4:	18 95       	reti

00002cf6 <__vector_19>:

ISR( USART0_UDRE_vect )
{
    2cf6:	1f 92       	push	r1
    2cf8:	0f 92       	push	r0
    2cfa:	0f b6       	in	r0, 0x3f	; 63
    2cfc:	0f 92       	push	r0
    2cfe:	0b b6       	in	r0, 0x3b	; 59
    2d00:	0f 92       	push	r0
    2d02:	11 24       	eor	r1, r1
    2d04:	2f 93       	push	r18
    2d06:	3f 93       	push	r19
    2d08:	4f 93       	push	r20
    2d0a:	5f 93       	push	r21
    2d0c:	6f 93       	push	r22
    2d0e:	7f 93       	push	r23
    2d10:	8f 93       	push	r24
    2d12:	9f 93       	push	r25
    2d14:	af 93       	push	r26
    2d16:	bf 93       	push	r27
    2d18:	ef 93       	push	r30
    2d1a:	ff 93       	push	r31
	if( !usRS485PortAsMaster ) {
    2d1c:	80 91 a1 03 	lds	r24, 0x03A1
    2d20:	88 23       	and	r24, r24
    2d22:	29 f4       	brne	.+10     	; 0x2d2e <__vector_19+0x38>
		pxMBFrameCBTransmitterEmpty();
    2d24:	e0 91 06 07 	lds	r30, 0x0706
    2d28:	f0 91 07 07 	lds	r31, 0x0707
    2d2c:	09 95       	icall
	}
}
    2d2e:	ff 91       	pop	r31
    2d30:	ef 91       	pop	r30
    2d32:	bf 91       	pop	r27
    2d34:	af 91       	pop	r26
    2d36:	9f 91       	pop	r25
    2d38:	8f 91       	pop	r24
    2d3a:	7f 91       	pop	r23
    2d3c:	6f 91       	pop	r22
    2d3e:	5f 91       	pop	r21
    2d40:	4f 91       	pop	r20
    2d42:	3f 91       	pop	r19
    2d44:	2f 91       	pop	r18
    2d46:	0f 90       	pop	r0
    2d48:	0b be       	out	0x3b, r0	; 59
    2d4a:	0f 90       	pop	r0
    2d4c:	0f be       	out	0x3f, r0	; 63
    2d4e:	0f 90       	pop	r0
    2d50:	1f 90       	pop	r1
    2d52:	18 95       	reti

00002d54 <initRS485>:

void initRS485( unsigned long ulBaudRate, uint8_t ucDataBits, uint8_t ucStopBits, uint8_t ucParity )
{
    2d54:	cf 92       	push	r12
    2d56:	df 92       	push	r13
    2d58:	ef 92       	push	r14
    2d5a:	ff 92       	push	r15
    2d5c:	0f 93       	push	r16
    2d5e:	6b 01       	movw	r12, r22
    2d60:	7c 01       	movw	r14, r24
	if( usRS485PortAsMaster ) {
    2d62:	80 91 a1 03 	lds	r24, 0x03A1
    2d66:	88 23       	and	r24, r24
    2d68:	09 f4       	brne	.+2      	; 0x2d6c <initRS485+0x18>
    2d6a:	28 c1       	rjmp	.+592    	; 0x2fbc <initRS485+0x268>
		disable_rs485_transmit();
    2d6c:	1a 98       	cbi	0x03, 2	; 3
		
		UCSR0A = 0;
    2d6e:	1b b8       	out	0x0b, r1	; 11
		UCSR0B = 0;
    2d70:	1a b8       	out	0x0a, r1	; 10
		UCSR0C = 0;
    2d72:	10 92 95 00 	sts	0x0095, r1

		switch( ulBaudRate ) {
    2d76:	80 e0       	ldi	r24, 0x00	; 0
    2d78:	c8 16       	cp	r12, r24
    2d7a:	86 e9       	ldi	r24, 0x96	; 150
    2d7c:	d8 06       	cpc	r13, r24
    2d7e:	80 e0       	ldi	r24, 0x00	; 0
    2d80:	e8 06       	cpc	r14, r24
    2d82:	80 e0       	ldi	r24, 0x00	; 0
    2d84:	f8 06       	cpc	r15, r24
    2d86:	09 f4       	brne	.+2      	; 0x2d8a <initRS485+0x36>
    2d88:	c7 c0       	rjmp	.+398    	; 0x2f18 <initRS485+0x1c4>
    2d8a:	81 e0       	ldi	r24, 0x01	; 1
    2d8c:	c8 16       	cp	r12, r24
    2d8e:	86 e9       	ldi	r24, 0x96	; 150
    2d90:	d8 06       	cpc	r13, r24
    2d92:	80 e0       	ldi	r24, 0x00	; 0
    2d94:	e8 06       	cpc	r14, r24
    2d96:	80 e0       	ldi	r24, 0x00	; 0
    2d98:	f8 06       	cpc	r15, r24
    2d9a:	08 f0       	brcs	.+2      	; 0x2d9e <initRS485+0x4a>
    2d9c:	47 c0       	rjmp	.+142    	; 0x2e2c <initRS485+0xd8>
    2d9e:	80 e8       	ldi	r24, 0x80	; 128
    2da0:	c8 16       	cp	r12, r24
    2da2:	85 e2       	ldi	r24, 0x25	; 37
    2da4:	d8 06       	cpc	r13, r24
    2da6:	80 e0       	ldi	r24, 0x00	; 0
    2da8:	e8 06       	cpc	r14, r24
    2daa:	80 e0       	ldi	r24, 0x00	; 0
    2dac:	f8 06       	cpc	r15, r24
    2dae:	09 f4       	brne	.+2      	; 0x2db2 <initRS485+0x5e>
    2db0:	9b c0       	rjmp	.+310    	; 0x2ee8 <initRS485+0x194>
    2db2:	81 e8       	ldi	r24, 0x81	; 129
    2db4:	c8 16       	cp	r12, r24
    2db6:	85 e2       	ldi	r24, 0x25	; 37
    2db8:	d8 06       	cpc	r13, r24
    2dba:	80 e0       	ldi	r24, 0x00	; 0
    2dbc:	e8 06       	cpc	r14, r24
    2dbe:	80 e0       	ldi	r24, 0x00	; 0
    2dc0:	f8 06       	cpc	r15, r24
    2dc2:	a8 f4       	brcc	.+42     	; 0x2dee <initRS485+0x9a>
    2dc4:	80 e6       	ldi	r24, 0x60	; 96
    2dc6:	c8 16       	cp	r12, r24
    2dc8:	89 e0       	ldi	r24, 0x09	; 9
    2dca:	d8 06       	cpc	r13, r24
    2dcc:	80 e0       	ldi	r24, 0x00	; 0
    2dce:	e8 06       	cpc	r14, r24
    2dd0:	80 e0       	ldi	r24, 0x00	; 0
    2dd2:	f8 06       	cpc	r15, r24
    2dd4:	09 f4       	brne	.+2      	; 0x2dd8 <initRS485+0x84>
    2dd6:	7b c0       	rjmp	.+246    	; 0x2ece <initRS485+0x17a>
    2dd8:	80 ec       	ldi	r24, 0xC0	; 192
    2dda:	c8 16       	cp	r12, r24
    2ddc:	82 e1       	ldi	r24, 0x12	; 18
    2dde:	d8 06       	cpc	r13, r24
    2de0:	80 e0       	ldi	r24, 0x00	; 0
    2de2:	e8 06       	cpc	r14, r24
    2de4:	80 e0       	ldi	r24, 0x00	; 0
    2de6:	f8 06       	cpc	r15, r24
    2de8:	09 f0       	breq	.+2      	; 0x2dec <initRS485+0x98>
    2dea:	bd c0       	rjmp	.+378    	; 0x2f66 <initRS485+0x212>
    2dec:	77 c0       	rjmp	.+238    	; 0x2edc <initRS485+0x188>
    2dee:	80 e0       	ldi	r24, 0x00	; 0
    2df0:	c8 16       	cp	r12, r24
    2df2:	8b e4       	ldi	r24, 0x4B	; 75
    2df4:	d8 06       	cpc	r13, r24
    2df6:	80 e0       	ldi	r24, 0x00	; 0
    2df8:	e8 06       	cpc	r14, r24
    2dfa:	80 e0       	ldi	r24, 0x00	; 0
    2dfc:	f8 06       	cpc	r15, r24
    2dfe:	09 f4       	brne	.+2      	; 0x2e02 <initRS485+0xae>
    2e00:	7f c0       	rjmp	.+254    	; 0x2f00 <initRS485+0x1ac>
    2e02:	80 e8       	ldi	r24, 0x80	; 128
    2e04:	c8 16       	cp	r12, r24
    2e06:	80 e7       	ldi	r24, 0x70	; 112
    2e08:	d8 06       	cpc	r13, r24
    2e0a:	80 e0       	ldi	r24, 0x00	; 0
    2e0c:	e8 06       	cpc	r14, r24
    2e0e:	80 e0       	ldi	r24, 0x00	; 0
    2e10:	f8 06       	cpc	r15, r24
    2e12:	09 f4       	brne	.+2      	; 0x2e16 <initRS485+0xc2>
    2e14:	7b c0       	rjmp	.+246    	; 0x2f0c <initRS485+0x1b8>
    2e16:	80 e4       	ldi	r24, 0x40	; 64
    2e18:	c8 16       	cp	r12, r24
    2e1a:	88 e3       	ldi	r24, 0x38	; 56
    2e1c:	d8 06       	cpc	r13, r24
    2e1e:	80 e0       	ldi	r24, 0x00	; 0
    2e20:	e8 06       	cpc	r14, r24
    2e22:	80 e0       	ldi	r24, 0x00	; 0
    2e24:	f8 06       	cpc	r15, r24
    2e26:	09 f0       	breq	.+2      	; 0x2e2a <initRS485+0xd6>
    2e28:	9e c0       	rjmp	.+316    	; 0x2f66 <initRS485+0x212>
    2e2a:	64 c0       	rjmp	.+200    	; 0x2ef4 <initRS485+0x1a0>
    2e2c:	80 e0       	ldi	r24, 0x00	; 0
    2e2e:	c8 16       	cp	r12, r24
    2e30:	84 e8       	ldi	r24, 0x84	; 132
    2e32:	d8 06       	cpc	r13, r24
    2e34:	83 e0       	ldi	r24, 0x03	; 3
    2e36:	e8 06       	cpc	r14, r24
    2e38:	80 e0       	ldi	r24, 0x00	; 0
    2e3a:	f8 06       	cpc	r15, r24
    2e3c:	09 f4       	brne	.+2      	; 0x2e40 <initRS485+0xec>
    2e3e:	8e c0       	rjmp	.+284    	; 0x2f5c <initRS485+0x208>
    2e40:	81 e0       	ldi	r24, 0x01	; 1
    2e42:	c8 16       	cp	r12, r24
    2e44:	84 e8       	ldi	r24, 0x84	; 132
    2e46:	d8 06       	cpc	r13, r24
    2e48:	83 e0       	ldi	r24, 0x03	; 3
    2e4a:	e8 06       	cpc	r14, r24
    2e4c:	80 e0       	ldi	r24, 0x00	; 0
    2e4e:	f8 06       	cpc	r15, r24
    2e50:	f8 f4       	brcc	.+62     	; 0x2e90 <initRS485+0x13c>
    2e52:	80 e0       	ldi	r24, 0x00	; 0
    2e54:	c8 16       	cp	r12, r24
    2e56:	8c e2       	ldi	r24, 0x2C	; 44
    2e58:	d8 06       	cpc	r13, r24
    2e5a:	81 e0       	ldi	r24, 0x01	; 1
    2e5c:	e8 06       	cpc	r14, r24
    2e5e:	80 e0       	ldi	r24, 0x00	; 0
    2e60:	f8 06       	cpc	r15, r24
    2e62:	09 f4       	brne	.+2      	; 0x2e66 <initRS485+0x112>
    2e64:	65 c0       	rjmp	.+202    	; 0x2f30 <initRS485+0x1dc>
    2e66:	80 e0       	ldi	r24, 0x00	; 0
    2e68:	c8 16       	cp	r12, r24
    2e6a:	82 ec       	ldi	r24, 0xC2	; 194
    2e6c:	d8 06       	cpc	r13, r24
    2e6e:	81 e0       	ldi	r24, 0x01	; 1
    2e70:	e8 06       	cpc	r14, r24
    2e72:	80 e0       	ldi	r24, 0x00	; 0
    2e74:	f8 06       	cpc	r15, r24
    2e76:	09 f4       	brne	.+2      	; 0x2e7a <initRS485+0x126>
    2e78:	61 c0       	rjmp	.+194    	; 0x2f3c <initRS485+0x1e8>
    2e7a:	80 e0       	ldi	r24, 0x00	; 0
    2e7c:	c8 16       	cp	r12, r24
    2e7e:	81 ee       	ldi	r24, 0xE1	; 225
    2e80:	d8 06       	cpc	r13, r24
    2e82:	80 e0       	ldi	r24, 0x00	; 0
    2e84:	e8 06       	cpc	r14, r24
    2e86:	80 e0       	ldi	r24, 0x00	; 0
    2e88:	f8 06       	cpc	r15, r24
    2e8a:	09 f0       	breq	.+2      	; 0x2e8e <initRS485+0x13a>
    2e8c:	6c c0       	rjmp	.+216    	; 0x2f66 <initRS485+0x212>
    2e8e:	4a c0       	rjmp	.+148    	; 0x2f24 <initRS485+0x1d0>
    2e90:	80 e2       	ldi	r24, 0x20	; 32
    2e92:	c8 16       	cp	r12, r24
    2e94:	81 ea       	ldi	r24, 0xA1	; 161
    2e96:	d8 06       	cpc	r13, r24
    2e98:	87 e0       	ldi	r24, 0x07	; 7
    2e9a:	e8 06       	cpc	r14, r24
    2e9c:	80 e0       	ldi	r24, 0x00	; 0
    2e9e:	f8 06       	cpc	r15, r24
    2ea0:	09 f4       	brne	.+2      	; 0x2ea4 <initRS485+0x150>
    2ea2:	52 c0       	rjmp	.+164    	; 0x2f48 <initRS485+0x1f4>
    2ea4:	80 e4       	ldi	r24, 0x40	; 64
    2ea6:	c8 16       	cp	r12, r24
    2ea8:	82 e4       	ldi	r24, 0x42	; 66
    2eaa:	d8 06       	cpc	r13, r24
    2eac:	8f e0       	ldi	r24, 0x0F	; 15
    2eae:	e8 06       	cpc	r14, r24
    2eb0:	80 e0       	ldi	r24, 0x00	; 0
    2eb2:	f8 06       	cpc	r15, r24
    2eb4:	09 f4       	brne	.+2      	; 0x2eb8 <initRS485+0x164>
    2eb6:	4e c0       	rjmp	.+156    	; 0x2f54 <initRS485+0x200>
    2eb8:	80 e9       	ldi	r24, 0x90	; 144
    2eba:	c8 16       	cp	r12, r24
    2ebc:	80 ed       	ldi	r24, 0xD0	; 208
    2ebe:	d8 06       	cpc	r13, r24
    2ec0:	83 e0       	ldi	r24, 0x03	; 3
    2ec2:	e8 06       	cpc	r14, r24
    2ec4:	80 e0       	ldi	r24, 0x00	; 0
    2ec6:	f8 06       	cpc	r15, r24
    2ec8:	09 f0       	breq	.+2      	; 0x2ecc <initRS485+0x178>
    2eca:	4d c0       	rjmp	.+154    	; 0x2f66 <initRS485+0x212>
    2ecc:	47 c0       	rjmp	.+142    	; 0x2f5c <initRS485+0x208>
    2ece:	e0 ea       	ldi	r30, 0xA0	; 160
    2ed0:	ce 2e       	mov	r12, r30
    2ed2:	e1 e0       	ldi	r30, 0x01	; 1
    2ed4:	de 2e       	mov	r13, r30
    2ed6:	e1 2c       	mov	r14, r1
    2ed8:	f1 2c       	mov	r15, r1
    2eda:	45 c0       	rjmp	.+138    	; 0x2f66 <initRS485+0x212>
    2edc:	7f ec       	ldi	r23, 0xCF	; 207
    2ede:	c7 2e       	mov	r12, r23
    2ee0:	d1 2c       	mov	r13, r1
    2ee2:	e1 2c       	mov	r14, r1
    2ee4:	f1 2c       	mov	r15, r1
    2ee6:	3f c0       	rjmp	.+126    	; 0x2f66 <initRS485+0x212>
		case 2400: ulBaudRate = 416; break;
		case 4800: ulBaudRate = 207; break;
    2ee8:	67 e6       	ldi	r22, 0x67	; 103
    2eea:	c6 2e       	mov	r12, r22
    2eec:	d1 2c       	mov	r13, r1
    2eee:	e1 2c       	mov	r14, r1
    2ef0:	f1 2c       	mov	r15, r1
    2ef2:	39 c0       	rjmp	.+114    	; 0x2f66 <initRS485+0x212>
		case 9600: ulBaudRate = 103; break;
    2ef4:	54 e4       	ldi	r21, 0x44	; 68
    2ef6:	c5 2e       	mov	r12, r21
    2ef8:	d1 2c       	mov	r13, r1
    2efa:	e1 2c       	mov	r14, r1
    2efc:	f1 2c       	mov	r15, r1
    2efe:	33 c0       	rjmp	.+102    	; 0x2f66 <initRS485+0x212>
		case 14400: ulBaudRate = 68; break;
    2f00:	33 e3       	ldi	r19, 0x33	; 51
    2f02:	c3 2e       	mov	r12, r19
    2f04:	d1 2c       	mov	r13, r1
    2f06:	e1 2c       	mov	r14, r1
    2f08:	f1 2c       	mov	r15, r1
    2f0a:	2d c0       	rjmp	.+90     	; 0x2f66 <initRS485+0x212>
		case 19200: ulBaudRate = 51; break;
    2f0c:	92 e2       	ldi	r25, 0x22	; 34
    2f0e:	c9 2e       	mov	r12, r25
    2f10:	d1 2c       	mov	r13, r1
    2f12:	e1 2c       	mov	r14, r1
    2f14:	f1 2c       	mov	r15, r1
    2f16:	27 c0       	rjmp	.+78     	; 0x2f66 <initRS485+0x212>
		case 28800: ulBaudRate = 34; break;
    2f18:	89 e1       	ldi	r24, 0x19	; 25
    2f1a:	c8 2e       	mov	r12, r24
    2f1c:	d1 2c       	mov	r13, r1
    2f1e:	e1 2c       	mov	r14, r1
    2f20:	f1 2c       	mov	r15, r1
    2f22:	21 c0       	rjmp	.+66     	; 0x2f66 <initRS485+0x212>
		case 38400: ulBaudRate = 25; break;
    2f24:	b0 e1       	ldi	r27, 0x10	; 16
    2f26:	cb 2e       	mov	r12, r27
    2f28:	d1 2c       	mov	r13, r1
    2f2a:	e1 2c       	mov	r14, r1
    2f2c:	f1 2c       	mov	r15, r1
    2f2e:	1b c0       	rjmp	.+54     	; 0x2f66 <initRS485+0x212>
		case 57600: ulBaudRate = 16; break;
    2f30:	ac e0       	ldi	r26, 0x0C	; 12
    2f32:	ca 2e       	mov	r12, r26
    2f34:	d1 2c       	mov	r13, r1
    2f36:	e1 2c       	mov	r14, r1
    2f38:	f1 2c       	mov	r15, r1
    2f3a:	15 c0       	rjmp	.+42     	; 0x2f66 <initRS485+0x212>
		case 76800: ulBaudRate = 12; break;
    2f3c:	f8 e0       	ldi	r31, 0x08	; 8
    2f3e:	cf 2e       	mov	r12, r31
    2f40:	d1 2c       	mov	r13, r1
    2f42:	e1 2c       	mov	r14, r1
    2f44:	f1 2c       	mov	r15, r1
    2f46:	0f c0       	rjmp	.+30     	; 0x2f66 <initRS485+0x212>
		case 115200: ulBaudRate = 8; break;
    2f48:	e1 e0       	ldi	r30, 0x01	; 1
    2f4a:	ce 2e       	mov	r12, r30
    2f4c:	d1 2c       	mov	r13, r1
    2f4e:	e1 2c       	mov	r14, r1
    2f50:	f1 2c       	mov	r15, r1
    2f52:	09 c0       	rjmp	.+18     	; 0x2f66 <initRS485+0x212>
		//case 115200: UCSR0C |= 1<<UMSEL0; UCSR0A |= 1<<U2X0; ulBaudRate = 16; break;
		case 230400: ulBaudRate = 3; break;
		case 250000: ulBaudRate = 3; break;
		case 500000: ulBaudRate = 1; break;
    2f54:	cc 24       	eor	r12, r12
    2f56:	dd 24       	eor	r13, r13
    2f58:	76 01       	movw	r14, r12
    2f5a:	05 c0       	rjmp	.+10     	; 0x2f66 <initRS485+0x212>
    2f5c:	73 e0       	ldi	r23, 0x03	; 3
    2f5e:	c7 2e       	mov	r12, r23
    2f60:	d1 2c       	mov	r13, r1
    2f62:	e1 2c       	mov	r14, r1
    2f64:	f1 2c       	mov	r15, r1
		case 1000000: ulBaudRate = 0; break;
		//default: ulBaudRate = UART_BAUD_CALC( ulBaudRate, F_CPU );
		}

		UBRR0H = ulBaudRate>>8;
    2f66:	bb 27       	eor	r27, r27
    2f68:	af 2d       	mov	r26, r15
    2f6a:	9e 2d       	mov	r25, r14
    2f6c:	8d 2d       	mov	r24, r13
    2f6e:	80 93 90 00 	sts	0x0090, r24
		UBRR0L = ulBaudRate;
    2f72:	c9 b8       	out	0x09, r12	; 9

		switch ( ucDataBits ) {
    2f74:	47 30       	cpi	r20, 0x07	; 7
    2f76:	31 f0       	breq	.+12     	; 0x2f84 <initRS485+0x230>
    2f78:	48 30       	cpi	r20, 0x08	; 8
    2f7a:	49 f4       	brne	.+18     	; 0x2f8e <initRS485+0x23a>
		case 8:
			UCSR0C |= _BV( UCSZ01 ) | _BV( UCSZ00 );
    2f7c:	80 91 95 00 	lds	r24, 0x0095
    2f80:	86 60       	ori	r24, 0x06	; 6
    2f82:	03 c0       	rjmp	.+6      	; 0x2f8a <initRS485+0x236>
		 break;
		case 7:
			UCSR0C |= _BV( UCSZ01 );
    2f84:	80 91 95 00 	lds	r24, 0x0095
    2f88:	84 60       	ori	r24, 0x04	; 4
    2f8a:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucStopBits ) {
    2f8e:	22 30       	cpi	r18, 0x02	; 2
    2f90:	29 f4       	brne	.+10     	; 0x2f9c <initRS485+0x248>
		case 1: 
		 break;
		case 2:
			UCSR0C |= _BV( USBS0 );
    2f92:	80 91 95 00 	lds	r24, 0x0095
    2f96:	88 60       	ori	r24, 0x08	; 8
    2f98:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		switch ( ucParity ) {
    2f9c:	01 30       	cpi	r16, 0x01	; 1
    2f9e:	19 f0       	breq	.+6      	; 0x2fa6 <initRS485+0x252>
    2fa0:	02 30       	cpi	r16, 0x02	; 2
    2fa2:	51 f4       	brne	.+20     	; 0x2fb8 <initRS485+0x264>
    2fa4:	04 c0       	rjmp	.+8      	; 0x2fae <initRS485+0x25a>
		case 0: // PAR_NONE:
		 break;

		case 1: // PAR_ODD
			UCSR0C |= _BV( UPM01 ) | _BV( UPM00 );
    2fa6:	80 91 95 00 	lds	r24, 0x0095
    2faa:	80 63       	ori	r24, 0x30	; 48
    2fac:	03 c0       	rjmp	.+6      	; 0x2fb4 <initRS485+0x260>
		 break;

		case 2: // PAR_EVEN
			UCSR0C |= _BV( UPM01 );
    2fae:	80 91 95 00 	lds	r24, 0x0095
    2fb2:	80 62       	ori	r24, 0x20	; 32
    2fb4:	80 93 95 00 	sts	0x0095, r24
		 break;
		}

		UCSR0B = _BV( TXEN0 ) | _BV( TXCIE0 );
    2fb8:	88 e4       	ldi	r24, 0x48	; 72
    2fba:	8a b9       	out	0x0a, r24	; 10
	}
}
    2fbc:	0f 91       	pop	r16
    2fbe:	ff 90       	pop	r15
    2fc0:	ef 90       	pop	r14
    2fc2:	df 90       	pop	r13
    2fc4:	cf 90       	pop	r12
    2fc6:	08 95       	ret

00002fc8 <rs485SendBuffer>:
void rs485ClrTimeOutErrorNullFunc( void *lpData )
{
}

void rs485SendBuffer( uint8_t *buffer, uint8_t len )
{
    2fc8:	1f 93       	push	r17
    2fca:	28 2f       	mov	r18, r24
    2fcc:	79 2f       	mov	r23, r25
    2fce:	16 2f       	mov	r17, r22
	memcpy( (char*)ucRS485txBuffer, buffer, len );
    2fd0:	80 91 ae 04 	lds	r24, 0x04AE
    2fd4:	90 91 af 04 	lds	r25, 0x04AF
    2fd8:	62 2f       	mov	r22, r18
    2fda:	41 2f       	mov	r20, r17
    2fdc:	50 e0       	ldi	r21, 0x00	; 0
    2fde:	0e 94 4a 18 	call	0x3094	; 0x3094 <memcpy>

	ucRS485txBufferLenght = len;
    2fe2:	10 93 b0 04 	sts	0x04B0, r17
	ucRS485rxState = ucRS485txState = 0;
    2fe6:	10 92 ad 04 	sts	0x04AD, r1
    2fea:	80 91 ad 04 	lds	r24, 0x04AD
    2fee:	80 93 b1 04 	sts	0x04B1, r24

	UCSR0B &= ~( _BV( RXEN0 ) |  _BV( RXCIE0 ) );
    2ff2:	8a b1       	in	r24, 0x0a	; 10
    2ff4:	8f 76       	andi	r24, 0x6F	; 111
    2ff6:	8a b9       	out	0x0a, r24	; 10
	enable_rs485_transmit();
    2ff8:	1a 9a       	sbi	0x03, 2	; 3

	UDR0 = ucRS485txBuffer[ ucRS485txState ];
    2ffa:	80 91 ad 04 	lds	r24, 0x04AD
    2ffe:	e0 91 ae 04 	lds	r30, 0x04AE
    3002:	f0 91 af 04 	lds	r31, 0x04AF
    3006:	e8 0f       	add	r30, r24
    3008:	f1 1d       	adc	r31, r1
    300a:	80 81       	ld	r24, Z
    300c:	8c b9       	out	0x0c, r24	; 12
}
    300e:	1f 91       	pop	r17
    3010:	08 95       	ret

00003012 <__mulsi3>:
    3012:	62 9f       	mul	r22, r18
    3014:	d0 01       	movw	r26, r0
    3016:	73 9f       	mul	r23, r19
    3018:	f0 01       	movw	r30, r0
    301a:	82 9f       	mul	r24, r18
    301c:	e0 0d       	add	r30, r0
    301e:	f1 1d       	adc	r31, r1
    3020:	64 9f       	mul	r22, r20
    3022:	e0 0d       	add	r30, r0
    3024:	f1 1d       	adc	r31, r1
    3026:	92 9f       	mul	r25, r18
    3028:	f0 0d       	add	r31, r0
    302a:	83 9f       	mul	r24, r19
    302c:	f0 0d       	add	r31, r0
    302e:	74 9f       	mul	r23, r20
    3030:	f0 0d       	add	r31, r0
    3032:	65 9f       	mul	r22, r21
    3034:	f0 0d       	add	r31, r0
    3036:	99 27       	eor	r25, r25
    3038:	72 9f       	mul	r23, r18
    303a:	b0 0d       	add	r27, r0
    303c:	e1 1d       	adc	r30, r1
    303e:	f9 1f       	adc	r31, r25
    3040:	63 9f       	mul	r22, r19
    3042:	b0 0d       	add	r27, r0
    3044:	e1 1d       	adc	r30, r1
    3046:	f9 1f       	adc	r31, r25
    3048:	bd 01       	movw	r22, r26
    304a:	cf 01       	movw	r24, r30
    304c:	11 24       	eor	r1, r1
    304e:	08 95       	ret

00003050 <__udivmodsi4>:
    3050:	a1 e2       	ldi	r26, 0x21	; 33
    3052:	1a 2e       	mov	r1, r26
    3054:	aa 1b       	sub	r26, r26
    3056:	bb 1b       	sub	r27, r27
    3058:	fd 01       	movw	r30, r26
    305a:	0d c0       	rjmp	.+26     	; 0x3076 <__udivmodsi4_ep>

0000305c <__udivmodsi4_loop>:
    305c:	aa 1f       	adc	r26, r26
    305e:	bb 1f       	adc	r27, r27
    3060:	ee 1f       	adc	r30, r30
    3062:	ff 1f       	adc	r31, r31
    3064:	a2 17       	cp	r26, r18
    3066:	b3 07       	cpc	r27, r19
    3068:	e4 07       	cpc	r30, r20
    306a:	f5 07       	cpc	r31, r21
    306c:	20 f0       	brcs	.+8      	; 0x3076 <__udivmodsi4_ep>
    306e:	a2 1b       	sub	r26, r18
    3070:	b3 0b       	sbc	r27, r19
    3072:	e4 0b       	sbc	r30, r20
    3074:	f5 0b       	sbc	r31, r21

00003076 <__udivmodsi4_ep>:
    3076:	66 1f       	adc	r22, r22
    3078:	77 1f       	adc	r23, r23
    307a:	88 1f       	adc	r24, r24
    307c:	99 1f       	adc	r25, r25
    307e:	1a 94       	dec	r1
    3080:	69 f7       	brne	.-38     	; 0x305c <__udivmodsi4_loop>
    3082:	60 95       	com	r22
    3084:	70 95       	com	r23
    3086:	80 95       	com	r24
    3088:	90 95       	com	r25
    308a:	9b 01       	movw	r18, r22
    308c:	ac 01       	movw	r20, r24
    308e:	bd 01       	movw	r22, r26
    3090:	cf 01       	movw	r24, r30
    3092:	08 95       	ret

00003094 <memcpy>:
    3094:	fb 01       	movw	r30, r22
    3096:	dc 01       	movw	r26, r24
    3098:	02 c0       	rjmp	.+4      	; 0x309e <memcpy+0xa>
    309a:	01 90       	ld	r0, Z+
    309c:	0d 92       	st	X+, r0
    309e:	41 50       	subi	r20, 0x01	; 1
    30a0:	50 40       	sbci	r21, 0x00	; 0
    30a2:	d8 f7       	brcc	.-10     	; 0x309a <memcpy+0x6>
    30a4:	08 95       	ret

000030a6 <_exit>:
    30a6:	f8 94       	cli

000030a8 <__stop_program>:
    30a8:	ff cf       	rjmp	.-2      	; 0x30a8 <__stop_program>
