INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_binary_to_BCD/BCD/BCD.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_binary_to_BCD/BCD/BCD.srcs/sim_1/new/BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week6/4bit_binary_to_BCD/BCD/BCD.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
