INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab04_clock/lab04_clock.srcs/sources_1/new/lab04_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab04_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab04_clock/lab04_clock.srcs/sim_1/new/lab04_clock_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab04_clock_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab04_clock/lab04_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
