<p>
    <strong>WITH EFFECT FROM THE ACADEMIC YEAR 2012 - 2013</strong>
</p>
<p>
    <strong>EC 354</strong>
</p>
<p>
    <strong>COMPUTER ORGANIZATION AND ARCHITECTURE</strong>
</p>
<table border="0" cellpadding="0" cellspacing="0">
    <tbody>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Instruction
                </p>
            </td>
            <td valign="bottom" width="65">
                <p align="right">
                    4
                </p>
            </td>
            <td valign="bottom" width="113">
                <p>
                    Periods per week
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Duration of University Examination
                </p>
            </td>
            <td valign="bottom" width="65">
                <p align="right">
                    3
                </p>
            </td>
            <td valign="bottom" width="113">
                <p>
                    Hours
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    University Examination
                </p>
            </td>
            <td valign="bottom" width="65">
                <p align="right">
                    75
                </p>
            </td>
            <td valign="bottom" width="113">
                <p>
                    Marks
                </p>
            </td>
        </tr>
        <tr>
            <td valign="bottom" width="253">
                <p>
                    Sessional
                </p>
            </td>
            <td valign="bottom" width="65">
                <p align="right">
                    25
                </p>
            </td>
            <td valign="bottom" width="113">
                <p>
                    Marks
                </p>
            </td>
        </tr>
    </tbody>
</table>
<p>
    <strong>Unit-I</strong>
</p>
<p>
    <strong>Data representation and Computer arithmetic: </strong>
    Introduction to<strong> </strong>Computer Systems, Organization and architecture, evolution and computer generations; Fixed point representation of
    numbers, digital arithmetic algorithms for Addition, Subtraction, Multiplication using Booth’s algorithm and Division using restoring and non restoring
    algorithms. Floating point representation with IEEE standards and its arithmetic operations.
</p>
<p>
    <strong>Unit-II</strong>
</p>
<p>
    <strong>Basic Computer organization and Design: </strong>
    Instruction codes, stored<strong> </strong>program organization, computer registers and common bus system, computer instructions, timing and control,
    instruction cycle: Fetch and Decode, Register reference instructions; Memory reference instructions. Input, output and Interrupt: configuration,
    instructions, Program interrupt, Interrupt cycle, Micro programmed Control organization, address sequencing, micro instruction format and microprogram
    sequencer.
</p>
<p>
    <strong>Unit-III</strong>
</p>
<p>
    <strong>Central Processing Unit: </strong>
    General register organization, stack<strong> </strong>organization, instruction formats, addressing modes, Data transfer and manipulation, Program control.
    CISC and RISC: features and comparison. Pipeline and vector Processing , Parallel Processing, Pipelining, Instruction Pipeline, Basics of vector processing
    and Array Processors.
</p>
<p>
    <strong>Unit-IV</strong>
</p>
<p>
    <strong>Input-output organization: </strong>
    I/O interface. I/O Bus and interface modules,<strong> </strong>I/O versus Memory Bus. Asynchronous data transfer: Strobe control, Handshaking, Asynchronous
    serial transfer. Modes of Transfer: Programmed I/O, Interrupt driven I/O, Priority interrupt; Daisy chaining,
</p>
<br clear="all"/>
<p>
    Parallel Priority interrupt. Direct memory Access, DMA controller and transfer. Input output Processor , CPU-IOP communication, I/O channel.
</p>
<p>
    <strong>Unit-V</strong>
</p>
<p>
    <strong>Memory organization: </strong>
    Memory hierarchy, Primary memory, Auxiliary<strong> </strong>memory, Associative memory, Cache memory: mapping functions, Virtual memory: address mapping
    using pages, Memory management.
</p>
<p>
    <strong><em>Suggested Reading:</em></strong>
</p>
<p>
    1. Morris Mano, M., “<em>Computer System Architecture</em>,” 3/e, Pearson Education, 2005.
</p>
<p>
    2. Hamacher, Vranesic, Zaky, “<em>Computer Organization</em>,” 5/e, McGraw Hill, 2007.
</p>
<p>
    3. William Stallings, “<em>Computer Organization and Architecture:</em> <em>Designing for performance</em>,” 7/e, Pearson Education, 2006.<em> </em>
</p>
<p>
    4. John P. Hayes, “<em>Computer Architecture and Organization</em>,” 3/e, TMH, 1998.
</p>
<p>
    5. Govindarajulu, B., “<em>Computer Architecture and Organization</em>,” 2/e, TMH, 2010.
</p>
