Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 29 01:18:42 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 4897        0.052        0.000                      0                 4897        4.500        0.000                       0                  2093  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.001        0.000                      0                 4897        0.052        0.000                      0                 4897        4.500        0.000                       0                  2093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[17][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 1.912ns (19.698%)  route 7.795ns (80.302%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.618     5.263    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  inst_LogicUnit/registers_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.478     5.741 r  inst_LogicUnit/registers_reg[7][17]/Q
                         net (fo=2, routed)           1.127     6.868    inst_LogicUnit/registers_reg[7]__0[17]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.166 r  inst_LogicUnit/a_add[17]_i_9/O
                         net (fo=1, routed)           0.000     7.166    inst_LogicUnit/a_add[17]_i_9_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.383 r  inst_LogicUnit/a_add_reg[17]_i_3/O
                         net (fo=1, routed)           1.031     8.414    inst_LogicUnit/a_add_reg[17]_i_3_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.713 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=35, routed)          1.194     9.907    inst_LogicUnit/registers[0]_36[17]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.124    10.031 r  inst_LogicUnit/registers[16][24]_i_24/O
                         net (fo=3, routed)           0.737    10.768    inst_LogicUnit/registers[16][24]_i_24_n_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124    10.892 r  inst_LogicUnit/registers[16][24]_i_14/O
                         net (fo=4, routed)           0.847    11.739    inst_LogicUnit/registers[16][24]_i_14_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124    11.863 r  inst_LogicUnit/registers[16][24]_i_8/O
                         net (fo=1, routed)           0.452    12.315    inst_LogicUnit/registers[16][24]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  inst_LogicUnit/registers[16][24]_i_3/O
                         net (fo=1, routed)           1.332    13.771    inst_LogicUnit/registers[16][24]_i_3_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.895 r  inst_LogicUnit/registers[16][24]_i_1/O
                         net (fo=31, routed)          1.075    14.970    inst_LogicUnit/registers[16][24]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  inst_LogicUnit/registers_reg[17][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.435    14.896    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  inst_LogicUnit/registers_reg[17][24]/C
                         clock pessimism              0.191    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)       -0.081    14.971    inst_LogicUnit/registers_reg[17][24]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.970    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[12][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 2.448ns (25.159%)  route 7.282ns (74.841%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.629     5.275    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  inst_LogicUnit/registers_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.731 r  inst_LogicUnit/registers_reg[25][22]/Q
                         net (fo=2, routed)           1.222     6.952    inst_LogicUnit/registers_reg[25]__0[22]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  inst_LogicUnit/a_add[22]_i_10/O
                         net (fo=1, routed)           0.000     7.076    inst_LogicUnit/a_add[22]_i_10_n_0
    SLICE_X12Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     7.285 r  inst_LogicUnit/a_add_reg[22]_i_5/O
                         net (fo=1, routed)           0.000     7.285    inst_LogicUnit/a_add_reg[22]_i_5_n_0
    SLICE_X12Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     7.373 r  inst_LogicUnit/a_add_reg[22]_i_2/O
                         net (fo=5, routed)           0.969     8.342    inst_LogicUnit/a_add_reg[22]_i_2_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.319     8.661 f  inst_LogicUnit/registers[16][22]_i_29/O
                         net (fo=13, routed)          1.390    10.051    inst_LogicUnit/registers[16][22]_i_29_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    10.201 f  inst_LogicUnit/registers[16][18]_i_33/O
                         net (fo=4, routed)           0.511    10.712    inst_LogicUnit/registers[16][18]_i_33_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.348    11.060 f  inst_LogicUnit/registers[16][17]_i_24/O
                         net (fo=1, routed)           0.709    11.769    inst_LogicUnit/registers[16][17]_i_24_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.893 f  inst_LogicUnit/registers[16][17]_i_18/O
                         net (fo=1, routed)           0.000    11.893    inst_LogicUnit/registers[16][17]_i_18_n_0
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    12.102 f  inst_LogicUnit/registers_reg[16][17]_i_13/O
                         net (fo=1, routed)           0.892    12.994    inst_LogicUnit/registers_reg[16][17]_i_13_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I5_O)        0.297    13.291 f  inst_LogicUnit/registers[16][17]_i_5/O
                         net (fo=1, routed)           0.597    13.888    inst_LogicUnit/registers[16][17]_i_5_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.012 r  inst_LogicUnit/registers[16][17]_i_1/O
                         net (fo=31, routed)          0.993    15.005    inst_LogicUnit/registers[16][17]_i_1_n_0
    SLICE_X10Y52         FDRE                                         r  inst_LogicUnit/registers_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.434    14.895    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  inst_LogicUnit/registers_reg[12][17]/C
                         clock pessimism              0.184    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)       -0.031    15.013    inst_LogicUnit/registers_reg[12][17]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[29][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[11][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 2.006ns (20.567%)  route 7.748ns (79.433%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.568     5.214    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y48         FDRE                                         r  inst_LogicUnit/registers_reg[29][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.518     5.732 r  inst_LogicUnit/registers_reg[29][24]/Q
                         net (fo=2, routed)           0.978     6.710    inst_LogicUnit/registers_reg[29]__0[24]
    SLICE_X21Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.834 r  inst_LogicUnit/a_add[24]_i_11/O
                         net (fo=1, routed)           0.000     6.834    inst_LogicUnit/a_add[24]_i_11_n_0
    SLICE_X21Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.051 r  inst_LogicUnit/a_add_reg[24]_i_4/O
                         net (fo=1, routed)           0.804     7.855    inst_LogicUnit/a_add_reg[24]_i_4_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I2_O)        0.299     8.154 r  inst_LogicUnit/a_add[24]_i_1/O
                         net (fo=38, routed)          1.577     9.730    inst_LogicUnit/registers[0]_36[24]
    SLICE_X16Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.854 f  inst_LogicUnit/registers[16][27]_i_22/O
                         net (fo=3, routed)           1.078    10.932    inst_LogicUnit/registers[16][27]_i_22_n_0
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.124    11.056 f  inst_LogicUnit/registers[16][25]_i_29/O
                         net (fo=2, routed)           0.823    11.878    inst_LogicUnit/registers[16][25]_i_29_n_0
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.150    12.028 f  inst_LogicUnit/registers[16][25]_i_15/O
                         net (fo=2, routed)           0.965    12.993    inst_LogicUnit/registers[16][25]_i_15_n_0
    SLICE_X20Y49         LUT5 (Prop_lut5_I4_O)        0.326    13.319 f  inst_LogicUnit/registers[16][25]_i_5/O
                         net (fo=1, routed)           0.634    13.953    inst_LogicUnit/registers[16][25]_i_5_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.124    14.077 r  inst_LogicUnit/registers[16][25]_i_1/O
                         net (fo=31, routed)          0.890    14.967    inst_LogicUnit/registers[16][25]_i_1_n_0
    SLICE_X24Y54         FDRE                                         r  inst_LogicUnit/registers_reg[11][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.433    14.894    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X24Y54         FDRE                                         r  inst_LogicUnit/registers_reg[11][25]/C
                         clock pessimism              0.184    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)       -0.067    14.976    inst_LogicUnit/registers_reg[11][25]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.967    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 2.467ns (24.790%)  route 7.485ns (75.210%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.559     5.205    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X22Y35         FDRE                                         r  inst_LogicUnit/current_instruction_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.518     5.723 r  inst_LogicUnit/current_instruction_reg[22]/Q
                         net (fo=124, routed)         1.176     6.899    inst_LogicUnit/p_0_in__0__0__0[22]
    SLICE_X20Y44         MUXF7 (Prop_muxf7_S_O)       0.276     7.175 r  inst_LogicUnit/b_add_reg[8]_i_2/O
                         net (fo=1, routed)           1.215     8.390    inst_LogicUnit/b_add_reg[8]_i_2_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.299     8.689 r  inst_LogicUnit/b_add[8]_i_1/O
                         net (fo=13, routed)          1.335    10.024    inst_LogicUnit/b_add[8]_i_1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.148 r  inst_LogicUnit/jmp_addr[31]_i_82/O
                         net (fo=2, routed)           0.643    10.791    inst_LogicUnit/jmp_addr[31]_i_82_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.317 r  inst_LogicUnit/jmp_addr_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.317    inst_LogicUnit/jmp_addr_reg[31]_i_46_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  inst_LogicUnit/jmp_addr_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.431    inst_LogicUnit/jmp_addr_reg[31]_i_20_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  inst_LogicUnit/jmp_addr_reg[31]_i_8/CO[3]
                         net (fo=4, routed)           1.149    12.695    inst_LogicUnit/instruction_multicycle0
    SLICE_X21Y33         LUT5 (Prop_lut5_I2_O)        0.124    12.819 r  inst_LogicUnit/registers[16][0]_i_8_replica/O
                         net (fo=11, routed)          0.646    13.464    inst_LogicUnit/registers[16][0]_i_8_n_0_repN
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.588 r  inst_LogicUnit/registers[23][0]_i_5/O
                         net (fo=1, routed)           0.610    14.198    inst_LogicUnit/registers[23][0]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    14.322 f  inst_LogicUnit/registers[23][0]_i_2/O
                         net (fo=1, routed)           0.710    15.032    inst_LogicUnit/registers[23][0]_i_2_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.156 r  inst_LogicUnit/registers[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.156    inst_LogicUnit/registers[23][0]_i_1_n_0
    SLICE_X29Y37         FDRE                                         r  inst_LogicUnit/registers_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.444    14.906    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  inst_LogicUnit/registers_reg[23][0]/C
                         clock pessimism              0.264    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.031    15.165    inst_LogicUnit/registers_reg[23][0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.156    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[29][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 2.169ns (22.883%)  route 7.310ns (77.117%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns = ( 14.676 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.618     5.263    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  inst_LogicUnit/registers_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.478     5.741 r  inst_LogicUnit/registers_reg[7][17]/Q
                         net (fo=2, routed)           1.127     6.868    inst_LogicUnit/registers_reg[7]__0[17]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.166 r  inst_LogicUnit/a_add[17]_i_9/O
                         net (fo=1, routed)           0.000     7.166    inst_LogicUnit/a_add[17]_i_9_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.383 r  inst_LogicUnit/a_add_reg[17]_i_3/O
                         net (fo=1, routed)           1.031     8.414    inst_LogicUnit/a_add_reg[17]_i_3_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.713 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=35, routed)          1.175     9.888    inst_LogicUnit/registers[0]_36[17]
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.150    10.038 f  inst_LogicUnit/registers[16][6]_i_24/O
                         net (fo=7, routed)           0.892    10.930    inst_LogicUnit/registers[16][6]_i_24_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.355    11.285 f  inst_LogicUnit/registers[16][9]_i_24/O
                         net (fo=4, routed)           0.776    12.061    inst_LogicUnit/registers[16][9]_i_24_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.185 r  inst_LogicUnit/registers[16][7]_i_12/O
                         net (fo=1, routed)           0.813    12.998    inst_LogicUnit/registers[16][7]_i_12_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.122 f  inst_LogicUnit/registers[16][7]_i_4/O
                         net (fo=1, routed)           0.686    13.808    inst_LogicUnit/registers[16][7]_i_4_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.932 r  inst_LogicUnit/registers[16][7]_i_1/O
                         net (fo=31, routed)          0.809    14.742    inst_LogicUnit/registers[16][7]_i_1_n_0
    SLICE_X19Y35         FDRE                                         r  inst_LogicUnit/registers_reg[29][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          1.438    14.676    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X19Y35         FDRE                                         r  inst_LogicUnit/registers_reg[29][7]/C
                         clock pessimism              0.172    14.848    
                         clock uncertainty           -0.035    14.812    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.061    14.751    inst_LogicUnit/registers_reg[29][7]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[24][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.241ns  (logic 1.711ns (16.708%)  route 8.530ns (83.292%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          1.558     4.732    inst_LogicUnit/CLK_IBUF_BUFG_repN_1_alias
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     5.188 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.606    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.730 f  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.730    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.942 f  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.806    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     8.105 f  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=111, routed)         1.360     9.465    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X17Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.589 r  inst_LogicUnit/registers[16][23]_i_19/O
                         net (fo=17, routed)          1.076    10.665    inst_LogicUnit/registers[16][23]_i_19_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124    10.789 r  inst_LogicUnit/registers[16][13]_i_15/O
                         net (fo=4, routed)           1.334    12.123    inst_LogicUnit/registers[16][13]_i_15_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.247 r  inst_LogicUnit/registers[16][11]_i_16/O
                         net (fo=1, routed)           0.606    12.853    inst_LogicUnit/registers[16][11]_i_16_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.977 f  inst_LogicUnit/registers[16][11]_i_5/O
                         net (fo=1, routed)           0.808    13.785    inst_LogicUnit/registers[16][11]_i_5_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.909 r  inst_LogicUnit/registers[16][11]_i_1_comp/O
                         net (fo=31, routed)          1.064    14.972    inst_LogicUnit/registers[16][11]_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  inst_LogicUnit/registers_reg[24][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.447    14.909    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  inst_LogicUnit/registers_reg[24][11]/C
                         clock pessimism              0.160    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)       -0.047    14.986    inst_LogicUnit/registers_reg[24][11]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 inst_LogicUnit/current_instruction_reg[21]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 1.711ns (16.703%)  route 8.533ns (83.297%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          1.558     4.732    inst_LogicUnit/CLK_IBUF_BUFG_repN_1_alias
    SLICE_X17Y37         FDRE                                         r  inst_LogicUnit/current_instruction_reg[21]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     5.188 r  inst_LogicUnit/current_instruction_reg[21]_rep__1/Q
                         net (fo=84, routed)          1.418     6.606    inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0
    SLICE_X24Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.730 f  inst_LogicUnit/b_add[3]_i_12/O
                         net (fo=1, routed)           0.000     6.730    inst_LogicUnit/b_add[3]_i_12_n_0
    SLICE_X24Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     6.942 f  inst_LogicUnit/b_add_reg[3]_i_5/O
                         net (fo=1, routed)           0.864     7.806    inst_LogicUnit/b_add_reg[3]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.299     8.105 f  inst_LogicUnit/b_add[3]_i_1/O
                         net (fo=111, routed)         1.360     9.465    inst_LogicUnit/b_add[3]_i_1_n_0
    SLICE_X17Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.589 r  inst_LogicUnit/registers[16][23]_i_19/O
                         net (fo=17, routed)          1.076    10.665    inst_LogicUnit/registers[16][23]_i_19_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124    10.789 r  inst_LogicUnit/registers[16][13]_i_15/O
                         net (fo=4, routed)           1.226    12.015    inst_LogicUnit/registers[16][13]_i_15_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.139 r  inst_LogicUnit/registers[16][10]_i_17/O
                         net (fo=1, routed)           0.483    12.622    inst_LogicUnit/registers[16][10]_i_17_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124    12.746 f  inst_LogicUnit/registers[16][10]_i_5/O
                         net (fo=1, routed)           0.834    13.580    inst_LogicUnit/registers[16][10]_i_5_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.704 r  inst_LogicUnit/registers[16][10]_i_1/O
                         net (fo=31, routed)          1.271    14.975    inst_LogicUnit/registers[16][10]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  inst_LogicUnit/registers_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.448    14.910    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  inst_LogicUnit/registers_reg[14][10]/C
                         clock pessimism              0.160    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.045    14.989    inst_LogicUnit/registers_reg[14][10]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -14.975    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 2.169ns (22.958%)  route 7.279ns (77.042%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.618     5.263    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  inst_LogicUnit/registers_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.478     5.741 r  inst_LogicUnit/registers_reg[7][17]/Q
                         net (fo=2, routed)           1.127     6.868    inst_LogicUnit/registers_reg[7]__0[17]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.166 r  inst_LogicUnit/a_add[17]_i_9/O
                         net (fo=1, routed)           0.000     7.166    inst_LogicUnit/a_add[17]_i_9_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.383 r  inst_LogicUnit/a_add_reg[17]_i_3/O
                         net (fo=1, routed)           1.031     8.414    inst_LogicUnit/a_add_reg[17]_i_3_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.713 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=35, routed)          1.175     9.888    inst_LogicUnit/registers[0]_36[17]
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.150    10.038 f  inst_LogicUnit/registers[16][6]_i_24/O
                         net (fo=7, routed)           0.892    10.930    inst_LogicUnit/registers[16][6]_i_24_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.355    11.285 f  inst_LogicUnit/registers[16][9]_i_24/O
                         net (fo=4, routed)           0.776    12.061    inst_LogicUnit/registers[16][9]_i_24_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.185 r  inst_LogicUnit/registers[16][7]_i_12/O
                         net (fo=1, routed)           0.813    12.998    inst_LogicUnit/registers[16][7]_i_12_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.122 f  inst_LogicUnit/registers[16][7]_i_4/O
                         net (fo=1, routed)           0.686    13.808    inst_LogicUnit/registers[16][7]_i_4_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.932 r  inst_LogicUnit/registers[16][7]_i_1/O
                         net (fo=31, routed)          0.779    14.711    inst_LogicUnit/registers[16][7]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  inst_LogicUnit/registers_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          1.436    14.674    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X17Y33         FDRE                                         r  inst_LogicUnit/registers_reg[28][7]/C
                         clock pessimism              0.172    14.846    
                         clock uncertainty           -0.035    14.810    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)       -0.081    14.729    inst_LogicUnit/registers_reg[28][7]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[28][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 1.912ns (20.074%)  route 7.613ns (79.926%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.618     5.263    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  inst_LogicUnit/registers_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.478     5.741 r  inst_LogicUnit/registers_reg[7][17]/Q
                         net (fo=2, routed)           1.127     6.868    inst_LogicUnit/registers_reg[7]__0[17]
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.298     7.166 r  inst_LogicUnit/a_add[17]_i_9/O
                         net (fo=1, routed)           0.000     7.166    inst_LogicUnit/a_add[17]_i_9_n_0
    SLICE_X11Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     7.383 r  inst_LogicUnit/a_add_reg[17]_i_3/O
                         net (fo=1, routed)           1.031     8.414    inst_LogicUnit/a_add_reg[17]_i_3_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.713 r  inst_LogicUnit/a_add[17]_i_1/O
                         net (fo=35, routed)          1.194     9.907    inst_LogicUnit/registers[0]_36[17]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.124    10.031 r  inst_LogicUnit/registers[16][24]_i_24/O
                         net (fo=3, routed)           0.737    10.768    inst_LogicUnit/registers[16][24]_i_24_n_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.124    10.892 r  inst_LogicUnit/registers[16][24]_i_14/O
                         net (fo=4, routed)           0.847    11.739    inst_LogicUnit/registers[16][24]_i_14_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.124    11.863 r  inst_LogicUnit/registers[16][24]_i_8/O
                         net (fo=1, routed)           0.452    12.315    inst_LogicUnit/registers[16][24]_i_8_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.124    12.439 f  inst_LogicUnit/registers[16][24]_i_3/O
                         net (fo=1, routed)           1.332    13.771    inst_LogicUnit/registers[16][24]_i_3_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.895 r  inst_LogicUnit/registers[16][24]_i_1/O
                         net (fo=31, routed)          0.893    14.788    inst_LogicUnit/registers[16][24]_i_1_n_0
    SLICE_X26Y47         FDRE                                         r  inst_LogicUnit/registers_reg[28][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          1.449    14.687    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X26Y47         FDRE                                         r  inst_LogicUnit/registers_reg[28][24]/C
                         clock pessimism              0.172    14.859    
                         clock uncertainty           -0.035    14.823    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)       -0.013    14.810    inst_LogicUnit/registers_reg[28][24]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[25][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[17][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.448ns (25.392%)  route 7.193ns (74.608%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.629     5.275    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  inst_LogicUnit/registers_reg[25][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.731 r  inst_LogicUnit/registers_reg[25][22]/Q
                         net (fo=2, routed)           1.222     6.952    inst_LogicUnit/registers_reg[25]__0[22]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  inst_LogicUnit/a_add[22]_i_10/O
                         net (fo=1, routed)           0.000     7.076    inst_LogicUnit/a_add[22]_i_10_n_0
    SLICE_X12Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     7.285 r  inst_LogicUnit/a_add_reg[22]_i_5/O
                         net (fo=1, routed)           0.000     7.285    inst_LogicUnit/a_add_reg[22]_i_5_n_0
    SLICE_X12Y45         MUXF8 (Prop_muxf8_I1_O)      0.088     7.373 r  inst_LogicUnit/a_add_reg[22]_i_2/O
                         net (fo=5, routed)           0.969     8.342    inst_LogicUnit/a_add_reg[22]_i_2_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.319     8.661 f  inst_LogicUnit/registers[16][22]_i_29/O
                         net (fo=13, routed)          1.390    10.051    inst_LogicUnit/registers[16][22]_i_29_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    10.201 f  inst_LogicUnit/registers[16][18]_i_33/O
                         net (fo=4, routed)           0.511    10.712    inst_LogicUnit/registers[16][18]_i_33_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.348    11.060 f  inst_LogicUnit/registers[16][17]_i_24/O
                         net (fo=1, routed)           0.709    11.769    inst_LogicUnit/registers[16][17]_i_24_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.893 f  inst_LogicUnit/registers[16][17]_i_18/O
                         net (fo=1, routed)           0.000    11.893    inst_LogicUnit/registers[16][17]_i_18_n_0
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    12.102 f  inst_LogicUnit/registers_reg[16][17]_i_13/O
                         net (fo=1, routed)           0.892    12.994    inst_LogicUnit/registers_reg[16][17]_i_13_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I5_O)        0.297    13.291 f  inst_LogicUnit/registers[16][17]_i_5/O
                         net (fo=1, routed)           0.597    13.888    inst_LogicUnit/registers[16][17]_i_5_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.012 r  inst_LogicUnit/registers[16][17]_i_1/O
                         net (fo=31, routed)          0.904    14.915    inst_LogicUnit/registers[16][17]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  inst_LogicUnit/registers_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.433    14.894    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  inst_LogicUnit/registers_reg[17][17]/C
                         clock pessimism              0.184    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.103    14.940    inst_LogicUnit/registers_reg[17][17]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                  0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.622%)  route 0.266ns (65.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.563     1.731    CLK_IBUF_BUFG
    SLICE_X24Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  progRam_Data_In_Bytes_reg[3][4]/Q
                         net (fo=2, routed)           0.266     2.139    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.876     2.149    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.358     1.791    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.087    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.838%)  route 0.229ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.557     1.725    CLK_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  progRam_Data_In_Bytes_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.128     1.853 r  progRam_Data_In_Bytes_reg[1][6]/Q
                         net (fo=2, routed)           0.229     2.082    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.861     2.134    <hidden>
    RAMB36_X1Y4          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.358     1.776    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.019    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.808%)  route 0.282ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.562     1.730    CLK_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     1.894 r  progRam_Data_In_Bytes_reg[4][6]/Q
                         net (fo=2, routed)           0.282     2.176    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.874     2.147    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.338     1.809    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.105    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.849%)  route 0.316ns (69.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.561     1.729    CLK_IBUF_BUFG
    SLICE_X25Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  progRam_Data_In_Bytes_reg[2][4]/Q
                         net (fo=2, routed)           0.316     2.186    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.872     2.145    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.338     1.807    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.103    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.448%)  route 0.322ns (69.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.561     1.729    CLK_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  progRam_Data_In_Bytes_reg[2][2]/Q
                         net (fo=2, routed)           0.322     2.192    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.872     2.145    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.338     1.807    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.103    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.395%)  route 0.323ns (69.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.561     1.729    CLK_IBUF_BUFG
    SLICE_X25Y12         FDRE                                         r  progRam_Data_In_Bytes_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  progRam_Data_In_Bytes_reg[2][6]/Q
                         net (fo=2, routed)           0.323     2.193    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.872     2.145    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.338     1.807    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.103    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 inst_LogicUnit/dm_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.045%)  route 0.445ns (75.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.563     1.731    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  inst_LogicUnit/dm_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  inst_LogicUnit/dm_addr_reg[8]/Q
                         net (fo=18, routed)          0.445     2.318    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.872     2.145    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.104     2.041    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.224    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.716%)  route 0.166ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.553     1.721    CLK_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  uart_fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.885 r  uart_fifo_din_reg[6]/Q
                         net (fo=1, routed)           0.166     2.051    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.862     2.135    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.338     1.797    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.716%)  route 0.166ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.553     1.721    CLK_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  uart_fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.885 r  uart_fifo_din_reg[7]/Q
                         net (fo=1, routed)           0.166     2.051    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.862     2.135    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.338     1.797    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_fifo_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.724%)  route 0.189ns (57.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.553     1.721    CLK_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  uart_fifo_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  uart_fifo_din_reg[0]/Q
                         net (fo=1, routed)           0.189     2.051    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.862     2.135    <hidden>
    RAMB18_X2Y10         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.338     1.797    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y21  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y23  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y22  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y49   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.068ns (53.139%)  route 3.587ns (46.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.546     5.192    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X24Y24         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  Inst_UART_TX_CTRL/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.446     6.094    Inst_UART_TX_CTRL/o_TX_Serial
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.218 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.141     9.359    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    12.847 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    12.847    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.040ns (64.090%)  route 2.264ns (35.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.631     5.277    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.795 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.264     8.058    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    11.581 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.581    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.036ns (64.073%)  route 2.263ns (35.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.631     5.277    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.795 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.263     8.057    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    11.575 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.575    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.038ns (65.405%)  route 2.136ns (34.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.631     5.277    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.795 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.136     7.931    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    11.451 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.451    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.038ns (65.653%)  route 2.112ns (34.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.631     5.277    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.795 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.112     7.907    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    11.426 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.426    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.965ns (67.853%)  route 1.879ns (32.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.616     5.261    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.717 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.879     7.596    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    11.105 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.105    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     7.578    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    11.081 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.081    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     7.528    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    11.057 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.057    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     7.435    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.967 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.967    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     7.420    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.924 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.924    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.219    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.445 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.445    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.245    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.450 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.450    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.248    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.482 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.273    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.502 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.502    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.312    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.516 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.516    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.351ns (76.046%)  route 0.426ns (23.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.587     1.755    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.896 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.426     2.322    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.532 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.385ns (72.954%)  route 0.513ns (27.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.592     1.760    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.924 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.513     2.438    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.658 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.658    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.385ns (71.839%)  route 0.543ns (28.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.592     1.760    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.924 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.543     2.467    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.689 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.689    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.383ns (70.887%)  route 0.568ns (29.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.592     1.760    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.924 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.568     2.492    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.711 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.711    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.387ns (69.954%)  route 0.596ns (30.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.592     1.760    CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.924 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.596     2.520    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.744 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.744    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][13]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][14]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.581ns (28.663%)  route 3.936ns (71.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.192     5.517    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][15]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][12]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.581ns (29.400%)  route 3.797ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           2.744     4.201    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.325 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          1.054     5.379    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.431     4.893    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][9]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.436     4.898    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.436     4.898    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.334ns  (logic 1.709ns (32.037%)  route 3.625ns (67.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.565     4.026    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.124     4.150 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          0.325     4.475    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.599 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.735     5.334    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        1.436     4.898    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X18Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.274ns (21.049%)  route 1.027ns (78.951%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.027     1.256    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.301 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.301    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.825     2.098    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.849     2.122    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.849     2.122    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][6]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.849     2.122    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][7]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.265ns (19.553%)  route 1.090ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  BTN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.953     1.173    Inst_btn_debounce/BTN_IBUF[2]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1/O
                         net (fo=16, routed)          0.137     1.355    Inst_btn_debounce/sig_cntrs_ary[2][15]_i_1_n_0
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.849     2.122    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.274ns (20.195%)  route 1.083ns (79.805%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.083     1.311    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.356 r  Inst_UART_RX_CTRL/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.356    Inst_UART_RX_CTRL/r_SM_Main[0]_i_1_n_0
    SLICE_X17Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.824     2.097    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y16         FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.274ns (19.937%)  route 1.100ns (80.063%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.100     1.329    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X17Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.374 r  Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1_n_0
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.825     2.098    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X17Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.274ns (19.792%)  route 1.110ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.110     1.339    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X16Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.384    Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1_n_0
    SLICE_X16Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.825     2.098    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X16Y15         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.273ns (19.624%)  route 1.119ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.991     1.219    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.264 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.128     1.393    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.819     2.092    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.273ns (19.624%)  route 1.119ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    K16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BTN_IBUF[1]_inst/O
                         net (fo=1, routed)           0.991     1.219    Inst_btn_debounce/BTN_IBUF[1]
    SLICE_X11Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.264 r  Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1/O
                         net (fo=16, routed)          0.128     1.393    Inst_btn_debounce/sig_cntrs_ary[1][15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=4, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=15, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=26, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2047, routed)        0.819     2.092    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C





