{
    "dse_range_max": 0.8,
    "dse_range_min": 0.7,
    "partition_strategy": "flat",
    "port_pre_assignments": {
        ".*edge_list_ch_0_.*": "HBM[0]",
        ".*edge_list_ch_10_.*": "HBM[10]",
        ".*edge_list_ch_11_.*": "HBM[11]",
        ".*edge_list_ch_12_.*": "HBM[12]",
        ".*edge_list_ch_13_.*": "HBM[13]",
        ".*edge_list_ch_14_.*": "HBM[14]",
        ".*edge_list_ch_15_.*": "HBM[15]",
        ".*edge_list_ch_16_.*": "HBM[16]",
        ".*edge_list_ch_17_.*": "HBM[17]",
        ".*edge_list_ch_18_.*": "HBM[18]",
        ".*edge_list_ch_19_.*": "HBM[19]",
        ".*edge_list_ch_1_.*": "HBM[1]",
        ".*edge_list_ch_20_.*": "HBM[20]",
        ".*edge_list_ch_21_.*": "HBM[21]",
        ".*edge_list_ch_22_.*": "HBM[22]",
        ".*edge_list_ch_23_.*": "HBM[23]",
        ".*edge_list_ch_2_.*": "HBM[2]",
        ".*edge_list_ch_3_.*": "HBM[3]",
        ".*edge_list_ch_4_.*": "HBM[4]",
        ".*edge_list_ch_5_.*": "HBM[5]",
        ".*edge_list_ch_6_.*": "HBM[6]",
        ".*edge_list_ch_7_.*": "HBM[7]",
        ".*edge_list_ch_8_.*": "HBM[8]",
        ".*edge_list_ch_9_.*": "HBM[9]",
        ".*edge_list_ptr_.*": "HBM[24]",
        ".*vec_X_.*": "HBM[25]",
        ".*vec_Y_.*": "HBM[26]",
        "ap_clk": "CLK_RST",
        "ap_rst_n": "CLK_RST",
        "interrupt": "CLK_RST",
        "s_axi_control_.*": "S_AXI_CONTROL"
    }
}
