# system info unsaved_tb on 2020.07.31.23:35:49
system_info:
name,value
DEVICE,EP4CE15F23C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1596209736
#
#
# Files generated for unsaved_tb on 2020.07.31.23:35:49
files:
filepath,kind,attributes,module,is_top
unsaved/testbench/unsaved_tb/simulation/unsaved_tb.v,VERILOG,,unsaved_tb,true
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved.v,VERILOG,,unsaved,false
unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_jtag_uart_0.v,VERILOG,,unsaved_jtag_uart_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2.v,VERILOG,,unsaved_nios2,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_ram.hex,HEX,,unsaved_ram,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_ram.v,VERILOG,,unsaved_ram,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_sysid_qsys_0.v,VERILOG,,unsaved_sysid_qsys_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0.v,VERILOG,,unsaved_mm_interconnect_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_irq_mapper.sv,SYSTEM_VERILOG,,unsaved_irq_mapper,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu.sdc,SDC,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu.v,VERILOG,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_debug_slave_sysclk.v,VERILOG,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_debug_slave_tck.v,VERILOG,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_debug_slave_wrapper.v,VERILOG,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_nios2_waves.do,OTHER,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_ociram_default_contents.dat,DAT,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_ociram_default_contents.hex,HEX,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_ociram_default_contents.mif,MIF,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_a.dat,DAT,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_a.hex,HEX,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_a.mif,MIF,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_b.dat,DAT,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_b.hex,HEX,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_rf_ram_b.mif,MIF,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_cpu_test_bench.v,VERILOG,,unsaved_nios2_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router_001,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router_002,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router_004,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_demux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_demux_001,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux_002,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux_002,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_demux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux_001,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux_001,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,unsaved_mm_interconnect_0_avalon_st_adapter,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
unsaved_tb.unsaved_inst,unsaved
unsaved_tb.unsaved_inst.jtag_uart_0,unsaved_jtag_uart_0
unsaved_tb.unsaved_inst.nios2,unsaved_nios2
unsaved_tb.unsaved_inst.nios2.cpu,unsaved_nios2_cpu
unsaved_tb.unsaved_inst.ram,unsaved_ram
unsaved_tb.unsaved_inst.sysid_qsys_0,unsaved_sysid_qsys_0
unsaved_tb.unsaved_inst.mm_interconnect_0,unsaved_mm_interconnect_0
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.router,unsaved_mm_interconnect_0_router
unsaved_tb.unsaved_inst.mm_interconnect_0.router_001,unsaved_mm_interconnect_0_router_001
unsaved_tb.unsaved_inst.mm_interconnect_0.router_002,unsaved_mm_interconnect_0_router_002
unsaved_tb.unsaved_inst.mm_interconnect_0.router_003,unsaved_mm_interconnect_0_router_002
unsaved_tb.unsaved_inst.mm_interconnect_0.router_004,unsaved_mm_interconnect_0_router_004
unsaved_tb.unsaved_inst.mm_interconnect_0.router_005,unsaved_mm_interconnect_0_router_004
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_demux,unsaved_mm_interconnect_0_cmd_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_demux_001,unsaved_mm_interconnect_0_cmd_demux_001
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux_002,unsaved_mm_interconnect_0_cmd_demux_001
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux_003,unsaved_mm_interconnect_0_cmd_demux_001
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux,unsaved_mm_interconnect_0_cmd_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux_001,unsaved_mm_interconnect_0_cmd_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux_002,unsaved_mm_interconnect_0_cmd_mux_002
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux_003,unsaved_mm_interconnect_0_cmd_mux_002
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux,unsaved_mm_interconnect_0_rsp_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux_001,unsaved_mm_interconnect_0_rsp_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_mux,unsaved_mm_interconnect_0_rsp_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_mux_001,unsaved_mm_interconnect_0_rsp_mux_001
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_001,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_002,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_003,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.irq_mapper,unsaved_irq_mapper
unsaved_tb.unsaved_inst.rst_controller,altera_reset_controller
unsaved_tb.unsaved_inst_clk_bfm,altera_avalon_clock_source
unsaved_tb.unsaved_inst_reset_bfm,altera_avalon_reset_source
