Summary
Top-level Name,mealy_fsm

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,7,,\clk,0.125,Very_High
Enabled,28,,\clk,0.125,Typical
Enabled3,,31,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\done_sig,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\done_sig
Enabled,\rst_btn,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
