<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/lpc43xx/chip/lpc43_rgu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_670a7836cc6104ecace1c103efe95786.html">lpc43xx</a></li><li class="navelem"><a class="el" href="dir_6a119be924bcbc28e22d1ab4c235eee4.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc43_rgu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/lpc43xx/chip/lpc43_rgu.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_RGU_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_RGU_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define LPC43_RGU_CTRL0_OFFSET           0x100  </span><span class="comment">/* Reset control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_CTRL1_OFFSET           0x104  </span><span class="comment">/* Reset control register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS0_OFFSET         0x110  </span><span class="comment">/* Reset status register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS1_OFFSET         0x114  </span><span class="comment">/* Reset status register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS2_OFFSET         0x118  </span><span class="comment">/* Reset status register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS3_OFFSET         0x11c  </span><span class="comment">/* Reset status register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_ACTIVE0_OFFSET         0x150  </span><span class="comment">/* Reset active status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_ACTIVE1_OFFSET         0x154  </span><span class="comment">/* Reset active status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* External Status Register Indices */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RGU_CORE_RST                     0</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_PERIPH_RST                   1</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_MASTER_RST                   2</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_WWDT_RST                     4</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CREG_RST                     5</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_BUS_RST                      8</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SCU_RST                      9</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_M4_RST                       13</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_LCD_RST                      16</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_USB0_RST                     17</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_USB1_RST                     18</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_DMA_RST                      19</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SDIO_RST                     20</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_EMC_RST                      21</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ETHERNET_RST                 22</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_FLASHA_RST                   25</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_EEPROM_RST                   27</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_GPIO_RST                     28</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_FLASHB_RST                   29</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_TIMER0_RST                   32</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_TIMER1_RST                   33</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_TIMER2_RST                   34</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_TIMER3_RST                   35</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_RITIMER_RST                  36</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SCT_RST                      37</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_MCPWM_RST                    38</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_QEI_RST                      39</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ADC0_RST                     40</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ADC1_RST                     41</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_DAC_RST                      42</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_USART0_RST                   44</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_UART1_RST                    45</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_USART2_RST                   46</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_USART3_RST                   47</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_I2C0_RST                     48</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_I2C1_RST                     49</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SSP0_RST                     50</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SSP1_RST                     51</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_I2S_RST                      52</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SPIFI_RST                    53</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CAN1_RST                     54</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CAN0_RST                     55</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_M0APP_RST                    56</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SGPIO_RST                    57</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_SPI_RST                      58</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* External Status Registers */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define LPC43_RGU_EXTSTAT_OFFSET(n)      (0x0400 + ((n) &lt;&lt; 2))  </span><span class="comment">/* Reset external status register n=0..63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT0_OFFSET        0x400  </span><span class="comment">/* Reset external status register 0 for CORE_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT1_OFFSET        0x404  </span><span class="comment">/* Reset external status register 1 for PERIPH_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT2_OFFSET        0x408  </span><span class="comment">/* Reset external status register 2 for MASTER_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT4_OFFSET        0x410  </span><span class="comment">/* Reset external status register 4 for WWDT_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT5_OFFSET        0x414  </span><span class="comment">/* Reset external status register 5 for CREG_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT8_OFFSET        0x420  </span><span class="comment">/* Reset external status register 8 for BUS_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT9_OFFSET        0x424  </span><span class="comment">/* Reset external status register 9 for SCU_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT13_OFFSET       0x434  </span><span class="comment">/* Reset external status register 13 for M4_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT16_OFFSET       0x440  </span><span class="comment">/* Reset external status register 16 for LCD_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT17_OFFSET       0x444  </span><span class="comment">/* Reset external status register 17 for USB0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT18_OFFSET       0x448  </span><span class="comment">/* Reset external status register 18 for USB1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT19_OFFSET       0x44c  </span><span class="comment">/* Reset external status register 19 for DMA_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT20_OFFSET       0x450  </span><span class="comment">/* Reset external status register 20 for SDIO_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT21_OFFSET       0x454  </span><span class="comment">/* Reset external status register 21 for EMC_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT22_OFFSET       0x458  </span><span class="comment">/* Reset external status register 22 for ETHERNET_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT25_OFFSET       0x464  </span><span class="comment">/* Reset external status register 25 for FLASHA_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT27_OFFSET       0x46c  </span><span class="comment">/* Reset external status register 27 for EEPROM_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT28_OFFSET       0x470  </span><span class="comment">/* Reset external status register 28 for GPIO_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT29_OFFSET       0x474  </span><span class="comment">/* Reset external status register 29 for FLASHB_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT32_OFFSET       0x480  </span><span class="comment">/* Reset external status register 32 for TIMER0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT33_OFFSET       0x484  </span><span class="comment">/* Reset external status register 33 for TIMER1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT34_OFFSET       0x488  </span><span class="comment">/* Reset external status register 34 for TIMER2_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT35_OFFSET       0x48c  </span><span class="comment">/* Reset external status register 35 for TIMER3_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT36_OFFSET       0x490  </span><span class="comment">/* Reset external status register 36 for RITIMER_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT37_OFFSET       0x494  </span><span class="comment">/* Reset external status register 37 for SCT_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT38_OFFSET       0x498  </span><span class="comment">/* Reset external status register 38 for MCPWM_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT39_OFFSET       0x49c  </span><span class="comment">/* Reset external status register 39 for QEI_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT40_OFFSET       0x4a0  </span><span class="comment">/* Reset external status register 40 for ADC0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT41_OFFSET       0x4a4  </span><span class="comment">/* Reset external status register 41 for ADC1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT42_OFFSET       0x4a8  </span><span class="comment">/* Reset external status register 42 for DAC_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT44_OFFSET       0x4b0  </span><span class="comment">/* Reset external status register 44 for USART0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT45_OFFSET       0x4b4  </span><span class="comment">/* Reset external status register 45 for UART1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT46_OFFSET       0x4b8  </span><span class="comment">/* Reset external status register 46 for USART2_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT47_OFFSET       0x4bc  </span><span class="comment">/* Reset external status register 47 for USART3_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT48_OFFSET       0x4c0  </span><span class="comment">/* Reset external status register 48 for I2C0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT49_OFFSET       0x4c4  </span><span class="comment">/* Reset external status register 49 for I2C1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT50_OFFSET       0x4c8  </span><span class="comment">/* Reset external status register 50 for SSP0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT51_OFFSET       0x4cc  </span><span class="comment">/* Reset external status register 51 for SSP1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT52_OFFSET       0x4d0  </span><span class="comment">/* Reset external status register 52 for I2S_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT53_OFFSET       0x4d4  </span><span class="comment">/* Reset external status register 53 for SPIFI_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT54_OFFSET       0x4d8  </span><span class="comment">/* Reset external status register 54 for CAN1_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT55_OFFSET       0x4dc  </span><span class="comment">/* Reset external status register 55 for CAN0_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT56_OFFSET       0x4e0  </span><span class="comment">/* Reset external status register 56 for M0APP_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT57_OFFSET       0x4e4  </span><span class="comment">/* Reset external status register 57 for SGPIO_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT58_OFFSET       0x4e8  </span><span class="comment">/* Reset external status register 58 for SPI_RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Register Addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LPC43_RGU_CTRL0                  (LPC43_RGU_BASE+LPC43_RGU_CTRL0_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_CTRL1                  (LPC43_RGU_BASE+LPC43_RGU_CTRL1_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS0                (LPC43_RGU_BASE+LPC43_RGU_STATUS0_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS1                (LPC43_RGU_BASE+LPC43_RGU_STATUS1_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS2                (LPC43_RGU_BASE+LPC43_RGU_STATUS2_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_STATUS3                (LPC43_RGU_BASE+LPC43_RGU_STATUS3_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_ACTIVE0                (LPC43_RGU_BASE+LPC43_RGU_ACTIVE0_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_ACTIVE1                (LPC43_RGU_BASE+LPC43_RGU_ACTIVE1_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* External Status Registers */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LPC43_RGU_EXTSTAT(n)             (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT_OFFSET(n))</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT0               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT0_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT1               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT1_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT2               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT2_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT4               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT4_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT5               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT5_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT8               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT8_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT9               (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT9_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT13              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT13_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT16              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT16_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT17              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT17_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT18              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT18_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT19              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT19_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT20              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT20_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT21              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT21_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT22              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT22_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT25              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT25_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT27              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT27_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT28              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT28_OFFSET)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT29              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT29_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT32              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT32_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT33              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT33_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT34              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT34_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT35              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT35_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT36              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT36_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT37              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT37_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT38              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT38_OFFSET)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT39              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT39_OFFSET)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT40              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT40_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT41              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT41_OFFSET)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT42              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT42_OFFSET)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT44              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT44_OFFSET)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT45              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT45_OFFSET)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT46              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT46_OFFSET)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT47              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT47_OFFSET)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT48              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT48_OFFSET)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT49              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT49_OFFSET)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT50              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT50_OFFSET)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT51              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT51_OFFSET)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT52              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT52_OFFSET)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT53              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT53_OFFSET)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT54              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT54_OFFSET)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT55              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT55_OFFSET)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT56              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT56_OFFSET)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT57              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT57_OFFSET)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT58              (LPC43_RGU_BASE+LPC43_RGU_EXTSTAT58_OFFSET)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* Alternative naming */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define LPC43_RGU_EXTSTAT_CORE_RST       LPC43_RGU_EXTSTAT0</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_PERIPH_RST     LPC43_RGU_EXTSTAT1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_MASTER_RST     LPC43_RGU_EXTSTAT2</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_WWDT_RST       LPC43_RGU_EXTSTAT4</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_CREG_RST       LPC43_RGU_EXTSTAT5</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_BUS_RST        LPC43_RGU_EXTSTAT8</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SCU_RST        LPC43_RGU_EXTSTAT9</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_M4_RST         LPC43_RGU_EXTSTAT13</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_LCD_RST        LPC43_RGU_EXTSTAT16</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_USB0_RST       LPC43_RGU_EXTSTAT17</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_USB1_RST       LPC43_RGU_EXTSTAT18</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_DMA_RST        LPC43_RGU_EXTSTAT19</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SDIO_RST       LPC43_RGU_EXTSTAT20</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_EMC_RST        LPC43_RGU_EXTSTAT21</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_ETHERNET_RST   LPC43_RGU_EXTSTAT22</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_FLASHA_RST     LPC43_RGU_EXTSTAT25</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_EEPROM_RST     LPC43_RGU_EXTSTAT27</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_GPIO_RST       LPC43_RGU_EXTSTAT28</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_FLASHB_RST     LPC43_RGU_EXTSTAT29</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_TIMER0_RST     LPC43_RGU_EXTSTAT32</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_TIMER1_RST     LPC43_RGU_EXTSTAT33</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_TIMER2_RST     LPC43_RGU_EXTSTAT34</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_TIMER3_RST     LPC43_RGU_EXTSTAT35</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_RITIMER_RST    LPC43_RGU_EXTSTAT36</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SCT_RST        LPC43_RGU_EXTSTAT37</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_MCPWM_RST      LPC43_RGU_EXTSTAT38</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_QEI_RST        LPC43_RGU_EXTSTAT39</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_ADC0_RST       LPC43_RGU_EXTSTAT40</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_ADC1_RST       LPC43_RGU_EXTSTAT41</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_DAC_RST        LPC43_RGU_EXTSTAT42</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_USART0_RST     LPC43_RGU_EXTSTAT44</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_UART1_RST      LPC43_RGU_EXTSTAT45</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_USART2_RST     LPC43_RGU_EXTSTAT46</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_USART3_RST     LPC43_RGU_EXTSTAT47</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_I2C0_RST       LPC43_RGU_EXTSTAT48</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_I2C1_RST       LPC43_RGU_EXTSTAT49</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SSP0_RST       LPC43_RGU_EXTSTAT50</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SSP1_RST       LPC43_RGU_EXTSTAT51</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_I2S_RST        LPC43_RGU_EXTSTAT52</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SPIFI_RST      LPC43_RGU_EXTSTAT53</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_CAN1_RST       LPC43_RGU_EXTSTAT54</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_CAN0_RST       LPC43_RGU_EXTSTAT55</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_M0APP_RST      LPC43_RGU_EXTSTAT56</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SGPIO_RST      LPC43_RGU_EXTSTAT57</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPC43_RGU_EXTSTAT_SPI_RST        LPC43_RGU_EXTSTAT58</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Register Bit Definitions *************************************************************************/</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* Reset control register 0 */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define RGU_CTRL0_CORE_RST               (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_PERIPH_RST             (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_MASTER_RST             (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define RGU_CTRL0_WWDT_RST               (1 &lt;&lt; 4)  </span><span class="comment">/* Writing a one to this bit has no effect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_CREG_RST               (1 &lt;&lt; 5)  </span><span class="comment">/* Writing a one to this bit has no effect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 6-7:  Reserved */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define RGU_CTRL0_BUS_RST                (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_SCU_RST                (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 10-12:  Reserved */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define RGU_CTRL0_M4_RST                 (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 14-15:  Reserved */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define RGU_CTRL0_LCD_RST                (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_USB0_RST               (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_USB1_RST               (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_DMA_RST                (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_SDIO_RST               (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_EMC_RST                (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_ETHERNET_RST           (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 23-24:  Reserved */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define RGU_CTRL0_FLASHA_RST             (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 26:  Reserved */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define RGU_CTRL0_EEPROM_RST             (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_GPIO_RST               (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL0_FLASHB_RST             (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 30-31:  Reserved */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* Reset control register 1 */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define RGU_CTRL1_TIMER0_RST             (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_TIMER1_RST             (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_TIMER2_RST             (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_TIMER3_RST             (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_RITIMER_RST            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SCT_RST                (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_MCPWM_RST              (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_QEI_RST                (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_ADC0_RST               (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_ADC1_RST               (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_DAC_RST                (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 11:  Reserved */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define RGU_CTRL1_USART0_RST             (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_UART1_RST              (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_USART2_RST             (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_USART3_RST             (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_I2C0_RST               (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_I2C1_RST               (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SSP0_RST               (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SSP1_RST               (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_I2S_RST                (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SPIFI_RST              (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_CAN1_RST               (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_CAN0_RST               (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_M0APP_RST              (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SGPIO_RST              (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_CTRL1_SPI_RST                (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 27-31:  Reserved */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Reset status register 0 */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define RGU_RST_NONE                     0          </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_RST_HW                       1          </span><span class="comment">/* Reset output activated by input to the reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_RST_SW                       3          </span><span class="comment">/* Reset output activated by software write to RESET_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define RGU_STATUS0_CORE_RST_SHIFT       (0)        </span><span class="comment">/* Bits 0-1: Status of the CORE_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_CORE_RST_MASK        (3 &lt;&lt; RGU_STATUS0_CORE_RST_SHIFT)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_CORE_RST_NONE      (0 &lt;&lt; RGU_STATUS0_CORE_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_CORE_RST_HW        (1 &lt;&lt; RGU_STATUS0_CORE_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_CORE_RST_SW        (3 &lt;&lt; RGU_STATUS0_CORE_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_PERIPH_RST_SHIFT     (2)        </span><span class="comment">/* Bits 2-3: Status of the PERIPH_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_PERIPH_RST_MASK      (3 &lt;&lt; RGU_STATUS0_PERIPH_RST_SHIFT)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_PERIPH_RST_NONE    (0 &lt;&lt; RGU_STATUS0_PERIPH_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_PERIPH_RST_HW      (1 &lt;&lt; RGU_STATUS0_PERIPH_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_PERIPH_RST_SW      (3 &lt;&lt; RGU_STATUS0_PERIPH_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_MASTER_RST_SHIFT     (4)        </span><span class="comment">/* Bits 4-5: Status of the MASTER_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_MASTER_RST_MASK      (3 &lt;&lt; RGU_STATUS0_MASTER_RST_SHIFT)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_MASTER_RST_NONE    (0 &lt;&lt; RGU_STATUS0_MASTER_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_MASTER_RST_HW      (1 &lt;&lt; RGU_STATUS0_MASTER_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_MASTER_RST_SW      (3 &lt;&lt; RGU_STATUS0_MASTER_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 6-7:  Reserved */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RGU_STATUS0_WWDT_RST_SHIFT       (8)        </span><span class="comment">/* Bits 8-9: Status of the WWDT_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_WWDT_RST_MASK        (3 &lt;&lt; RGU_STATUS0_WWDT_RST_SHIFT)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_WWDT_RST_NONE      (0 &lt;&lt; RGU_STATUS0_WWDT_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_WWDT_RST_HW        (1 &lt;&lt; RGU_STATUS0_WWDT_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_CREG_RST_SHIFT       (10)       </span><span class="comment">/* Bits 10-11: Status of the CREG_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_CREG_RST_MASK        (3 &lt;&lt; RGU_STATUS0_CREG_RST_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_CREG_RST_NONE      (0 &lt;&lt; RGU_STATUS0_CREG_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_CREG_RST_HW        (1 &lt;&lt; RGU_STATUS0_CREG_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 12-15:  Reserved */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RGU_STATUS0_BUS_RST_SHIFT        (16)       </span><span class="comment">/* Bits 16-17: Status of the BUS_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_BUS_RST_MASK         (3 &lt;&lt; RGU_STATUS0_BUS_RST_SHIFT)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_BUS_RST_NONE       (0 &lt;&lt; RGU_STATUS0_BUS_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_BUS_RST_HW         (1 &lt;&lt; RGU_STATUS0_BUS_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_BUS_RST_SW         (3 &lt;&lt; RGU_STATUS0_BUS_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_SCU_RST_SHIFT        (18)       </span><span class="comment">/* Bits 18-19: Status of the SCU_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_SCU_RST_MASK         (3 &lt;&lt; RGU_STATUS0_SCU_RST_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_SCU_RST_NONE       (0 &lt;&lt; RGU_STATUS0_SCU_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_SCU_RST_HW         (1 &lt;&lt; RGU_STATUS0_SCU_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_SCU_RST_SW         (3 &lt;&lt; RGU_STATUS0_SCU_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 20-25:  Reserved */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define RGU_STATUS0_M4_RST_SHIFT         (26)       </span><span class="comment">/* Bits 26-27: Status of the M4_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS0_M4_RST_MASK          (3 &lt;&lt; RGU_STATUS0_M4_RST_SHIFT)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_M4_RST_NONE        (0 &lt;&lt; RGU_STATUS0_M4_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_M4_RST_HW          (1 &lt;&lt; RGU_STATUS0_M4_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS0_M4_RST_SW          (3 &lt;&lt; RGU_STATUS0_M4_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 29-31:  Reserved */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* Reset status register 1 */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RGU_STATUS1_LCD_RST_SHIFT        (0)        </span><span class="comment">/* Bits 0-1: Status of the LCD_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_LCD_RST_MASK         (3 &lt;&lt; RGU_STATUS1_LCD_RST_SHIFT)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_LCD_RST_NONE       (0 &lt;&lt; RGU_STATUS1_LCD_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_LCD_RST_HW         (1 &lt;&lt; RGU_STATUS1_LCD_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_LCD_RST_SW         (3 &lt;&lt; RGU_STATUS1_LCD_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_USB0_RST_SHIFT       (2)        </span><span class="comment">/* Bits 2-3: Status of the USB0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_USB0_RST_MASK        (3 &lt;&lt; RGU_STATUS1_USB0_RST_SHIFT)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB0_RST_NONE      (0 &lt;&lt; RGU_STATUS1_USB0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB0_RST_HW        (1 &lt;&lt; RGU_STATUS1_USB0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB0_RST_SW        (3 &lt;&lt; RGU_STATUS1_USB0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_USB1_RST_SHIFT       (4)        </span><span class="comment">/* Bits 4-5: Status of the USB1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_USB1_RST_MASK        (3 &lt;&lt; RGU_STATUS1_USB1_RST_SHIFT)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB1_RST_NONE      (0 &lt;&lt; RGU_STATUS1_USB1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB1_RST_HW        (1 &lt;&lt; RGU_STATUS1_USB1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_USB1_RST_SW        (3 &lt;&lt; RGU_STATUS1_USB1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_DMA_RST_SHIFT        (6)        </span><span class="comment">/* Bits 6-7: Status of the DMA_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_DMA_RST_MASK         (3 &lt;&lt; RGU_STATUS1_DMA_RST_SHIFT)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_DMA_RST_NONE       (0 &lt;&lt; RGU_STATUS1_DMA_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_DMA_RST_HW         (1 &lt;&lt; RGU_STATUS1_DMA_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_DMA_RST_SW         (3 &lt;&lt; RGU_STATUS1_DMA_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_SDIO_RST_SHIFT       (8)        </span><span class="comment">/* Bits 8-9: Status of the SDIO_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_SDIO_RST_MASK        (3 &lt;&lt; RGU_STATUS1_SDIO_RST_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_SDIO_RST_NONE      (0 &lt;&lt; RGU_STATUS1_SDIO_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_SDIO_RST_HW        (1 &lt;&lt; RGU_STATUS1_SDIO_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_SDIO_RST_SW        (3 &lt;&lt; RGU_STATUS1_SDIO_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_EMC_RST_SHIFT        (10)       </span><span class="comment">/* Bits 10-11: Status of the EMC_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_EMC_RST_MASK         (3 &lt;&lt; RGU_STATUS1_EMC_RST_SHIFT)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EMC_RST_NONE       (0 &lt;&lt; RGU_STATUS1_EMC_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EMC_RST_HW         (1 &lt;&lt; RGU_STATUS1_EMC_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EMC_RST_SW         (3 &lt;&lt; RGU_STATUS1_EMC_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_ETHERNET_RST_SHIFT   (12)       </span><span class="comment">/* Bits 12-13: Status of the ETHERNET_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_ETHERNET_RST_MASK    (3 &lt;&lt; RGU_STATUS1_ETHERNET_RST_SHIFT)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_ETHERNET_RST_NONE  (0 &lt;&lt; RGU_STATUS1_ETHERNET_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_ETHERNET_RST_HW    (1 &lt;&lt; RGU_STATUS1_ETHERNET_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_ETHERNET_RST_SW    (3 &lt;&lt; RGU_STATUS1_ETHERNET_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_FLASHA_RST_SHIFT     (18)       </span><span class="comment">/* Bits 18-19: Status of the FLASHA_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_FLASHA_RST_MASK      (3 &lt;&lt; RGU_STATUS1_FLASHA_RST_SHIFT)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHA_RST_NONE    (0 &lt;&lt; RGU_STATUS1_FLASHA_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHA_RST_HW      (1 &lt;&lt; RGU_STATUS1_FLASHA_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHA_RST_SW      (3 &lt;&lt; RGU_STATUS1_FLASHA_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_EEPROM_RST_SHIFT     (22)       </span><span class="comment">/* Bits 22-23: Status of the EEPROM_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_EEPROM_RST_MASK      (3 &lt;&lt; RGU_STATUS1_EEPROM_RST_SHIFT)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EEPROM_RST_NONE    (0 &lt;&lt; RGU_STATUS1_EEPROM_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EEPROM_RST_HW      (1 &lt;&lt; RGU_STATUS1_EEPROM_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_EEPROM_RST_SW      (3 &lt;&lt; RGU_STATUS1_EEPROM_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_GPIO_RST_SHIFT       (24)       </span><span class="comment">/* Bits 24-25: Status of the GPIO_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_GPIO_RST_MASK        (3 &lt;&lt; RGU_STATUS1_GPIO_RST_SHIFT)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_GPIO_RST_NONE      (0 &lt;&lt; RGU_STATUS1_GPIO_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_GPIO_RST_HW        (1 &lt;&lt; RGU_STATUS1_GPIO_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_GPIO_RST_SW        (3 &lt;&lt; RGU_STATUS1_GPIO_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_FLASHB_RST_SHIFT     (26)       </span><span class="comment">/* Bits 26-27: Status of the FLASHB_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS1_FLASHB_RST_MASK      (3 &lt;&lt; RGU_STATUS1_FLASHB_RST_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHB_RST_NONE    (0 &lt;&lt; RGU_STATUS1_FLASHB_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHB_RST_HW      (1 &lt;&lt; RGU_STATUS1_FLASHB_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS1_FLASHB_RST_SW      (3 &lt;&lt; RGU_STATUS1_FLASHB_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 28-31:  Reserved */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Reset status register 2 */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define RGU_STATUS2_TIMER0_RST_SHIFT     (0)        </span><span class="comment">/* Bits 0-1: 1:0  Status of the TIMER0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER0_RST_MASK      (3 &lt;&lt; RGU_STATUS2_TIMER0_RST_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER0_RST_NONE    (0 &lt;&lt; RGU_STATUS2_TIMER0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER0_RST_HW      (1 &lt;&lt; RGU_STATUS2_TIMER0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER0_RST_SW      (3 &lt;&lt; RGU_STATUS2_TIMER0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER1_RST_SHIFT     (2)        </span><span class="comment">/* Bits 2-3: 3:2  Status of the TIMER1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER1_RST_MASK      (3 &lt;&lt; RGU_STATUS2_TIMER1_RST_SHIFT)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER1_RST_NONE    (0 &lt;&lt; RGU_STATUS2_TIMER1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER1_RST_HW      (1 &lt;&lt; RGU_STATUS2_TIMER1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER1_RST_SW      (3 &lt;&lt; RGU_STATUS2_TIMER1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER2_RST_SHIFT     (4)        </span><span class="comment">/* Bits 4-5: 5:4  Status of the TIMER2_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER2_RST_MASK      (3 &lt;&lt; RGU_STATUS2_TIMER2_RST_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER2_RST_NONE    (0 &lt;&lt; RGU_STATUS2_TIMER2_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER2_RST_HW      (1 &lt;&lt; RGU_STATUS2_TIMER2_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER2_RST_SW      (3 &lt;&lt; RGU_STATUS2_TIMER2_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER3_RST_SHIFT     (6)        </span><span class="comment">/* Bits 6-7: 7:6  Status of the TIMER3_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_TIMER3_RST_MASK      (3 &lt;&lt; RGU_STATUS2_TIMER3_RST_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER3_RST_NONE    (0 &lt;&lt; RGU_STATUS2_TIMER3_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER3_RST_HW      (1 &lt;&lt; RGU_STATUS2_TIMER3_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_TIMER3_RST_SW      (3 &lt;&lt; RGU_STATUS2_TIMER3_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_RITIMER_RST_SHIFT    (8)        </span><span class="comment">/* Bits 8-9: 9:8  Status of the RITIMER_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_RITIMER_RST_MASK     (3 &lt;&lt; RGU_STATUS2_RITIMER_RST_SHIFT)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_RITIMER_RST_NONE   (0 &lt;&lt; RGU_STATUS2_RITIMER_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_RITIMER_RST_HW     (1 &lt;&lt; RGU_STATUS2_RITIMER_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_RITIMER_RST_SW     (3 &lt;&lt; RGU_STATUS2_RITIMER_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_SCT_RST_SHIFT        (10)       </span><span class="comment">/* Bits 10-11: 11:10  Status of the SCT_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_SCT_RST_MASK         (3 &lt;&lt; RGU_STATUS2_SCT_RST_SHIFT)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_SCT_RST_NONE       (0 &lt;&lt; RGU_STATUS2_SCT_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_SCT_RST_HW         (1 &lt;&lt; RGU_STATUS2_SCT_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_SCT_RST_SW         (3 &lt;&lt; RGU_STATUS2_SCT_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_MCPWM_RST_SHIFT      (12)       </span><span class="comment">/* Bits 12-13: 13:12  Status of the MOTOCONPWM_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_MCPWM_RST_MASK       (3 &lt;&lt; RGU_STATUS2_MCPWM_RST_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_MCPWM_RST_NONE     (0 &lt;&lt; RGU_STATUS2_MCPWM_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_MCPWM_RST_HW       (1 &lt;&lt; RGU_STATUS2_MCPWM_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_MCPWM_RST_SW       (3 &lt;&lt; RGU_STATUS2_MCPWM_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_QEI_RST_SHIFT        (14)       </span><span class="comment">/* Bits 14-15: 15:14  Status of the QEI_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_QEI_RST_MASK         (3 &lt;&lt; RGU_STATUS2_QEI_RST_SHIFT)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_QEI_RST_NONE       (0 &lt;&lt; RGU_STATUS2_QEI_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_QEI_RST_HW         (1 &lt;&lt; RGU_STATUS2_QEI_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_QEI_RST_SW         (3 &lt;&lt; RGU_STATUS2_QEI_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_ADC0_RST_SHIFT       (16)       </span><span class="comment">/* Bits 16-17: 17:16  Status of the ADC0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_ADC0_RST_MASK        (3 &lt;&lt; RGU_STATUS2_ADC0_RST_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC0_RST_NONE      (0 &lt;&lt; RGU_STATUS2_ADC0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC0_RST_HW        (1 &lt;&lt; RGU_STATUS2_ADC0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC0_RST_SW        (3 &lt;&lt; RGU_STATUS2_ADC0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_ADC1_RST_SHIFT       (18)       </span><span class="comment">/* Bits 18-19: 19:18  Status of the ADC1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_ADC1_RST_MASK        (3 &lt;&lt; RGU_STATUS2_ADC1_RST_SHIFT)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC1_RST_NONE      (0 &lt;&lt; RGU_STATUS2_ADC1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC1_RST_HW        (1 &lt;&lt; RGU_STATUS2_ADC1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_ADC1_RST_SW        (3 &lt;&lt; RGU_STATUS2_ADC1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_DAC_RST_SHIFT        (20)       </span><span class="comment">/* Bits 20-21: 21:20  Status of the DAC_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_DAC_RST_MASK         (3 &lt;&lt; RGU_STATUS2_DAC_RST_SHIFT)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_DAC_RST_NONE       (0 &lt;&lt; RGU_STATUS2_DAC_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_DAC_RST_HW         (1 &lt;&lt; RGU_STATUS2_DAC_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_DAC_RST_SW         (3 &lt;&lt; RGU_STATUS2_DAC_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 22-23:  Reserved */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RGU_STATUS2_USART0_RST_SHIFT     (24)       </span><span class="comment">/* Bits 24-24: 25:24  Status of the USART0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_USART0_RST_MASK      (3 &lt;&lt; RGU_STATUS2_USART0_RST_SHIFT)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART0_RST_NONE    (0 &lt;&lt; RGU_STATUS2_USART0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART0_RST_HW      (1 &lt;&lt; RGU_STATUS2_USART0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART0_RST_SW      (3 &lt;&lt; RGU_STATUS2_USART0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_UART1_RST_SHIFT      (26)       </span><span class="comment">/* Bits 26-27: 27:26  Status of the UART1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_UART1_RST_MASK       (3 &lt;&lt; RGU_STATUS2_UART1_RST_SHIFT)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_UART1_RST_NONE     (0 &lt;&lt; RGU_STATUS2_UART1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_UART1_RST_HW       (1 &lt;&lt; RGU_STATUS2_UART1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_UART1_RST_SW       (3 &lt;&lt; RGU_STATUS2_UART1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_USART2_RST_SHIFT     (28)       </span><span class="comment">/* Bits 28-29: 29:28  Status of the USART2_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_USART2_RST_MASK      (3 &lt;&lt; RGU_STATUS2_USART2_RST_SHIFT)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART2_RST_NONE    (0 &lt;&lt; RGU_STATUS2_USART2_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART2_RST_HW      (1 &lt;&lt; RGU_STATUS2_USART2_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART2_RST_SW      (3 &lt;&lt; RGU_STATUS2_USART2_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_USART3_RST_SHIFT     (30)       </span><span class="comment">/* Bits 30-31: 31:30  Status of the USART3_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS2_USART3_RST_MASK      (3 &lt;&lt; RGU_STATUS2_USART3_RST_SHIFT)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART3_RST_NONE    (0 &lt;&lt; RGU_STATUS2_USART3_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART3_RST_HW      (1 &lt;&lt; RGU_STATUS2_USART3_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS2_USART3_RST_SW      (3 &lt;&lt; RGU_STATUS2_USART3_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/* Reset status register 3 */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define RGU_STATUS3_I2C0_RST_SHIFT       (0)        </span><span class="comment">/* Bits 0-1: 1:0  Status of the I2C0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_I2C0_RST_MASK        (3 &lt;&lt; RGU_STATUS3_I2C0_RST_SHIFT)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C0_RST_NONE      (0 &lt;&lt; RGU_STATUS3_I2C0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C0_RST_HW        (1 &lt;&lt; RGU_STATUS3_I2C0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C0_RST_SW        (3 &lt;&lt; RGU_STATUS3_I2C0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_I2C1_RST_SHIFT       (2)        </span><span class="comment">/* Bits 2-3: 3:2  Status of the I2C1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_I2C1_RST_MASK        (3 &lt;&lt; RGU_STATUS3_I2C1_RST_SHIFT)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C1_RST_NONE      (0 &lt;&lt; RGU_STATUS3_I2C1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C1_RST_HW        (1 &lt;&lt; RGU_STATUS3_I2C1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2C1_RST_SW        (3 &lt;&lt; RGU_STATUS3_I2C1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SSP0_RST_SHIFT       (4)        </span><span class="comment">/* Bits 4-5: 5:4  Status of the SSP0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SSP0_RST_MASK        (3 &lt;&lt; RGU_STATUS3_SSP0_RST_SHIFT)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP0_RST_NONE      (0 &lt;&lt; RGU_STATUS3_SSP0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP0_RST_HW        (1 &lt;&lt; RGU_STATUS3_SSP0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP0_RST_SW        (3 &lt;&lt; RGU_STATUS3_SSP0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SSP1_RST_SHIFT       (6)        </span><span class="comment">/* Bits 6-7: 7:6  Status of the SSP1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SSP1_RST_MASK        (3 &lt;&lt; RGU_STATUS3_SSP1_RST_SHIFT)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP1_RST_NONE      (0 &lt;&lt; RGU_STATUS3_SSP1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP1_RST_HW        (1 &lt;&lt; RGU_STATUS3_SSP1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SSP1_RST_SW        (3 &lt;&lt; RGU_STATUS3_SSP1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_I2S_RST_SHIFT        (8)        </span><span class="comment">/* Bits 8-9: 9:8  Status of the I2S_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_I2S_RST_MASK         (3 &lt;&lt; RGU_STATUS3_I2S_RST_SHIFT)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2S_RST_NONE       (0 &lt;&lt; RGU_STATUS3_I2S_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2S_RST_HW         (1 &lt;&lt; RGU_STATUS3_I2S_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_I2S_RST_SW         (3 &lt;&lt; RGU_STATUS3_I2S_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SPIFI_RST_SHIFT      (10)       </span><span class="comment">/* Bits 10-11: 11:10  Status of the SPIFI_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SPIFI_RST_MASK       (3 &lt;&lt; RGU_STATUS3_SPIFI_RST_SHIFT)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPIFI_RST_NONE     (0 &lt;&lt; RGU_STATUS3_SPIFI_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPIFI_RST_HW       (1 &lt;&lt; RGU_STATUS3_SPIFI_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPIFI_RST_SW       (3 &lt;&lt; RGU_STATUS3_SPIFI_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_CAN1_RST_SHIFT       (12)       </span><span class="comment">/* Bits 12-13: 13:12  Status of the CAN1_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_CAN1_RST_MASK        (3 &lt;&lt; RGU_STATUS3_CAN1_RST_SHIFT)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN1_RST_NONE      (0 &lt;&lt; RGU_STATUS3_CAN1_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN1_RST_HW        (1 &lt;&lt; RGU_STATUS3_CAN1_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN1_RST_SW        (3 &lt;&lt; RGU_STATUS3_CAN1_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_CAN0_RST_SHIFT       (14)       </span><span class="comment">/* Bits 14-15: 15:14  Status of the CAN0_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_CAN0_RST_MASK        (3 &lt;&lt; RGU_STATUS3_CAN0_RST_SHIFT)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN0_RST_NONE      (0 &lt;&lt; RGU_STATUS3_CAN0_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN0_RST_HW        (1 &lt;&lt; RGU_STATUS3_CAN0_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_CAN0_RST_SW        (3 &lt;&lt; RGU_STATUS3_CAN0_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_M0APP_RST_SHIFT      (16)       </span><span class="comment">/* Bits 16-17: 17:16  Status of the M0APP_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_M0APP_RST_MASK       (3 &lt;&lt; RGU_STATUS3_M0APP_RST_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_M0APP_RST_NONE     (0 &lt;&lt; RGU_STATUS3_M0APP_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_M0APP_RST_HW       (1 &lt;&lt; RGU_STATUS3_M0APP_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_M0APP_RST_SW       (3 &lt;&lt; RGU_STATUS3_M0APP_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SGPIO_RST_SHIFT      (18)       </span><span class="comment">/* Bits 18-19: 19:18  Status of the SGPIO_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SGPIO_RST_MASK       (3 &lt;&lt; RGU_STATUS3_SGPIO_RST_SHIFT)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SGPIO_RST_NONE     (0 &lt;&lt; RGU_STATUS3_SGPIO_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SGPIO_RST_HW       (1 &lt;&lt; RGU_STATUS3_SGPIO_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SGPIO_RST_SW       (3 &lt;&lt; RGU_STATUS3_SGPIO_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SPI_RST_SHIFT        (20)       </span><span class="comment">/* Bits 20-21: 21:20  Status of the SPI_RST reset generator output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_STATUS3_SPI_RST_MASK         (3 &lt;&lt; RGU_STATUS3_SPI_RST_SHIFT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPI_RST_NONE       (0 &lt;&lt; RGU_STATUS3_SPI_RST_SHIFT) </span><span class="comment">/* No reset activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPI_RST_HW         (1 &lt;&lt; RGU_STATUS3_SPI_RST_SHIFT) </span><span class="comment">/* Activated by reset generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RGU_STATUS3_SPI_RST_SW         (3 &lt;&lt; RGU_STATUS3_SPI_RST_SHIFT) </span><span class="comment">/* Activated by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 22-31:  Reserved */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* Reset active status register */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_CORE_RST             (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_PERIPH_RST           (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_MASTER_RST           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_WWDT_RST             (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_CREG_RST             (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 6-7:  Reserved */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_BUS_RST              (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_SCU_RST              (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 10-12:  Reserved */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_M4_RST               (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 14-15:  Reserved */</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_LCD_RST              (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_USB0_RST             (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_USB1_RST             (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_DMA_RST              (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_SDIO_RST             (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_EMC_RST              (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_ETHERNET_RST         (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 23-24:  Reserved */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_FLASHA_RST           (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bit 26:  Reserved */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define RGU_ACTIVE0_EEPROM_RST           (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_GPIO_RST             (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE0_FLASHB_RST           (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 30-31:  Reserved */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* Reset active status register */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define RGU_ACTIVE1_TIMER0_RST           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_TIMER1_RST           (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_TIMER2_RST           (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_TIMER3_RST           (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_RITIMER_RST          (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SCT_RST              (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_MCPWM_RST            (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_QEI_RST              (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_ADC0_RST             (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_ADC1_RST             (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_DAC_RST              (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bit 11:  Reserved */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define RGU_ACTIVE1_USART0_RST           (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_UART1_RST            (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_USART2_RST           (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_USART3_RST           (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_I2C0_RST             (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_I2C1_RST             (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SSP0_RST             (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SSP1_RST             (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_I2S_RST              (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SPIFI_RST            (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_CAN1_RST             (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_CAN0_RST             (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_M0APP_RST            (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SGPIO_RST            (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_ACTIVE1_SPI_RST              (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 27-31:  Reserved */</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* Reset external status register 0 for CORE_RST */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_CORE_EXTRESET        (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Reset activated by external reset from reset pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 1-3: Reserved */</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_CORE_BODRESET        (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4: Reset activated by BOD reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RGU_EXTSTAT_CORE_WWDTRESET       (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5: Reset activated by WWDT time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 6-31: Reserved */</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* Reset external status register 1 for PERIPH_RST */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                                    <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_PERIPH_CORERESET     (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Reset activated by CORE_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/* Reset external status register 2 for MASTER_RST */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                                    <span class="comment">/* Bits 0-1: Reserved */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_MASTER_PERIPHRESET   (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2: Reset activated by PERIPHERAL_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Reset external status register 4 for WWDT_RST */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                                    <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_WWDT_CORERESET       (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Reset activated by CORE_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* Reset external status register 5 for CREG_RST */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                                    <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_CREG_CORERESET       (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Reset activated by CORE_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* Reset external status registers for PERIPHERAL_RESET */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                                    <span class="comment">/* Bits 0-1: Reserved */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_PERIPH_RESET         (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2: Reset activated by PERIPHERAL_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* Reset external status registers for MASTER_RESET */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                                    <span class="comment">/* Bits 0-2: Reserved */</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define RGU_EXTSTAT_MASTER_RESET         (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3: Reset activated by MASTER_RST output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span>                                                    <span class="comment">/* Bits 2-31: Reserved */</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_LPC43XX_CHIP_LPC43_RGU_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
