diff -rupN orig/arch/arm/boot/dts/am335x-chiliboard-all-gpio.dtsi mod/arch/arm/boot/dts/am335x-chiliboard-all-gpio.dtsi
--- orig/arch/arm/boot/dts/am335x-chiliboard-all-gpio.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chiliboard-all-gpio.dtsi	2015-03-20 01:42:03.511587828 +0100
@@ -0,0 +1,92 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+&am33xx_pinmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&unused_pins>;
+
+	unused_pins: unused_pins {
+		pinctrl-single,pins = <
+			0x198 (PIN_INPUT | MUX_MODE7) /* "mcasp0_axr0.gpio3_16" */
+			0x194 (PIN_INPUT | MUX_MODE7) /* "mcasp0_fsx.gpio3_15" */
+			0x190 (PIN_INPUT | MUX_MODE7) /* "mcasp0_aclkx.gpio3_14" */
+			0x1ac (PIN_INPUT | MUX_MODE7) /* "mcasp0_ahclkx.gpio3_21" */
+			0x1a4 (PIN_INPUT | MUX_MODE7) /* "mcasp0_fsr.gpio3_19" */
+			0x1a0 (PIN_INPUT | MUX_MODE7) /* "mcasp0_aclkr.gpio3_18" */
+			0x19c (PIN_INPUT | MUX_MODE7) /* "mcasp0_ahclkr.gpio3_17" */
+			0x1a8 (PIN_INPUT | MUX_MODE7) /* "mcasp0_axr1.gpio3_20" */
+			0x1a4 (PIN_INPUT | MUX_MODE7) /* "mcasp0_fsr.gpio3_19" */
+			0x150 (PIN_INPUT | MUX_MODE7) /* "spi0_sclk.gpio0_2" */
+			0x15c (PIN_INPUT | MUX_MODE7) /* "spi0_cs0.gpio0_5" */
+			0x158 (PIN_INPUT | MUX_MODE7) /* "spi0_d1.gpio0_4" */
+			0x154 (PIN_INPUT | MUX_MODE7) /* "spi0_d0.gpio0_3" */
+			0x164 (PIN_INPUT | MUX_MODE7) /* "ecap0_in_pwm0_out.gpio0_7" */
+			0x17c (PIN_INPUT | MUX_MODE7) /* "uart1_rtsn.gpio0_13" */
+			0x178 (PIN_INPUT | MUX_MODE7) /* "uart1_ctsn.gpio0_12" */
+			0x184 (PIN_INPUT | MUX_MODE7) /* "uart1_txd.gpio0_15" */
+			0x180 (PIN_INPUT | MUX_MODE7) /* "uart1_rxd.gpio0_14" */
+			0x16c (PIN_INPUT | MUX_MODE7) /* "uart0_rtsn.gpio1_9" */
+			0x168 (PIN_INPUT | MUX_MODE7) /* "uart0_ctsn.gpio1_8" */
+			0x108 (PIN_INPUT | MUX_MODE7) /* "mii1_col.gpio3_0" */
+			0x118 (PIN_INPUT | MUX_MODE7) /* "mii1_rxdv.gpio3_4" */
+			0x11c (PIN_INPUT | MUX_MODE7) /* "mii1_txd3.gpio0_16" */
+			0x120 (PIN_INPUT | MUX_MODE7) /* "mii1_txd2.gpio0_17" */
+			0x12c (PIN_INPUT | MUX_MODE7) /* "mii1_txclk.gpio3_9" */
+			0x134 (PIN_INPUT | MUX_MODE7) /* "mii1_rxd3.gpio2_18" */
+			0x138 (PIN_INPUT | MUX_MODE7) /* "mii1_rxd2.gpio2_19" */
+			0x130 (PIN_INPUT | MUX_MODE7) /* "mii1_rxclk.gpio3_10" */
+			0x084 (PIN_INPUT | MUX_MODE7) /* "gpmc_csn2.gpio1_31" */
+			0x088 (PIN_INPUT | MUX_MODE7) /* "gpmc_csn3.gpio2_0" */
+			0x080 (PIN_INPUT | MUX_MODE7) /* "gpmc_csn1.gpio1_30" */
+			0x078 (PIN_INPUT | MUX_MODE7) /* "gpmc_ben1.gpio1_28" */
+			0x074 (PIN_INPUT | MUX_MODE7) /* "gpmc_wpn.gpio0_31" */
+			0x068 (PIN_INPUT | MUX_MODE7) /* "gpmc_a10.gpio1_26" */
+			0x06c (PIN_INPUT | MUX_MODE7) /* "gpmc_a11.gpio1_27" */
+			0x060 (PIN_INPUT | MUX_MODE7) /* "gpmc_a8.gpio1_24" */
+			0x064 (PIN_INPUT | MUX_MODE7) /* "gpmc_a9.gpio1_25" */
+			0x058 (PIN_INPUT | MUX_MODE7) /* "gpmc_a6.gpio1_22" */
+			0x05c (PIN_INPUT | MUX_MODE7) /* "gpmc_a7.gpio1_23" */
+			0x050 (PIN_INPUT | MUX_MODE7) /* "gpmc_a4.gpio1_20" */
+			0x054 (PIN_INPUT | MUX_MODE7) /* "gpmc_a5.gpio1_21" */
+			0x048 (PIN_INPUT | MUX_MODE7) /* "gpmc_a2.gpio1_18" */
+			0x04c (PIN_INPUT | MUX_MODE7) /* "gpmc_a3.gpio1_19" */
+			0x040 (PIN_INPUT | MUX_MODE7) /* "gpmc_a0.gpio1_16" */
+			0x044 (PIN_INPUT | MUX_MODE7) /* "gpmc_a1.gpio1_17" */
+			0x03c (PIN_INPUT | MUX_MODE7) /* "gpmc_ad15.gpio1_15" */
+			0x038 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad14.gpio1_14" */
+			0x034 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad13.gpio1_13" */
+			0x030 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad12.gpio1_12" */
+			0x02c (PIN_INPUT | MUX_MODE7) /* "gpmc_ad11.gpio0_27" */
+			0x028 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad10.gpio0_26" */
+			0x024 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad9.gpio0_23" */
+			0x020 (PIN_INPUT | MUX_MODE7) /* "gpmc_ad8.gpio0_22" */
+			0x08c (PIN_INPUT | MUX_MODE7) /* "gpmc_clk.gpio2_1" */
+			0x0ec (PIN_INPUT | MUX_MODE7) /* "lcd_ac_bias_en.gpio2_25" */
+			0x0e4 (PIN_INPUT | MUX_MODE7) /* "lcd_hsync.gpio2_23" */
+			0x0e0 (PIN_INPUT | MUX_MODE7) /* "lcd_vsync.gpio2_22" */
+			0x0e8 (PIN_INPUT | MUX_MODE7) /* "lcd_pclk.gpio2_24" */
+			0x0dc (PIN_INPUT | MUX_MODE7) /* "lcd_data15.gpio0_11" */
+			0x0d8 (PIN_INPUT | MUX_MODE7) /* "lcd_data14.gpio0_10" */
+			0x0d4 (PIN_INPUT | MUX_MODE7) /* "lcd_data13.gpio0_9" */
+			0x0d0 (PIN_INPUT | MUX_MODE7) /* "lcd_data12.gpio0_8" */
+			0x0cc (PIN_INPUT | MUX_MODE7) /* "lcd_data11.gpio2_17" */
+			0x0c8 (PIN_INPUT | MUX_MODE7) /* "lcd_data10.gpio2_16" */
+			0x0c4 (PIN_INPUT | MUX_MODE7) /* "lcd_data9.gpio2_15" */
+			0x0c0 (PIN_INPUT | MUX_MODE7) /* "lcd_data8.gpio2_14" */
+			0x0bc (PIN_INPUT | MUX_MODE7) /* "lcd_data7.gpio2_13" */
+			0x0b8 (PIN_INPUT | MUX_MODE7) /* "lcd_data6.gpio2_12" */
+			0x0b4 (PIN_INPUT | MUX_MODE7) /* "lcd_data5.gpio2_11" */
+			0x0b0 (PIN_INPUT | MUX_MODE7) /* "lcd_data4.gpio2_10" */
+			0x0ac (PIN_INPUT | MUX_MODE7) /* "lcd_data3.gpio2_9" */
+			0x0a8 (PIN_INPUT | MUX_MODE7) /* "lcd_data2.gpio2_8" */
+			0x0a4 (PIN_INPUT | MUX_MODE7) /* "lcd_data1.gpio2_7" */
+			0x0a0 (PIN_INPUT | MUX_MODE7) /* "lcd_data0.gpio2_6" */
+		>;
+	};
+};
diff -rupN orig/arch/arm/boot/dts/am335x-chiliboard-common.dtsi mod/arch/arm/boot/dts/am335x-chiliboard-common.dtsi
--- orig/arch/arm/boot/dts/am335x-chiliboard-common.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chiliboard-common.dtsi	2015-03-20 22:04:07.910780501 +0100
@@ -0,0 +1,161 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/ {
+	model = "Grinn AM335x chiliboard";
+	compatible = "grinn,am335x-chiliboard", "grinn,am335x-chilisom-gcs2", "ti,am33xx";
+
+	leds {
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <&user_leds_default>;
+		pinctrl-1 = <&user_leds_sleep>;
+
+		compatible = "gpio-leds";
+
+		led@0 {
+			label = "led0";
+			gpios = <&gpio3 7 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+			default-state = "off";
+		};
+
+		led@1 {
+			label = "led1";
+			gpios = <&gpio3 8 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+		};
+	};
+};
+
+&am33xx_pinmux {
+	pinctrl-names = "default";
+
+	cpsw_default: cpsw_default {
+		pinctrl-single,pins = <
+			0x10c (PIN_INPUT_PULLDOWN | MUX_MODE1)	/* mii1_crs.rmii1_crs_dv */
+			0x110 (PIN_INPUT_PULLDOWN | MUX_MODE1)	/* mii1_rxerr.rmii1_rxerr */
+			0x114 (PIN_OUTPUT | MUX_MODE1)		/* mii1_txen.rmii1_txen */
+			0x124 (PIN_OUTPUT | MUX_MODE1)		/* mii1_txd1.rmii1_txd1 */
+			0x128 (PIN_OUTPUT | MUX_MODE1)		/* mii1_txd0.rmii1_txd0 */
+			0x13c (PIN_INPUT_PULLDOWN | MUX_MODE1)	/* mii1_rxd1.rmii1_rxd1 */
+			0x140 (PIN_INPUT_PULLDOWN | MUX_MODE1)	/* mii1_rxd0.rmii1_rxd0 */
+			0x144 (PIN_INPUT_PULLDOWN | MUX_MODE0)	/* rmii1_refclk.rmii1_refclk */
+		>;
+	};
+
+	cpsw_sleep: cpsw_sleep {
+		pinctrl-single,pins = <
+			0x10c (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_crs.rmii1_crs_dv */
+			0x110 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_rxerr.rmii1_rxerr */
+			0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_txen.rmii1_txen */
+			0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_txd1.rmii1_txd1 */
+			0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_txd0.rmii1_txd0 */
+			0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_rxd1.rmii1_rxd1 */
+			0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* mii1_rxd0.rmii1_rxd0 */
+			0x144 (PIN_INPUT_PULLDOWN | MUX_MODE7)	/* rmii1_refclk.rmii1_refclk */
+		>;
+	};
+
+	davinci_mdio_default: davinci_mdio_default {
+		pinctrl-single,pins = <
+			/* MDIO */
+			0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0)	/* mdio_data.mdio_data */
+			0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0)			/* mdio_clk.mdio_clk */
+		>;
+	};
+
+	davinci_mdio_sleep: davinci_mdio_sleep {
+		pinctrl-single,pins = <
+			/* MDIO reset value */
+			0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
+		>;
+	};
+
+	mmc1_pins_default: pinmux_mmc1_pins {
+		pinctrl-single,pins = <
+			0x0F0 (PIN_INPUT | MUX_MODE0)	/* mmc0_dat3.mmc0_dat3 */
+			0x0F4 (PIN_INPUT | MUX_MODE0)	/* mmc0_dat2.mmc0_dat2 */
+			0x0F8 (PIN_INPUT | MUX_MODE0)	/* mmc0_dat1.mmc0_dat1 */
+			0x0FC (PIN_INPUT | MUX_MODE0)	/* mmc0_dat0.mmc0_dat0 */
+			0x100 (PIN_INPUT | MUX_MODE0)	/* mmc0_clk.mmc0_clk */
+			0x104 (PIN_INPUT | MUX_MODE0)	/* mmc0_cmd.mmc0_cmd */
+			0x160 (PIN_INPUT | MUX_MODE7)	/* spi0_cs1.gpio0_6 */
+		>;
+	};
+
+	user_leds_default: user_leds_default {
+		pinctrl-single,pins = <
+			0x1e4 (PIN_OUTPUT | MUX_MODE7)	/* emu0.gpio3_7 */
+			0x1e8 (PIN_OUTPUT | MUX_MODE7)	/* emu1.gpio3_8 */
+		>;
+	};
+
+	user_leds_sleep: user_leds_sleep {
+		pinctrl-single,pins = <
+			0x1e4 (PIN_INPUT_PULLUP | MUX_MODE7)	/* emu0.gpio3_7 */
+			0x1e8 (PIN_INPUT_PULLUP | MUX_MODE7)	/* emu1.gpio3_8 */
+		>;
+	};
+
+};
+
+&mac {
+	slaves = <1>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&cpsw_default>;
+	pinctrl-1 = <&cpsw_sleep>;
+};
+
+&davinci_mdio {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&davinci_mdio_default>;
+	pinctrl-1 = <&davinci_mdio_sleep>;
+};
+
+&cpsw_emac0 {
+	phy_id = <&davinci_mdio>, <0>;
+	phy-mode = "rmii";
+};
+
+&phy_sel {
+	rmii-clock-ext;
+};
+
+&usb {
+	status = "okay";
+};
+
+&usb_ctrl_mod {
+	status = "okay";
+};
+
+&usb1_phy {
+	status = "okay";
+};
+
+&usb1 {
+	status = "okay";
+	dr_mode = "host";
+};
+
+&cppi41dma  {
+	status = "okay";
+};
+
+&mmc1 {
+	status = "okay";
+	vmmc-supply = <&ldo4_reg>;
+	bus-width = <4>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&mmc1_pins_default>;
+	/* cd-gpios = <&gpio0 6 GPIO_ACTIVE_HIGH>; */
+	/* cd-inverted; */
+};
+
diff -rupN orig/arch/arm/boot/dts/am335x-chiliboard-ram128m.dts mod/arch/arm/boot/dts/am335x-chiliboard-ram128m.dts
--- orig/arch/arm/boot/dts/am335x-chiliboard-ram128m.dts	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chiliboard-ram128m.dts	2015-02-15 10:23:00.000000000 +0100
@@ -0,0 +1,22 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "am33xx.dtsi"
+#include "am335x-chilisom-gcs2.dtsi"
+#include "am335x-chiliboard-common.dtsi"
+#include "am335x-chiliboard-all-gpio.dtsi"
+
+/ {
+	memory {
+		reg = <0x80000000 0x08000000>; /* 128 MB */
+	};
+};
+
diff -rupN orig/arch/arm/boot/dts/am335x-chiliboard-ram256m.dts mod/arch/arm/boot/dts/am335x-chiliboard-ram256m.dts
--- orig/arch/arm/boot/dts/am335x-chiliboard-ram256m.dts	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chiliboard-ram256m.dts	2015-02-15 10:23:38.000000000 +0100
@@ -0,0 +1,17 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "am33xx.dtsi"
+#include "am335x-chilisom-gcs2.dtsi"
+#include "am335x-chiliboard-common.dtsi"
+#include "am335x-chiliboard-all-gpio.dtsi"
+
+
diff -rupN orig/arch/arm/boot/dts/am335x-chiliboard-ram512m-nand512m.dts mod/arch/arm/boot/dts/am335x-chiliboard-ram512m-nand512m.dts
--- orig/arch/arm/boot/dts/am335x-chiliboard-ram512m-nand512m.dts	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chiliboard-ram512m-nand512m.dts	2015-02-15 10:24:23.000000000 +0100
@@ -0,0 +1,70 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "am33xx.dtsi"
+#include "am335x-chilisom-gcs2.dtsi"
+#include "am335x-chiliboard-common.dtsi"
+#include "am335x-chiliboard-all-gpio.dtsi"
+
+/ {
+	memory {
+		reg = <0x80000000 0x20000000>; /* 512 MB */
+	};
+};
+
+&gpmc {
+	/* NAND 512MB */
+	status = "okay";
+	ranges = <0 0 0x08000000 0x20000000>;	/* CS0: NAND */
+	nand@0,0 {
+		ti,nand-ecc-opt= "bch16";
+		ti,elm-id = <&elm>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		partition@0 {
+			label = "NAND.SPL";
+			reg = <0x00000000 0x00040000>;
+		};
+		partition@1 {
+			label = "NAND.SPL.backup1";
+			reg = <0x00040000 0x00040000>;
+		};
+		partition@2 {
+			label = "NAND.SPL.backup2";
+			reg = <0x00080000 0x00040000>;
+		};
+		partition@3 {
+			label = "NAND.SPL.backup3";
+			reg = <0x000C0000 0x00040000>;
+		};
+		partition@4 {
+			label = "NAND.u-boot";
+			reg = <0x00100000 0x00200000>;
+		};
+		partition@5 {
+			label = "NAND.u-boot-spl-os";
+			reg = <0x00300000 0x00040000>;
+		};
+		partition@6 {
+			label = "NAND.u-boot-env";
+			reg = <0x00340000 0x00040000>;
+		};
+		partition@7 {
+			label = "NAND.kernel";
+			reg = <0x00380000 0x00500000>;
+		};
+		partition@8 {
+			label = "NAND.file-system";
+			reg = <0x00880000 0x1F780000>;
+		};
+	};
+};
+
diff -rupN orig/arch/arm/boot/dts/am335x-chilisom-gcs2.dtsi mod/arch/arm/boot/dts/am335x-chilisom-gcs2.dtsi
--- orig/arch/arm/boot/dts/am335x-chilisom-gcs2.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ mod/arch/arm/boot/dts/am335x-chilisom-gcs2.dtsi	2015-03-20 22:05:16.166778485 +0100
@@ -0,0 +1,279 @@
+/*
+ * Copyright (C) 2015 Grinn - http://www.grinn-global.com
+ * Grzegorz Glomb <g.glomb@grinn-global.com> 
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/ {
+	model = "Grinn AM335x ChiliSOM GCS2";
+	compatible = "grinn,am335x-chilisom-gcs2", "ti,am33xx";
+
+	cpus {
+		cpu@0 {
+			cpu0-supply = <&dcdc2_reg>;
+		};
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x80000000 0x10000000>; /* 256 MB */
+	};
+};
+
+&am33xx_pinmux {
+	pinctrl-names = "default";
+
+	i2c0_pins: pinmux_i2c0_pins {
+		pinctrl-single,pins = <
+			0x188 (PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c0_sda.i2c0_sda */
+			0x18c (PIN_INPUT_PULLUP | MUX_MODE0)	/* i2c0_scl.i2c0_scl */
+		>;
+	};
+
+	uart0_pins: pinmux_uart0_pins {
+		pinctrl-single,pins = <
+			0x170 (PIN_INPUT_PULLUP | MUX_MODE0)	/* uart0_rxd.uart0_rxd */
+			0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0)	/* uart0_txd.uart0_txd */
+		>;
+	};
+
+	nandflash_pins_default: nandflash_pins_default {
+		pinctrl-single,pins = <
+			0x0 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad0.gpmc_ad0 */
+			0x4 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad1.gpmc_ad1 */
+			0x8 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad2.gpmc_ad2 */
+			0xc (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad3.gpmc_ad3 */
+			0x10 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad4.gpmc_ad4 */
+			0x14 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad5.gpmc_ad5 */
+			0x18 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad6.gpmc_ad6 */
+			0x1c (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_ad7.gpmc_ad7 */
+			0x70 (PIN_INPUT_PULLUP | MUX_MODE0)	/* gpmc_wait0.gpmc_wait0 */
+			0x7c (PIN_OUTPUT | MUX_MODE0)		/* gpmc_csn0.gpmc_csn0 */
+			0x90 (PIN_OUTPUT | MUX_MODE0)		/* gpmc_advn_ale.gpmc_advn_ale */
+			0x94 (PIN_OUTPUT | MUX_MODE0)		/* gpmc_oen_ren.gpmc_oen_ren */
+			0x98 (PIN_OUTPUT | MUX_MODE0)		/* gpmc_wen.gpmc_wen */
+			0x9c (PIN_OUTPUT | MUX_MODE0)		/* gpmc_be0n_cle.gpmc_be0n_cle */
+		>;
+	};
+
+	nandflash_pins_sleep: nandflash_pins_sleep {
+		pinctrl-single,pins = <
+			0x0 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x4 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x8 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0xc (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x10 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x14 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x18 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x1c (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x70 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x7c (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x90 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x94 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x98 (PIN_INPUT_PULLDOWN | MUX_MODE7)
+			0x9c (PIN_INPUT_PULLDOWN | MUX_MODE7)
+		>;
+	};
+};
+
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_pins>;
+	status = "okay";
+};
+
+&i2c0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_pins>;
+	status = "okay";
+	clock-frequency = <400000>;
+
+	/* Set OPP50 (0.95V) for VDD core */
+	sleep-sequence = /bits/ 8 <
+		0x02 0x24 0x0b 0x6d /* Password unlock 1 */
+		0x02 0x24 0x10 0x02 /* Set DCDC3 to 0.95V */
+		0x02 0x24 0x0b 0x6d /* Password unlock 2 */
+		0x02 0x24 0x10 0x02 /* Set DCDC3 to 0.95V */
+		0x02 0x24 0x0b 0x6c /* Password unlock 1 */
+		0x02 0x24 0x11 0x86 /* Apply DCDC changes */
+		0x02 0x24 0x0b 0x6c /* Password unlock 2 */
+		0x02 0x24 0x11 0x86 /* Apply DCDC changes */
+	>;
+
+	/* Set OPP100 (1.10V) for VDD core */
+	wake-sequence = /bits/ 8 <
+		0x02 0x24 0x0b 0x6d /* Password unlock 1 */
+		0x02 0x24 0x10 0x08 /* Set DCDC3 to 1.1V */
+		0x02 0x24 0x0b 0x6d /* Password unlock 2 */
+		0x02 0x24 0x10 0x08 /* Set DCDC3 to 1.1V */
+		0x02 0x24 0x0b 0x6c /* Password unlock 1 */
+		0x02 0x24 0x11 0x86 /* Apply DCDC changes */
+		0x02 0x24 0x0b 0x6c /* Password unlock 2 */
+		0x02 0x24 0x11 0x86 /* Apply DCDC changes */
+	>;
+
+	tps: tps@24 {
+		reg = <0x24>;
+	};
+};
+
+&elm {
+	status = "okay";
+};
+
+&gpmc {
+	/* NAND 256MB */
+	status = "okay";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&nandflash_pins_default>;
+	pinctrl-1 = <&nandflash_pins_sleep>;
+	ranges = <0 0 0x08000000 0x10000000>;	/* CS0: NAND */
+	nand@0,0 {
+		reg = <0 0 0>; /* CS0, offset 0 */
+		nand-bus-width = <8>;
+		gpmc,device-width = <1>;
+		gpmc,sync-clk-ps = <0>;
+		gpmc,cs-on-ns = <0>;
+		gpmc,cs-rd-off-ns = <44>;
+		gpmc,cs-wr-off-ns = <44>;
+		gpmc,adv-on-ns = <6>;
+		gpmc,adv-rd-off-ns = <34>;
+		gpmc,adv-wr-off-ns = <44>;
+		gpmc,we-on-ns = <0>;
+		gpmc,we-off-ns = <40>;
+		gpmc,oe-on-ns = <0>;
+		gpmc,oe-off-ns = <54>;
+		gpmc,access-ns = <64>;
+		gpmc,rd-cycle-ns = <82>;
+		gpmc,wr-cycle-ns = <82>;
+		gpmc,wait-on-read = "true";
+		gpmc,wait-on-write = "true";
+		gpmc,bus-turnaround-ns = <0>;
+		gpmc,cycle2cycle-delay-ns = <0>;
+		gpmc,clk-activation-ns = <0>;
+		gpmc,wait-monitoring-ns = <0>;
+		gpmc,wr-access-ns = <40>;
+		gpmc,wr-data-mux-bus-ns = <0>;
+		ti,nand-ecc-opt= "bch8";
+		ti,elm-id = <&elm>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		partition@0 {
+			label = "NAND.SPL";
+			reg = <0x00000000 0x00020000>;
+		};
+		partition@1 {
+			label = "NAND.SPL.backup1";
+			reg = <0x00020000 0x00020000>;
+		};
+		partition@2 {
+			label = "NAND.SPL.backup2";
+			reg = <0x00040000 0x00020000>;
+		};
+		partition@3 {
+			label = "NAND.SPL.backup3";
+			reg = <0x00060000 0x00020000>;
+		};
+		partition@4 {
+			label = "NAND.u-boot";
+			reg = <0x00080000 0x001C0000>;
+		};
+		partition@5 {
+			label = "NAND.u-boot-spl-os";
+			reg = <0x00240000 0x00020000>;
+		};
+		partition@6 {
+			label = "NAND.u-boot-env";
+			reg = <0x00260000 0x00020000>;
+		};
+		partition@7 {
+			label = "NAND.kernel";
+			reg = <0x00280000 0x00500000>;
+		};
+		partition@8 {
+			label = "NAND.file-system";
+			reg = <0x00780000 0x0F880000>;
+		};
+	};
+};
+
+#include "tps65217.dtsi"
+
+&tps {
+	ti,pmic-shutdown-controller;
+
+	interrupt-parent = <&intc>;
+	interrupts = <7>; /* NNMI */
+
+	regulators {
+		dcdc1_reg: regulator@0 {
+			regulator-always-on;
+		};
+
+		dcdc2_reg: regulator@1 {
+			/* VDD_MPU voltage limits 0.95V - 1.325V with +/-4% tolerance */
+			regulator-name = "vdd_mpu";
+			regulator-min-microvolt = <925000>;
+			regulator-max-microvolt = <1378000>;
+			regulator-boot-on;
+			regulator-always-on;
+		};
+
+		dcdc3_reg: regulator@2 {
+			/* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
+			regulator-name = "vdd_core";
+			regulator-min-microvolt = <925000>;
+			regulator-max-microvolt = <1150000>;
+			regulator-boot-on;
+			regulator-always-on;
+		};
+
+		ldo1_reg: regulator@3 {
+			regulator-boot-on;
+			regulator-always-on;
+		};
+
+		ldo2_reg: regulator@4 {
+			regulator-boot-on;
+			regulator-always-on;
+		};
+
+		ldo3_reg: regulator@5 {
+			/* GCS1 LDO3=3.3V, GCS2 LDO3=1.8V */
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-boot-on;
+			regulator-always-on;
+		};
+
+		ldo4_reg: regulator@6 {
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-boot-on;
+			regulator-always-on;
+		};
+	};
+};
+
+/ {
+	ocp {
+		rtc@44e3e000 {
+			ti,system-power-controller;
+		};
+	};
+};
+
+&wkup_m3 {
+	ti,scale-data-fw = "am335x-bone-scale-data.bin";
+};
+
+&aes {
+	status = "okay";
+};
+
+&sham {
+	status = "okay";
+};
diff -rupN orig/Documentation/devicetree/bindings/vendor-prefixes.txt mod/Documentation/devicetree/bindings/vendor-prefixes.txt
--- orig/Documentation/devicetree/bindings/vendor-prefixes.txt	2015-03-12 16:31:21.000000000 +0100
+++ mod/Documentation/devicetree/bindings/vendor-prefixes.txt	2015-03-19 06:39:25.967386764 +0100
@@ -38,6 +38,7 @@ fsl	Freescale Semiconductor
 GEFanuc	GE Fanuc Intelligent Platforms Embedded Systems, Inc.
 gef	GE Fanuc Intelligent Platforms Embedded Systems, Inc.
 gmt	Global Mixed-mode Technology, Inc.
+grinn	Grinn
 gumstix	Gumstix, Inc.
 haoyu	Haoyu Microelectronic Co. Ltd.
 hisilicon	Hisilicon Limited.
