// Seed: 1400018784
module module_0;
  integer id_1 = !id_1;
  logic   id_2;
  ;
endmodule
module module_1 (
    id_1,
    id_2[1'h0 :-1],
    id_3,
    id_4,
    id_5[1 : 1'b0],
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic id_9;
  ;
  assign id_2 = id_5;
endmodule
