BEGIN 2:1:structure:riscv_processor:work
<<<<<<< HEAD
    s_DMemData :  2:1:mixed:tb:work

    s_RegWrAddr :  2:1:mixed:tb:work

    s_Halt :  2:1:mixed:tb:work

=======
>>>>>>> 0387bc5b0db0143683b66682454f901665a19552
    s_DMemAddr :  2:1:mixed:tb:work

    s_RegWr :  2:1:mixed:tb:work

    s_RegWrData :  2:1:mixed:tb:work

    s_Ovfl :  2:1:mixed:tb:work

    s_DMemWr :  2:1:mixed:tb:work

<<<<<<< HEAD
=======
    s_DMemData :  2:1:mixed:tb:work

    s_RegWrAddr :  2:1:mixed:tb:work

    s_Halt :  2:1:mixed:tb:work

>>>>>>> 0387bc5b0db0143683b66682454f901665a19552
END 
