// Seed: 3579946298
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3
    , id_6,
    input tri0 id_4
);
  wire id_7;
  wire id_8;
  assign id_0 = id_4;
  supply0 id_9 = -1, id_10;
  assign module_1.id_22 = 0;
  wire id_11;
  wire [-1  ==  -1 : 1] id_12;
  always @(posedge -1) begin : LABEL_0
    assume (-1);
  end
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  wand  id_9,
    output tri0  id_10,
    input  tri1  id_11,
    input  wand  id_12,
    output tri0  id_13,
    output wire  id_14,
    input  wand  id_15,
    input  wire  id_16,
    input  tri0  id_17,
    output tri0  id_18,
    input  tri1  id_19,
    input  tri0  id_20,
    output uwire id_21,
    output wire  id_22,
    input  uwire id_23,
    output uwire id_24
);
  assign id_14 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_3,
      id_19,
      id_16
  );
endmodule
