INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.srcs/sources_1/new/serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/Vivado Projects/Lab 11/requirement_1/requirement_1.srcs/sources_1/new/serial_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder_tb
