"use strict";(self.webpackChunkrohitdhill_me=self.webpackChunkrohitdhill_me||[]).push([[260],{4137:function(e,t,n){n.d(t,{Zo:function(){return d},kt:function(){return h}});var r=n(7294);function a(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function i(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);t&&(r=r.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,r)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?i(Object(n),!0).forEach((function(t){a(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):i(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function s(e,t){if(null==e)return{};var n,r,a=function(e,t){if(null==e)return{};var n,r,a={},i=Object.keys(e);for(r=0;r<i.length;r++)n=i[r],t.indexOf(n)>=0||(a[n]=e[n]);return a}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(r=0;r<i.length;r++)n=i[r],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(a[n]=e[n])}return a}var l=r.createContext({}),p=function(e){var t=r.useContext(l),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},d=function(e){var t=p(e.components);return r.createElement(l.Provider,{value:t},e.children)},c={inlineCode:"code",wrapper:function(e){var t=e.children;return r.createElement(r.Fragment,{},t)}},u=r.forwardRef((function(e,t){var n=e.components,a=e.mdxType,i=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),u=p(n),h=a,m=u["".concat(l,".").concat(h)]||u[h]||c[h]||i;return n?r.createElement(m,o(o({ref:t},d),{},{components:n})):r.createElement(m,o({ref:t},d))}));function h(e,t){var n=arguments,a=t&&t.mdxType;if("string"==typeof e||a){var i=n.length,o=new Array(i);o[0]=u;var s={};for(var l in t)hasOwnProperty.call(t,l)&&(s[l]=t[l]);s.originalType=e,s.mdxType="string"==typeof e?e:a,o[1]=s;for(var p=2;p<i;p++)o[p]=n[p];return r.createElement.apply(null,o)}return r.createElement.apply(null,n)}u.displayName="MDXCreateElement"},8413:function(e,t,n){n.r(t),n.d(t,{frontMatter:function(){return s},contentTitle:function(){return l},metadata:function(){return p},assets:function(){return d},toc:function(){return c},default:function(){return h}});var r=n(7462),a=n(3366),i=(n(7294),n(4137)),o=["components"],s={title:"Interrupts",id:"interrupts",pagination_label:"Understanding interrupts",sidebar_label:"Interrupts"},l=void 0,p={unversionedId:"os/Kernel/interrupts",id:"os/Kernel/interrupts",title:"Interrupts",description:"Getting attention of the microprocessor, the what, why and how?",source:"@site/docs/os/2. Kernel/03. Interrupts.md",sourceDirName:"os/2. Kernel",slug:"/os/Kernel/interrupts",permalink:"/docs/os/Kernel/interrupts",tags:[],version:"current",sidebarPosition:3,frontMatter:{title:"Interrupts",id:"interrupts",pagination_label:"Understanding interrupts",sidebar_label:"Interrupts"},sidebar:"tutorialSidebar",previous:{title:"Understanding protection rings offered by x86 family of CPUs",permalink:"/docs/os/Kernel/protection-rings"},next:{title:"How does usermode applications perform privileged operations",permalink:"/docs/os/Kernel/syscalls"}},d={},c=[{value:"Basics",id:"basics",level:2},{value:"How the microprocessor comes to know about an interrupt?",id:"how-the-microprocessor-comes-to-know-about-an-interrupt",level:2},{value:"How are interrupts handled?",id:"how-are-interrupts-handled",level:2},{value:"What happens after an interrupt",id:"what-happens-after-an-interrupt",level:2},{value:"Different categorization of interrupts",id:"different-categorization-of-interrupts",level:2}],u={toc:c};function h(e){var t=e.components,n=(0,a.Z)(e,o);return(0,i.kt)("wrapper",(0,r.Z)({},u,n,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("blockquote",null,(0,i.kt)("p",{parentName:"blockquote"},"Getting attention of the microprocessor, the what, why and how?")),(0,i.kt)("h2",{id:"basics"},"Basics"),(0,i.kt)("div",{className:"admonition admonition-info alert alert--info"},(0,i.kt)("div",{parentName:"div",className:"admonition-heading"},(0,i.kt)("h5",{parentName:"div"},(0,i.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,i.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,i.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}))),"info")),(0,i.kt)("div",{parentName:"div",className:"admonition-content"},(0,i.kt)("p",{parentName:"div"},"Ever wonder whenever we type something on the keyboard, the keypress is ",(0,i.kt)("em",{parentName:"p"},"almost")," immediately registered and shown in front of the screen? "),(0,i.kt)("p",{parentName:"div"},"The magic is done through interrupts (and some other things such as device drivers, I/O controllers which are out of scope of this current post, and will be covered later)"))),(0,i.kt)("p",null,"An interrupt is a signal which can be sent to the microprocessor either via hardware or software components, to let it know that there is an urgent event which needs ",(0,i.kt)("strong",{parentName:"p"},"immediate")," attention."),(0,i.kt)("h2",{id:"how-the-microprocessor-comes-to-know-about-an-interrupt"},"How the microprocessor comes to know about an interrupt?"),(0,i.kt)("p",null,"The microprocessor senses Interrupts after executing an instruction, with the help of ",(0,i.kt)("em",{parentName:"p"},"Interrupt Request Lines"),". As and when, there is a signal present on the IRL, the microprocessor decides accordingly whether to handle (",(0,i.kt)("em",{parentName:"p"},"service"),") it or not."),(0,i.kt)("p",null,"In modern hardware, there is suppose for multi-priority interrupts to differ b/w low priority and high priority interrupts, which is facilitated by multiple request lines:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Non-maskable interrupt lines"),": Reserved for extremely fatal and sensitive situations such as memory loss, traps etc"),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Maskable interrupt lines"),": Reserved for generic use cases such as system calls, and this line can be turned off by the CPU before executing critical instructions")),(0,i.kt)("h2",{id:"how-are-interrupts-handled"},"How are interrupts handled?"),(0,i.kt)("p",null,"Whenever the microprocessor senses an interrupt through the Interrupt Request Lines, it must decide whether it must be serviced or not based on the priority. Traps on the other hand, are non-maskable and must be handled by the microprocessor as and when they occur."),(0,i.kt)("p",null,"The microprocessor saves the current execution context of whatever is being executed (we'll learn more about process context and Process Control Block later) and jumps ",(0,i.kt)("inlineCode",{parentName:"p"},"jmp")," to a specific area in the memory to a subroutine which can handle the interrupt known as ",(0,i.kt)("strong",{parentName:"p"},"ISR")," (Interrupt Service Routines or Interrupt Handlers). The said can be achieved via many ways: "),(0,i.kt)("table",null,(0,i.kt)("thead",{parentName:"table"},(0,i.kt)("tr",{parentName:"thead"},(0,i.kt)("th",{parentName:"tr",align:null},"Interrupt mechanism"),(0,i.kt)("th",{parentName:"tr",align:null},"Description"))),(0,i.kt)("tbody",{parentName:"table"},(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Generic Interrupt Handling"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,"On every interrupt, the execution flow is redirected to a pre-defined area in memory, which is the starting address of the generic ISR"),(0,i.kt)("li",null,"The generic ISR then inspects the registers, probes the buses and obtains other information, to find which device needs servicing."),(0,i.kt)("li",null,"The generic ISR then, calls the device specific interrupt handler to service the interrupt"),(0,i.kt)("li",null,"The downside of this methodology is that interrupts must be handled very fast. If the number of devices is too large, generic interrupt handling becomes a problem because the generic ISR would then have to probe through a lot of devices to find which device needs servicing"))),(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Interrupt Vector Table (IVT) mechanism"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,"The solution to the aforementioned problem in the previous section, is to not jump to a generic ISR, and instead directly jump to the ISR which can service the interrupt, completely bypassing the generic interrupt handling stage")," ",(0,i.kt)("li",null,"This is facilitated by having a special array known as Interrupt Vector Table (IVT), which stores pointers to base addresses of different interrupt handlers"),(0,i.kt)("li",null,"When an device issues an interrupt, it stores the Interrupt Number into a specific registers, which is then read and is used as an index into the array to find the address of the ISR"),(0,i.kt)("li",null,"The ",(0,i.kt)("inlineCode",{parentName:"td"},"IDTR")," register is used to store the base address of the Interrupt Descriptor Table (IDT)/ Interrupt Vector Table (IVT)"),(0,i.kt)("li",null,"The base addresses of interrupts handlers for different devices gets known at the boot time, by the OS, by probing the hardware buses and determining which devices are present"))),(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Interrupt Chaining"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,"The purpose of vectored interrupt mechanism is to save time which gets wasted in looking for which devices that need servicing, and the ISR address, but the vector table is fixed in size and can only store only a limited pointers, a combination of basic and IVT mechanism must be used in modern hardware to ",(0,i.kt)("em",{parentName:"td"},"really")," facilitate interrupts, and this technique is known as ",(0,i.kt)("strong",{parentName:"td"},"Interrupt Chaining")),(0,i.kt)("li",null,"In interrupt chaining, some indexes to the array contain pointers to specific ISRs, and some containing chained interrupt handlers viz. it points to the base address of a list, containing many ISR addresses."),(0,i.kt)("li",null,"When an interrupt is raised, the ISRs are called one by one until one is found which can service the interrupt"),(0,i.kt)("li",null,"This technique is a compromise b/w overhead of a large Interrupt Vector Table and the inefficiency of generic interrupt handling"))))),(0,i.kt)("div",{className:"admonition admonition-info alert alert--info"},(0,i.kt)("div",{parentName:"div",className:"admonition-heading"},(0,i.kt)("h5",{parentName:"div"},(0,i.kt)("span",{parentName:"h5",className:"admonition-icon"},(0,i.kt)("svg",{parentName:"span",xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},(0,i.kt)("path",{parentName:"svg",fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}))),"Multi-level Interrupt Handling")),(0,i.kt)("div",{parentName:"div",className:"admonition-content"},(0,i.kt)("p",{parentName:"div"},"Nowadays, modern systems split the interrupt handling stage into multiple parts"),(0,i.kt)("ul",{parentName:"div"},(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"FLIH")," (First Level Interrupt Handler): Deals with saving the information of the currently executing process and context switching"),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"SLIH")," (Second Level Interrupt Handler): Deals with actually servicing the interrupt")))),(0,i.kt)("h2",{id:"what-happens-after-an-interrupt"},"What happens after an interrupt"),(0,i.kt)("p",null,"Once the event related to the interrupt signal is handled, the suspended process is then resumed."),(0,i.kt)("h2",{id:"different-categorization-of-interrupts"},"Different categorization of interrupts"),(0,i.kt)("table",null,(0,i.kt)("thead",{parentName:"table"},(0,i.kt)("tr",{parentName:"thead"},(0,i.kt)("th",{parentName:"tr",align:null},"Type"),(0,i.kt)("th",{parentName:"tr",align:null},"Description"))),(0,i.kt)("tbody",{parentName:"table"},(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Vectored and non-vectored"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Vectored Interrupts"),": The address of the ISR is hard-wired and there\u2019s no need to tell the microprocessor about it"),(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Non-vectored Interrupts"),": Address of the ISR needs to be communicated to the microprocessor."))),(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Software and hardware interrupts"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Software Interrupts"),": Invoked by a software component for purposes such as system calls on older processors"),(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Hardware interrupts"),": Invoked by a hardware component and is used as a way for an I/O device to communicate with the microprocessor. "))),(0,i.kt)("tr",{parentName:"tbody"},(0,i.kt)("td",{parentName:"tr",align:null},"Maskable and Non-maskable Interrupts"),(0,i.kt)("td",{parentName:"tr",align:null},(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Maskable Interrupts"),": These signals are sent over maskable IRLs and can be ignored by the microprocessor if need be, as they're mostly low priority interrupts"),(0,i.kt)("li",null,(0,i.kt)("strong",{parentName:"td"},"Non-maskable Interrupts"),": They are extremely important and can't be ignored by the microprocessor, such as Trap. They're very high priority interrupts"))))))}h.isMDXComponent=!0}}]);