// Seed: 2226301052
module module_0 (
    input wire id_0,
    input wire id_1
);
  bit [1 : 1 'b0] id_3;
  assign id_3 = id_1;
  always $clog2(62);
  ;
  always id_3 = id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd36,
    parameter id_13 = 32'd5
) (
    output wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    output wand id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 _id_11,
    output wor id_12,
    input supply1 _id_13
);
  logic id_15, id_16 = id_15;
  assign id_15[id_13 :-1] = -1 ^ id_8;
  logic id_17;
  module_0 modCall_1 (
      id_8,
      id_9
  );
  logic [7:0][-1  &  id_11] id_18;
  ;
endmodule
