Flow report for final_project_top
Tue Apr 17 15:24:09 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Flow Failed - Tue Apr 17 15:24:09 2018     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; final_project_top                          ;
; Top-level Entity Name              ; final_top_level                            ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/17/2018 15:23:54 ;
; Main task         ; Compilation         ;
; Revision Name     ; final_project_top   ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                   ;
+-------------------------------------+---------------------------------------+-------------------+-----------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value     ; Entity Name     ; Section Id     ;
+-------------------------------------+---------------------------------------+-------------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID               ; 238368721128666.152399663400320       ; --                ; --              ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                     ; --                ; --              ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)       ; <None>            ; --              ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --                ; --              ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --                ; --              ; --             ;
; MISC_FILE                           ; vga_clk.ppf                           ; --                ; --              ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --                ; --              ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --                ; final_top_level ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --                ; final_top_level ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --                ; final_top_level ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --                ; --              ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --                ; --              ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --                ; --              ; --             ;
; TOP_LEVEL_ENTITY                    ; final_top_level                       ; final_project_top ; --              ; --             ;
+-------------------------------------+---------------------------------------+-------------------+-----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 1919 MB             ; 00:00:28                           ;
; Total                ; 00:00:15     ; --                      ; --                  ; 00:00:28                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; RarePepe         ; Windows 7 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top



