// Seed: 231907199
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  logic [7:0] id_4;
  wire id_5;
  string id_6;
  assign id_4[1] = 1'b0;
  wire id_7;
  wire id_8;
  id_9(
      "", id_6, id_6
  );
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output logic id_3,
    inout  wor   id_4
);
  reg  id_6;
  wire id_7;
  module_0(
      id_4, id_1, id_4
  );
  always_comb @($display(1
  ) or 1)
  begin
    id_3 <= id_6;
  end
endmodule
