
projNOVEMBER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08006e88  08006e88  00007e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007218  08007218  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007218  08007218  00008218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007220  08007220  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007220  08007220  00008220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007224  08007224  00008224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007228  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          000003d4  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005a8  200005a8  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001044a  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022dc  00000000  00000000  0001964e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001018  00000000  00000000  0001b930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb8  00000000  00000000  0001c948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000365d  00000000  00000000  0001d600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013611  00000000  00000000  00020c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf6b9  00000000  00000000  0003426e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00103927  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054a4  00000000  00000000  0010396c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00108e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e70 	.word	0x08006e70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08006e70 	.word	0x08006e70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <PWM_CHANNELS_Init>:

extern TIM_HandleTypeDef htim5;


void PWM_CHANNELS_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	/*Start PWM Generation*/
	HAL_TIM_PWM_Start (&htim5, TIM_CHANNEL_1);
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4808      	ldr	r0, [pc, #32]	@ (8000ec0 <PWM_CHANNELS_Init+0x28>)
 8000ea0:	f002 fb76 	bl	8003590 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim5, TIM_CHANNEL_2);
 8000ea4:	2104      	movs	r1, #4
 8000ea6:	4806      	ldr	r0, [pc, #24]	@ (8000ec0 <PWM_CHANNELS_Init+0x28>)
 8000ea8:	f002 fb72 	bl	8003590 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim5, TIM_CHANNEL_3);
 8000eac:	2108      	movs	r1, #8
 8000eae:	4804      	ldr	r0, [pc, #16]	@ (8000ec0 <PWM_CHANNELS_Init+0x28>)
 8000eb0:	f002 fb6e 	bl	8003590 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim5, TIM_CHANNEL_4);
 8000eb4:	210c      	movs	r1, #12
 8000eb6:	4802      	ldr	r0, [pc, #8]	@ (8000ec0 <PWM_CHANNELS_Init+0x28>)
 8000eb8:	f002 fb6a 	bl	8003590 <HAL_TIM_PWM_Start>
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000364 	.word	0x20000364

08000ec4 <PWM_CHANNEL_1_SET_SPEED>:

void PWM_CHANNEL_1_SET_SPEED(int Speed, int Direction)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	if(Direction == 1)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d10a      	bne.n	8000eea <PWM_CHANNEL_1_SET_SPEED+0x26>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	4812      	ldr	r0, [pc, #72]	@ (8000f24 <PWM_CHANNEL_1_SET_SPEED+0x60>)
 8000eda:	f001 fd53 	bl	8002984 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	2102      	movs	r1, #2
 8000ee2:	4810      	ldr	r0, [pc, #64]	@ (8000f24 <PWM_CHANNEL_1_SET_SPEED+0x60>)
 8000ee4:	f001 fd4e 	bl	8002984 <HAL_GPIO_WritePin>
 8000ee8:	e00c      	b.n	8000f04 <PWM_CHANNEL_1_SET_SPEED+0x40>
	}
	else if(Direction == 0)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d109      	bne.n	8000f04 <PWM_CHANNEL_1_SET_SPEED+0x40>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	480b      	ldr	r0, [pc, #44]	@ (8000f24 <PWM_CHANNEL_1_SET_SPEED+0x60>)
 8000ef6:	f001 fd45 	bl	8002984 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2102      	movs	r1, #2
 8000efe:	4809      	ldr	r0, [pc, #36]	@ (8000f24 <PWM_CHANNEL_1_SET_SPEED+0x60>)
 8000f00:	f001 fd40 	bl	8002984 <HAL_GPIO_WritePin>
	}
	/*Limit the PWM Prescaler to 255*/
	(Speed>255) ? __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, 255) : __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, Speed);		//Update Prescaler value
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2bff      	cmp	r3, #255	@ 0xff
 8000f08:	dd04      	ble.n	8000f14 <PWM_CHANNEL_1_SET_SPEED+0x50>
 8000f0a:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <PWM_CHANNEL_1_SET_SPEED+0x64>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	22ff      	movs	r2, #255	@ 0xff
 8000f10:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f12:	e003      	b.n	8000f1c <PWM_CHANNEL_1_SET_SPEED+0x58>
	(Speed>255) ? __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, 255) : __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, Speed);		//Update Prescaler value
 8000f14:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <PWM_CHANNEL_1_SET_SPEED+0x64>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	40020c00 	.word	0x40020c00
 8000f28:	20000364 	.word	0x20000364

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f32:	f000 fef9 	bl	8001d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f36:	f000 f839 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3a:	f000 fae7 	bl	800150c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f3e:	f000 fac5 	bl	80014cc <MX_DMA_Init>
  MX_I2C1_Init();
 8000f42:	f000 f89d 	bl	8001080 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f46:	f000 fa97 	bl	8001478 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000f4a:	f000 f8c7 	bl	80010dc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f4e:	f000 f91d 	bl	800118c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f52:	f000 f96f 	bl	8001234 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f56:	f000 f9c1 	bl	80012dc <MX_TIM4_Init>
  MX_TIM5_Init();
 8000f5a:	f000 fa13 	bl	8001384 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  PWM_CHANNELS_Init();
 8000f5e:	f7ff ff9b 	bl	8000e98 <PWM_CHANNELS_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i=0;i<256;i++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	e009      	b.n	8000f7c <main+0x50>
	  {
		  PWM_CHANNEL_1_SET_SPEED(i, 1);
 8000f68:	2101      	movs	r1, #1
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff ffaa 	bl	8000ec4 <PWM_CHANNEL_1_SET_SPEED>
		  HAL_Delay(10);
 8000f70:	200a      	movs	r0, #10
 8000f72:	f000 ff4b 	bl	8001e0c <HAL_Delay>
	  for(int i=0;i<256;i++)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2bff      	cmp	r3, #255	@ 0xff
 8000f80:	ddf2      	ble.n	8000f68 <main+0x3c>
	  }

	  for(int i=255;i>=0;i--)
 8000f82:	23ff      	movs	r3, #255	@ 0xff
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	e009      	b.n	8000f9c <main+0x70>
	  {
		  PWM_CHANNEL_1_SET_SPEED(i, 1);
 8000f88:	2101      	movs	r1, #1
 8000f8a:	6838      	ldr	r0, [r7, #0]
 8000f8c:	f7ff ff9a 	bl	8000ec4 <PWM_CHANNEL_1_SET_SPEED>
		  HAL_Delay(10);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f000 ff3b 	bl	8001e0c <HAL_Delay>
	  for(int i=255;i>=0;i--)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	daf2      	bge.n	8000f88 <main+0x5c>
	  }
	  HAL_Delay(5000);
 8000fa2:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000fa6:	f000 ff31 	bl	8001e0c <HAL_Delay>
	  for(int i=0;i<256;i++)
 8000faa:	e7da      	b.n	8000f62 <main+0x36>

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	2230      	movs	r2, #48	@ 0x30
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f004 f837 	bl	800502e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	f107 030c 	add.w	r3, r7, #12
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	4a27      	ldr	r2, [pc, #156]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a21      	ldr	r2, [pc, #132]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001008:	2302      	movs	r3, #2
 800100a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800100c:	2301      	movs	r3, #1
 800100e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001010:	2310      	movs	r3, #16
 8001012:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001014:	2302      	movs	r3, #2
 8001016:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001018:	2300      	movs	r3, #0
 800101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800101c:	2308      	movs	r3, #8
 800101e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001020:	23a8      	movs	r3, #168	@ 0xa8
 8001022:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001024:	2302      	movs	r3, #2
 8001026:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001028:	2304      	movs	r3, #4
 800102a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102c:	f107 0320 	add.w	r3, r7, #32
 8001030:	4618      	mov	r0, r3
 8001032:	f001 fe05 	bl	8002c40 <HAL_RCC_OscConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800103c:	f000 fac4 	bl	80015c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001040:	230f      	movs	r3, #15
 8001042:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001044:	2302      	movs	r3, #2
 8001046:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001050:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001052:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001056:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2105      	movs	r1, #5
 800105e:	4618      	mov	r0, r3
 8001060:	f002 f866 	bl	8003130 <HAL_RCC_ClockConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800106a:	f000 faad 	bl	80015c8 <Error_Handler>
  }
}
 800106e:	bf00      	nop
 8001070:	3750      	adds	r7, #80	@ 0x50
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40023800 	.word	0x40023800
 800107c:	40007000 	.word	0x40007000

08001080 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001086:	4a13      	ldr	r2, [pc, #76]	@ (80010d4 <MX_I2C1_Init+0x54>)
 8001088:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800108a:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <MX_I2C1_Init+0x50>)
 800108c:	4a12      	ldr	r2, [pc, #72]	@ (80010d8 <MX_I2C1_Init+0x58>)
 800108e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <MX_I2C1_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800109c:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_I2C1_Init+0x50>)
 800109e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_I2C1_Init+0x50>)
 80010be:	f001 fc7b 	bl	80029b8 <HAL_I2C_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010c8:	f000 fa7e 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	200001f0 	.word	0x200001f0
 80010d4:	40005400 	.word	0x40005400
 80010d8:	000186a0 	.word	0x000186a0

080010dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	@ 0x30
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	2224      	movs	r2, #36	@ 0x24
 80010e8:	2100      	movs	r1, #0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f003 ff9f 	bl	800502e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010f8:	4b22      	ldr	r3, [pc, #136]	@ (8001184 <MX_TIM1_Init+0xa8>)
 80010fa:	4a23      	ldr	r2, [pc, #140]	@ (8001188 <MX_TIM1_Init+0xac>)
 80010fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010fe:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <MX_TIM1_Init+0xa8>)
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001104:	4b1f      	ldr	r3, [pc, #124]	@ (8001184 <MX_TIM1_Init+0xa8>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <MX_TIM1_Init+0xa8>)
 800110c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001110:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001112:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <MX_TIM1_Init+0xa8>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <MX_TIM1_Init+0xa8>)
 800111a:	2200      	movs	r2, #0
 800111c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111e:	4b19      	ldr	r3, [pc, #100]	@ (8001184 <MX_TIM1_Init+0xa8>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001124:	2301      	movs	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001128:	2300      	movs	r3, #0
 800112a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800112c:	2301      	movs	r3, #1
 800112e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001138:	2300      	movs	r3, #0
 800113a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800113c:	2301      	movs	r3, #1
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	4619      	mov	r1, r3
 800114e:	480d      	ldr	r0, [pc, #52]	@ (8001184 <MX_TIM1_Init+0xa8>)
 8001150:	f002 fae6 	bl	8003720 <HAL_TIM_Encoder_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800115a:	f000 fa35 	bl	80015c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4619      	mov	r1, r3
 800116a:	4806      	ldr	r0, [pc, #24]	@ (8001184 <MX_TIM1_Init+0xa8>)
 800116c:	f002 fec2 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001176:	f000 fa27 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	3730      	adds	r7, #48	@ 0x30
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000244 	.word	0x20000244
 8001188:	40010000 	.word	0x40010000

0800118c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	2224      	movs	r2, #36	@ 0x24
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f003 ff47 	bl	800502e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011a8:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011be:	f04f 32ff 	mov.w	r2, #4294967295
 80011c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ca:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80011d0:	2301      	movs	r3, #1
 80011d2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011d8:	2301      	movs	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011dc:	2300      	movs	r3, #0
 80011de:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011e8:	2301      	movs	r3, #1
 80011ea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80011f4:	f107 030c 	add.w	r3, r7, #12
 80011f8:	4619      	mov	r1, r3
 80011fa:	480d      	ldr	r0, [pc, #52]	@ (8001230 <MX_TIM2_Init+0xa4>)
 80011fc:	f002 fa90 	bl	8003720 <HAL_TIM_Encoder_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001206:	f000 f9df 	bl	80015c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800120a:	2300      	movs	r3, #0
 800120c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800120e:	2300      	movs	r3, #0
 8001210:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	4619      	mov	r1, r3
 8001216:	4806      	ldr	r0, [pc, #24]	@ (8001230 <MX_TIM2_Init+0xa4>)
 8001218:	f002 fe6c 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001222:	f000 f9d1 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	3730      	adds	r7, #48	@ 0x30
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	2000028c 	.word	0x2000028c

08001234 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08c      	sub	sp, #48	@ 0x30
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800123a:	f107 030c 	add.w	r3, r7, #12
 800123e:	2224      	movs	r2, #36	@ 0x24
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f003 fef3 	bl	800502e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001250:	4b20      	ldr	r3, [pc, #128]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 8001252:	4a21      	ldr	r2, [pc, #132]	@ (80012d8 <MX_TIM3_Init+0xa4>)
 8001254:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001256:	4b1f      	ldr	r3, [pc, #124]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 8001258:	2200      	movs	r2, #0
 800125a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800125c:	4b1d      	ldr	r3, [pc, #116]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001262:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 8001264:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001268:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 800126c:	2200      	movs	r2, #0
 800126e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001270:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 8001272:	2200      	movs	r2, #0
 8001274:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001276:	2301      	movs	r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800127e:	2301      	movs	r3, #1
 8001280:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800129a:	f107 030c 	add.w	r3, r7, #12
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 80012a2:	f002 fa3d 	bl	8003720 <HAL_TIM_Encoder_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80012ac:	f000 f98c 	bl	80015c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_TIM3_Init+0xa0>)
 80012be:	f002 fe19 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80012c8:	f000 f97e 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	3730      	adds	r7, #48	@ 0x30
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200002d4 	.word	0x200002d4
 80012d8:	40000400 	.word	0x40000400

080012dc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08c      	sub	sp, #48	@ 0x30
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2224      	movs	r2, #36	@ 0x24
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f003 fe9f 	bl	800502e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012f8:	4b20      	ldr	r3, [pc, #128]	@ (800137c <MX_TIM4_Init+0xa0>)
 80012fa:	4a21      	ldr	r2, [pc, #132]	@ (8001380 <MX_TIM4_Init+0xa4>)
 80012fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012fe:	4b1f      	ldr	r3, [pc, #124]	@ (800137c <MX_TIM4_Init+0xa0>)
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001304:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <MX_TIM4_Init+0xa0>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800130a:	4b1c      	ldr	r3, [pc, #112]	@ (800137c <MX_TIM4_Init+0xa0>)
 800130c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001310:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001312:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <MX_TIM4_Init+0xa0>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001318:	4b18      	ldr	r3, [pc, #96]	@ (800137c <MX_TIM4_Init+0xa0>)
 800131a:	2200      	movs	r2, #0
 800131c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800131e:	2301      	movs	r3, #1
 8001320:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001332:	2300      	movs	r3, #0
 8001334:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001336:	2301      	movs	r3, #1
 8001338:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	4619      	mov	r1, r3
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <MX_TIM4_Init+0xa0>)
 800134a:	f002 f9e9 	bl	8003720 <HAL_TIM_Encoder_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001354:	f000 f938 	bl	80015c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	@ (800137c <MX_TIM4_Init+0xa0>)
 8001366:	f002 fdc5 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001370:	f000 f92a 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	3730      	adds	r7, #48	@ 0x30
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	2000031c 	.word	0x2000031c
 8001380:	40000800 	.word	0x40000800

08001384 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	@ 0x28
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]
 80013a2:	615a      	str	r2, [r3, #20]
 80013a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013a6:	4b32      	ldr	r3, [pc, #200]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013a8:	4a32      	ldr	r2, [pc, #200]	@ (8001474 <MX_TIM5_Init+0xf0>)
 80013aa:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013ac:	4b30      	ldr	r3, [pc, #192]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 255;
 80013b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013ba:	22ff      	movs	r2, #255	@ 0xff
 80013bc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013be:	4b2c      	ldr	r3, [pc, #176]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80013ca:	4829      	ldr	r0, [pc, #164]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013cc:	f002 f890 	bl	80034f0 <HAL_TIM_PWM_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 80013d6:	f000 f8f7 	bl	80015c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013da:	2300      	movs	r3, #0
 80013dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013e2:	f107 0320 	add.w	r3, r7, #32
 80013e6:	4619      	mov	r1, r3
 80013e8:	4821      	ldr	r0, [pc, #132]	@ (8001470 <MX_TIM5_Init+0xec>)
 80013ea:	f002 fd83 	bl	8003ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80013f4:	f000 f8e8 	bl	80015c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f8:	2360      	movs	r3, #96	@ 0x60
 80013fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	2200      	movs	r2, #0
 800140c:	4619      	mov	r1, r3
 800140e:	4818      	ldr	r0, [pc, #96]	@ (8001470 <MX_TIM5_Init+0xec>)
 8001410:	f002 fa2c 	bl	800386c <HAL_TIM_PWM_ConfigChannel>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 800141a:	f000 f8d5 	bl	80015c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	2204      	movs	r2, #4
 8001422:	4619      	mov	r1, r3
 8001424:	4812      	ldr	r0, [pc, #72]	@ (8001470 <MX_TIM5_Init+0xec>)
 8001426:	f002 fa21 	bl	800386c <HAL_TIM_PWM_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001430:	f000 f8ca 	bl	80015c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	2208      	movs	r2, #8
 8001438:	4619      	mov	r1, r3
 800143a:	480d      	ldr	r0, [pc, #52]	@ (8001470 <MX_TIM5_Init+0xec>)
 800143c:	f002 fa16 	bl	800386c <HAL_TIM_PWM_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_TIM5_Init+0xc6>
  {
    Error_Handler();
 8001446:	f000 f8bf 	bl	80015c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	220c      	movs	r2, #12
 800144e:	4619      	mov	r1, r3
 8001450:	4807      	ldr	r0, [pc, #28]	@ (8001470 <MX_TIM5_Init+0xec>)
 8001452:	f002 fa0b 	bl	800386c <HAL_TIM_PWM_ConfigChannel>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 800145c:	f000 f8b4 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001460:	4803      	ldr	r0, [pc, #12]	@ (8001470 <MX_TIM5_Init+0xec>)
 8001462:	f000 fa51 	bl	8001908 <HAL_TIM_MspPostInit>

}
 8001466:	bf00      	nop
 8001468:	3728      	adds	r7, #40	@ 0x28
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000364 	.word	0x20000364
 8001474:	40000c00 	.word	0x40000c00

08001478 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 800147e:	4a12      	ldr	r2, [pc, #72]	@ (80014c8 <MX_USART1_UART_Init+0x50>)
 8001480:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 8001484:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001488:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800148a:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001490:	4b0c      	ldr	r3, [pc, #48]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001496:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 800149e:	220c      	movs	r2, #12
 80014a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a2:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a8:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <MX_USART1_UART_Init+0x4c>)
 80014b0:	f002 fd9c 	bl	8003fec <HAL_UART_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014ba:	f000 f885 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200003ac 	.word	0x200003ac
 80014c8:	40011000 	.word	0x40011000

080014cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <MX_DMA_Init+0x3c>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a0b      	ldr	r2, [pc, #44]	@ (8001508 <MX_DMA_Init+0x3c>)
 80014dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <MX_DMA_Init+0x3c>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2100      	movs	r1, #0
 80014f2:	2046      	movs	r0, #70	@ 0x46
 80014f4:	f000 fd89 	bl	800200a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80014f8:	2046      	movs	r0, #70	@ 0x46
 80014fa:	f000 fda2 	bl	8002042 <HAL_NVIC_EnableIRQ>

}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40023800 	.word	0x40023800

0800150c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	@ 0x28
 8001510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	4b26      	ldr	r3, [pc, #152]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a25      	ldr	r2, [pc, #148]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b23      	ldr	r3, [pc, #140]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b1f      	ldr	r3, [pc, #124]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a1e      	ldr	r2, [pc, #120]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001548:	f043 0310 	orr.w	r3, r3, #16
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b1c      	ldr	r3, [pc, #112]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0310 	and.w	r3, r3, #16
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a17      	ldr	r2, [pc, #92]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a10      	ldr	r2, [pc, #64]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_GPIO_Init+0xb4>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M1_A_Pin|M1_B_Pin|GPIO_PIN_2|GPIO_PIN_3
 8001592:	2200      	movs	r2, #0
 8001594:	21ff      	movs	r1, #255	@ 0xff
 8001596:	480b      	ldr	r0, [pc, #44]	@ (80015c4 <MX_GPIO_Init+0xb8>)
 8001598:	f001 f9f4 	bl	8002984 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : M1_A M1_B PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = M1_A_Pin|M1_B_Pin|GPIO_PIN_2|GPIO_PIN_3
 800159c:	23ff      	movs	r3, #255	@ 0xff
 800159e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <MX_GPIO_Init+0xb8>)
 80015b4:	f001 f84a 	bl	800264c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	@ 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40020c00 	.word	0x40020c00

080015c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015cc:	b672      	cpsid	i
}
 80015ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <Error_Handler+0x8>

080015d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	4b10      	ldr	r3, [pc, #64]	@ (8001620 <HAL_MspInit+0x4c>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001620 <HAL_MspInit+0x4c>)
 80015e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001620 <HAL_MspInit+0x4c>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <HAL_MspInit+0x4c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a08      	ldr	r2, [pc, #32]	@ (8001620 <HAL_MspInit+0x4c>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_MspInit+0x4c>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	40023800 	.word	0x40023800

08001624 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	@ 0x28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a19      	ldr	r2, [pc, #100]	@ (80016a8 <HAL_I2C_MspInit+0x84>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d12c      	bne.n	80016a0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a17      	ldr	r2, [pc, #92]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b15      	ldr	r3, [pc, #84]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001662:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001668:	2312      	movs	r3, #18
 800166a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001670:	2303      	movs	r3, #3
 8001672:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001674:	2304      	movs	r3, #4
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	4619      	mov	r1, r3
 800167e:	480c      	ldr	r0, [pc, #48]	@ (80016b0 <HAL_I2C_MspInit+0x8c>)
 8001680:	f000 ffe4 	bl	800264c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 800168e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001692:	6413      	str	r3, [r2, #64]	@ 0x40
 8001694:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <HAL_I2C_MspInit+0x88>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016a0:	bf00      	nop
 80016a2:	3728      	adds	r7, #40	@ 0x28
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40005400 	.word	0x40005400
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020400 	.word	0x40020400

080016b4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b090      	sub	sp, #64	@ 0x40
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a74      	ldr	r2, [pc, #464]	@ (80018a4 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d12d      	bne.n	8001732 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016da:	4b73      	ldr	r3, [pc, #460]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	4a72      	ldr	r2, [pc, #456]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e6:	4b70      	ldr	r3, [pc, #448]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f6:	4b6c      	ldr	r3, [pc, #432]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a6b      	ldr	r2, [pc, #428]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80016fc:	f043 0310 	orr.w	r3, r3, #16
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b69      	ldr	r3, [pc, #420]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0310 	and.w	r3, r3, #16
 800170a:	627b      	str	r3, [r7, #36]	@ 0x24
 800170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800170e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001714:	2302      	movs	r3, #2
 8001716:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	2300      	movs	r3, #0
 800171e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001720:	2301      	movs	r3, #1
 8001722:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001724:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001728:	4619      	mov	r1, r3
 800172a:	4860      	ldr	r0, [pc, #384]	@ (80018ac <HAL_TIM_Encoder_MspInit+0x1f8>)
 800172c:	f000 ff8e 	bl	800264c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001730:	e0b3      	b.n	800189a <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(htim_encoder->Instance==TIM2)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800173a:	d14a      	bne.n	80017d2 <HAL_TIM_Encoder_MspInit+0x11e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
 8001740:	4b59      	ldr	r3, [pc, #356]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	4a58      	ldr	r2, [pc, #352]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6413      	str	r3, [r2, #64]	@ 0x40
 800174c:	4b56      	ldr	r3, [pc, #344]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	623b      	str	r3, [r7, #32]
 8001756:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	61fb      	str	r3, [r7, #28]
 800175c:	4b52      	ldr	r3, [pc, #328]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001760:	4a51      	ldr	r2, [pc, #324]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6313      	str	r3, [r2, #48]	@ 0x30
 8001768:	4b4f      	ldr	r3, [pc, #316]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	61fb      	str	r3, [r7, #28]
 8001772:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]
 8001778:	4b4b      	ldr	r3, [pc, #300]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800177a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177c:	4a4a      	ldr	r2, [pc, #296]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800177e:	f043 0302 	orr.w	r3, r3, #2
 8001782:	6313      	str	r3, [r2, #48]	@ 0x30
 8001784:	4b48      	ldr	r3, [pc, #288]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001790:	2320      	movs	r3, #32
 8001792:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017a0:	2301      	movs	r3, #1
 80017a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017a8:	4619      	mov	r1, r3
 80017aa:	4841      	ldr	r0, [pc, #260]	@ (80018b0 <HAL_TIM_Encoder_MspInit+0x1fc>)
 80017ac:	f000 ff4e 	bl	800264c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017b0:	2308      	movs	r3, #8
 80017b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017bc:	2300      	movs	r3, #0
 80017be:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017c0:	2301      	movs	r3, #1
 80017c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017c8:	4619      	mov	r1, r3
 80017ca:	483a      	ldr	r0, [pc, #232]	@ (80018b4 <HAL_TIM_Encoder_MspInit+0x200>)
 80017cc:	f000 ff3e 	bl	800264c <HAL_GPIO_Init>
}
 80017d0:	e063      	b.n	800189a <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(htim_encoder->Instance==TIM3)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a38      	ldr	r2, [pc, #224]	@ (80018b8 <HAL_TIM_Encoder_MspInit+0x204>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d12c      	bne.n	8001836 <HAL_TIM_Encoder_MspInit+0x182>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	4b31      	ldr	r3, [pc, #196]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80017e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e4:	4a30      	ldr	r2, [pc, #192]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80017e6:	f043 0302 	orr.w	r3, r3, #2
 80017ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ec:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80017ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	4b2a      	ldr	r3, [pc, #168]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 80017fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001800:	4a29      	ldr	r2, [pc, #164]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	6313      	str	r3, [r2, #48]	@ 0x30
 8001808:	4b27      	ldr	r3, [pc, #156]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800180a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001814:	23c0      	movs	r3, #192	@ 0xc0
 8001816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001820:	2300      	movs	r3, #0
 8001822:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001824:	2302      	movs	r3, #2
 8001826:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800182c:	4619      	mov	r1, r3
 800182e:	4820      	ldr	r0, [pc, #128]	@ (80018b0 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8001830:	f000 ff0c 	bl	800264c <HAL_GPIO_Init>
}
 8001834:	e031      	b.n	800189a <HAL_TIM_Encoder_MspInit+0x1e6>
  else if(htim_encoder->Instance==TIM4)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a20      	ldr	r2, [pc, #128]	@ (80018bc <HAL_TIM_Encoder_MspInit+0x208>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d12c      	bne.n	800189a <HAL_TIM_Encoder_MspInit+0x1e6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	4b18      	ldr	r3, [pc, #96]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001848:	4a17      	ldr	r2, [pc, #92]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001864:	4a10      	ldr	r2, [pc, #64]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	6313      	str	r3, [r2, #48]	@ 0x30
 800186c:	4b0e      	ldr	r3, [pc, #56]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x1f4>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001878:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800188a:	2302      	movs	r3, #2
 800188c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800188e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001892:	4619      	mov	r1, r3
 8001894:	480a      	ldr	r0, [pc, #40]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x20c>)
 8001896:	f000 fed9 	bl	800264c <HAL_GPIO_Init>
}
 800189a:	bf00      	nop
 800189c:	3740      	adds	r7, #64	@ 0x40
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40010000 	.word	0x40010000
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40020000 	.word	0x40020000
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40000400 	.word	0x40000400
 80018bc:	40000800 	.word	0x40000800
 80018c0:	40020c00 	.word	0x40020c00

080018c4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001900 <HAL_TIM_PWM_MspInit+0x3c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10d      	bne.n	80018f2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_TIM_PWM_MspInit+0x40>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <HAL_TIM_PWM_MspInit+0x40>)
 80018e0:	f043 0308 	orr.w	r3, r3, #8
 80018e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <HAL_TIM_PWM_MspInit+0x40>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM5_MspInit 1 */

  }

}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40000c00 	.word	0x40000c00
 8001904:	40023800 	.word	0x40023800

08001908 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <HAL_TIM_MspPostInit+0x68>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d11d      	bne.n	8001966 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a10      	ldr	r2, [pc, #64]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001946:	230f      	movs	r3, #15
 8001948:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001956:	2302      	movs	r3, #2
 8001958:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <HAL_TIM_MspPostInit+0x70>)
 8001962:	f000 fe73 	bl	800264c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001966:	bf00      	nop
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40000c00 	.word	0x40000c00
 8001974:	40023800 	.word	0x40023800
 8001978:	40020000 	.word	0x40020000

0800197c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08a      	sub	sp, #40	@ 0x28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a3f      	ldr	r2, [pc, #252]	@ (8001a98 <HAL_UART_MspInit+0x11c>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d178      	bne.n	8001a90 <HAL_UART_MspInit+0x114>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b3e      	ldr	r3, [pc, #248]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	4a3d      	ldr	r2, [pc, #244]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019a8:	f043 0310 	orr.w	r3, r3, #16
 80019ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ae:	4b3b      	ldr	r3, [pc, #236]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	f003 0310 	and.w	r3, r3, #16
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b37      	ldr	r3, [pc, #220]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a36      	ldr	r2, [pc, #216]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b34      	ldr	r3, [pc, #208]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	4b30      	ldr	r3, [pc, #192]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a2f      	ldr	r2, [pc, #188]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a9c <HAL_UART_MspInit+0x120>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a04:	2307      	movs	r3, #7
 8001a06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4824      	ldr	r0, [pc, #144]	@ (8001aa0 <HAL_UART_MspInit+0x124>)
 8001a10:	f000 fe1c 	bl	800264c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a20:	2303      	movs	r3, #3
 8001a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a24:	2307      	movs	r3, #7
 8001a26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481d      	ldr	r0, [pc, #116]	@ (8001aa4 <HAL_UART_MspInit+0x128>)
 8001a30:	f000 fe0c 	bl	800264c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001a34:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a36:	4a1d      	ldr	r2, [pc, #116]	@ (8001aac <HAL_UART_MspInit+0x130>)
 8001a38:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a3c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a40:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a42:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a44:	2240      	movs	r2, #64	@ 0x40
 8001a46:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a48:	4b17      	ldr	r3, [pc, #92]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a4e:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a54:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a56:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a5c:	4b12      	ldr	r3, [pc, #72]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001a62:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001a74:	480c      	ldr	r0, [pc, #48]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a76:	f000 faff 	bl	8002078 <HAL_DMA_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8001a80:	f7ff fda2 	bl	80015c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a08      	ldr	r2, [pc, #32]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a88:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a8a:	4a07      	ldr	r2, [pc, #28]	@ (8001aa8 <HAL_UART_MspInit+0x12c>)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40011000 	.word	0x40011000
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020000 	.word	0x40020000
 8001aa4:	40020400 	.word	0x40020400
 8001aa8:	200003f4 	.word	0x200003f4
 8001aac:	400264b8 	.word	0x400264b8

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab4:	bf00      	nop
 8001ab6:	e7fd      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001abc:	bf00      	nop
 8001abe:	e7fd      	b.n	8001abc <HardFault_Handler+0x4>

08001ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac4:	bf00      	nop
 8001ac6:	e7fd      	b.n	8001ac4 <MemManage_Handler+0x4>

08001ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <BusFault_Handler+0x4>

08001ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <UsageFault_Handler+0x4>

08001ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b06:	f000 f961 	bl	8001dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <DMA2_Stream7_IRQHandler+0x10>)
 8001b16:	f000 fb5d 	bl	80021d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200003f4 	.word	0x200003f4

08001b24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return 1;
 8001b28:	2301      	movs	r3, #1
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <_kill>:

int _kill(int pid, int sig)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b3e:	f003 fac9 	bl	80050d4 <__errno>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2216      	movs	r2, #22
 8001b46:	601a      	str	r2, [r3, #0]
  return -1;
 8001b48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <_exit>:

void _exit (int status)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f7ff ffe7 	bl	8001b34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b66:	bf00      	nop
 8001b68:	e7fd      	b.n	8001b66 <_exit+0x12>

08001b6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	60f8      	str	r0, [r7, #12]
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	e00a      	b.n	8001b92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b7c:	f3af 8000 	nop.w
 8001b80:	4601      	mov	r1, r0
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	1c5a      	adds	r2, r3, #1
 8001b86:	60ba      	str	r2, [r7, #8]
 8001b88:	b2ca      	uxtb	r2, r1
 8001b8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dbf0      	blt.n	8001b7c <_read+0x12>
  }

  return len;
 8001b9a:	687b      	ldr	r3, [r7, #4]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	e009      	b.n	8001bca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	1c5a      	adds	r2, r3, #1
 8001bba:	60ba      	str	r2, [r7, #8]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	697a      	ldr	r2, [r7, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	dbf1      	blt.n	8001bb6 <_write+0x12>
  }
  return len;
 8001bd2:	687b      	ldr	r3, [r7, #4]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_close>:

int _close(int file)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c04:	605a      	str	r2, [r3, #4]
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_isatty>:

int _isatty(int file)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c1c:	2301      	movs	r3, #1
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b085      	sub	sp, #20
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ca0 <_sbrk+0x5c>)
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <_sbrk+0x60>)
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d102      	bne.n	8001c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <_sbrk+0x64>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <_sbrk+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d207      	bcs.n	8001c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c74:	f003 fa2e 	bl	80050d4 <__errno>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c82:	e009      	b.n	8001c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c84:	4b08      	ldr	r3, [pc, #32]	@ (8001ca8 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	4a05      	ldr	r2, [pc, #20]	@ (8001ca8 <_sbrk+0x64>)
 8001c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20020000 	.word	0x20020000
 8001ca4:	00000400 	.word	0x00000400
 8001ca8:	20000454 	.word	0x20000454
 8001cac:	200005a8 	.word	0x200005a8

08001cb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <SystemInit+0x20>)
 8001cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <SystemInit+0x20>)
 8001cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed00 	.word	0xe000ed00

08001cd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cd8:	f7ff ffea 	bl	8001cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cdc:	480c      	ldr	r0, [pc, #48]	@ (8001d10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cde:	490d      	ldr	r1, [pc, #52]	@ (8001d14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ce4:	e002      	b.n	8001cec <LoopCopyDataInit>

08001ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cea:	3304      	adds	r3, #4

08001cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf0:	d3f9      	bcc.n	8001ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8001d20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf8:	e001      	b.n	8001cfe <LoopFillZerobss>

08001cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cfc:	3204      	adds	r2, #4

08001cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d00:	d3fb      	bcc.n	8001cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d02:	f003 f9ed 	bl	80050e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d06:	f7ff f911 	bl	8000f2c <main>
  bx  lr    
 8001d0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d14:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d18:	08007228 	.word	0x08007228
  ldr r2, =_sbss
 8001d1c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d20:	200005a8 	.word	0x200005a8

08001d24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d24:	e7fe      	b.n	8001d24 <ADC_IRQHandler>
	...

08001d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a0d      	ldr	r2, [pc, #52]	@ (8001d68 <HAL_Init+0x40>)
 8001d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <HAL_Init+0x40>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d68 <HAL_Init+0x40>)
 8001d3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <HAL_Init+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a07      	ldr	r2, [pc, #28]	@ (8001d68 <HAL_Init+0x40>)
 8001d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d50:	2003      	movs	r0, #3
 8001d52:	f000 f94f 	bl	8001ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d56:	200f      	movs	r0, #15
 8001d58:	f000 f808 	bl	8001d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d5c:	f7ff fc3a 	bl	80015d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00

08001d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <HAL_InitTick+0x54>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <HAL_InitTick+0x58>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f967 	bl	800205e <HAL_SYSTICK_Config>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e00e      	b.n	8001db8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b0f      	cmp	r3, #15
 8001d9e:	d80a      	bhi.n	8001db6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da0:	2200      	movs	r2, #0
 8001da2:	6879      	ldr	r1, [r7, #4]
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295
 8001da8:	f000 f92f 	bl	800200a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dac:	4a06      	ldr	r2, [pc, #24]	@ (8001dc8 <HAL_InitTick+0x5c>)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e000      	b.n	8001db8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	20000008 	.word	0x20000008
 8001dc8:	20000004 	.word	0x20000004

08001dcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_IncTick+0x20>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_IncTick+0x24>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4413      	add	r3, r2
 8001ddc:	4a04      	ldr	r2, [pc, #16]	@ (8001df0 <HAL_IncTick+0x24>)
 8001dde:	6013      	str	r3, [r2, #0]
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000008 	.word	0x20000008
 8001df0:	20000458 	.word	0x20000458

08001df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  return uwTick;
 8001df8:	4b03      	ldr	r3, [pc, #12]	@ (8001e08 <HAL_GetTick+0x14>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	20000458 	.word	0x20000458

08001e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e14:	f7ff ffee 	bl	8001df4 <HAL_GetTick>
 8001e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e24:	d005      	beq.n	8001e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_Delay+0x44>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4413      	add	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e32:	bf00      	nop
 8001e34:	f7ff ffde 	bl	8001df4 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d8f7      	bhi.n	8001e34 <HAL_Delay+0x28>
  {
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000008 	.word	0x20000008

08001e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e70:	4013      	ands	r3, r2
 8001e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	60d3      	str	r3, [r2, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea0:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0a1b      	lsrs	r3, r3, #8
 8001ea6:	f003 0307 	and.w	r3, r3, #7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	db0b      	blt.n	8001ee2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 021f 	and.w	r2, r3, #31
 8001ed0:	4907      	ldr	r1, [pc, #28]	@ (8001ef0 <__NVIC_EnableIRQ+0x38>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2001      	movs	r0, #1
 8001eda:	fa00 f202 	lsl.w	r2, r0, r2
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	e000e100 	.word	0xe000e100

08001ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	6039      	str	r1, [r7, #0]
 8001efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	db0a      	blt.n	8001f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	490c      	ldr	r1, [pc, #48]	@ (8001f40 <__NVIC_SetPriority+0x4c>)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	0112      	lsls	r2, r2, #4
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	440b      	add	r3, r1
 8001f18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f1c:	e00a      	b.n	8001f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	4908      	ldr	r1, [pc, #32]	@ (8001f44 <__NVIC_SetPriority+0x50>)
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	3b04      	subs	r3, #4
 8001f2c:	0112      	lsls	r2, r2, #4
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	440b      	add	r3, r1
 8001f32:	761a      	strb	r2, [r3, #24]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	e000e100 	.word	0xe000e100
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b089      	sub	sp, #36	@ 0x24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	f1c3 0307 	rsb	r3, r3, #7
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	bf28      	it	cs
 8001f66:	2304      	movcs	r3, #4
 8001f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d902      	bls.n	8001f78 <NVIC_EncodePriority+0x30>
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	3b03      	subs	r3, #3
 8001f76:	e000      	b.n	8001f7a <NVIC_EncodePriority+0x32>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43da      	mvns	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f90:	f04f 31ff 	mov.w	r1, #4294967295
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9a:	43d9      	mvns	r1, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa0:	4313      	orrs	r3, r2
         );
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3724      	adds	r7, #36	@ 0x24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fc0:	d301      	bcc.n	8001fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e00f      	b.n	8001fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff0 <SysTick_Config+0x40>)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fce:	210f      	movs	r1, #15
 8001fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd4:	f7ff ff8e 	bl	8001ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <SysTick_Config+0x40>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fde:	4b04      	ldr	r3, [pc, #16]	@ (8001ff0 <SysTick_Config+0x40>)
 8001fe0:	2207      	movs	r2, #7
 8001fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	e000e010 	.word	0xe000e010

08001ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7ff ff29 	bl	8001e54 <__NVIC_SetPriorityGrouping>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800201c:	f7ff ff3e 	bl	8001e9c <__NVIC_GetPriorityGrouping>
 8002020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68b9      	ldr	r1, [r7, #8]
 8002026:	6978      	ldr	r0, [r7, #20]
 8002028:	f7ff ff8e 	bl	8001f48 <NVIC_EncodePriority>
 800202c:	4602      	mov	r2, r0
 800202e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff ff5d 	bl	8001ef4 <__NVIC_SetPriority>
}
 800203a:	bf00      	nop
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	4603      	mov	r3, r0
 800204a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800204c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff ff31 	bl	8001eb8 <__NVIC_EnableIRQ>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff ffa2 	bl	8001fb0 <SysTick_Config>
 800206c:	4603      	mov	r3, r0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002084:	f7ff feb6 	bl	8001df4 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e099      	b.n	80021c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2202      	movs	r2, #2
 8002098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0201 	bic.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020b4:	e00f      	b.n	80020d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020b6:	f7ff fe9d 	bl	8001df4 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b05      	cmp	r3, #5
 80020c2:	d908      	bls.n	80020d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2220      	movs	r2, #32
 80020c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2203      	movs	r2, #3
 80020ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e078      	b.n	80021c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0301 	and.w	r3, r3, #1
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1e8      	bne.n	80020b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	4b38      	ldr	r3, [pc, #224]	@ (80021d0 <HAL_DMA_Init+0x158>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002102:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800210e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800211a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	4313      	orrs	r3, r2
 8002126:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212c:	2b04      	cmp	r3, #4
 800212e:	d107      	bne.n	8002140 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	4313      	orrs	r3, r2
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4313      	orrs	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	695b      	ldr	r3, [r3, #20]
 800214e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f023 0307 	bic.w	r3, r3, #7
 8002156:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	4313      	orrs	r3, r2
 8002160:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002166:	2b04      	cmp	r3, #4
 8002168:	d117      	bne.n	800219a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	4313      	orrs	r3, r2
 8002172:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00e      	beq.n	800219a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f9e9 	bl	8002554 <DMA_CheckFifoParam>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2240      	movs	r2, #64	@ 0x40
 800218c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002196:	2301      	movs	r3, #1
 8002198:	e016      	b.n	80021c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f9a0 	bl	80024e8 <DMA_CalcBaseAndBitshift>
 80021a8:	4603      	mov	r3, r0
 80021aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b0:	223f      	movs	r2, #63	@ 0x3f
 80021b2:	409a      	lsls	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2201      	movs	r2, #1
 80021c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	f010803f 	.word	0xf010803f

080021d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021e0:	4b8e      	ldr	r3, [pc, #568]	@ (800241c <HAL_DMA_IRQHandler+0x248>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a8e      	ldr	r2, [pc, #568]	@ (8002420 <HAL_DMA_IRQHandler+0x24c>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	0a9b      	lsrs	r3, r3, #10
 80021ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fe:	2208      	movs	r2, #8
 8002200:	409a      	lsls	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d01a      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d013      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 0204 	bic.w	r2, r2, #4
 8002226:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	2208      	movs	r2, #8
 800222e:	409a      	lsls	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002238:	f043 0201 	orr.w	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002244:	2201      	movs	r2, #1
 8002246:	409a      	lsls	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d012      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002262:	2201      	movs	r2, #1
 8002264:	409a      	lsls	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226e:	f043 0202 	orr.w	r2, r3, #2
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227a:	2204      	movs	r2, #4
 800227c:	409a      	lsls	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d012      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00b      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002298:	2204      	movs	r2, #4
 800229a:	409a      	lsls	r2, r3
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022a4:	f043 0204 	orr.w	r2, r3, #4
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	2210      	movs	r2, #16
 80022b2:	409a      	lsls	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d043      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0308 	and.w	r3, r3, #8
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d03c      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ce:	2210      	movs	r2, #16
 80022d0:	409a      	lsls	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d018      	beq.n	8002316 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d024      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4798      	blx	r3
 8002302:	e01f      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002308:	2b00      	cmp	r3, #0
 800230a:	d01b      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	4798      	blx	r3
 8002314:	e016      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d107      	bne.n	8002334 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0208 	bic.w	r2, r2, #8
 8002332:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002348:	2220      	movs	r2, #32
 800234a:	409a      	lsls	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 808f 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 8087 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236a:	2220      	movs	r2, #32
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b05      	cmp	r3, #5
 800237c:	d136      	bne.n	80023ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0216 	bic.w	r2, r2, #22
 800238c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800239c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d103      	bne.n	80023ae <HAL_DMA_IRQHandler+0x1da>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0208 	bic.w	r2, r2, #8
 80023bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c2:	223f      	movs	r2, #63	@ 0x3f
 80023c4:	409a      	lsls	r2, r3
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d07e      	beq.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	4798      	blx	r3
        }
        return;
 80023ea:	e079      	b.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01d      	beq.n	8002436 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240c:	2b00      	cmp	r3, #0
 800240e:	d031      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e02c      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
 800241a:	bf00      	nop
 800241c:	20000000 	.word	0x20000000
 8002420:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d023      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	4798      	blx	r3
 8002434:	e01e      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10f      	bne.n	8002464 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0210 	bic.w	r2, r2, #16
 8002452:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002478:	2b00      	cmp	r3, #0
 800247a:	d032      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d022      	beq.n	80024ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2205      	movs	r2, #5
 800248c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0201 	bic.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	3301      	adds	r3, #1
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d307      	bcc.n	80024bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f2      	bne.n	80024a0 <HAL_DMA_IRQHandler+0x2cc>
 80024ba:	e000      	b.n	80024be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d005      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	4798      	blx	r3
 80024de:	e000      	b.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024e0:	bf00      	nop
    }
  }
}
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	3b10      	subs	r3, #16
 80024f8:	4a14      	ldr	r2, [pc, #80]	@ (800254c <DMA_CalcBaseAndBitshift+0x64>)
 80024fa:	fba2 2303 	umull	r2, r3, r2, r3
 80024fe:	091b      	lsrs	r3, r3, #4
 8002500:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002502:	4a13      	ldr	r2, [pc, #76]	@ (8002550 <DMA_CalcBaseAndBitshift+0x68>)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4413      	add	r3, r2
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	461a      	mov	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2b03      	cmp	r3, #3
 8002514:	d909      	bls.n	800252a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800251e:	f023 0303 	bic.w	r3, r3, #3
 8002522:	1d1a      	adds	r2, r3, #4
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	659a      	str	r2, [r3, #88]	@ 0x58
 8002528:	e007      	b.n	800253a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002532:	f023 0303 	bic.w	r3, r3, #3
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	aaaaaaab 	.word	0xaaaaaaab
 8002550:	08006ea0 	.word	0x08006ea0

08002554 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002564:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d11f      	bne.n	80025ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b03      	cmp	r3, #3
 8002572:	d856      	bhi.n	8002622 <DMA_CheckFifoParam+0xce>
 8002574:	a201      	add	r2, pc, #4	@ (adr r2, 800257c <DMA_CheckFifoParam+0x28>)
 8002576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257a:	bf00      	nop
 800257c:	0800258d 	.word	0x0800258d
 8002580:	0800259f 	.word	0x0800259f
 8002584:	0800258d 	.word	0x0800258d
 8002588:	08002623 	.word	0x08002623
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d046      	beq.n	8002626 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800259c:	e043      	b.n	8002626 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025a6:	d140      	bne.n	800262a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ac:	e03d      	b.n	800262a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025b6:	d121      	bne.n	80025fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d837      	bhi.n	800262e <DMA_CheckFifoParam+0xda>
 80025be:	a201      	add	r2, pc, #4	@ (adr r2, 80025c4 <DMA_CheckFifoParam+0x70>)
 80025c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c4:	080025d5 	.word	0x080025d5
 80025c8:	080025db 	.word	0x080025db
 80025cc:	080025d5 	.word	0x080025d5
 80025d0:	080025ed 	.word	0x080025ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
      break;
 80025d8:	e030      	b.n	800263c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d025      	beq.n	8002632 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ea:	e022      	b.n	8002632 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025f4:	d11f      	bne.n	8002636 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025fa:	e01c      	b.n	8002636 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d903      	bls.n	800260a <DMA_CheckFifoParam+0xb6>
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2b03      	cmp	r3, #3
 8002606:	d003      	beq.n	8002610 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002608:	e018      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	73fb      	strb	r3, [r7, #15]
      break;
 800260e:	e015      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002614:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00e      	beq.n	800263a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	73fb      	strb	r3, [r7, #15]
      break;
 8002620:	e00b      	b.n	800263a <DMA_CheckFifoParam+0xe6>
      break;
 8002622:	bf00      	nop
 8002624:	e00a      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;
 8002626:	bf00      	nop
 8002628:	e008      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;
 800262a:	bf00      	nop
 800262c:	e006      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;
 800262e:	bf00      	nop
 8002630:	e004      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;
 8002632:	bf00      	nop
 8002634:	e002      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;   
 8002636:	bf00      	nop
 8002638:	e000      	b.n	800263c <DMA_CheckFifoParam+0xe8>
      break;
 800263a:	bf00      	nop
    }
  } 
  
  return status; 
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop

0800264c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800264c:	b480      	push	{r7}
 800264e:	b089      	sub	sp, #36	@ 0x24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800265e:	2300      	movs	r3, #0
 8002660:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
 8002666:	e16b      	b.n	8002940 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002668:	2201      	movs	r2, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	429a      	cmp	r2, r3
 8002682:	f040 815a 	bne.w	800293a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d005      	beq.n	800269e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800269a:	2b02      	cmp	r3, #2
 800269c:	d130      	bne.n	8002700 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	2203      	movs	r2, #3
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43db      	mvns	r3, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4013      	ands	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d4:	2201      	movs	r2, #1
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	091b      	lsrs	r3, r3, #4
 80026ea:	f003 0201 	and.w	r2, r3, #1
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0303 	and.w	r3, r3, #3
 8002708:	2b03      	cmp	r3, #3
 800270a:	d017      	beq.n	800273c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	2203      	movs	r2, #3
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4313      	orrs	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 0303 	and.w	r3, r3, #3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d123      	bne.n	8002790 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	08da      	lsrs	r2, r3, #3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3208      	adds	r2, #8
 8002750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002754:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	220f      	movs	r2, #15
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4013      	ands	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	08da      	lsrs	r2, r3, #3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3208      	adds	r2, #8
 800278a:	69b9      	ldr	r1, [r7, #24]
 800278c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	2203      	movs	r2, #3
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	43db      	mvns	r3, r3
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	4013      	ands	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 0203 	and.w	r2, r3, #3
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80b4 	beq.w	800293a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b60      	ldr	r3, [pc, #384]	@ (8002958 <HAL_GPIO_Init+0x30c>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027da:	4a5f      	ldr	r2, [pc, #380]	@ (8002958 <HAL_GPIO_Init+0x30c>)
 80027dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002958 <HAL_GPIO_Init+0x30c>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ee:	4a5b      	ldr	r2, [pc, #364]	@ (800295c <HAL_GPIO_Init+0x310>)
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	089b      	lsrs	r3, r3, #2
 80027f4:	3302      	adds	r3, #2
 80027f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f003 0303 	and.w	r3, r3, #3
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	220f      	movs	r2, #15
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43db      	mvns	r3, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4013      	ands	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a52      	ldr	r2, [pc, #328]	@ (8002960 <HAL_GPIO_Init+0x314>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d02b      	beq.n	8002872 <HAL_GPIO_Init+0x226>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a51      	ldr	r2, [pc, #324]	@ (8002964 <HAL_GPIO_Init+0x318>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d025      	beq.n	800286e <HAL_GPIO_Init+0x222>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a50      	ldr	r2, [pc, #320]	@ (8002968 <HAL_GPIO_Init+0x31c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d01f      	beq.n	800286a <HAL_GPIO_Init+0x21e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a4f      	ldr	r2, [pc, #316]	@ (800296c <HAL_GPIO_Init+0x320>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d019      	beq.n	8002866 <HAL_GPIO_Init+0x21a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a4e      	ldr	r2, [pc, #312]	@ (8002970 <HAL_GPIO_Init+0x324>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_GPIO_Init+0x216>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4d      	ldr	r2, [pc, #308]	@ (8002974 <HAL_GPIO_Init+0x328>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00d      	beq.n	800285e <HAL_GPIO_Init+0x212>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4c      	ldr	r2, [pc, #304]	@ (8002978 <HAL_GPIO_Init+0x32c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <HAL_GPIO_Init+0x20e>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4b      	ldr	r2, [pc, #300]	@ (800297c <HAL_GPIO_Init+0x330>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d101      	bne.n	8002856 <HAL_GPIO_Init+0x20a>
 8002852:	2307      	movs	r3, #7
 8002854:	e00e      	b.n	8002874 <HAL_GPIO_Init+0x228>
 8002856:	2308      	movs	r3, #8
 8002858:	e00c      	b.n	8002874 <HAL_GPIO_Init+0x228>
 800285a:	2306      	movs	r3, #6
 800285c:	e00a      	b.n	8002874 <HAL_GPIO_Init+0x228>
 800285e:	2305      	movs	r3, #5
 8002860:	e008      	b.n	8002874 <HAL_GPIO_Init+0x228>
 8002862:	2304      	movs	r3, #4
 8002864:	e006      	b.n	8002874 <HAL_GPIO_Init+0x228>
 8002866:	2303      	movs	r3, #3
 8002868:	e004      	b.n	8002874 <HAL_GPIO_Init+0x228>
 800286a:	2302      	movs	r3, #2
 800286c:	e002      	b.n	8002874 <HAL_GPIO_Init+0x228>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_GPIO_Init+0x228>
 8002872:	2300      	movs	r3, #0
 8002874:	69fa      	ldr	r2, [r7, #28]
 8002876:	f002 0203 	and.w	r2, r2, #3
 800287a:	0092      	lsls	r2, r2, #2
 800287c:	4093      	lsls	r3, r2
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4313      	orrs	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002884:	4935      	ldr	r1, [pc, #212]	@ (800295c <HAL_GPIO_Init+0x310>)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	3302      	adds	r3, #2
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002892:	4b3b      	ldr	r3, [pc, #236]	@ (8002980 <HAL_GPIO_Init+0x334>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b6:	4a32      	ldr	r2, [pc, #200]	@ (8002980 <HAL_GPIO_Init+0x334>)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028bc:	4b30      	ldr	r3, [pc, #192]	@ (8002980 <HAL_GPIO_Init+0x334>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4013      	ands	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d003      	beq.n	80028e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028e0:	4a27      	ldr	r2, [pc, #156]	@ (8002980 <HAL_GPIO_Init+0x334>)
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e6:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <HAL_GPIO_Init+0x334>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800290a:	4a1d      	ldr	r2, [pc, #116]	@ (8002980 <HAL_GPIO_Init+0x334>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002910:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_GPIO_Init+0x334>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002934:	4a12      	ldr	r2, [pc, #72]	@ (8002980 <HAL_GPIO_Init+0x334>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3301      	adds	r3, #1
 800293e:	61fb      	str	r3, [r7, #28]
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	2b0f      	cmp	r3, #15
 8002944:	f67f ae90 	bls.w	8002668 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	3724      	adds	r7, #36	@ 0x24
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40023800 	.word	0x40023800
 800295c:	40013800 	.word	0x40013800
 8002960:	40020000 	.word	0x40020000
 8002964:	40020400 	.word	0x40020400
 8002968:	40020800 	.word	0x40020800
 800296c:	40020c00 	.word	0x40020c00
 8002970:	40021000 	.word	0x40021000
 8002974:	40021400 	.word	0x40021400
 8002978:	40021800 	.word	0x40021800
 800297c:	40021c00 	.word	0x40021c00
 8002980:	40013c00 	.word	0x40013c00

08002984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
 8002990:	4613      	mov	r3, r2
 8002992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002994:	787b      	ldrb	r3, [r7, #1]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800299a:	887a      	ldrh	r2, [r7, #2]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029a0:	e003      	b.n	80029aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029a2:	887b      	ldrh	r3, [r7, #2]
 80029a4:	041a      	lsls	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	619a      	str	r2, [r3, #24]
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e12b      	b.n	8002c22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe fe20 	bl	8001624 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2224      	movs	r2, #36	@ 0x24
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 0201 	bic.w	r2, r2, #1
 80029fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a1c:	f000 fd40 	bl	80034a0 <HAL_RCC_GetPCLK1Freq>
 8002a20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a81      	ldr	r2, [pc, #516]	@ (8002c2c <HAL_I2C_Init+0x274>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d807      	bhi.n	8002a3c <HAL_I2C_Init+0x84>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4a80      	ldr	r2, [pc, #512]	@ (8002c30 <HAL_I2C_Init+0x278>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	bf94      	ite	ls
 8002a34:	2301      	movls	r3, #1
 8002a36:	2300      	movhi	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	e006      	b.n	8002a4a <HAL_I2C_Init+0x92>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c34 <HAL_I2C_Init+0x27c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	bf94      	ite	ls
 8002a44:	2301      	movls	r3, #1
 8002a46:	2300      	movhi	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e0e7      	b.n	8002c22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4a78      	ldr	r2, [pc, #480]	@ (8002c38 <HAL_I2C_Init+0x280>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	0c9b      	lsrs	r3, r3, #18
 8002a5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	4a6a      	ldr	r2, [pc, #424]	@ (8002c2c <HAL_I2C_Init+0x274>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d802      	bhi.n	8002a8c <HAL_I2C_Init+0xd4>
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	e009      	b.n	8002aa0 <HAL_I2C_Init+0xe8>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a92:	fb02 f303 	mul.w	r3, r2, r3
 8002a96:	4a69      	ldr	r2, [pc, #420]	@ (8002c3c <HAL_I2C_Init+0x284>)
 8002a98:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9c:	099b      	lsrs	r3, r3, #6
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ab2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	495c      	ldr	r1, [pc, #368]	@ (8002c2c <HAL_I2C_Init+0x274>)
 8002abc:	428b      	cmp	r3, r1
 8002abe:	d819      	bhi.n	8002af4 <HAL_I2C_Init+0x13c>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1e59      	subs	r1, r3, #1
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ace:	1c59      	adds	r1, r3, #1
 8002ad0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ad4:	400b      	ands	r3, r1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00a      	beq.n	8002af0 <HAL_I2C_Init+0x138>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	1e59      	subs	r1, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ae8:	3301      	adds	r3, #1
 8002aea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aee:	e051      	b.n	8002b94 <HAL_I2C_Init+0x1dc>
 8002af0:	2304      	movs	r3, #4
 8002af2:	e04f      	b.n	8002b94 <HAL_I2C_Init+0x1dc>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d111      	bne.n	8002b20 <HAL_I2C_Init+0x168>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	1e58      	subs	r0, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6859      	ldr	r1, [r3, #4]
 8002b04:	460b      	mov	r3, r1
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	440b      	add	r3, r1
 8002b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b0e:	3301      	adds	r3, #1
 8002b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	bf0c      	ite	eq
 8002b18:	2301      	moveq	r3, #1
 8002b1a:	2300      	movne	r3, #0
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	e012      	b.n	8002b46 <HAL_I2C_Init+0x18e>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1e58      	subs	r0, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6859      	ldr	r1, [r3, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	0099      	lsls	r1, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b36:	3301      	adds	r3, #1
 8002b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	bf0c      	ite	eq
 8002b40:	2301      	moveq	r3, #1
 8002b42:	2300      	movne	r3, #0
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <HAL_I2C_Init+0x196>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e022      	b.n	8002b94 <HAL_I2C_Init+0x1dc>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d10e      	bne.n	8002b74 <HAL_I2C_Init+0x1bc>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	1e58      	subs	r0, r3, #1
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6859      	ldr	r1, [r3, #4]
 8002b5e:	460b      	mov	r3, r1
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	440b      	add	r3, r1
 8002b64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b68:	3301      	adds	r3, #1
 8002b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b72:	e00f      	b.n	8002b94 <HAL_I2C_Init+0x1dc>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1e58      	subs	r0, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6859      	ldr	r1, [r3, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	440b      	add	r3, r1
 8002b82:	0099      	lsls	r1, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b94:	6879      	ldr	r1, [r7, #4]
 8002b96:	6809      	ldr	r1, [r1, #0]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	69da      	ldr	r2, [r3, #28]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a1b      	ldr	r3, [r3, #32]
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	6911      	ldr	r1, [r2, #16]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	68d2      	ldr	r2, [r2, #12]
 8002bce:	4311      	orrs	r1, r2
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6812      	ldr	r2, [r2, #0]
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695a      	ldr	r2, [r3, #20]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	000186a0 	.word	0x000186a0
 8002c30:	001e847f 	.word	0x001e847f
 8002c34:	003d08ff 	.word	0x003d08ff
 8002c38:	431bde83 	.word	0x431bde83
 8002c3c:	10624dd3 	.word	0x10624dd3

08002c40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e267      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d075      	beq.n	8002d4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c5e:	4b88      	ldr	r3, [pc, #544]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 030c 	and.w	r3, r3, #12
 8002c66:	2b04      	cmp	r3, #4
 8002c68:	d00c      	beq.n	8002c84 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c6a:	4b85      	ldr	r3, [pc, #532]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c72:	2b08      	cmp	r3, #8
 8002c74:	d112      	bne.n	8002c9c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c76:	4b82      	ldr	r3, [pc, #520]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c82:	d10b      	bne.n	8002c9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c84:	4b7e      	ldr	r3, [pc, #504]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d05b      	beq.n	8002d48 <HAL_RCC_OscConfig+0x108>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d157      	bne.n	8002d48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e242      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ca4:	d106      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x74>
 8002ca6:	4b76      	ldr	r3, [pc, #472]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a75      	ldr	r2, [pc, #468]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	e01d      	b.n	8002cf0 <HAL_RCC_OscConfig+0xb0>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x98>
 8002cbe:	4b70      	ldr	r3, [pc, #448]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a6f      	ldr	r2, [pc, #444]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	4b6d      	ldr	r3, [pc, #436]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a6c      	ldr	r2, [pc, #432]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	e00b      	b.n	8002cf0 <HAL_RCC_OscConfig+0xb0>
 8002cd8:	4b69      	ldr	r3, [pc, #420]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a68      	ldr	r2, [pc, #416]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ce2:	6013      	str	r3, [r2, #0]
 8002ce4:	4b66      	ldr	r3, [pc, #408]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a65      	ldr	r2, [pc, #404]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002cea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d013      	beq.n	8002d20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7ff f87c 	bl	8001df4 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d00:	f7ff f878 	bl	8001df4 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b64      	cmp	r3, #100	@ 0x64
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e207      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d12:	4b5b      	ldr	r3, [pc, #364]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0xc0>
 8002d1e:	e014      	b.n	8002d4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d20:	f7ff f868 	bl	8001df4 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d28:	f7ff f864 	bl	8001df4 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b64      	cmp	r3, #100	@ 0x64
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e1f3      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d3a:	4b51      	ldr	r3, [pc, #324]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d1f0      	bne.n	8002d28 <HAL_RCC_OscConfig+0xe8>
 8002d46:	e000      	b.n	8002d4a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d063      	beq.n	8002e1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d56:	4b4a      	ldr	r3, [pc, #296]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 030c 	and.w	r3, r3, #12
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00b      	beq.n	8002d7a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d62:	4b47      	ldr	r3, [pc, #284]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d11c      	bne.n	8002da8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d6e:	4b44      	ldr	r3, [pc, #272]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d116      	bne.n	8002da8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d7a:	4b41      	ldr	r3, [pc, #260]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d005      	beq.n	8002d92 <HAL_RCC_OscConfig+0x152>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d001      	beq.n	8002d92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e1c7      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d92:	4b3b      	ldr	r3, [pc, #236]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	4937      	ldr	r1, [pc, #220]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002da6:	e03a      	b.n	8002e1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d020      	beq.n	8002df2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002db0:	4b34      	ldr	r3, [pc, #208]	@ (8002e84 <HAL_RCC_OscConfig+0x244>)
 8002db2:	2201      	movs	r2, #1
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db6:	f7ff f81d 	bl	8001df4 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dbe:	f7ff f819 	bl	8001df4 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e1a8      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ddc:	4b28      	ldr	r3, [pc, #160]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	4925      	ldr	r1, [pc, #148]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	600b      	str	r3, [r1, #0]
 8002df0:	e015      	b.n	8002e1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002df2:	4b24      	ldr	r3, [pc, #144]	@ (8002e84 <HAL_RCC_OscConfig+0x244>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe fffc 	bl	8001df4 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e00:	f7fe fff8 	bl	8001df4 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e187      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e12:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d036      	beq.n	8002e98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d016      	beq.n	8002e60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e32:	4b15      	ldr	r3, [pc, #84]	@ (8002e88 <HAL_RCC_OscConfig+0x248>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e38:	f7fe ffdc 	bl	8001df4 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e40:	f7fe ffd8 	bl	8001df4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e167      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e52:	4b0b      	ldr	r3, [pc, #44]	@ (8002e80 <HAL_RCC_OscConfig+0x240>)
 8002e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCC_OscConfig+0x200>
 8002e5e:	e01b      	b.n	8002e98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e60:	4b09      	ldr	r3, [pc, #36]	@ (8002e88 <HAL_RCC_OscConfig+0x248>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e66:	f7fe ffc5 	bl	8001df4 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e6c:	e00e      	b.n	8002e8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6e:	f7fe ffc1 	bl	8001df4 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d907      	bls.n	8002e8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e150      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
 8002e80:	40023800 	.word	0x40023800
 8002e84:	42470000 	.word	0x42470000
 8002e88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e8c:	4b88      	ldr	r3, [pc, #544]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002e8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1ea      	bne.n	8002e6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 8097 	beq.w	8002fd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eaa:	4b81      	ldr	r3, [pc, #516]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10f      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	4b7d      	ldr	r3, [pc, #500]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	4a7c      	ldr	r2, [pc, #496]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed6:	4b77      	ldr	r3, [pc, #476]	@ (80030b4 <HAL_RCC_OscConfig+0x474>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d118      	bne.n	8002f14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ee2:	4b74      	ldr	r3, [pc, #464]	@ (80030b4 <HAL_RCC_OscConfig+0x474>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a73      	ldr	r2, [pc, #460]	@ (80030b4 <HAL_RCC_OscConfig+0x474>)
 8002ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eee:	f7fe ff81 	bl	8001df4 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef6:	f7fe ff7d 	bl	8001df4 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e10c      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	4b6a      	ldr	r3, [pc, #424]	@ (80030b4 <HAL_RCC_OscConfig+0x474>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d106      	bne.n	8002f2a <HAL_RCC_OscConfig+0x2ea>
 8002f1c:	4b64      	ldr	r3, [pc, #400]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f20:	4a63      	ldr	r2, [pc, #396]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f28:	e01c      	b.n	8002f64 <HAL_RCC_OscConfig+0x324>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b05      	cmp	r3, #5
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCC_OscConfig+0x30c>
 8002f32:	4b5f      	ldr	r3, [pc, #380]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f36:	4a5e      	ldr	r2, [pc, #376]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f38:	f043 0304 	orr.w	r3, r3, #4
 8002f3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f3e:	4b5c      	ldr	r3, [pc, #368]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f42:	4a5b      	ldr	r2, [pc, #364]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f44:	f043 0301 	orr.w	r3, r3, #1
 8002f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCC_OscConfig+0x324>
 8002f4c:	4b58      	ldr	r3, [pc, #352]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f50:	4a57      	ldr	r2, [pc, #348]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f52:	f023 0301 	bic.w	r3, r3, #1
 8002f56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f58:	4b55      	ldr	r3, [pc, #340]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5c:	4a54      	ldr	r2, [pc, #336]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f5e:	f023 0304 	bic.w	r3, r3, #4
 8002f62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d015      	beq.n	8002f98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6c:	f7fe ff42 	bl	8001df4 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f72:	e00a      	b.n	8002f8a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f74:	f7fe ff3e 	bl	8001df4 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e0cb      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f8a:	4b49      	ldr	r3, [pc, #292]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0ee      	beq.n	8002f74 <HAL_RCC_OscConfig+0x334>
 8002f96:	e014      	b.n	8002fc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f98:	f7fe ff2c 	bl	8001df4 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f9e:	e00a      	b.n	8002fb6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa0:	f7fe ff28 	bl	8001df4 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e0b5      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb6:	4b3e      	ldr	r3, [pc, #248]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1ee      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fc2:	7dfb      	ldrb	r3, [r7, #23]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d105      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc8:	4b39      	ldr	r3, [pc, #228]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fcc:	4a38      	ldr	r2, [pc, #224]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002fce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 80a1 	beq.w	8003120 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fde:	4b34      	ldr	r3, [pc, #208]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f003 030c 	and.w	r3, r3, #12
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d05c      	beq.n	80030a4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d141      	bne.n	8003076 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4b31      	ldr	r3, [pc, #196]	@ (80030b8 <HAL_RCC_OscConfig+0x478>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fefc 	bl	8001df4 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003000:	f7fe fef8 	bl	8001df4 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e087      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003012:	4b27      	ldr	r3, [pc, #156]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302c:	019b      	lsls	r3, r3, #6
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003034:	085b      	lsrs	r3, r3, #1
 8003036:	3b01      	subs	r3, #1
 8003038:	041b      	lsls	r3, r3, #16
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003040:	061b      	lsls	r3, r3, #24
 8003042:	491b      	ldr	r1, [pc, #108]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8003044:	4313      	orrs	r3, r2
 8003046:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003048:	4b1b      	ldr	r3, [pc, #108]	@ (80030b8 <HAL_RCC_OscConfig+0x478>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304e:	f7fe fed1 	bl	8001df4 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003056:	f7fe fecd 	bl	8001df4 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e05c      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003068:	4b11      	ldr	r3, [pc, #68]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x416>
 8003074:	e054      	b.n	8003120 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003076:	4b10      	ldr	r3, [pc, #64]	@ (80030b8 <HAL_RCC_OscConfig+0x478>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7fe feba 	bl	8001df4 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003084:	f7fe feb6 	bl	8001df4 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e045      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_RCC_OscConfig+0x470>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x444>
 80030a2:	e03d      	b.n	8003120 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d107      	bne.n	80030bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e038      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
 80030b0:	40023800 	.word	0x40023800
 80030b4:	40007000 	.word	0x40007000
 80030b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030bc:	4b1b      	ldr	r3, [pc, #108]	@ (800312c <HAL_RCC_OscConfig+0x4ec>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d028      	beq.n	800311c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d121      	bne.n	800311c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d11a      	bne.n	800311c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030ec:	4013      	ands	r3, r2
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d111      	bne.n	800311c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003102:	085b      	lsrs	r3, r3, #1
 8003104:	3b01      	subs	r3, #1
 8003106:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003108:	429a      	cmp	r2, r3
 800310a:	d107      	bne.n	800311c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003118:	429a      	cmp	r2, r3
 800311a:	d001      	beq.n	8003120 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e000      	b.n	8003122 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800

08003130 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0cc      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003144:	4b68      	ldr	r3, [pc, #416]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d90c      	bls.n	800316c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003152:	4b65      	ldr	r3, [pc, #404]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315a:	4b63      	ldr	r3, [pc, #396]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d001      	beq.n	800316c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e0b8      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d020      	beq.n	80031ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003184:	4b59      	ldr	r3, [pc, #356]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	4a58      	ldr	r2, [pc, #352]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800318e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800319c:	4b53      	ldr	r3, [pc, #332]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	4a52      	ldr	r2, [pc, #328]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031a8:	4b50      	ldr	r3, [pc, #320]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	494d      	ldr	r1, [pc, #308]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d044      	beq.n	8003250 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d107      	bne.n	80031de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ce:	4b47      	ldr	r3, [pc, #284]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d119      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e07f      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d003      	beq.n	80031ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d107      	bne.n	80031fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ee:	4b3f      	ldr	r3, [pc, #252]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d109      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e06f      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fe:	4b3b      	ldr	r3, [pc, #236]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e067      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800320e:	4b37      	ldr	r3, [pc, #220]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f023 0203 	bic.w	r2, r3, #3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	4934      	ldr	r1, [pc, #208]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	4313      	orrs	r3, r2
 800321e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003220:	f7fe fde8 	bl	8001df4 <HAL_GetTick>
 8003224:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003226:	e00a      	b.n	800323e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003228:	f7fe fde4 	bl	8001df4 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003236:	4293      	cmp	r3, r2
 8003238:	d901      	bls.n	800323e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e04f      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323e:	4b2b      	ldr	r3, [pc, #172]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 020c 	and.w	r2, r3, #12
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	429a      	cmp	r2, r3
 800324e:	d1eb      	bne.n	8003228 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003250:	4b25      	ldr	r3, [pc, #148]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d20c      	bcs.n	8003278 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003266:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d001      	beq.n	8003278 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e032      	b.n	80032de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b00      	cmp	r3, #0
 8003282:	d008      	beq.n	8003296 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003284:	4b19      	ldr	r3, [pc, #100]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	4916      	ldr	r1, [pc, #88]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	4313      	orrs	r3, r2
 8003294:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d009      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032a2:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	490e      	ldr	r1, [pc, #56]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032b6:	f000 f821 	bl	80032fc <HAL_RCC_GetSysClockFreq>
 80032ba:	4602      	mov	r2, r0
 80032bc:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	091b      	lsrs	r3, r3, #4
 80032c2:	f003 030f 	and.w	r3, r3, #15
 80032c6:	490a      	ldr	r1, [pc, #40]	@ (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 80032c8:	5ccb      	ldrb	r3, [r1, r3]
 80032ca:	fa22 f303 	lsr.w	r3, r2, r3
 80032ce:	4a09      	ldr	r2, [pc, #36]	@ (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032d2:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <HAL_RCC_ClockConfig+0x1c8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7fe fd48 	bl	8001d6c <HAL_InitTick>

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40023c00 	.word	0x40023c00
 80032ec:	40023800 	.word	0x40023800
 80032f0:	08006e88 	.word	0x08006e88
 80032f4:	20000000 	.word	0x20000000
 80032f8:	20000004 	.word	0x20000004

080032fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003300:	b090      	sub	sp, #64	@ 0x40
 8003302:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003314:	4b59      	ldr	r3, [pc, #356]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 030c 	and.w	r3, r3, #12
 800331c:	2b08      	cmp	r3, #8
 800331e:	d00d      	beq.n	800333c <HAL_RCC_GetSysClockFreq+0x40>
 8003320:	2b08      	cmp	r3, #8
 8003322:	f200 80a1 	bhi.w	8003468 <HAL_RCC_GetSysClockFreq+0x16c>
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <HAL_RCC_GetSysClockFreq+0x34>
 800332a:	2b04      	cmp	r3, #4
 800332c:	d003      	beq.n	8003336 <HAL_RCC_GetSysClockFreq+0x3a>
 800332e:	e09b      	b.n	8003468 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003330:	4b53      	ldr	r3, [pc, #332]	@ (8003480 <HAL_RCC_GetSysClockFreq+0x184>)
 8003332:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003334:	e09b      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003336:	4b53      	ldr	r3, [pc, #332]	@ (8003484 <HAL_RCC_GetSysClockFreq+0x188>)
 8003338:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800333a:	e098      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800333c:	4b4f      	ldr	r3, [pc, #316]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003344:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003346:	4b4d      	ldr	r3, [pc, #308]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d028      	beq.n	80033a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003352:	4b4a      	ldr	r3, [pc, #296]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	099b      	lsrs	r3, r3, #6
 8003358:	2200      	movs	r2, #0
 800335a:	623b      	str	r3, [r7, #32]
 800335c:	627a      	str	r2, [r7, #36]	@ 0x24
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003364:	2100      	movs	r1, #0
 8003366:	4b47      	ldr	r3, [pc, #284]	@ (8003484 <HAL_RCC_GetSysClockFreq+0x188>)
 8003368:	fb03 f201 	mul.w	r2, r3, r1
 800336c:	2300      	movs	r3, #0
 800336e:	fb00 f303 	mul.w	r3, r0, r3
 8003372:	4413      	add	r3, r2
 8003374:	4a43      	ldr	r2, [pc, #268]	@ (8003484 <HAL_RCC_GetSysClockFreq+0x188>)
 8003376:	fba0 1202 	umull	r1, r2, r0, r2
 800337a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800337c:	460a      	mov	r2, r1
 800337e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003382:	4413      	add	r3, r2
 8003384:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003388:	2200      	movs	r2, #0
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	61fa      	str	r2, [r7, #28]
 800338e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003392:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003396:	f7fd fc07 	bl	8000ba8 <__aeabi_uldivmod>
 800339a:	4602      	mov	r2, r0
 800339c:	460b      	mov	r3, r1
 800339e:	4613      	mov	r3, r2
 80033a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033a2:	e053      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033a4:	4b35      	ldr	r3, [pc, #212]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	099b      	lsrs	r3, r3, #6
 80033aa:	2200      	movs	r2, #0
 80033ac:	613b      	str	r3, [r7, #16]
 80033ae:	617a      	str	r2, [r7, #20]
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033b6:	f04f 0b00 	mov.w	fp, #0
 80033ba:	4652      	mov	r2, sl
 80033bc:	465b      	mov	r3, fp
 80033be:	f04f 0000 	mov.w	r0, #0
 80033c2:	f04f 0100 	mov.w	r1, #0
 80033c6:	0159      	lsls	r1, r3, #5
 80033c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033cc:	0150      	lsls	r0, r2, #5
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	ebb2 080a 	subs.w	r8, r2, sl
 80033d6:	eb63 090b 	sbc.w	r9, r3, fp
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	f04f 0300 	mov.w	r3, #0
 80033e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80033ee:	ebb2 0408 	subs.w	r4, r2, r8
 80033f2:	eb63 0509 	sbc.w	r5, r3, r9
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	00eb      	lsls	r3, r5, #3
 8003400:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003404:	00e2      	lsls	r2, r4, #3
 8003406:	4614      	mov	r4, r2
 8003408:	461d      	mov	r5, r3
 800340a:	eb14 030a 	adds.w	r3, r4, sl
 800340e:	603b      	str	r3, [r7, #0]
 8003410:	eb45 030b 	adc.w	r3, r5, fp
 8003414:	607b      	str	r3, [r7, #4]
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003422:	4629      	mov	r1, r5
 8003424:	028b      	lsls	r3, r1, #10
 8003426:	4621      	mov	r1, r4
 8003428:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800342c:	4621      	mov	r1, r4
 800342e:	028a      	lsls	r2, r1, #10
 8003430:	4610      	mov	r0, r2
 8003432:	4619      	mov	r1, r3
 8003434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003436:	2200      	movs	r2, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	60fa      	str	r2, [r7, #12]
 800343c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003440:	f7fd fbb2 	bl	8000ba8 <__aeabi_uldivmod>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4613      	mov	r3, r2
 800344a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800344c:	4b0b      	ldr	r3, [pc, #44]	@ (800347c <HAL_RCC_GetSysClockFreq+0x180>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	0c1b      	lsrs	r3, r3, #16
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	3301      	adds	r3, #1
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800345c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800345e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003460:	fbb2 f3f3 	udiv	r3, r2, r3
 8003464:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003466:	e002      	b.n	800346e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003468:	4b05      	ldr	r3, [pc, #20]	@ (8003480 <HAL_RCC_GetSysClockFreq+0x184>)
 800346a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800346c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800346e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003470:	4618      	mov	r0, r3
 8003472:	3740      	adds	r7, #64	@ 0x40
 8003474:	46bd      	mov	sp, r7
 8003476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800347a:	bf00      	nop
 800347c:	40023800 	.word	0x40023800
 8003480:	00f42400 	.word	0x00f42400
 8003484:	017d7840 	.word	0x017d7840

08003488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800348c:	4b03      	ldr	r3, [pc, #12]	@ (800349c <HAL_RCC_GetHCLKFreq+0x14>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	20000000 	.word	0x20000000

080034a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034a4:	f7ff fff0 	bl	8003488 <HAL_RCC_GetHCLKFreq>
 80034a8:	4602      	mov	r2, r0
 80034aa:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	0a9b      	lsrs	r3, r3, #10
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	4903      	ldr	r1, [pc, #12]	@ (80034c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034b6:	5ccb      	ldrb	r3, [r1, r3]
 80034b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034bc:	4618      	mov	r0, r3
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40023800 	.word	0x40023800
 80034c4:	08006e98 	.word	0x08006e98

080034c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034cc:	f7ff ffdc 	bl	8003488 <HAL_RCC_GetHCLKFreq>
 80034d0:	4602      	mov	r2, r0
 80034d2:	4b05      	ldr	r3, [pc, #20]	@ (80034e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	0b5b      	lsrs	r3, r3, #13
 80034d8:	f003 0307 	and.w	r3, r3, #7
 80034dc:	4903      	ldr	r1, [pc, #12]	@ (80034ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80034de:	5ccb      	ldrb	r3, [r1, r3]
 80034e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40023800 	.word	0x40023800
 80034ec:	08006e98 	.word	0x08006e98

080034f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e041      	b.n	8003586 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d106      	bne.n	800351c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fe f9d4 	bl	80018c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	3304      	adds	r3, #4
 800352c:	4619      	mov	r1, r3
 800352e:	4610      	mov	r0, r2
 8003530:	f000 fa5e 	bl	80039f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
	...

08003590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <HAL_TIM_PWM_Start+0x24>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	bf14      	ite	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	2300      	moveq	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	e022      	b.n	80035fa <HAL_TIM_PWM_Start+0x6a>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	2b04      	cmp	r3, #4
 80035b8:	d109      	bne.n	80035ce <HAL_TIM_PWM_Start+0x3e>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	bf14      	ite	ne
 80035c6:	2301      	movne	r3, #1
 80035c8:	2300      	moveq	r3, #0
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	e015      	b.n	80035fa <HAL_TIM_PWM_Start+0x6a>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b08      	cmp	r3, #8
 80035d2:	d109      	bne.n	80035e8 <HAL_TIM_PWM_Start+0x58>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b01      	cmp	r3, #1
 80035de:	bf14      	ite	ne
 80035e0:	2301      	movne	r3, #1
 80035e2:	2300      	moveq	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	e008      	b.n	80035fa <HAL_TIM_PWM_Start+0x6a>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	bf14      	ite	ne
 80035f4:	2301      	movne	r3, #1
 80035f6:	2300      	moveq	r3, #0
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e07c      	b.n	80036fc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d104      	bne.n	8003612 <HAL_TIM_PWM_Start+0x82>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003610:	e013      	b.n	800363a <HAL_TIM_PWM_Start+0xaa>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b04      	cmp	r3, #4
 8003616:	d104      	bne.n	8003622 <HAL_TIM_PWM_Start+0x92>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2202      	movs	r2, #2
 800361c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003620:	e00b      	b.n	800363a <HAL_TIM_PWM_Start+0xaa>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	2b08      	cmp	r3, #8
 8003626:	d104      	bne.n	8003632 <HAL_TIM_PWM_Start+0xa2>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003630:	e003      	b.n	800363a <HAL_TIM_PWM_Start+0xaa>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2202      	movs	r2, #2
 8003636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2201      	movs	r2, #1
 8003640:	6839      	ldr	r1, [r7, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f000 fc30 	bl	8003ea8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a2d      	ldr	r2, [pc, #180]	@ (8003704 <HAL_TIM_PWM_Start+0x174>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d004      	beq.n	800365c <HAL_TIM_PWM_Start+0xcc>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a2c      	ldr	r2, [pc, #176]	@ (8003708 <HAL_TIM_PWM_Start+0x178>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d101      	bne.n	8003660 <HAL_TIM_PWM_Start+0xd0>
 800365c:	2301      	movs	r3, #1
 800365e:	e000      	b.n	8003662 <HAL_TIM_PWM_Start+0xd2>
 8003660:	2300      	movs	r3, #0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d007      	beq.n	8003676 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003674:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <HAL_TIM_PWM_Start+0x174>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d022      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003688:	d01d      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1f      	ldr	r2, [pc, #124]	@ (800370c <HAL_TIM_PWM_Start+0x17c>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d018      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a1d      	ldr	r2, [pc, #116]	@ (8003710 <HAL_TIM_PWM_Start+0x180>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d013      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003714 <HAL_TIM_PWM_Start+0x184>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d00e      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a16      	ldr	r2, [pc, #88]	@ (8003708 <HAL_TIM_PWM_Start+0x178>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d009      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a18      	ldr	r2, [pc, #96]	@ (8003718 <HAL_TIM_PWM_Start+0x188>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d004      	beq.n	80036c6 <HAL_TIM_PWM_Start+0x136>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a16      	ldr	r2, [pc, #88]	@ (800371c <HAL_TIM_PWM_Start+0x18c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d111      	bne.n	80036ea <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b06      	cmp	r3, #6
 80036d6:	d010      	beq.n	80036fa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e8:	e007      	b.n	80036fa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 0201 	orr.w	r2, r2, #1
 80036f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40010000 	.word	0x40010000
 8003708:	40010400 	.word	0x40010400
 800370c:	40000400 	.word	0x40000400
 8003710:	40000800 	.word	0x40000800
 8003714:	40000c00 	.word	0x40000c00
 8003718:	40014000 	.word	0x40014000
 800371c:	40001800 	.word	0x40001800

08003720 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d101      	bne.n	8003734 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e097      	b.n	8003864 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d106      	bne.n	800374e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7fd ffb3 	bl	80016b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2202      	movs	r2, #2
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003764:	f023 0307 	bic.w	r3, r3, #7
 8003768:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3304      	adds	r3, #4
 8003772:	4619      	mov	r1, r3
 8003774:	4610      	mov	r0, r2
 8003776:	f000 f93b 	bl	80039f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	4313      	orrs	r3, r2
 800379a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a2:	f023 0303 	bic.w	r3, r3, #3
 80037a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	4313      	orrs	r3, r2
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80037c0:	f023 030c 	bic.w	r3, r3, #12
 80037c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	021b      	lsls	r3, r3, #8
 80037dc:	4313      	orrs	r3, r2
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	011a      	lsls	r2, r3, #4
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	031b      	lsls	r3, r3, #12
 80037f0:	4313      	orrs	r3, r2
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80037fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003806:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	011b      	lsls	r3, r3, #4
 8003812:	4313      	orrs	r3, r2
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003882:	2b01      	cmp	r3, #1
 8003884:	d101      	bne.n	800388a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003886:	2302      	movs	r3, #2
 8003888:	e0ae      	b.n	80039e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	f200 809f 	bhi.w	80039d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800389a:	a201      	add	r2, pc, #4	@ (adr r2, 80038a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800389c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	080039d9 	.word	0x080039d9
 80038a8:	080039d9 	.word	0x080039d9
 80038ac:	080039d9 	.word	0x080039d9
 80038b0:	08003915 	.word	0x08003915
 80038b4:	080039d9 	.word	0x080039d9
 80038b8:	080039d9 	.word	0x080039d9
 80038bc:	080039d9 	.word	0x080039d9
 80038c0:	08003957 	.word	0x08003957
 80038c4:	080039d9 	.word	0x080039d9
 80038c8:	080039d9 	.word	0x080039d9
 80038cc:	080039d9 	.word	0x080039d9
 80038d0:	08003997 	.word	0x08003997
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68b9      	ldr	r1, [r7, #8]
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 f934 	bl	8003b48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699a      	ldr	r2, [r3, #24]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 0208 	orr.w	r2, r2, #8
 80038ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	699a      	ldr	r2, [r3, #24]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0204 	bic.w	r2, r2, #4
 80038fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6999      	ldr	r1, [r3, #24]
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	619a      	str	r2, [r3, #24]
      break;
 8003912:	e064      	b.n	80039de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68b9      	ldr	r1, [r7, #8]
 800391a:	4618      	mov	r0, r3
 800391c:	f000 f984 	bl	8003c28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699a      	ldr	r2, [r3, #24]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800392e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800393e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6999      	ldr	r1, [r3, #24]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	021a      	lsls	r2, r3, #8
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	619a      	str	r2, [r3, #24]
      break;
 8003954:	e043      	b.n	80039de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68b9      	ldr	r1, [r7, #8]
 800395c:	4618      	mov	r0, r3
 800395e:	f000 f9d9 	bl	8003d14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	69da      	ldr	r2, [r3, #28]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f042 0208 	orr.w	r2, r2, #8
 8003970:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	69da      	ldr	r2, [r3, #28]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0204 	bic.w	r2, r2, #4
 8003980:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69d9      	ldr	r1, [r3, #28]
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	691a      	ldr	r2, [r3, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	61da      	str	r2, [r3, #28]
      break;
 8003994:	e023      	b.n	80039de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68b9      	ldr	r1, [r7, #8]
 800399c:	4618      	mov	r0, r3
 800399e:	f000 fa2d 	bl	8003dfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	69da      	ldr	r2, [r3, #28]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69da      	ldr	r2, [r3, #28]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69d9      	ldr	r1, [r3, #28]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	021a      	lsls	r2, r3, #8
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	61da      	str	r2, [r3, #28]
      break;
 80039d6:	e002      	b.n	80039de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	75fb      	strb	r3, [r7, #23]
      break;
 80039dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a46      	ldr	r2, [pc, #280]	@ (8003b1c <TIM_Base_SetConfig+0x12c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d013      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a0e:	d00f      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a43      	ldr	r2, [pc, #268]	@ (8003b20 <TIM_Base_SetConfig+0x130>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d00b      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a42      	ldr	r2, [pc, #264]	@ (8003b24 <TIM_Base_SetConfig+0x134>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d007      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a41      	ldr	r2, [pc, #260]	@ (8003b28 <TIM_Base_SetConfig+0x138>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d003      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a40      	ldr	r2, [pc, #256]	@ (8003b2c <TIM_Base_SetConfig+0x13c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d108      	bne.n	8003a42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a35      	ldr	r2, [pc, #212]	@ (8003b1c <TIM_Base_SetConfig+0x12c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d02b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a50:	d027      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a32      	ldr	r2, [pc, #200]	@ (8003b20 <TIM_Base_SetConfig+0x130>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d023      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a31      	ldr	r2, [pc, #196]	@ (8003b24 <TIM_Base_SetConfig+0x134>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d01f      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a30      	ldr	r2, [pc, #192]	@ (8003b28 <TIM_Base_SetConfig+0x138>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d01b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a2f      	ldr	r2, [pc, #188]	@ (8003b2c <TIM_Base_SetConfig+0x13c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d017      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a2e      	ldr	r2, [pc, #184]	@ (8003b30 <TIM_Base_SetConfig+0x140>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d013      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003b34 <TIM_Base_SetConfig+0x144>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00f      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a2c      	ldr	r2, [pc, #176]	@ (8003b38 <TIM_Base_SetConfig+0x148>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d00b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8003b3c <TIM_Base_SetConfig+0x14c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d007      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a2a      	ldr	r2, [pc, #168]	@ (8003b40 <TIM_Base_SetConfig+0x150>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d003      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a29      	ldr	r2, [pc, #164]	@ (8003b44 <TIM_Base_SetConfig+0x154>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d108      	bne.n	8003ab4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a10      	ldr	r2, [pc, #64]	@ (8003b1c <TIM_Base_SetConfig+0x12c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d003      	beq.n	8003ae8 <TIM_Base_SetConfig+0xf8>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a12      	ldr	r2, [pc, #72]	@ (8003b2c <TIM_Base_SetConfig+0x13c>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d103      	bne.n	8003af0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d105      	bne.n	8003b0e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f023 0201 	bic.w	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	611a      	str	r2, [r3, #16]
  }
}
 8003b0e:	bf00      	nop
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40010000 	.word	0x40010000
 8003b20:	40000400 	.word	0x40000400
 8003b24:	40000800 	.word	0x40000800
 8003b28:	40000c00 	.word	0x40000c00
 8003b2c:	40010400 	.word	0x40010400
 8003b30:	40014000 	.word	0x40014000
 8003b34:	40014400 	.word	0x40014400
 8003b38:	40014800 	.word	0x40014800
 8003b3c:	40001800 	.word	0x40001800
 8003b40:	40001c00 	.word	0x40001c00
 8003b44:	40002000 	.word	0x40002000

08003b48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f023 0201 	bic.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0303 	bic.w	r3, r3, #3
 8003b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f023 0302 	bic.w	r3, r3, #2
 8003b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a20      	ldr	r2, [pc, #128]	@ (8003c20 <TIM_OC1_SetConfig+0xd8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d003      	beq.n	8003bac <TIM_OC1_SetConfig+0x64>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8003c24 <TIM_OC1_SetConfig+0xdc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d10c      	bne.n	8003bc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f023 0308 	bic.w	r3, r3, #8
 8003bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	f023 0304 	bic.w	r3, r3, #4
 8003bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a15      	ldr	r2, [pc, #84]	@ (8003c20 <TIM_OC1_SetConfig+0xd8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d003      	beq.n	8003bd6 <TIM_OC1_SetConfig+0x8e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a14      	ldr	r2, [pc, #80]	@ (8003c24 <TIM_OC1_SetConfig+0xdc>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d111      	bne.n	8003bfa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	621a      	str	r2, [r3, #32]
}
 8003c14:	bf00      	nop
 8003c16:	371c      	adds	r7, #28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	40010000 	.word	0x40010000
 8003c24:	40010400 	.word	0x40010400

08003c28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	f023 0210 	bic.w	r2, r3, #16
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	021b      	lsls	r3, r3, #8
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f023 0320 	bic.w	r3, r3, #32
 8003c72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a22      	ldr	r2, [pc, #136]	@ (8003d0c <TIM_OC2_SetConfig+0xe4>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <TIM_OC2_SetConfig+0x68>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a21      	ldr	r2, [pc, #132]	@ (8003d10 <TIM_OC2_SetConfig+0xe8>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d10d      	bne.n	8003cac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003caa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a17      	ldr	r2, [pc, #92]	@ (8003d0c <TIM_OC2_SetConfig+0xe4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d003      	beq.n	8003cbc <TIM_OC2_SetConfig+0x94>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a16      	ldr	r2, [pc, #88]	@ (8003d10 <TIM_OC2_SetConfig+0xe8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d113      	bne.n	8003ce4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003cca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	621a      	str	r2, [r3, #32]
}
 8003cfe:	bf00      	nop
 8003d00:	371c      	adds	r7, #28
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	40010400 	.word	0x40010400

08003d14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f023 0303 	bic.w	r3, r3, #3
 8003d4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a21      	ldr	r2, [pc, #132]	@ (8003df4 <TIM_OC3_SetConfig+0xe0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d003      	beq.n	8003d7a <TIM_OC3_SetConfig+0x66>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a20      	ldr	r2, [pc, #128]	@ (8003df8 <TIM_OC3_SetConfig+0xe4>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d10d      	bne.n	8003d96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	021b      	lsls	r3, r3, #8
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a16      	ldr	r2, [pc, #88]	@ (8003df4 <TIM_OC3_SetConfig+0xe0>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d003      	beq.n	8003da6 <TIM_OC3_SetConfig+0x92>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a15      	ldr	r2, [pc, #84]	@ (8003df8 <TIM_OC3_SetConfig+0xe4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d113      	bne.n	8003dce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003dac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003db4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	621a      	str	r2, [r3, #32]
}
 8003de8:	bf00      	nop
 8003dea:	371c      	adds	r7, #28
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	40010000 	.word	0x40010000
 8003df8:	40010400 	.word	0x40010400

08003dfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	021b      	lsls	r3, r3, #8
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	031b      	lsls	r3, r3, #12
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a12      	ldr	r2, [pc, #72]	@ (8003ea0 <TIM_OC4_SetConfig+0xa4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d003      	beq.n	8003e64 <TIM_OC4_SetConfig+0x68>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a11      	ldr	r2, [pc, #68]	@ (8003ea4 <TIM_OC4_SetConfig+0xa8>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d109      	bne.n	8003e78 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	019b      	lsls	r3, r3, #6
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	621a      	str	r2, [r3, #32]
}
 8003e92:	bf00      	nop
 8003e94:	371c      	adds	r7, #28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	40010000 	.word	0x40010000
 8003ea4:	40010400 	.word	0x40010400

08003ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f003 031f 	and.w	r3, r3, #31
 8003eba:	2201      	movs	r2, #1
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a1a      	ldr	r2, [r3, #32]
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a1a      	ldr	r2, [r3, #32]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	f003 031f 	and.w	r3, r3, #31
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	621a      	str	r2, [r3, #32]
}
 8003ee6:	bf00      	nop
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
	...

08003ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e05a      	b.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a21      	ldr	r2, [pc, #132]	@ (8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d022      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f58:	d01d      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d018      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a1a      	ldr	r2, [pc, #104]	@ (8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d00e      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a18      	ldr	r2, [pc, #96]	@ (8003fe0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d009      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a17      	ldr	r2, [pc, #92]	@ (8003fe4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d004      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a15      	ldr	r2, [pc, #84]	@ (8003fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d10c      	bne.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40000400 	.word	0x40000400
 8003fd8:	40000800 	.word	0x40000800
 8003fdc:	40000c00 	.word	0x40000c00
 8003fe0:	40010400 	.word	0x40010400
 8003fe4:	40014000 	.word	0x40014000
 8003fe8:	40001800 	.word	0x40001800

08003fec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e042      	b.n	8004084 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d106      	bne.n	8004018 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fd fcb2 	bl	800197c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2224      	movs	r2, #36	@ 0x24
 800401c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800402e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f000 f82b 	bl	800408c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	691a      	ldr	r2, [r3, #16]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004044:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695a      	ldr	r2, [r3, #20]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004054:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004064:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2220      	movs	r2, #32
 8004078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800408c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004090:	b0c0      	sub	sp, #256	@ 0x100
 8004092:	af00      	add	r7, sp, #0
 8004094:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80040a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a8:	68d9      	ldr	r1, [r3, #12]
 80040aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	ea40 0301 	orr.w	r3, r0, r1
 80040b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	431a      	orrs	r2, r3
 80040c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	431a      	orrs	r2, r3
 80040cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80040e4:	f021 010c 	bic.w	r1, r1, #12
 80040e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80040f2:	430b      	orrs	r3, r1
 80040f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004106:	6999      	ldr	r1, [r3, #24]
 8004108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	ea40 0301 	orr.w	r3, r0, r1
 8004112:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	4b8f      	ldr	r3, [pc, #572]	@ (8004358 <UART_SetConfig+0x2cc>)
 800411c:	429a      	cmp	r2, r3
 800411e:	d005      	beq.n	800412c <UART_SetConfig+0xa0>
 8004120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	4b8d      	ldr	r3, [pc, #564]	@ (800435c <UART_SetConfig+0x2d0>)
 8004128:	429a      	cmp	r2, r3
 800412a:	d104      	bne.n	8004136 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800412c:	f7ff f9cc 	bl	80034c8 <HAL_RCC_GetPCLK2Freq>
 8004130:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004134:	e003      	b.n	800413e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004136:	f7ff f9b3 	bl	80034a0 <HAL_RCC_GetPCLK1Freq>
 800413a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004148:	f040 810c 	bne.w	8004364 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800414c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004150:	2200      	movs	r2, #0
 8004152:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004156:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800415a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800415e:	4622      	mov	r2, r4
 8004160:	462b      	mov	r3, r5
 8004162:	1891      	adds	r1, r2, r2
 8004164:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004166:	415b      	adcs	r3, r3
 8004168:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800416a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800416e:	4621      	mov	r1, r4
 8004170:	eb12 0801 	adds.w	r8, r2, r1
 8004174:	4629      	mov	r1, r5
 8004176:	eb43 0901 	adc.w	r9, r3, r1
 800417a:	f04f 0200 	mov.w	r2, #0
 800417e:	f04f 0300 	mov.w	r3, #0
 8004182:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004186:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800418a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800418e:	4690      	mov	r8, r2
 8004190:	4699      	mov	r9, r3
 8004192:	4623      	mov	r3, r4
 8004194:	eb18 0303 	adds.w	r3, r8, r3
 8004198:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800419c:	462b      	mov	r3, r5
 800419e:	eb49 0303 	adc.w	r3, r9, r3
 80041a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80041a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80041b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80041b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80041ba:	460b      	mov	r3, r1
 80041bc:	18db      	adds	r3, r3, r3
 80041be:	653b      	str	r3, [r7, #80]	@ 0x50
 80041c0:	4613      	mov	r3, r2
 80041c2:	eb42 0303 	adc.w	r3, r2, r3
 80041c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80041c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80041cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80041d0:	f7fc fcea 	bl	8000ba8 <__aeabi_uldivmod>
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	4b61      	ldr	r3, [pc, #388]	@ (8004360 <UART_SetConfig+0x2d4>)
 80041da:	fba3 2302 	umull	r2, r3, r3, r2
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	011c      	lsls	r4, r3, #4
 80041e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041e6:	2200      	movs	r2, #0
 80041e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80041f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80041f4:	4642      	mov	r2, r8
 80041f6:	464b      	mov	r3, r9
 80041f8:	1891      	adds	r1, r2, r2
 80041fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041fc:	415b      	adcs	r3, r3
 80041fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004200:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004204:	4641      	mov	r1, r8
 8004206:	eb12 0a01 	adds.w	sl, r2, r1
 800420a:	4649      	mov	r1, r9
 800420c:	eb43 0b01 	adc.w	fp, r3, r1
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800421c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004220:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004224:	4692      	mov	sl, r2
 8004226:	469b      	mov	fp, r3
 8004228:	4643      	mov	r3, r8
 800422a:	eb1a 0303 	adds.w	r3, sl, r3
 800422e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004232:	464b      	mov	r3, r9
 8004234:	eb4b 0303 	adc.w	r3, fp, r3
 8004238:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800423c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004248:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800424c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004250:	460b      	mov	r3, r1
 8004252:	18db      	adds	r3, r3, r3
 8004254:	643b      	str	r3, [r7, #64]	@ 0x40
 8004256:	4613      	mov	r3, r2
 8004258:	eb42 0303 	adc.w	r3, r2, r3
 800425c:	647b      	str	r3, [r7, #68]	@ 0x44
 800425e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004262:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004266:	f7fc fc9f 	bl	8000ba8 <__aeabi_uldivmod>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	4611      	mov	r1, r2
 8004270:	4b3b      	ldr	r3, [pc, #236]	@ (8004360 <UART_SetConfig+0x2d4>)
 8004272:	fba3 2301 	umull	r2, r3, r3, r1
 8004276:	095b      	lsrs	r3, r3, #5
 8004278:	2264      	movs	r2, #100	@ 0x64
 800427a:	fb02 f303 	mul.w	r3, r2, r3
 800427e:	1acb      	subs	r3, r1, r3
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004286:	4b36      	ldr	r3, [pc, #216]	@ (8004360 <UART_SetConfig+0x2d4>)
 8004288:	fba3 2302 	umull	r2, r3, r3, r2
 800428c:	095b      	lsrs	r3, r3, #5
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004294:	441c      	add	r4, r3
 8004296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800429a:	2200      	movs	r2, #0
 800429c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80042a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80042a8:	4642      	mov	r2, r8
 80042aa:	464b      	mov	r3, r9
 80042ac:	1891      	adds	r1, r2, r2
 80042ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80042b0:	415b      	adcs	r3, r3
 80042b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80042b8:	4641      	mov	r1, r8
 80042ba:	1851      	adds	r1, r2, r1
 80042bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80042be:	4649      	mov	r1, r9
 80042c0:	414b      	adcs	r3, r1
 80042c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80042c4:	f04f 0200 	mov.w	r2, #0
 80042c8:	f04f 0300 	mov.w	r3, #0
 80042cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80042d0:	4659      	mov	r1, fp
 80042d2:	00cb      	lsls	r3, r1, #3
 80042d4:	4651      	mov	r1, sl
 80042d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042da:	4651      	mov	r1, sl
 80042dc:	00ca      	lsls	r2, r1, #3
 80042de:	4610      	mov	r0, r2
 80042e0:	4619      	mov	r1, r3
 80042e2:	4603      	mov	r3, r0
 80042e4:	4642      	mov	r2, r8
 80042e6:	189b      	adds	r3, r3, r2
 80042e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042ec:	464b      	mov	r3, r9
 80042ee:	460a      	mov	r2, r1
 80042f0:	eb42 0303 	adc.w	r3, r2, r3
 80042f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004304:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004308:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800430c:	460b      	mov	r3, r1
 800430e:	18db      	adds	r3, r3, r3
 8004310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004312:	4613      	mov	r3, r2
 8004314:	eb42 0303 	adc.w	r3, r2, r3
 8004318:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800431a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800431e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004322:	f7fc fc41 	bl	8000ba8 <__aeabi_uldivmod>
 8004326:	4602      	mov	r2, r0
 8004328:	460b      	mov	r3, r1
 800432a:	4b0d      	ldr	r3, [pc, #52]	@ (8004360 <UART_SetConfig+0x2d4>)
 800432c:	fba3 1302 	umull	r1, r3, r3, r2
 8004330:	095b      	lsrs	r3, r3, #5
 8004332:	2164      	movs	r1, #100	@ 0x64
 8004334:	fb01 f303 	mul.w	r3, r1, r3
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	3332      	adds	r3, #50	@ 0x32
 800433e:	4a08      	ldr	r2, [pc, #32]	@ (8004360 <UART_SetConfig+0x2d4>)
 8004340:	fba2 2303 	umull	r2, r3, r2, r3
 8004344:	095b      	lsrs	r3, r3, #5
 8004346:	f003 0207 	and.w	r2, r3, #7
 800434a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4422      	add	r2, r4
 8004352:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004354:	e106      	b.n	8004564 <UART_SetConfig+0x4d8>
 8004356:	bf00      	nop
 8004358:	40011000 	.word	0x40011000
 800435c:	40011400 	.word	0x40011400
 8004360:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004364:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004368:	2200      	movs	r2, #0
 800436a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800436e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004372:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004376:	4642      	mov	r2, r8
 8004378:	464b      	mov	r3, r9
 800437a:	1891      	adds	r1, r2, r2
 800437c:	6239      	str	r1, [r7, #32]
 800437e:	415b      	adcs	r3, r3
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
 8004382:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004386:	4641      	mov	r1, r8
 8004388:	1854      	adds	r4, r2, r1
 800438a:	4649      	mov	r1, r9
 800438c:	eb43 0501 	adc.w	r5, r3, r1
 8004390:	f04f 0200 	mov.w	r2, #0
 8004394:	f04f 0300 	mov.w	r3, #0
 8004398:	00eb      	lsls	r3, r5, #3
 800439a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800439e:	00e2      	lsls	r2, r4, #3
 80043a0:	4614      	mov	r4, r2
 80043a2:	461d      	mov	r5, r3
 80043a4:	4643      	mov	r3, r8
 80043a6:	18e3      	adds	r3, r4, r3
 80043a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80043ac:	464b      	mov	r3, r9
 80043ae:	eb45 0303 	adc.w	r3, r5, r3
 80043b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	f04f 0300 	mov.w	r3, #0
 80043ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80043d2:	4629      	mov	r1, r5
 80043d4:	008b      	lsls	r3, r1, #2
 80043d6:	4621      	mov	r1, r4
 80043d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043dc:	4621      	mov	r1, r4
 80043de:	008a      	lsls	r2, r1, #2
 80043e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80043e4:	f7fc fbe0 	bl	8000ba8 <__aeabi_uldivmod>
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	4b60      	ldr	r3, [pc, #384]	@ (8004570 <UART_SetConfig+0x4e4>)
 80043ee:	fba3 2302 	umull	r2, r3, r3, r2
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	011c      	lsls	r4, r3, #4
 80043f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043fa:	2200      	movs	r2, #0
 80043fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004400:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004404:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004408:	4642      	mov	r2, r8
 800440a:	464b      	mov	r3, r9
 800440c:	1891      	adds	r1, r2, r2
 800440e:	61b9      	str	r1, [r7, #24]
 8004410:	415b      	adcs	r3, r3
 8004412:	61fb      	str	r3, [r7, #28]
 8004414:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004418:	4641      	mov	r1, r8
 800441a:	1851      	adds	r1, r2, r1
 800441c:	6139      	str	r1, [r7, #16]
 800441e:	4649      	mov	r1, r9
 8004420:	414b      	adcs	r3, r1
 8004422:	617b      	str	r3, [r7, #20]
 8004424:	f04f 0200 	mov.w	r2, #0
 8004428:	f04f 0300 	mov.w	r3, #0
 800442c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004430:	4659      	mov	r1, fp
 8004432:	00cb      	lsls	r3, r1, #3
 8004434:	4651      	mov	r1, sl
 8004436:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800443a:	4651      	mov	r1, sl
 800443c:	00ca      	lsls	r2, r1, #3
 800443e:	4610      	mov	r0, r2
 8004440:	4619      	mov	r1, r3
 8004442:	4603      	mov	r3, r0
 8004444:	4642      	mov	r2, r8
 8004446:	189b      	adds	r3, r3, r2
 8004448:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800444c:	464b      	mov	r3, r9
 800444e:	460a      	mov	r2, r1
 8004450:	eb42 0303 	adc.w	r3, r2, r3
 8004454:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004462:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004464:	f04f 0200 	mov.w	r2, #0
 8004468:	f04f 0300 	mov.w	r3, #0
 800446c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004470:	4649      	mov	r1, r9
 8004472:	008b      	lsls	r3, r1, #2
 8004474:	4641      	mov	r1, r8
 8004476:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800447a:	4641      	mov	r1, r8
 800447c:	008a      	lsls	r2, r1, #2
 800447e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004482:	f7fc fb91 	bl	8000ba8 <__aeabi_uldivmod>
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	4611      	mov	r1, r2
 800448c:	4b38      	ldr	r3, [pc, #224]	@ (8004570 <UART_SetConfig+0x4e4>)
 800448e:	fba3 2301 	umull	r2, r3, r3, r1
 8004492:	095b      	lsrs	r3, r3, #5
 8004494:	2264      	movs	r2, #100	@ 0x64
 8004496:	fb02 f303 	mul.w	r3, r2, r3
 800449a:	1acb      	subs	r3, r1, r3
 800449c:	011b      	lsls	r3, r3, #4
 800449e:	3332      	adds	r3, #50	@ 0x32
 80044a0:	4a33      	ldr	r2, [pc, #204]	@ (8004570 <UART_SetConfig+0x4e4>)
 80044a2:	fba2 2303 	umull	r2, r3, r2, r3
 80044a6:	095b      	lsrs	r3, r3, #5
 80044a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044ac:	441c      	add	r4, r3
 80044ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044b2:	2200      	movs	r2, #0
 80044b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80044b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80044b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80044bc:	4642      	mov	r2, r8
 80044be:	464b      	mov	r3, r9
 80044c0:	1891      	adds	r1, r2, r2
 80044c2:	60b9      	str	r1, [r7, #8]
 80044c4:	415b      	adcs	r3, r3
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044cc:	4641      	mov	r1, r8
 80044ce:	1851      	adds	r1, r2, r1
 80044d0:	6039      	str	r1, [r7, #0]
 80044d2:	4649      	mov	r1, r9
 80044d4:	414b      	adcs	r3, r1
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	f04f 0300 	mov.w	r3, #0
 80044e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044e4:	4659      	mov	r1, fp
 80044e6:	00cb      	lsls	r3, r1, #3
 80044e8:	4651      	mov	r1, sl
 80044ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ee:	4651      	mov	r1, sl
 80044f0:	00ca      	lsls	r2, r1, #3
 80044f2:	4610      	mov	r0, r2
 80044f4:	4619      	mov	r1, r3
 80044f6:	4603      	mov	r3, r0
 80044f8:	4642      	mov	r2, r8
 80044fa:	189b      	adds	r3, r3, r2
 80044fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044fe:	464b      	mov	r3, r9
 8004500:	460a      	mov	r2, r1
 8004502:	eb42 0303 	adc.w	r3, r2, r3
 8004506:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	663b      	str	r3, [r7, #96]	@ 0x60
 8004512:	667a      	str	r2, [r7, #100]	@ 0x64
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004520:	4649      	mov	r1, r9
 8004522:	008b      	lsls	r3, r1, #2
 8004524:	4641      	mov	r1, r8
 8004526:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800452a:	4641      	mov	r1, r8
 800452c:	008a      	lsls	r2, r1, #2
 800452e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004532:	f7fc fb39 	bl	8000ba8 <__aeabi_uldivmod>
 8004536:	4602      	mov	r2, r0
 8004538:	460b      	mov	r3, r1
 800453a:	4b0d      	ldr	r3, [pc, #52]	@ (8004570 <UART_SetConfig+0x4e4>)
 800453c:	fba3 1302 	umull	r1, r3, r3, r2
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	2164      	movs	r1, #100	@ 0x64
 8004544:	fb01 f303 	mul.w	r3, r1, r3
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	3332      	adds	r3, #50	@ 0x32
 800454e:	4a08      	ldr	r2, [pc, #32]	@ (8004570 <UART_SetConfig+0x4e4>)
 8004550:	fba2 2303 	umull	r2, r3, r2, r3
 8004554:	095b      	lsrs	r3, r3, #5
 8004556:	f003 020f 	and.w	r2, r3, #15
 800455a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4422      	add	r2, r4
 8004562:	609a      	str	r2, [r3, #8]
}
 8004564:	bf00      	nop
 8004566:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800456a:	46bd      	mov	sp, r7
 800456c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004570:	51eb851f 	.word	0x51eb851f

08004574 <__cvt>:
 8004574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004578:	ec57 6b10 	vmov	r6, r7, d0
 800457c:	2f00      	cmp	r7, #0
 800457e:	460c      	mov	r4, r1
 8004580:	4619      	mov	r1, r3
 8004582:	463b      	mov	r3, r7
 8004584:	bfbb      	ittet	lt
 8004586:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800458a:	461f      	movlt	r7, r3
 800458c:	2300      	movge	r3, #0
 800458e:	232d      	movlt	r3, #45	@ 0x2d
 8004590:	700b      	strb	r3, [r1, #0]
 8004592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004594:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004598:	4691      	mov	r9, r2
 800459a:	f023 0820 	bic.w	r8, r3, #32
 800459e:	bfbc      	itt	lt
 80045a0:	4632      	movlt	r2, r6
 80045a2:	4616      	movlt	r6, r2
 80045a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80045a8:	d005      	beq.n	80045b6 <__cvt+0x42>
 80045aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80045ae:	d100      	bne.n	80045b2 <__cvt+0x3e>
 80045b0:	3401      	adds	r4, #1
 80045b2:	2102      	movs	r1, #2
 80045b4:	e000      	b.n	80045b8 <__cvt+0x44>
 80045b6:	2103      	movs	r1, #3
 80045b8:	ab03      	add	r3, sp, #12
 80045ba:	9301      	str	r3, [sp, #4]
 80045bc:	ab02      	add	r3, sp, #8
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	ec47 6b10 	vmov	d0, r6, r7
 80045c4:	4653      	mov	r3, sl
 80045c6:	4622      	mov	r2, r4
 80045c8:	f000 fe3a 	bl	8005240 <_dtoa_r>
 80045cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80045d0:	4605      	mov	r5, r0
 80045d2:	d119      	bne.n	8004608 <__cvt+0x94>
 80045d4:	f019 0f01 	tst.w	r9, #1
 80045d8:	d00e      	beq.n	80045f8 <__cvt+0x84>
 80045da:	eb00 0904 	add.w	r9, r0, r4
 80045de:	2200      	movs	r2, #0
 80045e0:	2300      	movs	r3, #0
 80045e2:	4630      	mov	r0, r6
 80045e4:	4639      	mov	r1, r7
 80045e6:	f7fc fa6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80045ea:	b108      	cbz	r0, 80045f0 <__cvt+0x7c>
 80045ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80045f0:	2230      	movs	r2, #48	@ 0x30
 80045f2:	9b03      	ldr	r3, [sp, #12]
 80045f4:	454b      	cmp	r3, r9
 80045f6:	d31e      	bcc.n	8004636 <__cvt+0xc2>
 80045f8:	9b03      	ldr	r3, [sp, #12]
 80045fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80045fc:	1b5b      	subs	r3, r3, r5
 80045fe:	4628      	mov	r0, r5
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	b004      	add	sp, #16
 8004604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800460c:	eb00 0904 	add.w	r9, r0, r4
 8004610:	d1e5      	bne.n	80045de <__cvt+0x6a>
 8004612:	7803      	ldrb	r3, [r0, #0]
 8004614:	2b30      	cmp	r3, #48	@ 0x30
 8004616:	d10a      	bne.n	800462e <__cvt+0xba>
 8004618:	2200      	movs	r2, #0
 800461a:	2300      	movs	r3, #0
 800461c:	4630      	mov	r0, r6
 800461e:	4639      	mov	r1, r7
 8004620:	f7fc fa52 	bl	8000ac8 <__aeabi_dcmpeq>
 8004624:	b918      	cbnz	r0, 800462e <__cvt+0xba>
 8004626:	f1c4 0401 	rsb	r4, r4, #1
 800462a:	f8ca 4000 	str.w	r4, [sl]
 800462e:	f8da 3000 	ldr.w	r3, [sl]
 8004632:	4499      	add	r9, r3
 8004634:	e7d3      	b.n	80045de <__cvt+0x6a>
 8004636:	1c59      	adds	r1, r3, #1
 8004638:	9103      	str	r1, [sp, #12]
 800463a:	701a      	strb	r2, [r3, #0]
 800463c:	e7d9      	b.n	80045f2 <__cvt+0x7e>

0800463e <__exponent>:
 800463e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004640:	2900      	cmp	r1, #0
 8004642:	bfba      	itte	lt
 8004644:	4249      	neglt	r1, r1
 8004646:	232d      	movlt	r3, #45	@ 0x2d
 8004648:	232b      	movge	r3, #43	@ 0x2b
 800464a:	2909      	cmp	r1, #9
 800464c:	7002      	strb	r2, [r0, #0]
 800464e:	7043      	strb	r3, [r0, #1]
 8004650:	dd29      	ble.n	80046a6 <__exponent+0x68>
 8004652:	f10d 0307 	add.w	r3, sp, #7
 8004656:	461d      	mov	r5, r3
 8004658:	270a      	movs	r7, #10
 800465a:	461a      	mov	r2, r3
 800465c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004660:	fb07 1416 	mls	r4, r7, r6, r1
 8004664:	3430      	adds	r4, #48	@ 0x30
 8004666:	f802 4c01 	strb.w	r4, [r2, #-1]
 800466a:	460c      	mov	r4, r1
 800466c:	2c63      	cmp	r4, #99	@ 0x63
 800466e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004672:	4631      	mov	r1, r6
 8004674:	dcf1      	bgt.n	800465a <__exponent+0x1c>
 8004676:	3130      	adds	r1, #48	@ 0x30
 8004678:	1e94      	subs	r4, r2, #2
 800467a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800467e:	1c41      	adds	r1, r0, #1
 8004680:	4623      	mov	r3, r4
 8004682:	42ab      	cmp	r3, r5
 8004684:	d30a      	bcc.n	800469c <__exponent+0x5e>
 8004686:	f10d 0309 	add.w	r3, sp, #9
 800468a:	1a9b      	subs	r3, r3, r2
 800468c:	42ac      	cmp	r4, r5
 800468e:	bf88      	it	hi
 8004690:	2300      	movhi	r3, #0
 8004692:	3302      	adds	r3, #2
 8004694:	4403      	add	r3, r0
 8004696:	1a18      	subs	r0, r3, r0
 8004698:	b003      	add	sp, #12
 800469a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800469c:	f813 6b01 	ldrb.w	r6, [r3], #1
 80046a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80046a4:	e7ed      	b.n	8004682 <__exponent+0x44>
 80046a6:	2330      	movs	r3, #48	@ 0x30
 80046a8:	3130      	adds	r1, #48	@ 0x30
 80046aa:	7083      	strb	r3, [r0, #2]
 80046ac:	70c1      	strb	r1, [r0, #3]
 80046ae:	1d03      	adds	r3, r0, #4
 80046b0:	e7f1      	b.n	8004696 <__exponent+0x58>
	...

080046b4 <_printf_float>:
 80046b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b8:	b08d      	sub	sp, #52	@ 0x34
 80046ba:	460c      	mov	r4, r1
 80046bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80046c0:	4616      	mov	r6, r2
 80046c2:	461f      	mov	r7, r3
 80046c4:	4605      	mov	r5, r0
 80046c6:	f000 fcbb 	bl	8005040 <_localeconv_r>
 80046ca:	6803      	ldr	r3, [r0, #0]
 80046cc:	9304      	str	r3, [sp, #16]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fb fdce 	bl	8000270 <strlen>
 80046d4:	2300      	movs	r3, #0
 80046d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80046d8:	f8d8 3000 	ldr.w	r3, [r8]
 80046dc:	9005      	str	r0, [sp, #20]
 80046de:	3307      	adds	r3, #7
 80046e0:	f023 0307 	bic.w	r3, r3, #7
 80046e4:	f103 0208 	add.w	r2, r3, #8
 80046e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80046ec:	f8d4 b000 	ldr.w	fp, [r4]
 80046f0:	f8c8 2000 	str.w	r2, [r8]
 80046f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80046f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80046fc:	9307      	str	r3, [sp, #28]
 80046fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8004702:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004706:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800470a:	4b9c      	ldr	r3, [pc, #624]	@ (800497c <_printf_float+0x2c8>)
 800470c:	f04f 32ff 	mov.w	r2, #4294967295
 8004710:	f7fc fa0c 	bl	8000b2c <__aeabi_dcmpun>
 8004714:	bb70      	cbnz	r0, 8004774 <_printf_float+0xc0>
 8004716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800471a:	4b98      	ldr	r3, [pc, #608]	@ (800497c <_printf_float+0x2c8>)
 800471c:	f04f 32ff 	mov.w	r2, #4294967295
 8004720:	f7fc f9e6 	bl	8000af0 <__aeabi_dcmple>
 8004724:	bb30      	cbnz	r0, 8004774 <_printf_float+0xc0>
 8004726:	2200      	movs	r2, #0
 8004728:	2300      	movs	r3, #0
 800472a:	4640      	mov	r0, r8
 800472c:	4649      	mov	r1, r9
 800472e:	f7fc f9d5 	bl	8000adc <__aeabi_dcmplt>
 8004732:	b110      	cbz	r0, 800473a <_printf_float+0x86>
 8004734:	232d      	movs	r3, #45	@ 0x2d
 8004736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800473a:	4a91      	ldr	r2, [pc, #580]	@ (8004980 <_printf_float+0x2cc>)
 800473c:	4b91      	ldr	r3, [pc, #580]	@ (8004984 <_printf_float+0x2d0>)
 800473e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004742:	bf94      	ite	ls
 8004744:	4690      	movls	r8, r2
 8004746:	4698      	movhi	r8, r3
 8004748:	2303      	movs	r3, #3
 800474a:	6123      	str	r3, [r4, #16]
 800474c:	f02b 0304 	bic.w	r3, fp, #4
 8004750:	6023      	str	r3, [r4, #0]
 8004752:	f04f 0900 	mov.w	r9, #0
 8004756:	9700      	str	r7, [sp, #0]
 8004758:	4633      	mov	r3, r6
 800475a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800475c:	4621      	mov	r1, r4
 800475e:	4628      	mov	r0, r5
 8004760:	f000 f9d2 	bl	8004b08 <_printf_common>
 8004764:	3001      	adds	r0, #1
 8004766:	f040 808d 	bne.w	8004884 <_printf_float+0x1d0>
 800476a:	f04f 30ff 	mov.w	r0, #4294967295
 800476e:	b00d      	add	sp, #52	@ 0x34
 8004770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004774:	4642      	mov	r2, r8
 8004776:	464b      	mov	r3, r9
 8004778:	4640      	mov	r0, r8
 800477a:	4649      	mov	r1, r9
 800477c:	f7fc f9d6 	bl	8000b2c <__aeabi_dcmpun>
 8004780:	b140      	cbz	r0, 8004794 <_printf_float+0xe0>
 8004782:	464b      	mov	r3, r9
 8004784:	2b00      	cmp	r3, #0
 8004786:	bfbc      	itt	lt
 8004788:	232d      	movlt	r3, #45	@ 0x2d
 800478a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800478e:	4a7e      	ldr	r2, [pc, #504]	@ (8004988 <_printf_float+0x2d4>)
 8004790:	4b7e      	ldr	r3, [pc, #504]	@ (800498c <_printf_float+0x2d8>)
 8004792:	e7d4      	b.n	800473e <_printf_float+0x8a>
 8004794:	6863      	ldr	r3, [r4, #4]
 8004796:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800479a:	9206      	str	r2, [sp, #24]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	d13b      	bne.n	8004818 <_printf_float+0x164>
 80047a0:	2306      	movs	r3, #6
 80047a2:	6063      	str	r3, [r4, #4]
 80047a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80047a8:	2300      	movs	r3, #0
 80047aa:	6022      	str	r2, [r4, #0]
 80047ac:	9303      	str	r3, [sp, #12]
 80047ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80047b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80047b4:	ab09      	add	r3, sp, #36	@ 0x24
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	6861      	ldr	r1, [r4, #4]
 80047ba:	ec49 8b10 	vmov	d0, r8, r9
 80047be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80047c2:	4628      	mov	r0, r5
 80047c4:	f7ff fed6 	bl	8004574 <__cvt>
 80047c8:	9b06      	ldr	r3, [sp, #24]
 80047ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80047cc:	2b47      	cmp	r3, #71	@ 0x47
 80047ce:	4680      	mov	r8, r0
 80047d0:	d129      	bne.n	8004826 <_printf_float+0x172>
 80047d2:	1cc8      	adds	r0, r1, #3
 80047d4:	db02      	blt.n	80047dc <_printf_float+0x128>
 80047d6:	6863      	ldr	r3, [r4, #4]
 80047d8:	4299      	cmp	r1, r3
 80047da:	dd41      	ble.n	8004860 <_printf_float+0x1ac>
 80047dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80047e0:	fa5f fa8a 	uxtb.w	sl, sl
 80047e4:	3901      	subs	r1, #1
 80047e6:	4652      	mov	r2, sl
 80047e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80047ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80047ee:	f7ff ff26 	bl	800463e <__exponent>
 80047f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80047f4:	1813      	adds	r3, r2, r0
 80047f6:	2a01      	cmp	r2, #1
 80047f8:	4681      	mov	r9, r0
 80047fa:	6123      	str	r3, [r4, #16]
 80047fc:	dc02      	bgt.n	8004804 <_printf_float+0x150>
 80047fe:	6822      	ldr	r2, [r4, #0]
 8004800:	07d2      	lsls	r2, r2, #31
 8004802:	d501      	bpl.n	8004808 <_printf_float+0x154>
 8004804:	3301      	adds	r3, #1
 8004806:	6123      	str	r3, [r4, #16]
 8004808:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0a2      	beq.n	8004756 <_printf_float+0xa2>
 8004810:	232d      	movs	r3, #45	@ 0x2d
 8004812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004816:	e79e      	b.n	8004756 <_printf_float+0xa2>
 8004818:	9a06      	ldr	r2, [sp, #24]
 800481a:	2a47      	cmp	r2, #71	@ 0x47
 800481c:	d1c2      	bne.n	80047a4 <_printf_float+0xf0>
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1c0      	bne.n	80047a4 <_printf_float+0xf0>
 8004822:	2301      	movs	r3, #1
 8004824:	e7bd      	b.n	80047a2 <_printf_float+0xee>
 8004826:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800482a:	d9db      	bls.n	80047e4 <_printf_float+0x130>
 800482c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004830:	d118      	bne.n	8004864 <_printf_float+0x1b0>
 8004832:	2900      	cmp	r1, #0
 8004834:	6863      	ldr	r3, [r4, #4]
 8004836:	dd0b      	ble.n	8004850 <_printf_float+0x19c>
 8004838:	6121      	str	r1, [r4, #16]
 800483a:	b913      	cbnz	r3, 8004842 <_printf_float+0x18e>
 800483c:	6822      	ldr	r2, [r4, #0]
 800483e:	07d0      	lsls	r0, r2, #31
 8004840:	d502      	bpl.n	8004848 <_printf_float+0x194>
 8004842:	3301      	adds	r3, #1
 8004844:	440b      	add	r3, r1
 8004846:	6123      	str	r3, [r4, #16]
 8004848:	65a1      	str	r1, [r4, #88]	@ 0x58
 800484a:	f04f 0900 	mov.w	r9, #0
 800484e:	e7db      	b.n	8004808 <_printf_float+0x154>
 8004850:	b913      	cbnz	r3, 8004858 <_printf_float+0x1a4>
 8004852:	6822      	ldr	r2, [r4, #0]
 8004854:	07d2      	lsls	r2, r2, #31
 8004856:	d501      	bpl.n	800485c <_printf_float+0x1a8>
 8004858:	3302      	adds	r3, #2
 800485a:	e7f4      	b.n	8004846 <_printf_float+0x192>
 800485c:	2301      	movs	r3, #1
 800485e:	e7f2      	b.n	8004846 <_printf_float+0x192>
 8004860:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004866:	4299      	cmp	r1, r3
 8004868:	db05      	blt.n	8004876 <_printf_float+0x1c2>
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	6121      	str	r1, [r4, #16]
 800486e:	07d8      	lsls	r0, r3, #31
 8004870:	d5ea      	bpl.n	8004848 <_printf_float+0x194>
 8004872:	1c4b      	adds	r3, r1, #1
 8004874:	e7e7      	b.n	8004846 <_printf_float+0x192>
 8004876:	2900      	cmp	r1, #0
 8004878:	bfd4      	ite	le
 800487a:	f1c1 0202 	rsble	r2, r1, #2
 800487e:	2201      	movgt	r2, #1
 8004880:	4413      	add	r3, r2
 8004882:	e7e0      	b.n	8004846 <_printf_float+0x192>
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	055a      	lsls	r2, r3, #21
 8004888:	d407      	bmi.n	800489a <_printf_float+0x1e6>
 800488a:	6923      	ldr	r3, [r4, #16]
 800488c:	4642      	mov	r2, r8
 800488e:	4631      	mov	r1, r6
 8004890:	4628      	mov	r0, r5
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	d12b      	bne.n	80048f0 <_printf_float+0x23c>
 8004898:	e767      	b.n	800476a <_printf_float+0xb6>
 800489a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800489e:	f240 80dd 	bls.w	8004a5c <_printf_float+0x3a8>
 80048a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80048a6:	2200      	movs	r2, #0
 80048a8:	2300      	movs	r3, #0
 80048aa:	f7fc f90d 	bl	8000ac8 <__aeabi_dcmpeq>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d033      	beq.n	800491a <_printf_float+0x266>
 80048b2:	4a37      	ldr	r2, [pc, #220]	@ (8004990 <_printf_float+0x2dc>)
 80048b4:	2301      	movs	r3, #1
 80048b6:	4631      	mov	r1, r6
 80048b8:	4628      	mov	r0, r5
 80048ba:	47b8      	blx	r7
 80048bc:	3001      	adds	r0, #1
 80048be:	f43f af54 	beq.w	800476a <_printf_float+0xb6>
 80048c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80048c6:	4543      	cmp	r3, r8
 80048c8:	db02      	blt.n	80048d0 <_printf_float+0x21c>
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	07d8      	lsls	r0, r3, #31
 80048ce:	d50f      	bpl.n	80048f0 <_printf_float+0x23c>
 80048d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048d4:	4631      	mov	r1, r6
 80048d6:	4628      	mov	r0, r5
 80048d8:	47b8      	blx	r7
 80048da:	3001      	adds	r0, #1
 80048dc:	f43f af45 	beq.w	800476a <_printf_float+0xb6>
 80048e0:	f04f 0900 	mov.w	r9, #0
 80048e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80048e8:	f104 0a1a 	add.w	sl, r4, #26
 80048ec:	45c8      	cmp	r8, r9
 80048ee:	dc09      	bgt.n	8004904 <_printf_float+0x250>
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	079b      	lsls	r3, r3, #30
 80048f4:	f100 8103 	bmi.w	8004afe <_printf_float+0x44a>
 80048f8:	68e0      	ldr	r0, [r4, #12]
 80048fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048fc:	4298      	cmp	r0, r3
 80048fe:	bfb8      	it	lt
 8004900:	4618      	movlt	r0, r3
 8004902:	e734      	b.n	800476e <_printf_float+0xba>
 8004904:	2301      	movs	r3, #1
 8004906:	4652      	mov	r2, sl
 8004908:	4631      	mov	r1, r6
 800490a:	4628      	mov	r0, r5
 800490c:	47b8      	blx	r7
 800490e:	3001      	adds	r0, #1
 8004910:	f43f af2b 	beq.w	800476a <_printf_float+0xb6>
 8004914:	f109 0901 	add.w	r9, r9, #1
 8004918:	e7e8      	b.n	80048ec <_printf_float+0x238>
 800491a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800491c:	2b00      	cmp	r3, #0
 800491e:	dc39      	bgt.n	8004994 <_printf_float+0x2e0>
 8004920:	4a1b      	ldr	r2, [pc, #108]	@ (8004990 <_printf_float+0x2dc>)
 8004922:	2301      	movs	r3, #1
 8004924:	4631      	mov	r1, r6
 8004926:	4628      	mov	r0, r5
 8004928:	47b8      	blx	r7
 800492a:	3001      	adds	r0, #1
 800492c:	f43f af1d 	beq.w	800476a <_printf_float+0xb6>
 8004930:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004934:	ea59 0303 	orrs.w	r3, r9, r3
 8004938:	d102      	bne.n	8004940 <_printf_float+0x28c>
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	07d9      	lsls	r1, r3, #31
 800493e:	d5d7      	bpl.n	80048f0 <_printf_float+0x23c>
 8004940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004944:	4631      	mov	r1, r6
 8004946:	4628      	mov	r0, r5
 8004948:	47b8      	blx	r7
 800494a:	3001      	adds	r0, #1
 800494c:	f43f af0d 	beq.w	800476a <_printf_float+0xb6>
 8004950:	f04f 0a00 	mov.w	sl, #0
 8004954:	f104 0b1a 	add.w	fp, r4, #26
 8004958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800495a:	425b      	negs	r3, r3
 800495c:	4553      	cmp	r3, sl
 800495e:	dc01      	bgt.n	8004964 <_printf_float+0x2b0>
 8004960:	464b      	mov	r3, r9
 8004962:	e793      	b.n	800488c <_printf_float+0x1d8>
 8004964:	2301      	movs	r3, #1
 8004966:	465a      	mov	r2, fp
 8004968:	4631      	mov	r1, r6
 800496a:	4628      	mov	r0, r5
 800496c:	47b8      	blx	r7
 800496e:	3001      	adds	r0, #1
 8004970:	f43f aefb 	beq.w	800476a <_printf_float+0xb6>
 8004974:	f10a 0a01 	add.w	sl, sl, #1
 8004978:	e7ee      	b.n	8004958 <_printf_float+0x2a4>
 800497a:	bf00      	nop
 800497c:	7fefffff 	.word	0x7fefffff
 8004980:	08006ea8 	.word	0x08006ea8
 8004984:	08006eac 	.word	0x08006eac
 8004988:	08006eb0 	.word	0x08006eb0
 800498c:	08006eb4 	.word	0x08006eb4
 8004990:	08006eb8 	.word	0x08006eb8
 8004994:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004996:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800499a:	4553      	cmp	r3, sl
 800499c:	bfa8      	it	ge
 800499e:	4653      	movge	r3, sl
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	4699      	mov	r9, r3
 80049a4:	dc36      	bgt.n	8004a14 <_printf_float+0x360>
 80049a6:	f04f 0b00 	mov.w	fp, #0
 80049aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049ae:	f104 021a 	add.w	r2, r4, #26
 80049b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80049b4:	9306      	str	r3, [sp, #24]
 80049b6:	eba3 0309 	sub.w	r3, r3, r9
 80049ba:	455b      	cmp	r3, fp
 80049bc:	dc31      	bgt.n	8004a22 <_printf_float+0x36e>
 80049be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049c0:	459a      	cmp	sl, r3
 80049c2:	dc3a      	bgt.n	8004a3a <_printf_float+0x386>
 80049c4:	6823      	ldr	r3, [r4, #0]
 80049c6:	07da      	lsls	r2, r3, #31
 80049c8:	d437      	bmi.n	8004a3a <_printf_float+0x386>
 80049ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049cc:	ebaa 0903 	sub.w	r9, sl, r3
 80049d0:	9b06      	ldr	r3, [sp, #24]
 80049d2:	ebaa 0303 	sub.w	r3, sl, r3
 80049d6:	4599      	cmp	r9, r3
 80049d8:	bfa8      	it	ge
 80049da:	4699      	movge	r9, r3
 80049dc:	f1b9 0f00 	cmp.w	r9, #0
 80049e0:	dc33      	bgt.n	8004a4a <_printf_float+0x396>
 80049e2:	f04f 0800 	mov.w	r8, #0
 80049e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049ea:	f104 0b1a 	add.w	fp, r4, #26
 80049ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049f0:	ebaa 0303 	sub.w	r3, sl, r3
 80049f4:	eba3 0309 	sub.w	r3, r3, r9
 80049f8:	4543      	cmp	r3, r8
 80049fa:	f77f af79 	ble.w	80048f0 <_printf_float+0x23c>
 80049fe:	2301      	movs	r3, #1
 8004a00:	465a      	mov	r2, fp
 8004a02:	4631      	mov	r1, r6
 8004a04:	4628      	mov	r0, r5
 8004a06:	47b8      	blx	r7
 8004a08:	3001      	adds	r0, #1
 8004a0a:	f43f aeae 	beq.w	800476a <_printf_float+0xb6>
 8004a0e:	f108 0801 	add.w	r8, r8, #1
 8004a12:	e7ec      	b.n	80049ee <_printf_float+0x33a>
 8004a14:	4642      	mov	r2, r8
 8004a16:	4631      	mov	r1, r6
 8004a18:	4628      	mov	r0, r5
 8004a1a:	47b8      	blx	r7
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	d1c2      	bne.n	80049a6 <_printf_float+0x2f2>
 8004a20:	e6a3      	b.n	800476a <_printf_float+0xb6>
 8004a22:	2301      	movs	r3, #1
 8004a24:	4631      	mov	r1, r6
 8004a26:	4628      	mov	r0, r5
 8004a28:	9206      	str	r2, [sp, #24]
 8004a2a:	47b8      	blx	r7
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f43f ae9c 	beq.w	800476a <_printf_float+0xb6>
 8004a32:	9a06      	ldr	r2, [sp, #24]
 8004a34:	f10b 0b01 	add.w	fp, fp, #1
 8004a38:	e7bb      	b.n	80049b2 <_printf_float+0x2fe>
 8004a3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a3e:	4631      	mov	r1, r6
 8004a40:	4628      	mov	r0, r5
 8004a42:	47b8      	blx	r7
 8004a44:	3001      	adds	r0, #1
 8004a46:	d1c0      	bne.n	80049ca <_printf_float+0x316>
 8004a48:	e68f      	b.n	800476a <_printf_float+0xb6>
 8004a4a:	9a06      	ldr	r2, [sp, #24]
 8004a4c:	464b      	mov	r3, r9
 8004a4e:	4442      	add	r2, r8
 8004a50:	4631      	mov	r1, r6
 8004a52:	4628      	mov	r0, r5
 8004a54:	47b8      	blx	r7
 8004a56:	3001      	adds	r0, #1
 8004a58:	d1c3      	bne.n	80049e2 <_printf_float+0x32e>
 8004a5a:	e686      	b.n	800476a <_printf_float+0xb6>
 8004a5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004a60:	f1ba 0f01 	cmp.w	sl, #1
 8004a64:	dc01      	bgt.n	8004a6a <_printf_float+0x3b6>
 8004a66:	07db      	lsls	r3, r3, #31
 8004a68:	d536      	bpl.n	8004ad8 <_printf_float+0x424>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	4631      	mov	r1, r6
 8004a70:	4628      	mov	r0, r5
 8004a72:	47b8      	blx	r7
 8004a74:	3001      	adds	r0, #1
 8004a76:	f43f ae78 	beq.w	800476a <_printf_float+0xb6>
 8004a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	f43f ae70 	beq.w	800476a <_printf_float+0xb6>
 8004a8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a8e:	2200      	movs	r2, #0
 8004a90:	2300      	movs	r3, #0
 8004a92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a96:	f7fc f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a9a:	b9c0      	cbnz	r0, 8004ace <_printf_float+0x41a>
 8004a9c:	4653      	mov	r3, sl
 8004a9e:	f108 0201 	add.w	r2, r8, #1
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b8      	blx	r7
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	d10c      	bne.n	8004ac6 <_printf_float+0x412>
 8004aac:	e65d      	b.n	800476a <_printf_float+0xb6>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	465a      	mov	r2, fp
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	47b8      	blx	r7
 8004ab8:	3001      	adds	r0, #1
 8004aba:	f43f ae56 	beq.w	800476a <_printf_float+0xb6>
 8004abe:	f108 0801 	add.w	r8, r8, #1
 8004ac2:	45d0      	cmp	r8, sl
 8004ac4:	dbf3      	blt.n	8004aae <_printf_float+0x3fa>
 8004ac6:	464b      	mov	r3, r9
 8004ac8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004acc:	e6df      	b.n	800488e <_printf_float+0x1da>
 8004ace:	f04f 0800 	mov.w	r8, #0
 8004ad2:	f104 0b1a 	add.w	fp, r4, #26
 8004ad6:	e7f4      	b.n	8004ac2 <_printf_float+0x40e>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	4642      	mov	r2, r8
 8004adc:	e7e1      	b.n	8004aa2 <_printf_float+0x3ee>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	464a      	mov	r2, r9
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f43f ae3e 	beq.w	800476a <_printf_float+0xb6>
 8004aee:	f108 0801 	add.w	r8, r8, #1
 8004af2:	68e3      	ldr	r3, [r4, #12]
 8004af4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004af6:	1a5b      	subs	r3, r3, r1
 8004af8:	4543      	cmp	r3, r8
 8004afa:	dcf0      	bgt.n	8004ade <_printf_float+0x42a>
 8004afc:	e6fc      	b.n	80048f8 <_printf_float+0x244>
 8004afe:	f04f 0800 	mov.w	r8, #0
 8004b02:	f104 0919 	add.w	r9, r4, #25
 8004b06:	e7f4      	b.n	8004af2 <_printf_float+0x43e>

08004b08 <_printf_common>:
 8004b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b0c:	4616      	mov	r6, r2
 8004b0e:	4698      	mov	r8, r3
 8004b10:	688a      	ldr	r2, [r1, #8]
 8004b12:	690b      	ldr	r3, [r1, #16]
 8004b14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	bfb8      	it	lt
 8004b1c:	4613      	movlt	r3, r2
 8004b1e:	6033      	str	r3, [r6, #0]
 8004b20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b24:	4607      	mov	r7, r0
 8004b26:	460c      	mov	r4, r1
 8004b28:	b10a      	cbz	r2, 8004b2e <_printf_common+0x26>
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	6033      	str	r3, [r6, #0]
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	0699      	lsls	r1, r3, #26
 8004b32:	bf42      	ittt	mi
 8004b34:	6833      	ldrmi	r3, [r6, #0]
 8004b36:	3302      	addmi	r3, #2
 8004b38:	6033      	strmi	r3, [r6, #0]
 8004b3a:	6825      	ldr	r5, [r4, #0]
 8004b3c:	f015 0506 	ands.w	r5, r5, #6
 8004b40:	d106      	bne.n	8004b50 <_printf_common+0x48>
 8004b42:	f104 0a19 	add.w	sl, r4, #25
 8004b46:	68e3      	ldr	r3, [r4, #12]
 8004b48:	6832      	ldr	r2, [r6, #0]
 8004b4a:	1a9b      	subs	r3, r3, r2
 8004b4c:	42ab      	cmp	r3, r5
 8004b4e:	dc26      	bgt.n	8004b9e <_printf_common+0x96>
 8004b50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b54:	6822      	ldr	r2, [r4, #0]
 8004b56:	3b00      	subs	r3, #0
 8004b58:	bf18      	it	ne
 8004b5a:	2301      	movne	r3, #1
 8004b5c:	0692      	lsls	r2, r2, #26
 8004b5e:	d42b      	bmi.n	8004bb8 <_printf_common+0xb0>
 8004b60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b64:	4641      	mov	r1, r8
 8004b66:	4638      	mov	r0, r7
 8004b68:	47c8      	blx	r9
 8004b6a:	3001      	adds	r0, #1
 8004b6c:	d01e      	beq.n	8004bac <_printf_common+0xa4>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	6922      	ldr	r2, [r4, #16]
 8004b72:	f003 0306 	and.w	r3, r3, #6
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	bf02      	ittt	eq
 8004b7a:	68e5      	ldreq	r5, [r4, #12]
 8004b7c:	6833      	ldreq	r3, [r6, #0]
 8004b7e:	1aed      	subeq	r5, r5, r3
 8004b80:	68a3      	ldr	r3, [r4, #8]
 8004b82:	bf0c      	ite	eq
 8004b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b88:	2500      	movne	r5, #0
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	bfc4      	itt	gt
 8004b8e:	1a9b      	subgt	r3, r3, r2
 8004b90:	18ed      	addgt	r5, r5, r3
 8004b92:	2600      	movs	r6, #0
 8004b94:	341a      	adds	r4, #26
 8004b96:	42b5      	cmp	r5, r6
 8004b98:	d11a      	bne.n	8004bd0 <_printf_common+0xc8>
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	e008      	b.n	8004bb0 <_printf_common+0xa8>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	4652      	mov	r2, sl
 8004ba2:	4641      	mov	r1, r8
 8004ba4:	4638      	mov	r0, r7
 8004ba6:	47c8      	blx	r9
 8004ba8:	3001      	adds	r0, #1
 8004baa:	d103      	bne.n	8004bb4 <_printf_common+0xac>
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bb4:	3501      	adds	r5, #1
 8004bb6:	e7c6      	b.n	8004b46 <_printf_common+0x3e>
 8004bb8:	18e1      	adds	r1, r4, r3
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	2030      	movs	r0, #48	@ 0x30
 8004bbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004bc2:	4422      	add	r2, r4
 8004bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004bc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004bcc:	3302      	adds	r3, #2
 8004bce:	e7c7      	b.n	8004b60 <_printf_common+0x58>
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	4622      	mov	r2, r4
 8004bd4:	4641      	mov	r1, r8
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	47c8      	blx	r9
 8004bda:	3001      	adds	r0, #1
 8004bdc:	d0e6      	beq.n	8004bac <_printf_common+0xa4>
 8004bde:	3601      	adds	r6, #1
 8004be0:	e7d9      	b.n	8004b96 <_printf_common+0x8e>
	...

08004be4 <_printf_i>:
 8004be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004be8:	7e0f      	ldrb	r7, [r1, #24]
 8004bea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004bec:	2f78      	cmp	r7, #120	@ 0x78
 8004bee:	4691      	mov	r9, r2
 8004bf0:	4680      	mov	r8, r0
 8004bf2:	460c      	mov	r4, r1
 8004bf4:	469a      	mov	sl, r3
 8004bf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004bfa:	d807      	bhi.n	8004c0c <_printf_i+0x28>
 8004bfc:	2f62      	cmp	r7, #98	@ 0x62
 8004bfe:	d80a      	bhi.n	8004c16 <_printf_i+0x32>
 8004c00:	2f00      	cmp	r7, #0
 8004c02:	f000 80d2 	beq.w	8004daa <_printf_i+0x1c6>
 8004c06:	2f58      	cmp	r7, #88	@ 0x58
 8004c08:	f000 80b9 	beq.w	8004d7e <_printf_i+0x19a>
 8004c0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c14:	e03a      	b.n	8004c8c <_printf_i+0xa8>
 8004c16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c1a:	2b15      	cmp	r3, #21
 8004c1c:	d8f6      	bhi.n	8004c0c <_printf_i+0x28>
 8004c1e:	a101      	add	r1, pc, #4	@ (adr r1, 8004c24 <_printf_i+0x40>)
 8004c20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c24:	08004c7d 	.word	0x08004c7d
 8004c28:	08004c91 	.word	0x08004c91
 8004c2c:	08004c0d 	.word	0x08004c0d
 8004c30:	08004c0d 	.word	0x08004c0d
 8004c34:	08004c0d 	.word	0x08004c0d
 8004c38:	08004c0d 	.word	0x08004c0d
 8004c3c:	08004c91 	.word	0x08004c91
 8004c40:	08004c0d 	.word	0x08004c0d
 8004c44:	08004c0d 	.word	0x08004c0d
 8004c48:	08004c0d 	.word	0x08004c0d
 8004c4c:	08004c0d 	.word	0x08004c0d
 8004c50:	08004d91 	.word	0x08004d91
 8004c54:	08004cbb 	.word	0x08004cbb
 8004c58:	08004d4b 	.word	0x08004d4b
 8004c5c:	08004c0d 	.word	0x08004c0d
 8004c60:	08004c0d 	.word	0x08004c0d
 8004c64:	08004db3 	.word	0x08004db3
 8004c68:	08004c0d 	.word	0x08004c0d
 8004c6c:	08004cbb 	.word	0x08004cbb
 8004c70:	08004c0d 	.word	0x08004c0d
 8004c74:	08004c0d 	.word	0x08004c0d
 8004c78:	08004d53 	.word	0x08004d53
 8004c7c:	6833      	ldr	r3, [r6, #0]
 8004c7e:	1d1a      	adds	r2, r3, #4
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6032      	str	r2, [r6, #0]
 8004c84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e09d      	b.n	8004dcc <_printf_i+0x1e8>
 8004c90:	6833      	ldr	r3, [r6, #0]
 8004c92:	6820      	ldr	r0, [r4, #0]
 8004c94:	1d19      	adds	r1, r3, #4
 8004c96:	6031      	str	r1, [r6, #0]
 8004c98:	0606      	lsls	r6, r0, #24
 8004c9a:	d501      	bpl.n	8004ca0 <_printf_i+0xbc>
 8004c9c:	681d      	ldr	r5, [r3, #0]
 8004c9e:	e003      	b.n	8004ca8 <_printf_i+0xc4>
 8004ca0:	0645      	lsls	r5, r0, #25
 8004ca2:	d5fb      	bpl.n	8004c9c <_printf_i+0xb8>
 8004ca4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ca8:	2d00      	cmp	r5, #0
 8004caa:	da03      	bge.n	8004cb4 <_printf_i+0xd0>
 8004cac:	232d      	movs	r3, #45	@ 0x2d
 8004cae:	426d      	negs	r5, r5
 8004cb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cb4:	4859      	ldr	r0, [pc, #356]	@ (8004e1c <_printf_i+0x238>)
 8004cb6:	230a      	movs	r3, #10
 8004cb8:	e011      	b.n	8004cde <_printf_i+0xfa>
 8004cba:	6821      	ldr	r1, [r4, #0]
 8004cbc:	6833      	ldr	r3, [r6, #0]
 8004cbe:	0608      	lsls	r0, r1, #24
 8004cc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004cc4:	d402      	bmi.n	8004ccc <_printf_i+0xe8>
 8004cc6:	0649      	lsls	r1, r1, #25
 8004cc8:	bf48      	it	mi
 8004cca:	b2ad      	uxthmi	r5, r5
 8004ccc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004cce:	4853      	ldr	r0, [pc, #332]	@ (8004e1c <_printf_i+0x238>)
 8004cd0:	6033      	str	r3, [r6, #0]
 8004cd2:	bf14      	ite	ne
 8004cd4:	230a      	movne	r3, #10
 8004cd6:	2308      	moveq	r3, #8
 8004cd8:	2100      	movs	r1, #0
 8004cda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004cde:	6866      	ldr	r6, [r4, #4]
 8004ce0:	60a6      	str	r6, [r4, #8]
 8004ce2:	2e00      	cmp	r6, #0
 8004ce4:	bfa2      	ittt	ge
 8004ce6:	6821      	ldrge	r1, [r4, #0]
 8004ce8:	f021 0104 	bicge.w	r1, r1, #4
 8004cec:	6021      	strge	r1, [r4, #0]
 8004cee:	b90d      	cbnz	r5, 8004cf4 <_printf_i+0x110>
 8004cf0:	2e00      	cmp	r6, #0
 8004cf2:	d04b      	beq.n	8004d8c <_printf_i+0x1a8>
 8004cf4:	4616      	mov	r6, r2
 8004cf6:	fbb5 f1f3 	udiv	r1, r5, r3
 8004cfa:	fb03 5711 	mls	r7, r3, r1, r5
 8004cfe:	5dc7      	ldrb	r7, [r0, r7]
 8004d00:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d04:	462f      	mov	r7, r5
 8004d06:	42bb      	cmp	r3, r7
 8004d08:	460d      	mov	r5, r1
 8004d0a:	d9f4      	bls.n	8004cf6 <_printf_i+0x112>
 8004d0c:	2b08      	cmp	r3, #8
 8004d0e:	d10b      	bne.n	8004d28 <_printf_i+0x144>
 8004d10:	6823      	ldr	r3, [r4, #0]
 8004d12:	07df      	lsls	r7, r3, #31
 8004d14:	d508      	bpl.n	8004d28 <_printf_i+0x144>
 8004d16:	6923      	ldr	r3, [r4, #16]
 8004d18:	6861      	ldr	r1, [r4, #4]
 8004d1a:	4299      	cmp	r1, r3
 8004d1c:	bfde      	ittt	le
 8004d1e:	2330      	movle	r3, #48	@ 0x30
 8004d20:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d24:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d28:	1b92      	subs	r2, r2, r6
 8004d2a:	6122      	str	r2, [r4, #16]
 8004d2c:	f8cd a000 	str.w	sl, [sp]
 8004d30:	464b      	mov	r3, r9
 8004d32:	aa03      	add	r2, sp, #12
 8004d34:	4621      	mov	r1, r4
 8004d36:	4640      	mov	r0, r8
 8004d38:	f7ff fee6 	bl	8004b08 <_printf_common>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d14a      	bne.n	8004dd6 <_printf_i+0x1f2>
 8004d40:	f04f 30ff 	mov.w	r0, #4294967295
 8004d44:	b004      	add	sp, #16
 8004d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	f043 0320 	orr.w	r3, r3, #32
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	4833      	ldr	r0, [pc, #204]	@ (8004e20 <_printf_i+0x23c>)
 8004d54:	2778      	movs	r7, #120	@ 0x78
 8004d56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	6831      	ldr	r1, [r6, #0]
 8004d5e:	061f      	lsls	r7, r3, #24
 8004d60:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d64:	d402      	bmi.n	8004d6c <_printf_i+0x188>
 8004d66:	065f      	lsls	r7, r3, #25
 8004d68:	bf48      	it	mi
 8004d6a:	b2ad      	uxthmi	r5, r5
 8004d6c:	6031      	str	r1, [r6, #0]
 8004d6e:	07d9      	lsls	r1, r3, #31
 8004d70:	bf44      	itt	mi
 8004d72:	f043 0320 	orrmi.w	r3, r3, #32
 8004d76:	6023      	strmi	r3, [r4, #0]
 8004d78:	b11d      	cbz	r5, 8004d82 <_printf_i+0x19e>
 8004d7a:	2310      	movs	r3, #16
 8004d7c:	e7ac      	b.n	8004cd8 <_printf_i+0xf4>
 8004d7e:	4827      	ldr	r0, [pc, #156]	@ (8004e1c <_printf_i+0x238>)
 8004d80:	e7e9      	b.n	8004d56 <_printf_i+0x172>
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	f023 0320 	bic.w	r3, r3, #32
 8004d88:	6023      	str	r3, [r4, #0]
 8004d8a:	e7f6      	b.n	8004d7a <_printf_i+0x196>
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	e7bd      	b.n	8004d0c <_printf_i+0x128>
 8004d90:	6833      	ldr	r3, [r6, #0]
 8004d92:	6825      	ldr	r5, [r4, #0]
 8004d94:	6961      	ldr	r1, [r4, #20]
 8004d96:	1d18      	adds	r0, r3, #4
 8004d98:	6030      	str	r0, [r6, #0]
 8004d9a:	062e      	lsls	r6, r5, #24
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	d501      	bpl.n	8004da4 <_printf_i+0x1c0>
 8004da0:	6019      	str	r1, [r3, #0]
 8004da2:	e002      	b.n	8004daa <_printf_i+0x1c6>
 8004da4:	0668      	lsls	r0, r5, #25
 8004da6:	d5fb      	bpl.n	8004da0 <_printf_i+0x1bc>
 8004da8:	8019      	strh	r1, [r3, #0]
 8004daa:	2300      	movs	r3, #0
 8004dac:	6123      	str	r3, [r4, #16]
 8004dae:	4616      	mov	r6, r2
 8004db0:	e7bc      	b.n	8004d2c <_printf_i+0x148>
 8004db2:	6833      	ldr	r3, [r6, #0]
 8004db4:	1d1a      	adds	r2, r3, #4
 8004db6:	6032      	str	r2, [r6, #0]
 8004db8:	681e      	ldr	r6, [r3, #0]
 8004dba:	6862      	ldr	r2, [r4, #4]
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4630      	mov	r0, r6
 8004dc0:	f7fb fa06 	bl	80001d0 <memchr>
 8004dc4:	b108      	cbz	r0, 8004dca <_printf_i+0x1e6>
 8004dc6:	1b80      	subs	r0, r0, r6
 8004dc8:	6060      	str	r0, [r4, #4]
 8004dca:	6863      	ldr	r3, [r4, #4]
 8004dcc:	6123      	str	r3, [r4, #16]
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dd4:	e7aa      	b.n	8004d2c <_printf_i+0x148>
 8004dd6:	6923      	ldr	r3, [r4, #16]
 8004dd8:	4632      	mov	r2, r6
 8004dda:	4649      	mov	r1, r9
 8004ddc:	4640      	mov	r0, r8
 8004dde:	47d0      	blx	sl
 8004de0:	3001      	adds	r0, #1
 8004de2:	d0ad      	beq.n	8004d40 <_printf_i+0x15c>
 8004de4:	6823      	ldr	r3, [r4, #0]
 8004de6:	079b      	lsls	r3, r3, #30
 8004de8:	d413      	bmi.n	8004e12 <_printf_i+0x22e>
 8004dea:	68e0      	ldr	r0, [r4, #12]
 8004dec:	9b03      	ldr	r3, [sp, #12]
 8004dee:	4298      	cmp	r0, r3
 8004df0:	bfb8      	it	lt
 8004df2:	4618      	movlt	r0, r3
 8004df4:	e7a6      	b.n	8004d44 <_printf_i+0x160>
 8004df6:	2301      	movs	r3, #1
 8004df8:	4632      	mov	r2, r6
 8004dfa:	4649      	mov	r1, r9
 8004dfc:	4640      	mov	r0, r8
 8004dfe:	47d0      	blx	sl
 8004e00:	3001      	adds	r0, #1
 8004e02:	d09d      	beq.n	8004d40 <_printf_i+0x15c>
 8004e04:	3501      	adds	r5, #1
 8004e06:	68e3      	ldr	r3, [r4, #12]
 8004e08:	9903      	ldr	r1, [sp, #12]
 8004e0a:	1a5b      	subs	r3, r3, r1
 8004e0c:	42ab      	cmp	r3, r5
 8004e0e:	dcf2      	bgt.n	8004df6 <_printf_i+0x212>
 8004e10:	e7eb      	b.n	8004dea <_printf_i+0x206>
 8004e12:	2500      	movs	r5, #0
 8004e14:	f104 0619 	add.w	r6, r4, #25
 8004e18:	e7f5      	b.n	8004e06 <_printf_i+0x222>
 8004e1a:	bf00      	nop
 8004e1c:	08006eba 	.word	0x08006eba
 8004e20:	08006ecb 	.word	0x08006ecb

08004e24 <std>:
 8004e24:	2300      	movs	r3, #0
 8004e26:	b510      	push	{r4, lr}
 8004e28:	4604      	mov	r4, r0
 8004e2a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e32:	6083      	str	r3, [r0, #8]
 8004e34:	8181      	strh	r1, [r0, #12]
 8004e36:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e38:	81c2      	strh	r2, [r0, #14]
 8004e3a:	6183      	str	r3, [r0, #24]
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	2208      	movs	r2, #8
 8004e40:	305c      	adds	r0, #92	@ 0x5c
 8004e42:	f000 f8f4 	bl	800502e <memset>
 8004e46:	4b0d      	ldr	r3, [pc, #52]	@ (8004e7c <std+0x58>)
 8004e48:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e80 <std+0x5c>)
 8004e4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e84 <std+0x60>)
 8004e50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e52:	4b0d      	ldr	r3, [pc, #52]	@ (8004e88 <std+0x64>)
 8004e54:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e56:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <std+0x68>)
 8004e58:	6224      	str	r4, [r4, #32]
 8004e5a:	429c      	cmp	r4, r3
 8004e5c:	d006      	beq.n	8004e6c <std+0x48>
 8004e5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e62:	4294      	cmp	r4, r2
 8004e64:	d002      	beq.n	8004e6c <std+0x48>
 8004e66:	33d0      	adds	r3, #208	@ 0xd0
 8004e68:	429c      	cmp	r4, r3
 8004e6a:	d105      	bne.n	8004e78 <std+0x54>
 8004e6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e74:	f000 b958 	b.w	8005128 <__retarget_lock_init_recursive>
 8004e78:	bd10      	pop	{r4, pc}
 8004e7a:	bf00      	nop
 8004e7c:	08004fa9 	.word	0x08004fa9
 8004e80:	08004fcb 	.word	0x08004fcb
 8004e84:	08005003 	.word	0x08005003
 8004e88:	08005027 	.word	0x08005027
 8004e8c:	2000045c 	.word	0x2000045c

08004e90 <stdio_exit_handler>:
 8004e90:	4a02      	ldr	r2, [pc, #8]	@ (8004e9c <stdio_exit_handler+0xc>)
 8004e92:	4903      	ldr	r1, [pc, #12]	@ (8004ea0 <stdio_exit_handler+0x10>)
 8004e94:	4803      	ldr	r0, [pc, #12]	@ (8004ea4 <stdio_exit_handler+0x14>)
 8004e96:	f000 b869 	b.w	8004f6c <_fwalk_sglue>
 8004e9a:	bf00      	nop
 8004e9c:	2000000c 	.word	0x2000000c
 8004ea0:	080067d5 	.word	0x080067d5
 8004ea4:	2000001c 	.word	0x2000001c

08004ea8 <cleanup_stdio>:
 8004ea8:	6841      	ldr	r1, [r0, #4]
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8004edc <cleanup_stdio+0x34>)
 8004eac:	4299      	cmp	r1, r3
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	d001      	beq.n	8004eb8 <cleanup_stdio+0x10>
 8004eb4:	f001 fc8e 	bl	80067d4 <_fflush_r>
 8004eb8:	68a1      	ldr	r1, [r4, #8]
 8004eba:	4b09      	ldr	r3, [pc, #36]	@ (8004ee0 <cleanup_stdio+0x38>)
 8004ebc:	4299      	cmp	r1, r3
 8004ebe:	d002      	beq.n	8004ec6 <cleanup_stdio+0x1e>
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	f001 fc87 	bl	80067d4 <_fflush_r>
 8004ec6:	68e1      	ldr	r1, [r4, #12]
 8004ec8:	4b06      	ldr	r3, [pc, #24]	@ (8004ee4 <cleanup_stdio+0x3c>)
 8004eca:	4299      	cmp	r1, r3
 8004ecc:	d004      	beq.n	8004ed8 <cleanup_stdio+0x30>
 8004ece:	4620      	mov	r0, r4
 8004ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed4:	f001 bc7e 	b.w	80067d4 <_fflush_r>
 8004ed8:	bd10      	pop	{r4, pc}
 8004eda:	bf00      	nop
 8004edc:	2000045c 	.word	0x2000045c
 8004ee0:	200004c4 	.word	0x200004c4
 8004ee4:	2000052c 	.word	0x2000052c

08004ee8 <global_stdio_init.part.0>:
 8004ee8:	b510      	push	{r4, lr}
 8004eea:	4b0b      	ldr	r3, [pc, #44]	@ (8004f18 <global_stdio_init.part.0+0x30>)
 8004eec:	4c0b      	ldr	r4, [pc, #44]	@ (8004f1c <global_stdio_init.part.0+0x34>)
 8004eee:	4a0c      	ldr	r2, [pc, #48]	@ (8004f20 <global_stdio_init.part.0+0x38>)
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	2104      	movs	r1, #4
 8004ef8:	f7ff ff94 	bl	8004e24 <std>
 8004efc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f00:	2201      	movs	r2, #1
 8004f02:	2109      	movs	r1, #9
 8004f04:	f7ff ff8e 	bl	8004e24 <std>
 8004f08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f12:	2112      	movs	r1, #18
 8004f14:	f7ff bf86 	b.w	8004e24 <std>
 8004f18:	20000594 	.word	0x20000594
 8004f1c:	2000045c 	.word	0x2000045c
 8004f20:	08004e91 	.word	0x08004e91

08004f24 <__sfp_lock_acquire>:
 8004f24:	4801      	ldr	r0, [pc, #4]	@ (8004f2c <__sfp_lock_acquire+0x8>)
 8004f26:	f000 b900 	b.w	800512a <__retarget_lock_acquire_recursive>
 8004f2a:	bf00      	nop
 8004f2c:	2000059d 	.word	0x2000059d

08004f30 <__sfp_lock_release>:
 8004f30:	4801      	ldr	r0, [pc, #4]	@ (8004f38 <__sfp_lock_release+0x8>)
 8004f32:	f000 b8fb 	b.w	800512c <__retarget_lock_release_recursive>
 8004f36:	bf00      	nop
 8004f38:	2000059d 	.word	0x2000059d

08004f3c <__sinit>:
 8004f3c:	b510      	push	{r4, lr}
 8004f3e:	4604      	mov	r4, r0
 8004f40:	f7ff fff0 	bl	8004f24 <__sfp_lock_acquire>
 8004f44:	6a23      	ldr	r3, [r4, #32]
 8004f46:	b11b      	cbz	r3, 8004f50 <__sinit+0x14>
 8004f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f4c:	f7ff bff0 	b.w	8004f30 <__sfp_lock_release>
 8004f50:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <__sinit+0x28>)
 8004f52:	6223      	str	r3, [r4, #32]
 8004f54:	4b04      	ldr	r3, [pc, #16]	@ (8004f68 <__sinit+0x2c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f5      	bne.n	8004f48 <__sinit+0xc>
 8004f5c:	f7ff ffc4 	bl	8004ee8 <global_stdio_init.part.0>
 8004f60:	e7f2      	b.n	8004f48 <__sinit+0xc>
 8004f62:	bf00      	nop
 8004f64:	08004ea9 	.word	0x08004ea9
 8004f68:	20000594 	.word	0x20000594

08004f6c <_fwalk_sglue>:
 8004f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f70:	4607      	mov	r7, r0
 8004f72:	4688      	mov	r8, r1
 8004f74:	4614      	mov	r4, r2
 8004f76:	2600      	movs	r6, #0
 8004f78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f7c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f80:	d505      	bpl.n	8004f8e <_fwalk_sglue+0x22>
 8004f82:	6824      	ldr	r4, [r4, #0]
 8004f84:	2c00      	cmp	r4, #0
 8004f86:	d1f7      	bne.n	8004f78 <_fwalk_sglue+0xc>
 8004f88:	4630      	mov	r0, r6
 8004f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f8e:	89ab      	ldrh	r3, [r5, #12]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d907      	bls.n	8004fa4 <_fwalk_sglue+0x38>
 8004f94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	d003      	beq.n	8004fa4 <_fwalk_sglue+0x38>
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	4638      	mov	r0, r7
 8004fa0:	47c0      	blx	r8
 8004fa2:	4306      	orrs	r6, r0
 8004fa4:	3568      	adds	r5, #104	@ 0x68
 8004fa6:	e7e9      	b.n	8004f7c <_fwalk_sglue+0x10>

08004fa8 <__sread>:
 8004fa8:	b510      	push	{r4, lr}
 8004faa:	460c      	mov	r4, r1
 8004fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb0:	f000 f86c 	bl	800508c <_read_r>
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	bfab      	itete	ge
 8004fb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fba:	89a3      	ldrhlt	r3, [r4, #12]
 8004fbc:	181b      	addge	r3, r3, r0
 8004fbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fc2:	bfac      	ite	ge
 8004fc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fc6:	81a3      	strhlt	r3, [r4, #12]
 8004fc8:	bd10      	pop	{r4, pc}

08004fca <__swrite>:
 8004fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fce:	461f      	mov	r7, r3
 8004fd0:	898b      	ldrh	r3, [r1, #12]
 8004fd2:	05db      	lsls	r3, r3, #23
 8004fd4:	4605      	mov	r5, r0
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	4616      	mov	r6, r2
 8004fda:	d505      	bpl.n	8004fe8 <__swrite+0x1e>
 8004fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f000 f840 	bl	8005068 <_lseek_r>
 8004fe8:	89a3      	ldrh	r3, [r4, #12]
 8004fea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ff2:	81a3      	strh	r3, [r4, #12]
 8004ff4:	4632      	mov	r2, r6
 8004ff6:	463b      	mov	r3, r7
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ffe:	f000 b857 	b.w	80050b0 <_write_r>

08005002 <__sseek>:
 8005002:	b510      	push	{r4, lr}
 8005004:	460c      	mov	r4, r1
 8005006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500a:	f000 f82d 	bl	8005068 <_lseek_r>
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	89a3      	ldrh	r3, [r4, #12]
 8005012:	bf15      	itete	ne
 8005014:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005016:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800501a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800501e:	81a3      	strheq	r3, [r4, #12]
 8005020:	bf18      	it	ne
 8005022:	81a3      	strhne	r3, [r4, #12]
 8005024:	bd10      	pop	{r4, pc}

08005026 <__sclose>:
 8005026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502a:	f000 b80d 	b.w	8005048 <_close_r>

0800502e <memset>:
 800502e:	4402      	add	r2, r0
 8005030:	4603      	mov	r3, r0
 8005032:	4293      	cmp	r3, r2
 8005034:	d100      	bne.n	8005038 <memset+0xa>
 8005036:	4770      	bx	lr
 8005038:	f803 1b01 	strb.w	r1, [r3], #1
 800503c:	e7f9      	b.n	8005032 <memset+0x4>
	...

08005040 <_localeconv_r>:
 8005040:	4800      	ldr	r0, [pc, #0]	@ (8005044 <_localeconv_r+0x4>)
 8005042:	4770      	bx	lr
 8005044:	20000158 	.word	0x20000158

08005048 <_close_r>:
 8005048:	b538      	push	{r3, r4, r5, lr}
 800504a:	4d06      	ldr	r5, [pc, #24]	@ (8005064 <_close_r+0x1c>)
 800504c:	2300      	movs	r3, #0
 800504e:	4604      	mov	r4, r0
 8005050:	4608      	mov	r0, r1
 8005052:	602b      	str	r3, [r5, #0]
 8005054:	f7fc fdc2 	bl	8001bdc <_close>
 8005058:	1c43      	adds	r3, r0, #1
 800505a:	d102      	bne.n	8005062 <_close_r+0x1a>
 800505c:	682b      	ldr	r3, [r5, #0]
 800505e:	b103      	cbz	r3, 8005062 <_close_r+0x1a>
 8005060:	6023      	str	r3, [r4, #0]
 8005062:	bd38      	pop	{r3, r4, r5, pc}
 8005064:	20000598 	.word	0x20000598

08005068 <_lseek_r>:
 8005068:	b538      	push	{r3, r4, r5, lr}
 800506a:	4d07      	ldr	r5, [pc, #28]	@ (8005088 <_lseek_r+0x20>)
 800506c:	4604      	mov	r4, r0
 800506e:	4608      	mov	r0, r1
 8005070:	4611      	mov	r1, r2
 8005072:	2200      	movs	r2, #0
 8005074:	602a      	str	r2, [r5, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	f7fc fdd7 	bl	8001c2a <_lseek>
 800507c:	1c43      	adds	r3, r0, #1
 800507e:	d102      	bne.n	8005086 <_lseek_r+0x1e>
 8005080:	682b      	ldr	r3, [r5, #0]
 8005082:	b103      	cbz	r3, 8005086 <_lseek_r+0x1e>
 8005084:	6023      	str	r3, [r4, #0]
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	20000598 	.word	0x20000598

0800508c <_read_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4d07      	ldr	r5, [pc, #28]	@ (80050ac <_read_r+0x20>)
 8005090:	4604      	mov	r4, r0
 8005092:	4608      	mov	r0, r1
 8005094:	4611      	mov	r1, r2
 8005096:	2200      	movs	r2, #0
 8005098:	602a      	str	r2, [r5, #0]
 800509a:	461a      	mov	r2, r3
 800509c:	f7fc fd65 	bl	8001b6a <_read>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d102      	bne.n	80050aa <_read_r+0x1e>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	b103      	cbz	r3, 80050aa <_read_r+0x1e>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}
 80050ac:	20000598 	.word	0x20000598

080050b0 <_write_r>:
 80050b0:	b538      	push	{r3, r4, r5, lr}
 80050b2:	4d07      	ldr	r5, [pc, #28]	@ (80050d0 <_write_r+0x20>)
 80050b4:	4604      	mov	r4, r0
 80050b6:	4608      	mov	r0, r1
 80050b8:	4611      	mov	r1, r2
 80050ba:	2200      	movs	r2, #0
 80050bc:	602a      	str	r2, [r5, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	f7fc fd70 	bl	8001ba4 <_write>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_write_r+0x1e>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_write_r+0x1e>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	20000598 	.word	0x20000598

080050d4 <__errno>:
 80050d4:	4b01      	ldr	r3, [pc, #4]	@ (80050dc <__errno+0x8>)
 80050d6:	6818      	ldr	r0, [r3, #0]
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000018 	.word	0x20000018

080050e0 <__libc_init_array>:
 80050e0:	b570      	push	{r4, r5, r6, lr}
 80050e2:	4d0d      	ldr	r5, [pc, #52]	@ (8005118 <__libc_init_array+0x38>)
 80050e4:	4c0d      	ldr	r4, [pc, #52]	@ (800511c <__libc_init_array+0x3c>)
 80050e6:	1b64      	subs	r4, r4, r5
 80050e8:	10a4      	asrs	r4, r4, #2
 80050ea:	2600      	movs	r6, #0
 80050ec:	42a6      	cmp	r6, r4
 80050ee:	d109      	bne.n	8005104 <__libc_init_array+0x24>
 80050f0:	4d0b      	ldr	r5, [pc, #44]	@ (8005120 <__libc_init_array+0x40>)
 80050f2:	4c0c      	ldr	r4, [pc, #48]	@ (8005124 <__libc_init_array+0x44>)
 80050f4:	f001 febc 	bl	8006e70 <_init>
 80050f8:	1b64      	subs	r4, r4, r5
 80050fa:	10a4      	asrs	r4, r4, #2
 80050fc:	2600      	movs	r6, #0
 80050fe:	42a6      	cmp	r6, r4
 8005100:	d105      	bne.n	800510e <__libc_init_array+0x2e>
 8005102:	bd70      	pop	{r4, r5, r6, pc}
 8005104:	f855 3b04 	ldr.w	r3, [r5], #4
 8005108:	4798      	blx	r3
 800510a:	3601      	adds	r6, #1
 800510c:	e7ee      	b.n	80050ec <__libc_init_array+0xc>
 800510e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005112:	4798      	blx	r3
 8005114:	3601      	adds	r6, #1
 8005116:	e7f2      	b.n	80050fe <__libc_init_array+0x1e>
 8005118:	08007220 	.word	0x08007220
 800511c:	08007220 	.word	0x08007220
 8005120:	08007220 	.word	0x08007220
 8005124:	08007224 	.word	0x08007224

08005128 <__retarget_lock_init_recursive>:
 8005128:	4770      	bx	lr

0800512a <__retarget_lock_acquire_recursive>:
 800512a:	4770      	bx	lr

0800512c <__retarget_lock_release_recursive>:
 800512c:	4770      	bx	lr

0800512e <quorem>:
 800512e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005132:	6903      	ldr	r3, [r0, #16]
 8005134:	690c      	ldr	r4, [r1, #16]
 8005136:	42a3      	cmp	r3, r4
 8005138:	4607      	mov	r7, r0
 800513a:	db7e      	blt.n	800523a <quorem+0x10c>
 800513c:	3c01      	subs	r4, #1
 800513e:	f101 0814 	add.w	r8, r1, #20
 8005142:	00a3      	lsls	r3, r4, #2
 8005144:	f100 0514 	add.w	r5, r0, #20
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800514e:	9301      	str	r3, [sp, #4]
 8005150:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005158:	3301      	adds	r3, #1
 800515a:	429a      	cmp	r2, r3
 800515c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005160:	fbb2 f6f3 	udiv	r6, r2, r3
 8005164:	d32e      	bcc.n	80051c4 <quorem+0x96>
 8005166:	f04f 0a00 	mov.w	sl, #0
 800516a:	46c4      	mov	ip, r8
 800516c:	46ae      	mov	lr, r5
 800516e:	46d3      	mov	fp, sl
 8005170:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005174:	b298      	uxth	r0, r3
 8005176:	fb06 a000 	mla	r0, r6, r0, sl
 800517a:	0c02      	lsrs	r2, r0, #16
 800517c:	0c1b      	lsrs	r3, r3, #16
 800517e:	fb06 2303 	mla	r3, r6, r3, r2
 8005182:	f8de 2000 	ldr.w	r2, [lr]
 8005186:	b280      	uxth	r0, r0
 8005188:	b292      	uxth	r2, r2
 800518a:	1a12      	subs	r2, r2, r0
 800518c:	445a      	add	r2, fp
 800518e:	f8de 0000 	ldr.w	r0, [lr]
 8005192:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005196:	b29b      	uxth	r3, r3
 8005198:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800519c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051a0:	b292      	uxth	r2, r2
 80051a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051a6:	45e1      	cmp	r9, ip
 80051a8:	f84e 2b04 	str.w	r2, [lr], #4
 80051ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051b0:	d2de      	bcs.n	8005170 <quorem+0x42>
 80051b2:	9b00      	ldr	r3, [sp, #0]
 80051b4:	58eb      	ldr	r3, [r5, r3]
 80051b6:	b92b      	cbnz	r3, 80051c4 <quorem+0x96>
 80051b8:	9b01      	ldr	r3, [sp, #4]
 80051ba:	3b04      	subs	r3, #4
 80051bc:	429d      	cmp	r5, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	d32f      	bcc.n	8005222 <quorem+0xf4>
 80051c2:	613c      	str	r4, [r7, #16]
 80051c4:	4638      	mov	r0, r7
 80051c6:	f001 f979 	bl	80064bc <__mcmp>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	db25      	blt.n	800521a <quorem+0xec>
 80051ce:	4629      	mov	r1, r5
 80051d0:	2000      	movs	r0, #0
 80051d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80051d6:	f8d1 c000 	ldr.w	ip, [r1]
 80051da:	fa1f fe82 	uxth.w	lr, r2
 80051de:	fa1f f38c 	uxth.w	r3, ip
 80051e2:	eba3 030e 	sub.w	r3, r3, lr
 80051e6:	4403      	add	r3, r0
 80051e8:	0c12      	lsrs	r2, r2, #16
 80051ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80051ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051f8:	45c1      	cmp	r9, r8
 80051fa:	f841 3b04 	str.w	r3, [r1], #4
 80051fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005202:	d2e6      	bcs.n	80051d2 <quorem+0xa4>
 8005204:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005208:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800520c:	b922      	cbnz	r2, 8005218 <quorem+0xea>
 800520e:	3b04      	subs	r3, #4
 8005210:	429d      	cmp	r5, r3
 8005212:	461a      	mov	r2, r3
 8005214:	d30b      	bcc.n	800522e <quorem+0x100>
 8005216:	613c      	str	r4, [r7, #16]
 8005218:	3601      	adds	r6, #1
 800521a:	4630      	mov	r0, r6
 800521c:	b003      	add	sp, #12
 800521e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005222:	6812      	ldr	r2, [r2, #0]
 8005224:	3b04      	subs	r3, #4
 8005226:	2a00      	cmp	r2, #0
 8005228:	d1cb      	bne.n	80051c2 <quorem+0x94>
 800522a:	3c01      	subs	r4, #1
 800522c:	e7c6      	b.n	80051bc <quorem+0x8e>
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	3b04      	subs	r3, #4
 8005232:	2a00      	cmp	r2, #0
 8005234:	d1ef      	bne.n	8005216 <quorem+0xe8>
 8005236:	3c01      	subs	r4, #1
 8005238:	e7ea      	b.n	8005210 <quorem+0xe2>
 800523a:	2000      	movs	r0, #0
 800523c:	e7ee      	b.n	800521c <quorem+0xee>
	...

08005240 <_dtoa_r>:
 8005240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005244:	69c7      	ldr	r7, [r0, #28]
 8005246:	b099      	sub	sp, #100	@ 0x64
 8005248:	ed8d 0b02 	vstr	d0, [sp, #8]
 800524c:	ec55 4b10 	vmov	r4, r5, d0
 8005250:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005252:	9109      	str	r1, [sp, #36]	@ 0x24
 8005254:	4683      	mov	fp, r0
 8005256:	920e      	str	r2, [sp, #56]	@ 0x38
 8005258:	9313      	str	r3, [sp, #76]	@ 0x4c
 800525a:	b97f      	cbnz	r7, 800527c <_dtoa_r+0x3c>
 800525c:	2010      	movs	r0, #16
 800525e:	f000 fdfd 	bl	8005e5c <malloc>
 8005262:	4602      	mov	r2, r0
 8005264:	f8cb 001c 	str.w	r0, [fp, #28]
 8005268:	b920      	cbnz	r0, 8005274 <_dtoa_r+0x34>
 800526a:	4ba7      	ldr	r3, [pc, #668]	@ (8005508 <_dtoa_r+0x2c8>)
 800526c:	21ef      	movs	r1, #239	@ 0xef
 800526e:	48a7      	ldr	r0, [pc, #668]	@ (800550c <_dtoa_r+0x2cc>)
 8005270:	f001 faf6 	bl	8006860 <__assert_func>
 8005274:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005278:	6007      	str	r7, [r0, #0]
 800527a:	60c7      	str	r7, [r0, #12]
 800527c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005280:	6819      	ldr	r1, [r3, #0]
 8005282:	b159      	cbz	r1, 800529c <_dtoa_r+0x5c>
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	604a      	str	r2, [r1, #4]
 8005288:	2301      	movs	r3, #1
 800528a:	4093      	lsls	r3, r2
 800528c:	608b      	str	r3, [r1, #8]
 800528e:	4658      	mov	r0, fp
 8005290:	f000 feda 	bl	8006048 <_Bfree>
 8005294:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	1e2b      	subs	r3, r5, #0
 800529e:	bfb9      	ittee	lt
 80052a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052a4:	9303      	strlt	r3, [sp, #12]
 80052a6:	2300      	movge	r3, #0
 80052a8:	6033      	strge	r3, [r6, #0]
 80052aa:	9f03      	ldr	r7, [sp, #12]
 80052ac:	4b98      	ldr	r3, [pc, #608]	@ (8005510 <_dtoa_r+0x2d0>)
 80052ae:	bfbc      	itt	lt
 80052b0:	2201      	movlt	r2, #1
 80052b2:	6032      	strlt	r2, [r6, #0]
 80052b4:	43bb      	bics	r3, r7
 80052b6:	d112      	bne.n	80052de <_dtoa_r+0x9e>
 80052b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80052ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80052c4:	4323      	orrs	r3, r4
 80052c6:	f000 854d 	beq.w	8005d64 <_dtoa_r+0xb24>
 80052ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80052cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005524 <_dtoa_r+0x2e4>
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 854f 	beq.w	8005d74 <_dtoa_r+0xb34>
 80052d6:	f10a 0303 	add.w	r3, sl, #3
 80052da:	f000 bd49 	b.w	8005d70 <_dtoa_r+0xb30>
 80052de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80052e2:	2200      	movs	r2, #0
 80052e4:	ec51 0b17 	vmov	r0, r1, d7
 80052e8:	2300      	movs	r3, #0
 80052ea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80052ee:	f7fb fbeb 	bl	8000ac8 <__aeabi_dcmpeq>
 80052f2:	4680      	mov	r8, r0
 80052f4:	b158      	cbz	r0, 800530e <_dtoa_r+0xce>
 80052f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80052f8:	2301      	movs	r3, #1
 80052fa:	6013      	str	r3, [r2, #0]
 80052fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80052fe:	b113      	cbz	r3, 8005306 <_dtoa_r+0xc6>
 8005300:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005302:	4b84      	ldr	r3, [pc, #528]	@ (8005514 <_dtoa_r+0x2d4>)
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005528 <_dtoa_r+0x2e8>
 800530a:	f000 bd33 	b.w	8005d74 <_dtoa_r+0xb34>
 800530e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005312:	aa16      	add	r2, sp, #88	@ 0x58
 8005314:	a917      	add	r1, sp, #92	@ 0x5c
 8005316:	4658      	mov	r0, fp
 8005318:	f001 f980 	bl	800661c <__d2b>
 800531c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005320:	4681      	mov	r9, r0
 8005322:	2e00      	cmp	r6, #0
 8005324:	d077      	beq.n	8005416 <_dtoa_r+0x1d6>
 8005326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005328:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800532c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005334:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005338:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800533c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005340:	4619      	mov	r1, r3
 8005342:	2200      	movs	r2, #0
 8005344:	4b74      	ldr	r3, [pc, #464]	@ (8005518 <_dtoa_r+0x2d8>)
 8005346:	f7fa ff9f 	bl	8000288 <__aeabi_dsub>
 800534a:	a369      	add	r3, pc, #420	@ (adr r3, 80054f0 <_dtoa_r+0x2b0>)
 800534c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005350:	f7fb f952 	bl	80005f8 <__aeabi_dmul>
 8005354:	a368      	add	r3, pc, #416	@ (adr r3, 80054f8 <_dtoa_r+0x2b8>)
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	f7fa ff97 	bl	800028c <__adddf3>
 800535e:	4604      	mov	r4, r0
 8005360:	4630      	mov	r0, r6
 8005362:	460d      	mov	r5, r1
 8005364:	f7fb f8de 	bl	8000524 <__aeabi_i2d>
 8005368:	a365      	add	r3, pc, #404	@ (adr r3, 8005500 <_dtoa_r+0x2c0>)
 800536a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536e:	f7fb f943 	bl	80005f8 <__aeabi_dmul>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	4620      	mov	r0, r4
 8005378:	4629      	mov	r1, r5
 800537a:	f7fa ff87 	bl	800028c <__adddf3>
 800537e:	4604      	mov	r4, r0
 8005380:	460d      	mov	r5, r1
 8005382:	f7fb fbe9 	bl	8000b58 <__aeabi_d2iz>
 8005386:	2200      	movs	r2, #0
 8005388:	4607      	mov	r7, r0
 800538a:	2300      	movs	r3, #0
 800538c:	4620      	mov	r0, r4
 800538e:	4629      	mov	r1, r5
 8005390:	f7fb fba4 	bl	8000adc <__aeabi_dcmplt>
 8005394:	b140      	cbz	r0, 80053a8 <_dtoa_r+0x168>
 8005396:	4638      	mov	r0, r7
 8005398:	f7fb f8c4 	bl	8000524 <__aeabi_i2d>
 800539c:	4622      	mov	r2, r4
 800539e:	462b      	mov	r3, r5
 80053a0:	f7fb fb92 	bl	8000ac8 <__aeabi_dcmpeq>
 80053a4:	b900      	cbnz	r0, 80053a8 <_dtoa_r+0x168>
 80053a6:	3f01      	subs	r7, #1
 80053a8:	2f16      	cmp	r7, #22
 80053aa:	d851      	bhi.n	8005450 <_dtoa_r+0x210>
 80053ac:	4b5b      	ldr	r3, [pc, #364]	@ (800551c <_dtoa_r+0x2dc>)
 80053ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053ba:	f7fb fb8f 	bl	8000adc <__aeabi_dcmplt>
 80053be:	2800      	cmp	r0, #0
 80053c0:	d048      	beq.n	8005454 <_dtoa_r+0x214>
 80053c2:	3f01      	subs	r7, #1
 80053c4:	2300      	movs	r3, #0
 80053c6:	9312      	str	r3, [sp, #72]	@ 0x48
 80053c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80053ca:	1b9b      	subs	r3, r3, r6
 80053cc:	1e5a      	subs	r2, r3, #1
 80053ce:	bf44      	itt	mi
 80053d0:	f1c3 0801 	rsbmi	r8, r3, #1
 80053d4:	2300      	movmi	r3, #0
 80053d6:	9208      	str	r2, [sp, #32]
 80053d8:	bf54      	ite	pl
 80053da:	f04f 0800 	movpl.w	r8, #0
 80053de:	9308      	strmi	r3, [sp, #32]
 80053e0:	2f00      	cmp	r7, #0
 80053e2:	db39      	blt.n	8005458 <_dtoa_r+0x218>
 80053e4:	9b08      	ldr	r3, [sp, #32]
 80053e6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80053e8:	443b      	add	r3, r7
 80053ea:	9308      	str	r3, [sp, #32]
 80053ec:	2300      	movs	r3, #0
 80053ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80053f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053f2:	2b09      	cmp	r3, #9
 80053f4:	d864      	bhi.n	80054c0 <_dtoa_r+0x280>
 80053f6:	2b05      	cmp	r3, #5
 80053f8:	bfc4      	itt	gt
 80053fa:	3b04      	subgt	r3, #4
 80053fc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80053fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005400:	f1a3 0302 	sub.w	r3, r3, #2
 8005404:	bfcc      	ite	gt
 8005406:	2400      	movgt	r4, #0
 8005408:	2401      	movle	r4, #1
 800540a:	2b03      	cmp	r3, #3
 800540c:	d863      	bhi.n	80054d6 <_dtoa_r+0x296>
 800540e:	e8df f003 	tbb	[pc, r3]
 8005412:	372a      	.short	0x372a
 8005414:	5535      	.short	0x5535
 8005416:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800541a:	441e      	add	r6, r3
 800541c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005420:	2b20      	cmp	r3, #32
 8005422:	bfc1      	itttt	gt
 8005424:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005428:	409f      	lslgt	r7, r3
 800542a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800542e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005432:	bfd6      	itet	le
 8005434:	f1c3 0320 	rsble	r3, r3, #32
 8005438:	ea47 0003 	orrgt.w	r0, r7, r3
 800543c:	fa04 f003 	lslle.w	r0, r4, r3
 8005440:	f7fb f860 	bl	8000504 <__aeabi_ui2d>
 8005444:	2201      	movs	r2, #1
 8005446:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800544a:	3e01      	subs	r6, #1
 800544c:	9214      	str	r2, [sp, #80]	@ 0x50
 800544e:	e777      	b.n	8005340 <_dtoa_r+0x100>
 8005450:	2301      	movs	r3, #1
 8005452:	e7b8      	b.n	80053c6 <_dtoa_r+0x186>
 8005454:	9012      	str	r0, [sp, #72]	@ 0x48
 8005456:	e7b7      	b.n	80053c8 <_dtoa_r+0x188>
 8005458:	427b      	negs	r3, r7
 800545a:	930a      	str	r3, [sp, #40]	@ 0x28
 800545c:	2300      	movs	r3, #0
 800545e:	eba8 0807 	sub.w	r8, r8, r7
 8005462:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005464:	e7c4      	b.n	80053f0 <_dtoa_r+0x1b0>
 8005466:	2300      	movs	r3, #0
 8005468:	930b      	str	r3, [sp, #44]	@ 0x2c
 800546a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800546c:	2b00      	cmp	r3, #0
 800546e:	dc35      	bgt.n	80054dc <_dtoa_r+0x29c>
 8005470:	2301      	movs	r3, #1
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	9307      	str	r3, [sp, #28]
 8005476:	461a      	mov	r2, r3
 8005478:	920e      	str	r2, [sp, #56]	@ 0x38
 800547a:	e00b      	b.n	8005494 <_dtoa_r+0x254>
 800547c:	2301      	movs	r3, #1
 800547e:	e7f3      	b.n	8005468 <_dtoa_r+0x228>
 8005480:	2300      	movs	r3, #0
 8005482:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005484:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005486:	18fb      	adds	r3, r7, r3
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	3301      	adds	r3, #1
 800548c:	2b01      	cmp	r3, #1
 800548e:	9307      	str	r3, [sp, #28]
 8005490:	bfb8      	it	lt
 8005492:	2301      	movlt	r3, #1
 8005494:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005498:	2100      	movs	r1, #0
 800549a:	2204      	movs	r2, #4
 800549c:	f102 0514 	add.w	r5, r2, #20
 80054a0:	429d      	cmp	r5, r3
 80054a2:	d91f      	bls.n	80054e4 <_dtoa_r+0x2a4>
 80054a4:	6041      	str	r1, [r0, #4]
 80054a6:	4658      	mov	r0, fp
 80054a8:	f000 fd8e 	bl	8005fc8 <_Balloc>
 80054ac:	4682      	mov	sl, r0
 80054ae:	2800      	cmp	r0, #0
 80054b0:	d13c      	bne.n	800552c <_dtoa_r+0x2ec>
 80054b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005520 <_dtoa_r+0x2e0>)
 80054b4:	4602      	mov	r2, r0
 80054b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80054ba:	e6d8      	b.n	800526e <_dtoa_r+0x2e>
 80054bc:	2301      	movs	r3, #1
 80054be:	e7e0      	b.n	8005482 <_dtoa_r+0x242>
 80054c0:	2401      	movs	r4, #1
 80054c2:	2300      	movs	r3, #0
 80054c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80054c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80054c8:	f04f 33ff 	mov.w	r3, #4294967295
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	9307      	str	r3, [sp, #28]
 80054d0:	2200      	movs	r2, #0
 80054d2:	2312      	movs	r3, #18
 80054d4:	e7d0      	b.n	8005478 <_dtoa_r+0x238>
 80054d6:	2301      	movs	r3, #1
 80054d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054da:	e7f5      	b.n	80054c8 <_dtoa_r+0x288>
 80054dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	9307      	str	r3, [sp, #28]
 80054e2:	e7d7      	b.n	8005494 <_dtoa_r+0x254>
 80054e4:	3101      	adds	r1, #1
 80054e6:	0052      	lsls	r2, r2, #1
 80054e8:	e7d8      	b.n	800549c <_dtoa_r+0x25c>
 80054ea:	bf00      	nop
 80054ec:	f3af 8000 	nop.w
 80054f0:	636f4361 	.word	0x636f4361
 80054f4:	3fd287a7 	.word	0x3fd287a7
 80054f8:	8b60c8b3 	.word	0x8b60c8b3
 80054fc:	3fc68a28 	.word	0x3fc68a28
 8005500:	509f79fb 	.word	0x509f79fb
 8005504:	3fd34413 	.word	0x3fd34413
 8005508:	08006ee9 	.word	0x08006ee9
 800550c:	08006f00 	.word	0x08006f00
 8005510:	7ff00000 	.word	0x7ff00000
 8005514:	08006eb9 	.word	0x08006eb9
 8005518:	3ff80000 	.word	0x3ff80000
 800551c:	08006ff8 	.word	0x08006ff8
 8005520:	08006f58 	.word	0x08006f58
 8005524:	08006ee5 	.word	0x08006ee5
 8005528:	08006eb8 	.word	0x08006eb8
 800552c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005530:	6018      	str	r0, [r3, #0]
 8005532:	9b07      	ldr	r3, [sp, #28]
 8005534:	2b0e      	cmp	r3, #14
 8005536:	f200 80a4 	bhi.w	8005682 <_dtoa_r+0x442>
 800553a:	2c00      	cmp	r4, #0
 800553c:	f000 80a1 	beq.w	8005682 <_dtoa_r+0x442>
 8005540:	2f00      	cmp	r7, #0
 8005542:	dd33      	ble.n	80055ac <_dtoa_r+0x36c>
 8005544:	4bad      	ldr	r3, [pc, #692]	@ (80057fc <_dtoa_r+0x5bc>)
 8005546:	f007 020f 	and.w	r2, r7, #15
 800554a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800554e:	ed93 7b00 	vldr	d7, [r3]
 8005552:	05f8      	lsls	r0, r7, #23
 8005554:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005558:	ea4f 1427 	mov.w	r4, r7, asr #4
 800555c:	d516      	bpl.n	800558c <_dtoa_r+0x34c>
 800555e:	4ba8      	ldr	r3, [pc, #672]	@ (8005800 <_dtoa_r+0x5c0>)
 8005560:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005564:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005568:	f7fb f970 	bl	800084c <__aeabi_ddiv>
 800556c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005570:	f004 040f 	and.w	r4, r4, #15
 8005574:	2603      	movs	r6, #3
 8005576:	4da2      	ldr	r5, [pc, #648]	@ (8005800 <_dtoa_r+0x5c0>)
 8005578:	b954      	cbnz	r4, 8005590 <_dtoa_r+0x350>
 800557a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800557e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005582:	f7fb f963 	bl	800084c <__aeabi_ddiv>
 8005586:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800558a:	e028      	b.n	80055de <_dtoa_r+0x39e>
 800558c:	2602      	movs	r6, #2
 800558e:	e7f2      	b.n	8005576 <_dtoa_r+0x336>
 8005590:	07e1      	lsls	r1, r4, #31
 8005592:	d508      	bpl.n	80055a6 <_dtoa_r+0x366>
 8005594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005598:	e9d5 2300 	ldrd	r2, r3, [r5]
 800559c:	f7fb f82c 	bl	80005f8 <__aeabi_dmul>
 80055a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055a4:	3601      	adds	r6, #1
 80055a6:	1064      	asrs	r4, r4, #1
 80055a8:	3508      	adds	r5, #8
 80055aa:	e7e5      	b.n	8005578 <_dtoa_r+0x338>
 80055ac:	f000 80d2 	beq.w	8005754 <_dtoa_r+0x514>
 80055b0:	427c      	negs	r4, r7
 80055b2:	4b92      	ldr	r3, [pc, #584]	@ (80057fc <_dtoa_r+0x5bc>)
 80055b4:	4d92      	ldr	r5, [pc, #584]	@ (8005800 <_dtoa_r+0x5c0>)
 80055b6:	f004 020f 	and.w	r2, r4, #15
 80055ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055c6:	f7fb f817 	bl	80005f8 <__aeabi_dmul>
 80055ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055ce:	1124      	asrs	r4, r4, #4
 80055d0:	2300      	movs	r3, #0
 80055d2:	2602      	movs	r6, #2
 80055d4:	2c00      	cmp	r4, #0
 80055d6:	f040 80b2 	bne.w	800573e <_dtoa_r+0x4fe>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1d3      	bne.n	8005586 <_dtoa_r+0x346>
 80055de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80055e0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 80b7 	beq.w	8005758 <_dtoa_r+0x518>
 80055ea:	4b86      	ldr	r3, [pc, #536]	@ (8005804 <_dtoa_r+0x5c4>)
 80055ec:	2200      	movs	r2, #0
 80055ee:	4620      	mov	r0, r4
 80055f0:	4629      	mov	r1, r5
 80055f2:	f7fb fa73 	bl	8000adc <__aeabi_dcmplt>
 80055f6:	2800      	cmp	r0, #0
 80055f8:	f000 80ae 	beq.w	8005758 <_dtoa_r+0x518>
 80055fc:	9b07      	ldr	r3, [sp, #28]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80aa 	beq.w	8005758 <_dtoa_r+0x518>
 8005604:	9b00      	ldr	r3, [sp, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	dd37      	ble.n	800567a <_dtoa_r+0x43a>
 800560a:	1e7b      	subs	r3, r7, #1
 800560c:	9304      	str	r3, [sp, #16]
 800560e:	4620      	mov	r0, r4
 8005610:	4b7d      	ldr	r3, [pc, #500]	@ (8005808 <_dtoa_r+0x5c8>)
 8005612:	2200      	movs	r2, #0
 8005614:	4629      	mov	r1, r5
 8005616:	f7fa ffef 	bl	80005f8 <__aeabi_dmul>
 800561a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800561e:	9c00      	ldr	r4, [sp, #0]
 8005620:	3601      	adds	r6, #1
 8005622:	4630      	mov	r0, r6
 8005624:	f7fa ff7e 	bl	8000524 <__aeabi_i2d>
 8005628:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800562c:	f7fa ffe4 	bl	80005f8 <__aeabi_dmul>
 8005630:	4b76      	ldr	r3, [pc, #472]	@ (800580c <_dtoa_r+0x5cc>)
 8005632:	2200      	movs	r2, #0
 8005634:	f7fa fe2a 	bl	800028c <__adddf3>
 8005638:	4605      	mov	r5, r0
 800563a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800563e:	2c00      	cmp	r4, #0
 8005640:	f040 808d 	bne.w	800575e <_dtoa_r+0x51e>
 8005644:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005648:	4b71      	ldr	r3, [pc, #452]	@ (8005810 <_dtoa_r+0x5d0>)
 800564a:	2200      	movs	r2, #0
 800564c:	f7fa fe1c 	bl	8000288 <__aeabi_dsub>
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005658:	462a      	mov	r2, r5
 800565a:	4633      	mov	r3, r6
 800565c:	f7fb fa5c 	bl	8000b18 <__aeabi_dcmpgt>
 8005660:	2800      	cmp	r0, #0
 8005662:	f040 828b 	bne.w	8005b7c <_dtoa_r+0x93c>
 8005666:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800566a:	462a      	mov	r2, r5
 800566c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005670:	f7fb fa34 	bl	8000adc <__aeabi_dcmplt>
 8005674:	2800      	cmp	r0, #0
 8005676:	f040 8128 	bne.w	80058ca <_dtoa_r+0x68a>
 800567a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800567e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005682:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005684:	2b00      	cmp	r3, #0
 8005686:	f2c0 815a 	blt.w	800593e <_dtoa_r+0x6fe>
 800568a:	2f0e      	cmp	r7, #14
 800568c:	f300 8157 	bgt.w	800593e <_dtoa_r+0x6fe>
 8005690:	4b5a      	ldr	r3, [pc, #360]	@ (80057fc <_dtoa_r+0x5bc>)
 8005692:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005696:	ed93 7b00 	vldr	d7, [r3]
 800569a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800569c:	2b00      	cmp	r3, #0
 800569e:	ed8d 7b00 	vstr	d7, [sp]
 80056a2:	da03      	bge.n	80056ac <_dtoa_r+0x46c>
 80056a4:	9b07      	ldr	r3, [sp, #28]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f340 8101 	ble.w	80058ae <_dtoa_r+0x66e>
 80056ac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80056b0:	4656      	mov	r6, sl
 80056b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056b6:	4620      	mov	r0, r4
 80056b8:	4629      	mov	r1, r5
 80056ba:	f7fb f8c7 	bl	800084c <__aeabi_ddiv>
 80056be:	f7fb fa4b 	bl	8000b58 <__aeabi_d2iz>
 80056c2:	4680      	mov	r8, r0
 80056c4:	f7fa ff2e 	bl	8000524 <__aeabi_i2d>
 80056c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056cc:	f7fa ff94 	bl	80005f8 <__aeabi_dmul>
 80056d0:	4602      	mov	r2, r0
 80056d2:	460b      	mov	r3, r1
 80056d4:	4620      	mov	r0, r4
 80056d6:	4629      	mov	r1, r5
 80056d8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80056dc:	f7fa fdd4 	bl	8000288 <__aeabi_dsub>
 80056e0:	f806 4b01 	strb.w	r4, [r6], #1
 80056e4:	9d07      	ldr	r5, [sp, #28]
 80056e6:	eba6 040a 	sub.w	r4, r6, sl
 80056ea:	42a5      	cmp	r5, r4
 80056ec:	4602      	mov	r2, r0
 80056ee:	460b      	mov	r3, r1
 80056f0:	f040 8117 	bne.w	8005922 <_dtoa_r+0x6e2>
 80056f4:	f7fa fdca 	bl	800028c <__adddf3>
 80056f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056fc:	4604      	mov	r4, r0
 80056fe:	460d      	mov	r5, r1
 8005700:	f7fb fa0a 	bl	8000b18 <__aeabi_dcmpgt>
 8005704:	2800      	cmp	r0, #0
 8005706:	f040 80f9 	bne.w	80058fc <_dtoa_r+0x6bc>
 800570a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800570e:	4620      	mov	r0, r4
 8005710:	4629      	mov	r1, r5
 8005712:	f7fb f9d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005716:	b118      	cbz	r0, 8005720 <_dtoa_r+0x4e0>
 8005718:	f018 0f01 	tst.w	r8, #1
 800571c:	f040 80ee 	bne.w	80058fc <_dtoa_r+0x6bc>
 8005720:	4649      	mov	r1, r9
 8005722:	4658      	mov	r0, fp
 8005724:	f000 fc90 	bl	8006048 <_Bfree>
 8005728:	2300      	movs	r3, #0
 800572a:	7033      	strb	r3, [r6, #0]
 800572c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800572e:	3701      	adds	r7, #1
 8005730:	601f      	str	r7, [r3, #0]
 8005732:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 831d 	beq.w	8005d74 <_dtoa_r+0xb34>
 800573a:	601e      	str	r6, [r3, #0]
 800573c:	e31a      	b.n	8005d74 <_dtoa_r+0xb34>
 800573e:	07e2      	lsls	r2, r4, #31
 8005740:	d505      	bpl.n	800574e <_dtoa_r+0x50e>
 8005742:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005746:	f7fa ff57 	bl	80005f8 <__aeabi_dmul>
 800574a:	3601      	adds	r6, #1
 800574c:	2301      	movs	r3, #1
 800574e:	1064      	asrs	r4, r4, #1
 8005750:	3508      	adds	r5, #8
 8005752:	e73f      	b.n	80055d4 <_dtoa_r+0x394>
 8005754:	2602      	movs	r6, #2
 8005756:	e742      	b.n	80055de <_dtoa_r+0x39e>
 8005758:	9c07      	ldr	r4, [sp, #28]
 800575a:	9704      	str	r7, [sp, #16]
 800575c:	e761      	b.n	8005622 <_dtoa_r+0x3e2>
 800575e:	4b27      	ldr	r3, [pc, #156]	@ (80057fc <_dtoa_r+0x5bc>)
 8005760:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005762:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005766:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800576a:	4454      	add	r4, sl
 800576c:	2900      	cmp	r1, #0
 800576e:	d053      	beq.n	8005818 <_dtoa_r+0x5d8>
 8005770:	4928      	ldr	r1, [pc, #160]	@ (8005814 <_dtoa_r+0x5d4>)
 8005772:	2000      	movs	r0, #0
 8005774:	f7fb f86a 	bl	800084c <__aeabi_ddiv>
 8005778:	4633      	mov	r3, r6
 800577a:	462a      	mov	r2, r5
 800577c:	f7fa fd84 	bl	8000288 <__aeabi_dsub>
 8005780:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005784:	4656      	mov	r6, sl
 8005786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800578a:	f7fb f9e5 	bl	8000b58 <__aeabi_d2iz>
 800578e:	4605      	mov	r5, r0
 8005790:	f7fa fec8 	bl	8000524 <__aeabi_i2d>
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800579c:	f7fa fd74 	bl	8000288 <__aeabi_dsub>
 80057a0:	3530      	adds	r5, #48	@ 0x30
 80057a2:	4602      	mov	r2, r0
 80057a4:	460b      	mov	r3, r1
 80057a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80057aa:	f806 5b01 	strb.w	r5, [r6], #1
 80057ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057b2:	f7fb f993 	bl	8000adc <__aeabi_dcmplt>
 80057b6:	2800      	cmp	r0, #0
 80057b8:	d171      	bne.n	800589e <_dtoa_r+0x65e>
 80057ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057be:	4911      	ldr	r1, [pc, #68]	@ (8005804 <_dtoa_r+0x5c4>)
 80057c0:	2000      	movs	r0, #0
 80057c2:	f7fa fd61 	bl	8000288 <__aeabi_dsub>
 80057c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057ca:	f7fb f987 	bl	8000adc <__aeabi_dcmplt>
 80057ce:	2800      	cmp	r0, #0
 80057d0:	f040 8095 	bne.w	80058fe <_dtoa_r+0x6be>
 80057d4:	42a6      	cmp	r6, r4
 80057d6:	f43f af50 	beq.w	800567a <_dtoa_r+0x43a>
 80057da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057de:	4b0a      	ldr	r3, [pc, #40]	@ (8005808 <_dtoa_r+0x5c8>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	f7fa ff09 	bl	80005f8 <__aeabi_dmul>
 80057e6:	4b08      	ldr	r3, [pc, #32]	@ (8005808 <_dtoa_r+0x5c8>)
 80057e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057ec:	2200      	movs	r2, #0
 80057ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057f2:	f7fa ff01 	bl	80005f8 <__aeabi_dmul>
 80057f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057fa:	e7c4      	b.n	8005786 <_dtoa_r+0x546>
 80057fc:	08006ff8 	.word	0x08006ff8
 8005800:	08006fd0 	.word	0x08006fd0
 8005804:	3ff00000 	.word	0x3ff00000
 8005808:	40240000 	.word	0x40240000
 800580c:	401c0000 	.word	0x401c0000
 8005810:	40140000 	.word	0x40140000
 8005814:	3fe00000 	.word	0x3fe00000
 8005818:	4631      	mov	r1, r6
 800581a:	4628      	mov	r0, r5
 800581c:	f7fa feec 	bl	80005f8 <__aeabi_dmul>
 8005820:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005824:	9415      	str	r4, [sp, #84]	@ 0x54
 8005826:	4656      	mov	r6, sl
 8005828:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800582c:	f7fb f994 	bl	8000b58 <__aeabi_d2iz>
 8005830:	4605      	mov	r5, r0
 8005832:	f7fa fe77 	bl	8000524 <__aeabi_i2d>
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800583e:	f7fa fd23 	bl	8000288 <__aeabi_dsub>
 8005842:	3530      	adds	r5, #48	@ 0x30
 8005844:	f806 5b01 	strb.w	r5, [r6], #1
 8005848:	4602      	mov	r2, r0
 800584a:	460b      	mov	r3, r1
 800584c:	42a6      	cmp	r6, r4
 800584e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	d124      	bne.n	80058a2 <_dtoa_r+0x662>
 8005858:	4bac      	ldr	r3, [pc, #688]	@ (8005b0c <_dtoa_r+0x8cc>)
 800585a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800585e:	f7fa fd15 	bl	800028c <__adddf3>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800586a:	f7fb f955 	bl	8000b18 <__aeabi_dcmpgt>
 800586e:	2800      	cmp	r0, #0
 8005870:	d145      	bne.n	80058fe <_dtoa_r+0x6be>
 8005872:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005876:	49a5      	ldr	r1, [pc, #660]	@ (8005b0c <_dtoa_r+0x8cc>)
 8005878:	2000      	movs	r0, #0
 800587a:	f7fa fd05 	bl	8000288 <__aeabi_dsub>
 800587e:	4602      	mov	r2, r0
 8005880:	460b      	mov	r3, r1
 8005882:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005886:	f7fb f929 	bl	8000adc <__aeabi_dcmplt>
 800588a:	2800      	cmp	r0, #0
 800588c:	f43f aef5 	beq.w	800567a <_dtoa_r+0x43a>
 8005890:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005892:	1e73      	subs	r3, r6, #1
 8005894:	9315      	str	r3, [sp, #84]	@ 0x54
 8005896:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800589a:	2b30      	cmp	r3, #48	@ 0x30
 800589c:	d0f8      	beq.n	8005890 <_dtoa_r+0x650>
 800589e:	9f04      	ldr	r7, [sp, #16]
 80058a0:	e73e      	b.n	8005720 <_dtoa_r+0x4e0>
 80058a2:	4b9b      	ldr	r3, [pc, #620]	@ (8005b10 <_dtoa_r+0x8d0>)
 80058a4:	f7fa fea8 	bl	80005f8 <__aeabi_dmul>
 80058a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058ac:	e7bc      	b.n	8005828 <_dtoa_r+0x5e8>
 80058ae:	d10c      	bne.n	80058ca <_dtoa_r+0x68a>
 80058b0:	4b98      	ldr	r3, [pc, #608]	@ (8005b14 <_dtoa_r+0x8d4>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058b8:	f7fa fe9e 	bl	80005f8 <__aeabi_dmul>
 80058bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058c0:	f7fb f920 	bl	8000b04 <__aeabi_dcmpge>
 80058c4:	2800      	cmp	r0, #0
 80058c6:	f000 8157 	beq.w	8005b78 <_dtoa_r+0x938>
 80058ca:	2400      	movs	r4, #0
 80058cc:	4625      	mov	r5, r4
 80058ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058d0:	43db      	mvns	r3, r3
 80058d2:	9304      	str	r3, [sp, #16]
 80058d4:	4656      	mov	r6, sl
 80058d6:	2700      	movs	r7, #0
 80058d8:	4621      	mov	r1, r4
 80058da:	4658      	mov	r0, fp
 80058dc:	f000 fbb4 	bl	8006048 <_Bfree>
 80058e0:	2d00      	cmp	r5, #0
 80058e2:	d0dc      	beq.n	800589e <_dtoa_r+0x65e>
 80058e4:	b12f      	cbz	r7, 80058f2 <_dtoa_r+0x6b2>
 80058e6:	42af      	cmp	r7, r5
 80058e8:	d003      	beq.n	80058f2 <_dtoa_r+0x6b2>
 80058ea:	4639      	mov	r1, r7
 80058ec:	4658      	mov	r0, fp
 80058ee:	f000 fbab 	bl	8006048 <_Bfree>
 80058f2:	4629      	mov	r1, r5
 80058f4:	4658      	mov	r0, fp
 80058f6:	f000 fba7 	bl	8006048 <_Bfree>
 80058fa:	e7d0      	b.n	800589e <_dtoa_r+0x65e>
 80058fc:	9704      	str	r7, [sp, #16]
 80058fe:	4633      	mov	r3, r6
 8005900:	461e      	mov	r6, r3
 8005902:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005906:	2a39      	cmp	r2, #57	@ 0x39
 8005908:	d107      	bne.n	800591a <_dtoa_r+0x6da>
 800590a:	459a      	cmp	sl, r3
 800590c:	d1f8      	bne.n	8005900 <_dtoa_r+0x6c0>
 800590e:	9a04      	ldr	r2, [sp, #16]
 8005910:	3201      	adds	r2, #1
 8005912:	9204      	str	r2, [sp, #16]
 8005914:	2230      	movs	r2, #48	@ 0x30
 8005916:	f88a 2000 	strb.w	r2, [sl]
 800591a:	781a      	ldrb	r2, [r3, #0]
 800591c:	3201      	adds	r2, #1
 800591e:	701a      	strb	r2, [r3, #0]
 8005920:	e7bd      	b.n	800589e <_dtoa_r+0x65e>
 8005922:	4b7b      	ldr	r3, [pc, #492]	@ (8005b10 <_dtoa_r+0x8d0>)
 8005924:	2200      	movs	r2, #0
 8005926:	f7fa fe67 	bl	80005f8 <__aeabi_dmul>
 800592a:	2200      	movs	r2, #0
 800592c:	2300      	movs	r3, #0
 800592e:	4604      	mov	r4, r0
 8005930:	460d      	mov	r5, r1
 8005932:	f7fb f8c9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005936:	2800      	cmp	r0, #0
 8005938:	f43f aebb 	beq.w	80056b2 <_dtoa_r+0x472>
 800593c:	e6f0      	b.n	8005720 <_dtoa_r+0x4e0>
 800593e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005940:	2a00      	cmp	r2, #0
 8005942:	f000 80db 	beq.w	8005afc <_dtoa_r+0x8bc>
 8005946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005948:	2a01      	cmp	r2, #1
 800594a:	f300 80bf 	bgt.w	8005acc <_dtoa_r+0x88c>
 800594e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005950:	2a00      	cmp	r2, #0
 8005952:	f000 80b7 	beq.w	8005ac4 <_dtoa_r+0x884>
 8005956:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800595a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800595c:	4646      	mov	r6, r8
 800595e:	9a08      	ldr	r2, [sp, #32]
 8005960:	2101      	movs	r1, #1
 8005962:	441a      	add	r2, r3
 8005964:	4658      	mov	r0, fp
 8005966:	4498      	add	r8, r3
 8005968:	9208      	str	r2, [sp, #32]
 800596a:	f000 fc21 	bl	80061b0 <__i2b>
 800596e:	4605      	mov	r5, r0
 8005970:	b15e      	cbz	r6, 800598a <_dtoa_r+0x74a>
 8005972:	9b08      	ldr	r3, [sp, #32]
 8005974:	2b00      	cmp	r3, #0
 8005976:	dd08      	ble.n	800598a <_dtoa_r+0x74a>
 8005978:	42b3      	cmp	r3, r6
 800597a:	9a08      	ldr	r2, [sp, #32]
 800597c:	bfa8      	it	ge
 800597e:	4633      	movge	r3, r6
 8005980:	eba8 0803 	sub.w	r8, r8, r3
 8005984:	1af6      	subs	r6, r6, r3
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	9308      	str	r3, [sp, #32]
 800598a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800598c:	b1f3      	cbz	r3, 80059cc <_dtoa_r+0x78c>
 800598e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 80b7 	beq.w	8005b04 <_dtoa_r+0x8c4>
 8005996:	b18c      	cbz	r4, 80059bc <_dtoa_r+0x77c>
 8005998:	4629      	mov	r1, r5
 800599a:	4622      	mov	r2, r4
 800599c:	4658      	mov	r0, fp
 800599e:	f000 fcc7 	bl	8006330 <__pow5mult>
 80059a2:	464a      	mov	r2, r9
 80059a4:	4601      	mov	r1, r0
 80059a6:	4605      	mov	r5, r0
 80059a8:	4658      	mov	r0, fp
 80059aa:	f000 fc17 	bl	80061dc <__multiply>
 80059ae:	4649      	mov	r1, r9
 80059b0:	9004      	str	r0, [sp, #16]
 80059b2:	4658      	mov	r0, fp
 80059b4:	f000 fb48 	bl	8006048 <_Bfree>
 80059b8:	9b04      	ldr	r3, [sp, #16]
 80059ba:	4699      	mov	r9, r3
 80059bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059be:	1b1a      	subs	r2, r3, r4
 80059c0:	d004      	beq.n	80059cc <_dtoa_r+0x78c>
 80059c2:	4649      	mov	r1, r9
 80059c4:	4658      	mov	r0, fp
 80059c6:	f000 fcb3 	bl	8006330 <__pow5mult>
 80059ca:	4681      	mov	r9, r0
 80059cc:	2101      	movs	r1, #1
 80059ce:	4658      	mov	r0, fp
 80059d0:	f000 fbee 	bl	80061b0 <__i2b>
 80059d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059d6:	4604      	mov	r4, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 81cf 	beq.w	8005d7c <_dtoa_r+0xb3c>
 80059de:	461a      	mov	r2, r3
 80059e0:	4601      	mov	r1, r0
 80059e2:	4658      	mov	r0, fp
 80059e4:	f000 fca4 	bl	8006330 <__pow5mult>
 80059e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	4604      	mov	r4, r0
 80059ee:	f300 8095 	bgt.w	8005b1c <_dtoa_r+0x8dc>
 80059f2:	9b02      	ldr	r3, [sp, #8]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f040 8087 	bne.w	8005b08 <_dtoa_r+0x8c8>
 80059fa:	9b03      	ldr	r3, [sp, #12]
 80059fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f040 8089 	bne.w	8005b18 <_dtoa_r+0x8d8>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a0c:	0d1b      	lsrs	r3, r3, #20
 8005a0e:	051b      	lsls	r3, r3, #20
 8005a10:	b12b      	cbz	r3, 8005a1e <_dtoa_r+0x7de>
 8005a12:	9b08      	ldr	r3, [sp, #32]
 8005a14:	3301      	adds	r3, #1
 8005a16:	9308      	str	r3, [sp, #32]
 8005a18:	f108 0801 	add.w	r8, r8, #1
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 81b0 	beq.w	8005d88 <_dtoa_r+0xb48>
 8005a28:	6923      	ldr	r3, [r4, #16]
 8005a2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a2e:	6918      	ldr	r0, [r3, #16]
 8005a30:	f000 fb72 	bl	8006118 <__hi0bits>
 8005a34:	f1c0 0020 	rsb	r0, r0, #32
 8005a38:	9b08      	ldr	r3, [sp, #32]
 8005a3a:	4418      	add	r0, r3
 8005a3c:	f010 001f 	ands.w	r0, r0, #31
 8005a40:	d077      	beq.n	8005b32 <_dtoa_r+0x8f2>
 8005a42:	f1c0 0320 	rsb	r3, r0, #32
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	dd6b      	ble.n	8005b22 <_dtoa_r+0x8e2>
 8005a4a:	9b08      	ldr	r3, [sp, #32]
 8005a4c:	f1c0 001c 	rsb	r0, r0, #28
 8005a50:	4403      	add	r3, r0
 8005a52:	4480      	add	r8, r0
 8005a54:	4406      	add	r6, r0
 8005a56:	9308      	str	r3, [sp, #32]
 8005a58:	f1b8 0f00 	cmp.w	r8, #0
 8005a5c:	dd05      	ble.n	8005a6a <_dtoa_r+0x82a>
 8005a5e:	4649      	mov	r1, r9
 8005a60:	4642      	mov	r2, r8
 8005a62:	4658      	mov	r0, fp
 8005a64:	f000 fcbe 	bl	80063e4 <__lshift>
 8005a68:	4681      	mov	r9, r0
 8005a6a:	9b08      	ldr	r3, [sp, #32]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	dd05      	ble.n	8005a7c <_dtoa_r+0x83c>
 8005a70:	4621      	mov	r1, r4
 8005a72:	461a      	mov	r2, r3
 8005a74:	4658      	mov	r0, fp
 8005a76:	f000 fcb5 	bl	80063e4 <__lshift>
 8005a7a:	4604      	mov	r4, r0
 8005a7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d059      	beq.n	8005b36 <_dtoa_r+0x8f6>
 8005a82:	4621      	mov	r1, r4
 8005a84:	4648      	mov	r0, r9
 8005a86:	f000 fd19 	bl	80064bc <__mcmp>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	da53      	bge.n	8005b36 <_dtoa_r+0x8f6>
 8005a8e:	1e7b      	subs	r3, r7, #1
 8005a90:	9304      	str	r3, [sp, #16]
 8005a92:	4649      	mov	r1, r9
 8005a94:	2300      	movs	r3, #0
 8005a96:	220a      	movs	r2, #10
 8005a98:	4658      	mov	r0, fp
 8005a9a:	f000 faf7 	bl	800608c <__multadd>
 8005a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aa0:	4681      	mov	r9, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	f000 8172 	beq.w	8005d8c <_dtoa_r+0xb4c>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	4629      	mov	r1, r5
 8005aac:	220a      	movs	r2, #10
 8005aae:	4658      	mov	r0, fp
 8005ab0:	f000 faec 	bl	800608c <__multadd>
 8005ab4:	9b00      	ldr	r3, [sp, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	4605      	mov	r5, r0
 8005aba:	dc67      	bgt.n	8005b8c <_dtoa_r+0x94c>
 8005abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	dc41      	bgt.n	8005b46 <_dtoa_r+0x906>
 8005ac2:	e063      	b.n	8005b8c <_dtoa_r+0x94c>
 8005ac4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ac6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005aca:	e746      	b.n	800595a <_dtoa_r+0x71a>
 8005acc:	9b07      	ldr	r3, [sp, #28]
 8005ace:	1e5c      	subs	r4, r3, #1
 8005ad0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	bfbf      	itttt	lt
 8005ad6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ad8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005ada:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005adc:	1ae3      	sublt	r3, r4, r3
 8005ade:	bfb4      	ite	lt
 8005ae0:	18d2      	addlt	r2, r2, r3
 8005ae2:	1b1c      	subge	r4, r3, r4
 8005ae4:	9b07      	ldr	r3, [sp, #28]
 8005ae6:	bfbc      	itt	lt
 8005ae8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005aea:	2400      	movlt	r4, #0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	bfb5      	itete	lt
 8005af0:	eba8 0603 	sublt.w	r6, r8, r3
 8005af4:	9b07      	ldrge	r3, [sp, #28]
 8005af6:	2300      	movlt	r3, #0
 8005af8:	4646      	movge	r6, r8
 8005afa:	e730      	b.n	800595e <_dtoa_r+0x71e>
 8005afc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005afe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b00:	4646      	mov	r6, r8
 8005b02:	e735      	b.n	8005970 <_dtoa_r+0x730>
 8005b04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b06:	e75c      	b.n	80059c2 <_dtoa_r+0x782>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	e788      	b.n	8005a1e <_dtoa_r+0x7de>
 8005b0c:	3fe00000 	.word	0x3fe00000
 8005b10:	40240000 	.word	0x40240000
 8005b14:	40140000 	.word	0x40140000
 8005b18:	9b02      	ldr	r3, [sp, #8]
 8005b1a:	e780      	b.n	8005a1e <_dtoa_r+0x7de>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b20:	e782      	b.n	8005a28 <_dtoa_r+0x7e8>
 8005b22:	d099      	beq.n	8005a58 <_dtoa_r+0x818>
 8005b24:	9a08      	ldr	r2, [sp, #32]
 8005b26:	331c      	adds	r3, #28
 8005b28:	441a      	add	r2, r3
 8005b2a:	4498      	add	r8, r3
 8005b2c:	441e      	add	r6, r3
 8005b2e:	9208      	str	r2, [sp, #32]
 8005b30:	e792      	b.n	8005a58 <_dtoa_r+0x818>
 8005b32:	4603      	mov	r3, r0
 8005b34:	e7f6      	b.n	8005b24 <_dtoa_r+0x8e4>
 8005b36:	9b07      	ldr	r3, [sp, #28]
 8005b38:	9704      	str	r7, [sp, #16]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	dc20      	bgt.n	8005b80 <_dtoa_r+0x940>
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	dd1e      	ble.n	8005b84 <_dtoa_r+0x944>
 8005b46:	9b00      	ldr	r3, [sp, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f47f aec0 	bne.w	80058ce <_dtoa_r+0x68e>
 8005b4e:	4621      	mov	r1, r4
 8005b50:	2205      	movs	r2, #5
 8005b52:	4658      	mov	r0, fp
 8005b54:	f000 fa9a 	bl	800608c <__multadd>
 8005b58:	4601      	mov	r1, r0
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	4648      	mov	r0, r9
 8005b5e:	f000 fcad 	bl	80064bc <__mcmp>
 8005b62:	2800      	cmp	r0, #0
 8005b64:	f77f aeb3 	ble.w	80058ce <_dtoa_r+0x68e>
 8005b68:	4656      	mov	r6, sl
 8005b6a:	2331      	movs	r3, #49	@ 0x31
 8005b6c:	f806 3b01 	strb.w	r3, [r6], #1
 8005b70:	9b04      	ldr	r3, [sp, #16]
 8005b72:	3301      	adds	r3, #1
 8005b74:	9304      	str	r3, [sp, #16]
 8005b76:	e6ae      	b.n	80058d6 <_dtoa_r+0x696>
 8005b78:	9c07      	ldr	r4, [sp, #28]
 8005b7a:	9704      	str	r7, [sp, #16]
 8005b7c:	4625      	mov	r5, r4
 8005b7e:	e7f3      	b.n	8005b68 <_dtoa_r+0x928>
 8005b80:	9b07      	ldr	r3, [sp, #28]
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 8104 	beq.w	8005d94 <_dtoa_r+0xb54>
 8005b8c:	2e00      	cmp	r6, #0
 8005b8e:	dd05      	ble.n	8005b9c <_dtoa_r+0x95c>
 8005b90:	4629      	mov	r1, r5
 8005b92:	4632      	mov	r2, r6
 8005b94:	4658      	mov	r0, fp
 8005b96:	f000 fc25 	bl	80063e4 <__lshift>
 8005b9a:	4605      	mov	r5, r0
 8005b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d05a      	beq.n	8005c58 <_dtoa_r+0xa18>
 8005ba2:	6869      	ldr	r1, [r5, #4]
 8005ba4:	4658      	mov	r0, fp
 8005ba6:	f000 fa0f 	bl	8005fc8 <_Balloc>
 8005baa:	4606      	mov	r6, r0
 8005bac:	b928      	cbnz	r0, 8005bba <_dtoa_r+0x97a>
 8005bae:	4b84      	ldr	r3, [pc, #528]	@ (8005dc0 <_dtoa_r+0xb80>)
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005bb6:	f7ff bb5a 	b.w	800526e <_dtoa_r+0x2e>
 8005bba:	692a      	ldr	r2, [r5, #16]
 8005bbc:	3202      	adds	r2, #2
 8005bbe:	0092      	lsls	r2, r2, #2
 8005bc0:	f105 010c 	add.w	r1, r5, #12
 8005bc4:	300c      	adds	r0, #12
 8005bc6:	f000 fe3d 	bl	8006844 <memcpy>
 8005bca:	2201      	movs	r2, #1
 8005bcc:	4631      	mov	r1, r6
 8005bce:	4658      	mov	r0, fp
 8005bd0:	f000 fc08 	bl	80063e4 <__lshift>
 8005bd4:	f10a 0301 	add.w	r3, sl, #1
 8005bd8:	9307      	str	r3, [sp, #28]
 8005bda:	9b00      	ldr	r3, [sp, #0]
 8005bdc:	4453      	add	r3, sl
 8005bde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005be0:	9b02      	ldr	r3, [sp, #8]
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	462f      	mov	r7, r5
 8005be8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bea:	4605      	mov	r5, r0
 8005bec:	9b07      	ldr	r3, [sp, #28]
 8005bee:	4621      	mov	r1, r4
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	4648      	mov	r0, r9
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	f7ff fa9a 	bl	800512e <quorem>
 8005bfa:	4639      	mov	r1, r7
 8005bfc:	9002      	str	r0, [sp, #8]
 8005bfe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005c02:	4648      	mov	r0, r9
 8005c04:	f000 fc5a 	bl	80064bc <__mcmp>
 8005c08:	462a      	mov	r2, r5
 8005c0a:	9008      	str	r0, [sp, #32]
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4658      	mov	r0, fp
 8005c10:	f000 fc70 	bl	80064f4 <__mdiff>
 8005c14:	68c2      	ldr	r2, [r0, #12]
 8005c16:	4606      	mov	r6, r0
 8005c18:	bb02      	cbnz	r2, 8005c5c <_dtoa_r+0xa1c>
 8005c1a:	4601      	mov	r1, r0
 8005c1c:	4648      	mov	r0, r9
 8005c1e:	f000 fc4d 	bl	80064bc <__mcmp>
 8005c22:	4602      	mov	r2, r0
 8005c24:	4631      	mov	r1, r6
 8005c26:	4658      	mov	r0, fp
 8005c28:	920e      	str	r2, [sp, #56]	@ 0x38
 8005c2a:	f000 fa0d 	bl	8006048 <_Bfree>
 8005c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c30:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c32:	9e07      	ldr	r6, [sp, #28]
 8005c34:	ea43 0102 	orr.w	r1, r3, r2
 8005c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c3a:	4319      	orrs	r1, r3
 8005c3c:	d110      	bne.n	8005c60 <_dtoa_r+0xa20>
 8005c3e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c42:	d029      	beq.n	8005c98 <_dtoa_r+0xa58>
 8005c44:	9b08      	ldr	r3, [sp, #32]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	dd02      	ble.n	8005c50 <_dtoa_r+0xa10>
 8005c4a:	9b02      	ldr	r3, [sp, #8]
 8005c4c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005c50:	9b00      	ldr	r3, [sp, #0]
 8005c52:	f883 8000 	strb.w	r8, [r3]
 8005c56:	e63f      	b.n	80058d8 <_dtoa_r+0x698>
 8005c58:	4628      	mov	r0, r5
 8005c5a:	e7bb      	b.n	8005bd4 <_dtoa_r+0x994>
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	e7e1      	b.n	8005c24 <_dtoa_r+0x9e4>
 8005c60:	9b08      	ldr	r3, [sp, #32]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	db04      	blt.n	8005c70 <_dtoa_r+0xa30>
 8005c66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c68:	430b      	orrs	r3, r1
 8005c6a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c6c:	430b      	orrs	r3, r1
 8005c6e:	d120      	bne.n	8005cb2 <_dtoa_r+0xa72>
 8005c70:	2a00      	cmp	r2, #0
 8005c72:	dded      	ble.n	8005c50 <_dtoa_r+0xa10>
 8005c74:	4649      	mov	r1, r9
 8005c76:	2201      	movs	r2, #1
 8005c78:	4658      	mov	r0, fp
 8005c7a:	f000 fbb3 	bl	80063e4 <__lshift>
 8005c7e:	4621      	mov	r1, r4
 8005c80:	4681      	mov	r9, r0
 8005c82:	f000 fc1b 	bl	80064bc <__mcmp>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	dc03      	bgt.n	8005c92 <_dtoa_r+0xa52>
 8005c8a:	d1e1      	bne.n	8005c50 <_dtoa_r+0xa10>
 8005c8c:	f018 0f01 	tst.w	r8, #1
 8005c90:	d0de      	beq.n	8005c50 <_dtoa_r+0xa10>
 8005c92:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005c96:	d1d8      	bne.n	8005c4a <_dtoa_r+0xa0a>
 8005c98:	9a00      	ldr	r2, [sp, #0]
 8005c9a:	2339      	movs	r3, #57	@ 0x39
 8005c9c:	7013      	strb	r3, [r2, #0]
 8005c9e:	4633      	mov	r3, r6
 8005ca0:	461e      	mov	r6, r3
 8005ca2:	3b01      	subs	r3, #1
 8005ca4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005ca8:	2a39      	cmp	r2, #57	@ 0x39
 8005caa:	d052      	beq.n	8005d52 <_dtoa_r+0xb12>
 8005cac:	3201      	adds	r2, #1
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	e612      	b.n	80058d8 <_dtoa_r+0x698>
 8005cb2:	2a00      	cmp	r2, #0
 8005cb4:	dd07      	ble.n	8005cc6 <_dtoa_r+0xa86>
 8005cb6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005cba:	d0ed      	beq.n	8005c98 <_dtoa_r+0xa58>
 8005cbc:	9a00      	ldr	r2, [sp, #0]
 8005cbe:	f108 0301 	add.w	r3, r8, #1
 8005cc2:	7013      	strb	r3, [r2, #0]
 8005cc4:	e608      	b.n	80058d8 <_dtoa_r+0x698>
 8005cc6:	9b07      	ldr	r3, [sp, #28]
 8005cc8:	9a07      	ldr	r2, [sp, #28]
 8005cca:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005cce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d028      	beq.n	8005d26 <_dtoa_r+0xae6>
 8005cd4:	4649      	mov	r1, r9
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	220a      	movs	r2, #10
 8005cda:	4658      	mov	r0, fp
 8005cdc:	f000 f9d6 	bl	800608c <__multadd>
 8005ce0:	42af      	cmp	r7, r5
 8005ce2:	4681      	mov	r9, r0
 8005ce4:	f04f 0300 	mov.w	r3, #0
 8005ce8:	f04f 020a 	mov.w	r2, #10
 8005cec:	4639      	mov	r1, r7
 8005cee:	4658      	mov	r0, fp
 8005cf0:	d107      	bne.n	8005d02 <_dtoa_r+0xac2>
 8005cf2:	f000 f9cb 	bl	800608c <__multadd>
 8005cf6:	4607      	mov	r7, r0
 8005cf8:	4605      	mov	r5, r0
 8005cfa:	9b07      	ldr	r3, [sp, #28]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	9307      	str	r3, [sp, #28]
 8005d00:	e774      	b.n	8005bec <_dtoa_r+0x9ac>
 8005d02:	f000 f9c3 	bl	800608c <__multadd>
 8005d06:	4629      	mov	r1, r5
 8005d08:	4607      	mov	r7, r0
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	220a      	movs	r2, #10
 8005d0e:	4658      	mov	r0, fp
 8005d10:	f000 f9bc 	bl	800608c <__multadd>
 8005d14:	4605      	mov	r5, r0
 8005d16:	e7f0      	b.n	8005cfa <_dtoa_r+0xaba>
 8005d18:	9b00      	ldr	r3, [sp, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	bfcc      	ite	gt
 8005d1e:	461e      	movgt	r6, r3
 8005d20:	2601      	movle	r6, #1
 8005d22:	4456      	add	r6, sl
 8005d24:	2700      	movs	r7, #0
 8005d26:	4649      	mov	r1, r9
 8005d28:	2201      	movs	r2, #1
 8005d2a:	4658      	mov	r0, fp
 8005d2c:	f000 fb5a 	bl	80063e4 <__lshift>
 8005d30:	4621      	mov	r1, r4
 8005d32:	4681      	mov	r9, r0
 8005d34:	f000 fbc2 	bl	80064bc <__mcmp>
 8005d38:	2800      	cmp	r0, #0
 8005d3a:	dcb0      	bgt.n	8005c9e <_dtoa_r+0xa5e>
 8005d3c:	d102      	bne.n	8005d44 <_dtoa_r+0xb04>
 8005d3e:	f018 0f01 	tst.w	r8, #1
 8005d42:	d1ac      	bne.n	8005c9e <_dtoa_r+0xa5e>
 8005d44:	4633      	mov	r3, r6
 8005d46:	461e      	mov	r6, r3
 8005d48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d4c:	2a30      	cmp	r2, #48	@ 0x30
 8005d4e:	d0fa      	beq.n	8005d46 <_dtoa_r+0xb06>
 8005d50:	e5c2      	b.n	80058d8 <_dtoa_r+0x698>
 8005d52:	459a      	cmp	sl, r3
 8005d54:	d1a4      	bne.n	8005ca0 <_dtoa_r+0xa60>
 8005d56:	9b04      	ldr	r3, [sp, #16]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	9304      	str	r3, [sp, #16]
 8005d5c:	2331      	movs	r3, #49	@ 0x31
 8005d5e:	f88a 3000 	strb.w	r3, [sl]
 8005d62:	e5b9      	b.n	80058d8 <_dtoa_r+0x698>
 8005d64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005d66:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005dc4 <_dtoa_r+0xb84>
 8005d6a:	b11b      	cbz	r3, 8005d74 <_dtoa_r+0xb34>
 8005d6c:	f10a 0308 	add.w	r3, sl, #8
 8005d70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	4650      	mov	r0, sl
 8005d76:	b019      	add	sp, #100	@ 0x64
 8005d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	f77f ae37 	ble.w	80059f2 <_dtoa_r+0x7b2>
 8005d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d86:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e655      	b.n	8005a38 <_dtoa_r+0x7f8>
 8005d8c:	9b00      	ldr	r3, [sp, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f77f aed6 	ble.w	8005b40 <_dtoa_r+0x900>
 8005d94:	4656      	mov	r6, sl
 8005d96:	4621      	mov	r1, r4
 8005d98:	4648      	mov	r0, r9
 8005d9a:	f7ff f9c8 	bl	800512e <quorem>
 8005d9e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005da2:	f806 8b01 	strb.w	r8, [r6], #1
 8005da6:	9b00      	ldr	r3, [sp, #0]
 8005da8:	eba6 020a 	sub.w	r2, r6, sl
 8005dac:	4293      	cmp	r3, r2
 8005dae:	ddb3      	ble.n	8005d18 <_dtoa_r+0xad8>
 8005db0:	4649      	mov	r1, r9
 8005db2:	2300      	movs	r3, #0
 8005db4:	220a      	movs	r2, #10
 8005db6:	4658      	mov	r0, fp
 8005db8:	f000 f968 	bl	800608c <__multadd>
 8005dbc:	4681      	mov	r9, r0
 8005dbe:	e7ea      	b.n	8005d96 <_dtoa_r+0xb56>
 8005dc0:	08006f58 	.word	0x08006f58
 8005dc4:	08006edc 	.word	0x08006edc

08005dc8 <_free_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	4605      	mov	r5, r0
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	d041      	beq.n	8005e54 <_free_r+0x8c>
 8005dd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dd4:	1f0c      	subs	r4, r1, #4
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bfb8      	it	lt
 8005dda:	18e4      	addlt	r4, r4, r3
 8005ddc:	f000 f8e8 	bl	8005fb0 <__malloc_lock>
 8005de0:	4a1d      	ldr	r2, [pc, #116]	@ (8005e58 <_free_r+0x90>)
 8005de2:	6813      	ldr	r3, [r2, #0]
 8005de4:	b933      	cbnz	r3, 8005df4 <_free_r+0x2c>
 8005de6:	6063      	str	r3, [r4, #4]
 8005de8:	6014      	str	r4, [r2, #0]
 8005dea:	4628      	mov	r0, r5
 8005dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005df0:	f000 b8e4 	b.w	8005fbc <__malloc_unlock>
 8005df4:	42a3      	cmp	r3, r4
 8005df6:	d908      	bls.n	8005e0a <_free_r+0x42>
 8005df8:	6820      	ldr	r0, [r4, #0]
 8005dfa:	1821      	adds	r1, r4, r0
 8005dfc:	428b      	cmp	r3, r1
 8005dfe:	bf01      	itttt	eq
 8005e00:	6819      	ldreq	r1, [r3, #0]
 8005e02:	685b      	ldreq	r3, [r3, #4]
 8005e04:	1809      	addeq	r1, r1, r0
 8005e06:	6021      	streq	r1, [r4, #0]
 8005e08:	e7ed      	b.n	8005de6 <_free_r+0x1e>
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	b10b      	cbz	r3, 8005e14 <_free_r+0x4c>
 8005e10:	42a3      	cmp	r3, r4
 8005e12:	d9fa      	bls.n	8005e0a <_free_r+0x42>
 8005e14:	6811      	ldr	r1, [r2, #0]
 8005e16:	1850      	adds	r0, r2, r1
 8005e18:	42a0      	cmp	r0, r4
 8005e1a:	d10b      	bne.n	8005e34 <_free_r+0x6c>
 8005e1c:	6820      	ldr	r0, [r4, #0]
 8005e1e:	4401      	add	r1, r0
 8005e20:	1850      	adds	r0, r2, r1
 8005e22:	4283      	cmp	r3, r0
 8005e24:	6011      	str	r1, [r2, #0]
 8005e26:	d1e0      	bne.n	8005dea <_free_r+0x22>
 8005e28:	6818      	ldr	r0, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	6053      	str	r3, [r2, #4]
 8005e2e:	4408      	add	r0, r1
 8005e30:	6010      	str	r0, [r2, #0]
 8005e32:	e7da      	b.n	8005dea <_free_r+0x22>
 8005e34:	d902      	bls.n	8005e3c <_free_r+0x74>
 8005e36:	230c      	movs	r3, #12
 8005e38:	602b      	str	r3, [r5, #0]
 8005e3a:	e7d6      	b.n	8005dea <_free_r+0x22>
 8005e3c:	6820      	ldr	r0, [r4, #0]
 8005e3e:	1821      	adds	r1, r4, r0
 8005e40:	428b      	cmp	r3, r1
 8005e42:	bf04      	itt	eq
 8005e44:	6819      	ldreq	r1, [r3, #0]
 8005e46:	685b      	ldreq	r3, [r3, #4]
 8005e48:	6063      	str	r3, [r4, #4]
 8005e4a:	bf04      	itt	eq
 8005e4c:	1809      	addeq	r1, r1, r0
 8005e4e:	6021      	streq	r1, [r4, #0]
 8005e50:	6054      	str	r4, [r2, #4]
 8005e52:	e7ca      	b.n	8005dea <_free_r+0x22>
 8005e54:	bd38      	pop	{r3, r4, r5, pc}
 8005e56:	bf00      	nop
 8005e58:	200005a4 	.word	0x200005a4

08005e5c <malloc>:
 8005e5c:	4b02      	ldr	r3, [pc, #8]	@ (8005e68 <malloc+0xc>)
 8005e5e:	4601      	mov	r1, r0
 8005e60:	6818      	ldr	r0, [r3, #0]
 8005e62:	f000 b825 	b.w	8005eb0 <_malloc_r>
 8005e66:	bf00      	nop
 8005e68:	20000018 	.word	0x20000018

08005e6c <sbrk_aligned>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	4e0f      	ldr	r6, [pc, #60]	@ (8005eac <sbrk_aligned+0x40>)
 8005e70:	460c      	mov	r4, r1
 8005e72:	6831      	ldr	r1, [r6, #0]
 8005e74:	4605      	mov	r5, r0
 8005e76:	b911      	cbnz	r1, 8005e7e <sbrk_aligned+0x12>
 8005e78:	f000 fcd4 	bl	8006824 <_sbrk_r>
 8005e7c:	6030      	str	r0, [r6, #0]
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4628      	mov	r0, r5
 8005e82:	f000 fccf 	bl	8006824 <_sbrk_r>
 8005e86:	1c43      	adds	r3, r0, #1
 8005e88:	d103      	bne.n	8005e92 <sbrk_aligned+0x26>
 8005e8a:	f04f 34ff 	mov.w	r4, #4294967295
 8005e8e:	4620      	mov	r0, r4
 8005e90:	bd70      	pop	{r4, r5, r6, pc}
 8005e92:	1cc4      	adds	r4, r0, #3
 8005e94:	f024 0403 	bic.w	r4, r4, #3
 8005e98:	42a0      	cmp	r0, r4
 8005e9a:	d0f8      	beq.n	8005e8e <sbrk_aligned+0x22>
 8005e9c:	1a21      	subs	r1, r4, r0
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f000 fcc0 	bl	8006824 <_sbrk_r>
 8005ea4:	3001      	adds	r0, #1
 8005ea6:	d1f2      	bne.n	8005e8e <sbrk_aligned+0x22>
 8005ea8:	e7ef      	b.n	8005e8a <sbrk_aligned+0x1e>
 8005eaa:	bf00      	nop
 8005eac:	200005a0 	.word	0x200005a0

08005eb0 <_malloc_r>:
 8005eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005eb4:	1ccd      	adds	r5, r1, #3
 8005eb6:	f025 0503 	bic.w	r5, r5, #3
 8005eba:	3508      	adds	r5, #8
 8005ebc:	2d0c      	cmp	r5, #12
 8005ebe:	bf38      	it	cc
 8005ec0:	250c      	movcc	r5, #12
 8005ec2:	2d00      	cmp	r5, #0
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	db01      	blt.n	8005ecc <_malloc_r+0x1c>
 8005ec8:	42a9      	cmp	r1, r5
 8005eca:	d904      	bls.n	8005ed6 <_malloc_r+0x26>
 8005ecc:	230c      	movs	r3, #12
 8005ece:	6033      	str	r3, [r6, #0]
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ed6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fac <_malloc_r+0xfc>
 8005eda:	f000 f869 	bl	8005fb0 <__malloc_lock>
 8005ede:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee2:	461c      	mov	r4, r3
 8005ee4:	bb44      	cbnz	r4, 8005f38 <_malloc_r+0x88>
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	4630      	mov	r0, r6
 8005eea:	f7ff ffbf 	bl	8005e6c <sbrk_aligned>
 8005eee:	1c43      	adds	r3, r0, #1
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	d158      	bne.n	8005fa6 <_malloc_r+0xf6>
 8005ef4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ef8:	4627      	mov	r7, r4
 8005efa:	2f00      	cmp	r7, #0
 8005efc:	d143      	bne.n	8005f86 <_malloc_r+0xd6>
 8005efe:	2c00      	cmp	r4, #0
 8005f00:	d04b      	beq.n	8005f9a <_malloc_r+0xea>
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	4639      	mov	r1, r7
 8005f06:	4630      	mov	r0, r6
 8005f08:	eb04 0903 	add.w	r9, r4, r3
 8005f0c:	f000 fc8a 	bl	8006824 <_sbrk_r>
 8005f10:	4581      	cmp	r9, r0
 8005f12:	d142      	bne.n	8005f9a <_malloc_r+0xea>
 8005f14:	6821      	ldr	r1, [r4, #0]
 8005f16:	1a6d      	subs	r5, r5, r1
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	f7ff ffa6 	bl	8005e6c <sbrk_aligned>
 8005f20:	3001      	adds	r0, #1
 8005f22:	d03a      	beq.n	8005f9a <_malloc_r+0xea>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	442b      	add	r3, r5
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	bb62      	cbnz	r2, 8005f8c <_malloc_r+0xdc>
 8005f32:	f8c8 7000 	str.w	r7, [r8]
 8005f36:	e00f      	b.n	8005f58 <_malloc_r+0xa8>
 8005f38:	6822      	ldr	r2, [r4, #0]
 8005f3a:	1b52      	subs	r2, r2, r5
 8005f3c:	d420      	bmi.n	8005f80 <_malloc_r+0xd0>
 8005f3e:	2a0b      	cmp	r2, #11
 8005f40:	d917      	bls.n	8005f72 <_malloc_r+0xc2>
 8005f42:	1961      	adds	r1, r4, r5
 8005f44:	42a3      	cmp	r3, r4
 8005f46:	6025      	str	r5, [r4, #0]
 8005f48:	bf18      	it	ne
 8005f4a:	6059      	strne	r1, [r3, #4]
 8005f4c:	6863      	ldr	r3, [r4, #4]
 8005f4e:	bf08      	it	eq
 8005f50:	f8c8 1000 	streq.w	r1, [r8]
 8005f54:	5162      	str	r2, [r4, r5]
 8005f56:	604b      	str	r3, [r1, #4]
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f000 f82f 	bl	8005fbc <__malloc_unlock>
 8005f5e:	f104 000b 	add.w	r0, r4, #11
 8005f62:	1d23      	adds	r3, r4, #4
 8005f64:	f020 0007 	bic.w	r0, r0, #7
 8005f68:	1ac2      	subs	r2, r0, r3
 8005f6a:	bf1c      	itt	ne
 8005f6c:	1a1b      	subne	r3, r3, r0
 8005f6e:	50a3      	strne	r3, [r4, r2]
 8005f70:	e7af      	b.n	8005ed2 <_malloc_r+0x22>
 8005f72:	6862      	ldr	r2, [r4, #4]
 8005f74:	42a3      	cmp	r3, r4
 8005f76:	bf0c      	ite	eq
 8005f78:	f8c8 2000 	streq.w	r2, [r8]
 8005f7c:	605a      	strne	r2, [r3, #4]
 8005f7e:	e7eb      	b.n	8005f58 <_malloc_r+0xa8>
 8005f80:	4623      	mov	r3, r4
 8005f82:	6864      	ldr	r4, [r4, #4]
 8005f84:	e7ae      	b.n	8005ee4 <_malloc_r+0x34>
 8005f86:	463c      	mov	r4, r7
 8005f88:	687f      	ldr	r7, [r7, #4]
 8005f8a:	e7b6      	b.n	8005efa <_malloc_r+0x4a>
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	42a3      	cmp	r3, r4
 8005f92:	d1fb      	bne.n	8005f8c <_malloc_r+0xdc>
 8005f94:	2300      	movs	r3, #0
 8005f96:	6053      	str	r3, [r2, #4]
 8005f98:	e7de      	b.n	8005f58 <_malloc_r+0xa8>
 8005f9a:	230c      	movs	r3, #12
 8005f9c:	6033      	str	r3, [r6, #0]
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	f000 f80c 	bl	8005fbc <__malloc_unlock>
 8005fa4:	e794      	b.n	8005ed0 <_malloc_r+0x20>
 8005fa6:	6005      	str	r5, [r0, #0]
 8005fa8:	e7d6      	b.n	8005f58 <_malloc_r+0xa8>
 8005faa:	bf00      	nop
 8005fac:	200005a4 	.word	0x200005a4

08005fb0 <__malloc_lock>:
 8005fb0:	4801      	ldr	r0, [pc, #4]	@ (8005fb8 <__malloc_lock+0x8>)
 8005fb2:	f7ff b8ba 	b.w	800512a <__retarget_lock_acquire_recursive>
 8005fb6:	bf00      	nop
 8005fb8:	2000059c 	.word	0x2000059c

08005fbc <__malloc_unlock>:
 8005fbc:	4801      	ldr	r0, [pc, #4]	@ (8005fc4 <__malloc_unlock+0x8>)
 8005fbe:	f7ff b8b5 	b.w	800512c <__retarget_lock_release_recursive>
 8005fc2:	bf00      	nop
 8005fc4:	2000059c 	.word	0x2000059c

08005fc8 <_Balloc>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	69c6      	ldr	r6, [r0, #28]
 8005fcc:	4604      	mov	r4, r0
 8005fce:	460d      	mov	r5, r1
 8005fd0:	b976      	cbnz	r6, 8005ff0 <_Balloc+0x28>
 8005fd2:	2010      	movs	r0, #16
 8005fd4:	f7ff ff42 	bl	8005e5c <malloc>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	61e0      	str	r0, [r4, #28]
 8005fdc:	b920      	cbnz	r0, 8005fe8 <_Balloc+0x20>
 8005fde:	4b18      	ldr	r3, [pc, #96]	@ (8006040 <_Balloc+0x78>)
 8005fe0:	4818      	ldr	r0, [pc, #96]	@ (8006044 <_Balloc+0x7c>)
 8005fe2:	216b      	movs	r1, #107	@ 0x6b
 8005fe4:	f000 fc3c 	bl	8006860 <__assert_func>
 8005fe8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fec:	6006      	str	r6, [r0, #0]
 8005fee:	60c6      	str	r6, [r0, #12]
 8005ff0:	69e6      	ldr	r6, [r4, #28]
 8005ff2:	68f3      	ldr	r3, [r6, #12]
 8005ff4:	b183      	cbz	r3, 8006018 <_Balloc+0x50>
 8005ff6:	69e3      	ldr	r3, [r4, #28]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ffe:	b9b8      	cbnz	r0, 8006030 <_Balloc+0x68>
 8006000:	2101      	movs	r1, #1
 8006002:	fa01 f605 	lsl.w	r6, r1, r5
 8006006:	1d72      	adds	r2, r6, #5
 8006008:	0092      	lsls	r2, r2, #2
 800600a:	4620      	mov	r0, r4
 800600c:	f000 fc46 	bl	800689c <_calloc_r>
 8006010:	b160      	cbz	r0, 800602c <_Balloc+0x64>
 8006012:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006016:	e00e      	b.n	8006036 <_Balloc+0x6e>
 8006018:	2221      	movs	r2, #33	@ 0x21
 800601a:	2104      	movs	r1, #4
 800601c:	4620      	mov	r0, r4
 800601e:	f000 fc3d 	bl	800689c <_calloc_r>
 8006022:	69e3      	ldr	r3, [r4, #28]
 8006024:	60f0      	str	r0, [r6, #12]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e4      	bne.n	8005ff6 <_Balloc+0x2e>
 800602c:	2000      	movs	r0, #0
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	6802      	ldr	r2, [r0, #0]
 8006032:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006036:	2300      	movs	r3, #0
 8006038:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800603c:	e7f7      	b.n	800602e <_Balloc+0x66>
 800603e:	bf00      	nop
 8006040:	08006ee9 	.word	0x08006ee9
 8006044:	08006f69 	.word	0x08006f69

08006048 <_Bfree>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	69c6      	ldr	r6, [r0, #28]
 800604c:	4605      	mov	r5, r0
 800604e:	460c      	mov	r4, r1
 8006050:	b976      	cbnz	r6, 8006070 <_Bfree+0x28>
 8006052:	2010      	movs	r0, #16
 8006054:	f7ff ff02 	bl	8005e5c <malloc>
 8006058:	4602      	mov	r2, r0
 800605a:	61e8      	str	r0, [r5, #28]
 800605c:	b920      	cbnz	r0, 8006068 <_Bfree+0x20>
 800605e:	4b09      	ldr	r3, [pc, #36]	@ (8006084 <_Bfree+0x3c>)
 8006060:	4809      	ldr	r0, [pc, #36]	@ (8006088 <_Bfree+0x40>)
 8006062:	218f      	movs	r1, #143	@ 0x8f
 8006064:	f000 fbfc 	bl	8006860 <__assert_func>
 8006068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800606c:	6006      	str	r6, [r0, #0]
 800606e:	60c6      	str	r6, [r0, #12]
 8006070:	b13c      	cbz	r4, 8006082 <_Bfree+0x3a>
 8006072:	69eb      	ldr	r3, [r5, #28]
 8006074:	6862      	ldr	r2, [r4, #4]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800607c:	6021      	str	r1, [r4, #0]
 800607e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006082:	bd70      	pop	{r4, r5, r6, pc}
 8006084:	08006ee9 	.word	0x08006ee9
 8006088:	08006f69 	.word	0x08006f69

0800608c <__multadd>:
 800608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	690d      	ldr	r5, [r1, #16]
 8006092:	4607      	mov	r7, r0
 8006094:	460c      	mov	r4, r1
 8006096:	461e      	mov	r6, r3
 8006098:	f101 0c14 	add.w	ip, r1, #20
 800609c:	2000      	movs	r0, #0
 800609e:	f8dc 3000 	ldr.w	r3, [ip]
 80060a2:	b299      	uxth	r1, r3
 80060a4:	fb02 6101 	mla	r1, r2, r1, r6
 80060a8:	0c1e      	lsrs	r6, r3, #16
 80060aa:	0c0b      	lsrs	r3, r1, #16
 80060ac:	fb02 3306 	mla	r3, r2, r6, r3
 80060b0:	b289      	uxth	r1, r1
 80060b2:	3001      	adds	r0, #1
 80060b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80060b8:	4285      	cmp	r5, r0
 80060ba:	f84c 1b04 	str.w	r1, [ip], #4
 80060be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80060c2:	dcec      	bgt.n	800609e <__multadd+0x12>
 80060c4:	b30e      	cbz	r6, 800610a <__multadd+0x7e>
 80060c6:	68a3      	ldr	r3, [r4, #8]
 80060c8:	42ab      	cmp	r3, r5
 80060ca:	dc19      	bgt.n	8006100 <__multadd+0x74>
 80060cc:	6861      	ldr	r1, [r4, #4]
 80060ce:	4638      	mov	r0, r7
 80060d0:	3101      	adds	r1, #1
 80060d2:	f7ff ff79 	bl	8005fc8 <_Balloc>
 80060d6:	4680      	mov	r8, r0
 80060d8:	b928      	cbnz	r0, 80060e6 <__multadd+0x5a>
 80060da:	4602      	mov	r2, r0
 80060dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006110 <__multadd+0x84>)
 80060de:	480d      	ldr	r0, [pc, #52]	@ (8006114 <__multadd+0x88>)
 80060e0:	21ba      	movs	r1, #186	@ 0xba
 80060e2:	f000 fbbd 	bl	8006860 <__assert_func>
 80060e6:	6922      	ldr	r2, [r4, #16]
 80060e8:	3202      	adds	r2, #2
 80060ea:	f104 010c 	add.w	r1, r4, #12
 80060ee:	0092      	lsls	r2, r2, #2
 80060f0:	300c      	adds	r0, #12
 80060f2:	f000 fba7 	bl	8006844 <memcpy>
 80060f6:	4621      	mov	r1, r4
 80060f8:	4638      	mov	r0, r7
 80060fa:	f7ff ffa5 	bl	8006048 <_Bfree>
 80060fe:	4644      	mov	r4, r8
 8006100:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006104:	3501      	adds	r5, #1
 8006106:	615e      	str	r6, [r3, #20]
 8006108:	6125      	str	r5, [r4, #16]
 800610a:	4620      	mov	r0, r4
 800610c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006110:	08006f58 	.word	0x08006f58
 8006114:	08006f69 	.word	0x08006f69

08006118 <__hi0bits>:
 8006118:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800611c:	4603      	mov	r3, r0
 800611e:	bf36      	itet	cc
 8006120:	0403      	lslcc	r3, r0, #16
 8006122:	2000      	movcs	r0, #0
 8006124:	2010      	movcc	r0, #16
 8006126:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800612a:	bf3c      	itt	cc
 800612c:	021b      	lslcc	r3, r3, #8
 800612e:	3008      	addcc	r0, #8
 8006130:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006134:	bf3c      	itt	cc
 8006136:	011b      	lslcc	r3, r3, #4
 8006138:	3004      	addcc	r0, #4
 800613a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613e:	bf3c      	itt	cc
 8006140:	009b      	lslcc	r3, r3, #2
 8006142:	3002      	addcc	r0, #2
 8006144:	2b00      	cmp	r3, #0
 8006146:	db05      	blt.n	8006154 <__hi0bits+0x3c>
 8006148:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800614c:	f100 0001 	add.w	r0, r0, #1
 8006150:	bf08      	it	eq
 8006152:	2020      	moveq	r0, #32
 8006154:	4770      	bx	lr

08006156 <__lo0bits>:
 8006156:	6803      	ldr	r3, [r0, #0]
 8006158:	4602      	mov	r2, r0
 800615a:	f013 0007 	ands.w	r0, r3, #7
 800615e:	d00b      	beq.n	8006178 <__lo0bits+0x22>
 8006160:	07d9      	lsls	r1, r3, #31
 8006162:	d421      	bmi.n	80061a8 <__lo0bits+0x52>
 8006164:	0798      	lsls	r0, r3, #30
 8006166:	bf49      	itett	mi
 8006168:	085b      	lsrmi	r3, r3, #1
 800616a:	089b      	lsrpl	r3, r3, #2
 800616c:	2001      	movmi	r0, #1
 800616e:	6013      	strmi	r3, [r2, #0]
 8006170:	bf5c      	itt	pl
 8006172:	6013      	strpl	r3, [r2, #0]
 8006174:	2002      	movpl	r0, #2
 8006176:	4770      	bx	lr
 8006178:	b299      	uxth	r1, r3
 800617a:	b909      	cbnz	r1, 8006180 <__lo0bits+0x2a>
 800617c:	0c1b      	lsrs	r3, r3, #16
 800617e:	2010      	movs	r0, #16
 8006180:	b2d9      	uxtb	r1, r3
 8006182:	b909      	cbnz	r1, 8006188 <__lo0bits+0x32>
 8006184:	3008      	adds	r0, #8
 8006186:	0a1b      	lsrs	r3, r3, #8
 8006188:	0719      	lsls	r1, r3, #28
 800618a:	bf04      	itt	eq
 800618c:	091b      	lsreq	r3, r3, #4
 800618e:	3004      	addeq	r0, #4
 8006190:	0799      	lsls	r1, r3, #30
 8006192:	bf04      	itt	eq
 8006194:	089b      	lsreq	r3, r3, #2
 8006196:	3002      	addeq	r0, #2
 8006198:	07d9      	lsls	r1, r3, #31
 800619a:	d403      	bmi.n	80061a4 <__lo0bits+0x4e>
 800619c:	085b      	lsrs	r3, r3, #1
 800619e:	f100 0001 	add.w	r0, r0, #1
 80061a2:	d003      	beq.n	80061ac <__lo0bits+0x56>
 80061a4:	6013      	str	r3, [r2, #0]
 80061a6:	4770      	bx	lr
 80061a8:	2000      	movs	r0, #0
 80061aa:	4770      	bx	lr
 80061ac:	2020      	movs	r0, #32
 80061ae:	4770      	bx	lr

080061b0 <__i2b>:
 80061b0:	b510      	push	{r4, lr}
 80061b2:	460c      	mov	r4, r1
 80061b4:	2101      	movs	r1, #1
 80061b6:	f7ff ff07 	bl	8005fc8 <_Balloc>
 80061ba:	4602      	mov	r2, r0
 80061bc:	b928      	cbnz	r0, 80061ca <__i2b+0x1a>
 80061be:	4b05      	ldr	r3, [pc, #20]	@ (80061d4 <__i2b+0x24>)
 80061c0:	4805      	ldr	r0, [pc, #20]	@ (80061d8 <__i2b+0x28>)
 80061c2:	f240 1145 	movw	r1, #325	@ 0x145
 80061c6:	f000 fb4b 	bl	8006860 <__assert_func>
 80061ca:	2301      	movs	r3, #1
 80061cc:	6144      	str	r4, [r0, #20]
 80061ce:	6103      	str	r3, [r0, #16]
 80061d0:	bd10      	pop	{r4, pc}
 80061d2:	bf00      	nop
 80061d4:	08006f58 	.word	0x08006f58
 80061d8:	08006f69 	.word	0x08006f69

080061dc <__multiply>:
 80061dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e0:	4614      	mov	r4, r2
 80061e2:	690a      	ldr	r2, [r1, #16]
 80061e4:	6923      	ldr	r3, [r4, #16]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	bfa8      	it	ge
 80061ea:	4623      	movge	r3, r4
 80061ec:	460f      	mov	r7, r1
 80061ee:	bfa4      	itt	ge
 80061f0:	460c      	movge	r4, r1
 80061f2:	461f      	movge	r7, r3
 80061f4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80061f8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80061fc:	68a3      	ldr	r3, [r4, #8]
 80061fe:	6861      	ldr	r1, [r4, #4]
 8006200:	eb0a 0609 	add.w	r6, sl, r9
 8006204:	42b3      	cmp	r3, r6
 8006206:	b085      	sub	sp, #20
 8006208:	bfb8      	it	lt
 800620a:	3101      	addlt	r1, #1
 800620c:	f7ff fedc 	bl	8005fc8 <_Balloc>
 8006210:	b930      	cbnz	r0, 8006220 <__multiply+0x44>
 8006212:	4602      	mov	r2, r0
 8006214:	4b44      	ldr	r3, [pc, #272]	@ (8006328 <__multiply+0x14c>)
 8006216:	4845      	ldr	r0, [pc, #276]	@ (800632c <__multiply+0x150>)
 8006218:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800621c:	f000 fb20 	bl	8006860 <__assert_func>
 8006220:	f100 0514 	add.w	r5, r0, #20
 8006224:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006228:	462b      	mov	r3, r5
 800622a:	2200      	movs	r2, #0
 800622c:	4543      	cmp	r3, r8
 800622e:	d321      	bcc.n	8006274 <__multiply+0x98>
 8006230:	f107 0114 	add.w	r1, r7, #20
 8006234:	f104 0214 	add.w	r2, r4, #20
 8006238:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800623c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006240:	9302      	str	r3, [sp, #8]
 8006242:	1b13      	subs	r3, r2, r4
 8006244:	3b15      	subs	r3, #21
 8006246:	f023 0303 	bic.w	r3, r3, #3
 800624a:	3304      	adds	r3, #4
 800624c:	f104 0715 	add.w	r7, r4, #21
 8006250:	42ba      	cmp	r2, r7
 8006252:	bf38      	it	cc
 8006254:	2304      	movcc	r3, #4
 8006256:	9301      	str	r3, [sp, #4]
 8006258:	9b02      	ldr	r3, [sp, #8]
 800625a:	9103      	str	r1, [sp, #12]
 800625c:	428b      	cmp	r3, r1
 800625e:	d80c      	bhi.n	800627a <__multiply+0x9e>
 8006260:	2e00      	cmp	r6, #0
 8006262:	dd03      	ble.n	800626c <__multiply+0x90>
 8006264:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006268:	2b00      	cmp	r3, #0
 800626a:	d05b      	beq.n	8006324 <__multiply+0x148>
 800626c:	6106      	str	r6, [r0, #16]
 800626e:	b005      	add	sp, #20
 8006270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006274:	f843 2b04 	str.w	r2, [r3], #4
 8006278:	e7d8      	b.n	800622c <__multiply+0x50>
 800627a:	f8b1 a000 	ldrh.w	sl, [r1]
 800627e:	f1ba 0f00 	cmp.w	sl, #0
 8006282:	d024      	beq.n	80062ce <__multiply+0xf2>
 8006284:	f104 0e14 	add.w	lr, r4, #20
 8006288:	46a9      	mov	r9, r5
 800628a:	f04f 0c00 	mov.w	ip, #0
 800628e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006292:	f8d9 3000 	ldr.w	r3, [r9]
 8006296:	fa1f fb87 	uxth.w	fp, r7
 800629a:	b29b      	uxth	r3, r3
 800629c:	fb0a 330b 	mla	r3, sl, fp, r3
 80062a0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80062a4:	f8d9 7000 	ldr.w	r7, [r9]
 80062a8:	4463      	add	r3, ip
 80062aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80062ae:	fb0a c70b 	mla	r7, sl, fp, ip
 80062b2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80062bc:	4572      	cmp	r2, lr
 80062be:	f849 3b04 	str.w	r3, [r9], #4
 80062c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80062c6:	d8e2      	bhi.n	800628e <__multiply+0xb2>
 80062c8:	9b01      	ldr	r3, [sp, #4]
 80062ca:	f845 c003 	str.w	ip, [r5, r3]
 80062ce:	9b03      	ldr	r3, [sp, #12]
 80062d0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80062d4:	3104      	adds	r1, #4
 80062d6:	f1b9 0f00 	cmp.w	r9, #0
 80062da:	d021      	beq.n	8006320 <__multiply+0x144>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	f104 0c14 	add.w	ip, r4, #20
 80062e2:	46ae      	mov	lr, r5
 80062e4:	f04f 0a00 	mov.w	sl, #0
 80062e8:	f8bc b000 	ldrh.w	fp, [ip]
 80062ec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80062f0:	fb09 770b 	mla	r7, r9, fp, r7
 80062f4:	4457      	add	r7, sl
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80062fc:	f84e 3b04 	str.w	r3, [lr], #4
 8006300:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006304:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006308:	f8be 3000 	ldrh.w	r3, [lr]
 800630c:	fb09 330a 	mla	r3, r9, sl, r3
 8006310:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006314:	4562      	cmp	r2, ip
 8006316:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800631a:	d8e5      	bhi.n	80062e8 <__multiply+0x10c>
 800631c:	9f01      	ldr	r7, [sp, #4]
 800631e:	51eb      	str	r3, [r5, r7]
 8006320:	3504      	adds	r5, #4
 8006322:	e799      	b.n	8006258 <__multiply+0x7c>
 8006324:	3e01      	subs	r6, #1
 8006326:	e79b      	b.n	8006260 <__multiply+0x84>
 8006328:	08006f58 	.word	0x08006f58
 800632c:	08006f69 	.word	0x08006f69

08006330 <__pow5mult>:
 8006330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006334:	4615      	mov	r5, r2
 8006336:	f012 0203 	ands.w	r2, r2, #3
 800633a:	4607      	mov	r7, r0
 800633c:	460e      	mov	r6, r1
 800633e:	d007      	beq.n	8006350 <__pow5mult+0x20>
 8006340:	4c25      	ldr	r4, [pc, #148]	@ (80063d8 <__pow5mult+0xa8>)
 8006342:	3a01      	subs	r2, #1
 8006344:	2300      	movs	r3, #0
 8006346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800634a:	f7ff fe9f 	bl	800608c <__multadd>
 800634e:	4606      	mov	r6, r0
 8006350:	10ad      	asrs	r5, r5, #2
 8006352:	d03d      	beq.n	80063d0 <__pow5mult+0xa0>
 8006354:	69fc      	ldr	r4, [r7, #28]
 8006356:	b97c      	cbnz	r4, 8006378 <__pow5mult+0x48>
 8006358:	2010      	movs	r0, #16
 800635a:	f7ff fd7f 	bl	8005e5c <malloc>
 800635e:	4602      	mov	r2, r0
 8006360:	61f8      	str	r0, [r7, #28]
 8006362:	b928      	cbnz	r0, 8006370 <__pow5mult+0x40>
 8006364:	4b1d      	ldr	r3, [pc, #116]	@ (80063dc <__pow5mult+0xac>)
 8006366:	481e      	ldr	r0, [pc, #120]	@ (80063e0 <__pow5mult+0xb0>)
 8006368:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800636c:	f000 fa78 	bl	8006860 <__assert_func>
 8006370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006374:	6004      	str	r4, [r0, #0]
 8006376:	60c4      	str	r4, [r0, #12]
 8006378:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800637c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006380:	b94c      	cbnz	r4, 8006396 <__pow5mult+0x66>
 8006382:	f240 2171 	movw	r1, #625	@ 0x271
 8006386:	4638      	mov	r0, r7
 8006388:	f7ff ff12 	bl	80061b0 <__i2b>
 800638c:	2300      	movs	r3, #0
 800638e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006392:	4604      	mov	r4, r0
 8006394:	6003      	str	r3, [r0, #0]
 8006396:	f04f 0900 	mov.w	r9, #0
 800639a:	07eb      	lsls	r3, r5, #31
 800639c:	d50a      	bpl.n	80063b4 <__pow5mult+0x84>
 800639e:	4631      	mov	r1, r6
 80063a0:	4622      	mov	r2, r4
 80063a2:	4638      	mov	r0, r7
 80063a4:	f7ff ff1a 	bl	80061dc <__multiply>
 80063a8:	4631      	mov	r1, r6
 80063aa:	4680      	mov	r8, r0
 80063ac:	4638      	mov	r0, r7
 80063ae:	f7ff fe4b 	bl	8006048 <_Bfree>
 80063b2:	4646      	mov	r6, r8
 80063b4:	106d      	asrs	r5, r5, #1
 80063b6:	d00b      	beq.n	80063d0 <__pow5mult+0xa0>
 80063b8:	6820      	ldr	r0, [r4, #0]
 80063ba:	b938      	cbnz	r0, 80063cc <__pow5mult+0x9c>
 80063bc:	4622      	mov	r2, r4
 80063be:	4621      	mov	r1, r4
 80063c0:	4638      	mov	r0, r7
 80063c2:	f7ff ff0b 	bl	80061dc <__multiply>
 80063c6:	6020      	str	r0, [r4, #0]
 80063c8:	f8c0 9000 	str.w	r9, [r0]
 80063cc:	4604      	mov	r4, r0
 80063ce:	e7e4      	b.n	800639a <__pow5mult+0x6a>
 80063d0:	4630      	mov	r0, r6
 80063d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d6:	bf00      	nop
 80063d8:	08006fc4 	.word	0x08006fc4
 80063dc:	08006ee9 	.word	0x08006ee9
 80063e0:	08006f69 	.word	0x08006f69

080063e4 <__lshift>:
 80063e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063e8:	460c      	mov	r4, r1
 80063ea:	6849      	ldr	r1, [r1, #4]
 80063ec:	6923      	ldr	r3, [r4, #16]
 80063ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80063f2:	68a3      	ldr	r3, [r4, #8]
 80063f4:	4607      	mov	r7, r0
 80063f6:	4691      	mov	r9, r2
 80063f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80063fc:	f108 0601 	add.w	r6, r8, #1
 8006400:	42b3      	cmp	r3, r6
 8006402:	db0b      	blt.n	800641c <__lshift+0x38>
 8006404:	4638      	mov	r0, r7
 8006406:	f7ff fddf 	bl	8005fc8 <_Balloc>
 800640a:	4605      	mov	r5, r0
 800640c:	b948      	cbnz	r0, 8006422 <__lshift+0x3e>
 800640e:	4602      	mov	r2, r0
 8006410:	4b28      	ldr	r3, [pc, #160]	@ (80064b4 <__lshift+0xd0>)
 8006412:	4829      	ldr	r0, [pc, #164]	@ (80064b8 <__lshift+0xd4>)
 8006414:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006418:	f000 fa22 	bl	8006860 <__assert_func>
 800641c:	3101      	adds	r1, #1
 800641e:	005b      	lsls	r3, r3, #1
 8006420:	e7ee      	b.n	8006400 <__lshift+0x1c>
 8006422:	2300      	movs	r3, #0
 8006424:	f100 0114 	add.w	r1, r0, #20
 8006428:	f100 0210 	add.w	r2, r0, #16
 800642c:	4618      	mov	r0, r3
 800642e:	4553      	cmp	r3, sl
 8006430:	db33      	blt.n	800649a <__lshift+0xb6>
 8006432:	6920      	ldr	r0, [r4, #16]
 8006434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006438:	f104 0314 	add.w	r3, r4, #20
 800643c:	f019 091f 	ands.w	r9, r9, #31
 8006440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006444:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006448:	d02b      	beq.n	80064a2 <__lshift+0xbe>
 800644a:	f1c9 0e20 	rsb	lr, r9, #32
 800644e:	468a      	mov	sl, r1
 8006450:	2200      	movs	r2, #0
 8006452:	6818      	ldr	r0, [r3, #0]
 8006454:	fa00 f009 	lsl.w	r0, r0, r9
 8006458:	4310      	orrs	r0, r2
 800645a:	f84a 0b04 	str.w	r0, [sl], #4
 800645e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006462:	459c      	cmp	ip, r3
 8006464:	fa22 f20e 	lsr.w	r2, r2, lr
 8006468:	d8f3      	bhi.n	8006452 <__lshift+0x6e>
 800646a:	ebac 0304 	sub.w	r3, ip, r4
 800646e:	3b15      	subs	r3, #21
 8006470:	f023 0303 	bic.w	r3, r3, #3
 8006474:	3304      	adds	r3, #4
 8006476:	f104 0015 	add.w	r0, r4, #21
 800647a:	4584      	cmp	ip, r0
 800647c:	bf38      	it	cc
 800647e:	2304      	movcc	r3, #4
 8006480:	50ca      	str	r2, [r1, r3]
 8006482:	b10a      	cbz	r2, 8006488 <__lshift+0xa4>
 8006484:	f108 0602 	add.w	r6, r8, #2
 8006488:	3e01      	subs	r6, #1
 800648a:	4638      	mov	r0, r7
 800648c:	612e      	str	r6, [r5, #16]
 800648e:	4621      	mov	r1, r4
 8006490:	f7ff fdda 	bl	8006048 <_Bfree>
 8006494:	4628      	mov	r0, r5
 8006496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649a:	f842 0f04 	str.w	r0, [r2, #4]!
 800649e:	3301      	adds	r3, #1
 80064a0:	e7c5      	b.n	800642e <__lshift+0x4a>
 80064a2:	3904      	subs	r1, #4
 80064a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80064a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80064ac:	459c      	cmp	ip, r3
 80064ae:	d8f9      	bhi.n	80064a4 <__lshift+0xc0>
 80064b0:	e7ea      	b.n	8006488 <__lshift+0xa4>
 80064b2:	bf00      	nop
 80064b4:	08006f58 	.word	0x08006f58
 80064b8:	08006f69 	.word	0x08006f69

080064bc <__mcmp>:
 80064bc:	690a      	ldr	r2, [r1, #16]
 80064be:	4603      	mov	r3, r0
 80064c0:	6900      	ldr	r0, [r0, #16]
 80064c2:	1a80      	subs	r0, r0, r2
 80064c4:	b530      	push	{r4, r5, lr}
 80064c6:	d10e      	bne.n	80064e6 <__mcmp+0x2a>
 80064c8:	3314      	adds	r3, #20
 80064ca:	3114      	adds	r1, #20
 80064cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80064d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80064d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80064d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80064dc:	4295      	cmp	r5, r2
 80064de:	d003      	beq.n	80064e8 <__mcmp+0x2c>
 80064e0:	d205      	bcs.n	80064ee <__mcmp+0x32>
 80064e2:	f04f 30ff 	mov.w	r0, #4294967295
 80064e6:	bd30      	pop	{r4, r5, pc}
 80064e8:	42a3      	cmp	r3, r4
 80064ea:	d3f3      	bcc.n	80064d4 <__mcmp+0x18>
 80064ec:	e7fb      	b.n	80064e6 <__mcmp+0x2a>
 80064ee:	2001      	movs	r0, #1
 80064f0:	e7f9      	b.n	80064e6 <__mcmp+0x2a>
	...

080064f4 <__mdiff>:
 80064f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f8:	4689      	mov	r9, r1
 80064fa:	4606      	mov	r6, r0
 80064fc:	4611      	mov	r1, r2
 80064fe:	4648      	mov	r0, r9
 8006500:	4614      	mov	r4, r2
 8006502:	f7ff ffdb 	bl	80064bc <__mcmp>
 8006506:	1e05      	subs	r5, r0, #0
 8006508:	d112      	bne.n	8006530 <__mdiff+0x3c>
 800650a:	4629      	mov	r1, r5
 800650c:	4630      	mov	r0, r6
 800650e:	f7ff fd5b 	bl	8005fc8 <_Balloc>
 8006512:	4602      	mov	r2, r0
 8006514:	b928      	cbnz	r0, 8006522 <__mdiff+0x2e>
 8006516:	4b3f      	ldr	r3, [pc, #252]	@ (8006614 <__mdiff+0x120>)
 8006518:	f240 2137 	movw	r1, #567	@ 0x237
 800651c:	483e      	ldr	r0, [pc, #248]	@ (8006618 <__mdiff+0x124>)
 800651e:	f000 f99f 	bl	8006860 <__assert_func>
 8006522:	2301      	movs	r3, #1
 8006524:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006528:	4610      	mov	r0, r2
 800652a:	b003      	add	sp, #12
 800652c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006530:	bfbc      	itt	lt
 8006532:	464b      	movlt	r3, r9
 8006534:	46a1      	movlt	r9, r4
 8006536:	4630      	mov	r0, r6
 8006538:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800653c:	bfba      	itte	lt
 800653e:	461c      	movlt	r4, r3
 8006540:	2501      	movlt	r5, #1
 8006542:	2500      	movge	r5, #0
 8006544:	f7ff fd40 	bl	8005fc8 <_Balloc>
 8006548:	4602      	mov	r2, r0
 800654a:	b918      	cbnz	r0, 8006554 <__mdiff+0x60>
 800654c:	4b31      	ldr	r3, [pc, #196]	@ (8006614 <__mdiff+0x120>)
 800654e:	f240 2145 	movw	r1, #581	@ 0x245
 8006552:	e7e3      	b.n	800651c <__mdiff+0x28>
 8006554:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006558:	6926      	ldr	r6, [r4, #16]
 800655a:	60c5      	str	r5, [r0, #12]
 800655c:	f109 0310 	add.w	r3, r9, #16
 8006560:	f109 0514 	add.w	r5, r9, #20
 8006564:	f104 0e14 	add.w	lr, r4, #20
 8006568:	f100 0b14 	add.w	fp, r0, #20
 800656c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006570:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006574:	9301      	str	r3, [sp, #4]
 8006576:	46d9      	mov	r9, fp
 8006578:	f04f 0c00 	mov.w	ip, #0
 800657c:	9b01      	ldr	r3, [sp, #4]
 800657e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006582:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006586:	9301      	str	r3, [sp, #4]
 8006588:	fa1f f38a 	uxth.w	r3, sl
 800658c:	4619      	mov	r1, r3
 800658e:	b283      	uxth	r3, r0
 8006590:	1acb      	subs	r3, r1, r3
 8006592:	0c00      	lsrs	r0, r0, #16
 8006594:	4463      	add	r3, ip
 8006596:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800659a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800659e:	b29b      	uxth	r3, r3
 80065a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80065a4:	4576      	cmp	r6, lr
 80065a6:	f849 3b04 	str.w	r3, [r9], #4
 80065aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065ae:	d8e5      	bhi.n	800657c <__mdiff+0x88>
 80065b0:	1b33      	subs	r3, r6, r4
 80065b2:	3b15      	subs	r3, #21
 80065b4:	f023 0303 	bic.w	r3, r3, #3
 80065b8:	3415      	adds	r4, #21
 80065ba:	3304      	adds	r3, #4
 80065bc:	42a6      	cmp	r6, r4
 80065be:	bf38      	it	cc
 80065c0:	2304      	movcc	r3, #4
 80065c2:	441d      	add	r5, r3
 80065c4:	445b      	add	r3, fp
 80065c6:	461e      	mov	r6, r3
 80065c8:	462c      	mov	r4, r5
 80065ca:	4544      	cmp	r4, r8
 80065cc:	d30e      	bcc.n	80065ec <__mdiff+0xf8>
 80065ce:	f108 0103 	add.w	r1, r8, #3
 80065d2:	1b49      	subs	r1, r1, r5
 80065d4:	f021 0103 	bic.w	r1, r1, #3
 80065d8:	3d03      	subs	r5, #3
 80065da:	45a8      	cmp	r8, r5
 80065dc:	bf38      	it	cc
 80065de:	2100      	movcc	r1, #0
 80065e0:	440b      	add	r3, r1
 80065e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80065e6:	b191      	cbz	r1, 800660e <__mdiff+0x11a>
 80065e8:	6117      	str	r7, [r2, #16]
 80065ea:	e79d      	b.n	8006528 <__mdiff+0x34>
 80065ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80065f0:	46e6      	mov	lr, ip
 80065f2:	0c08      	lsrs	r0, r1, #16
 80065f4:	fa1c fc81 	uxtah	ip, ip, r1
 80065f8:	4471      	add	r1, lr
 80065fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80065fe:	b289      	uxth	r1, r1
 8006600:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006604:	f846 1b04 	str.w	r1, [r6], #4
 8006608:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800660c:	e7dd      	b.n	80065ca <__mdiff+0xd6>
 800660e:	3f01      	subs	r7, #1
 8006610:	e7e7      	b.n	80065e2 <__mdiff+0xee>
 8006612:	bf00      	nop
 8006614:	08006f58 	.word	0x08006f58
 8006618:	08006f69 	.word	0x08006f69

0800661c <__d2b>:
 800661c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006620:	460f      	mov	r7, r1
 8006622:	2101      	movs	r1, #1
 8006624:	ec59 8b10 	vmov	r8, r9, d0
 8006628:	4616      	mov	r6, r2
 800662a:	f7ff fccd 	bl	8005fc8 <_Balloc>
 800662e:	4604      	mov	r4, r0
 8006630:	b930      	cbnz	r0, 8006640 <__d2b+0x24>
 8006632:	4602      	mov	r2, r0
 8006634:	4b23      	ldr	r3, [pc, #140]	@ (80066c4 <__d2b+0xa8>)
 8006636:	4824      	ldr	r0, [pc, #144]	@ (80066c8 <__d2b+0xac>)
 8006638:	f240 310f 	movw	r1, #783	@ 0x30f
 800663c:	f000 f910 	bl	8006860 <__assert_func>
 8006640:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006644:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006648:	b10d      	cbz	r5, 800664e <__d2b+0x32>
 800664a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800664e:	9301      	str	r3, [sp, #4]
 8006650:	f1b8 0300 	subs.w	r3, r8, #0
 8006654:	d023      	beq.n	800669e <__d2b+0x82>
 8006656:	4668      	mov	r0, sp
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	f7ff fd7c 	bl	8006156 <__lo0bits>
 800665e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006662:	b1d0      	cbz	r0, 800669a <__d2b+0x7e>
 8006664:	f1c0 0320 	rsb	r3, r0, #32
 8006668:	fa02 f303 	lsl.w	r3, r2, r3
 800666c:	430b      	orrs	r3, r1
 800666e:	40c2      	lsrs	r2, r0
 8006670:	6163      	str	r3, [r4, #20]
 8006672:	9201      	str	r2, [sp, #4]
 8006674:	9b01      	ldr	r3, [sp, #4]
 8006676:	61a3      	str	r3, [r4, #24]
 8006678:	2b00      	cmp	r3, #0
 800667a:	bf0c      	ite	eq
 800667c:	2201      	moveq	r2, #1
 800667e:	2202      	movne	r2, #2
 8006680:	6122      	str	r2, [r4, #16]
 8006682:	b1a5      	cbz	r5, 80066ae <__d2b+0x92>
 8006684:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006688:	4405      	add	r5, r0
 800668a:	603d      	str	r5, [r7, #0]
 800668c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006690:	6030      	str	r0, [r6, #0]
 8006692:	4620      	mov	r0, r4
 8006694:	b003      	add	sp, #12
 8006696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800669a:	6161      	str	r1, [r4, #20]
 800669c:	e7ea      	b.n	8006674 <__d2b+0x58>
 800669e:	a801      	add	r0, sp, #4
 80066a0:	f7ff fd59 	bl	8006156 <__lo0bits>
 80066a4:	9b01      	ldr	r3, [sp, #4]
 80066a6:	6163      	str	r3, [r4, #20]
 80066a8:	3020      	adds	r0, #32
 80066aa:	2201      	movs	r2, #1
 80066ac:	e7e8      	b.n	8006680 <__d2b+0x64>
 80066ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80066b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80066b6:	6038      	str	r0, [r7, #0]
 80066b8:	6918      	ldr	r0, [r3, #16]
 80066ba:	f7ff fd2d 	bl	8006118 <__hi0bits>
 80066be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80066c2:	e7e5      	b.n	8006690 <__d2b+0x74>
 80066c4:	08006f58 	.word	0x08006f58
 80066c8:	08006f69 	.word	0x08006f69

080066cc <__sflush_r>:
 80066cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d4:	0716      	lsls	r6, r2, #28
 80066d6:	4605      	mov	r5, r0
 80066d8:	460c      	mov	r4, r1
 80066da:	d454      	bmi.n	8006786 <__sflush_r+0xba>
 80066dc:	684b      	ldr	r3, [r1, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	dc02      	bgt.n	80066e8 <__sflush_r+0x1c>
 80066e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	dd48      	ble.n	800677a <__sflush_r+0xae>
 80066e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066ea:	2e00      	cmp	r6, #0
 80066ec:	d045      	beq.n	800677a <__sflush_r+0xae>
 80066ee:	2300      	movs	r3, #0
 80066f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80066f4:	682f      	ldr	r7, [r5, #0]
 80066f6:	6a21      	ldr	r1, [r4, #32]
 80066f8:	602b      	str	r3, [r5, #0]
 80066fa:	d030      	beq.n	800675e <__sflush_r+0x92>
 80066fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80066fe:	89a3      	ldrh	r3, [r4, #12]
 8006700:	0759      	lsls	r1, r3, #29
 8006702:	d505      	bpl.n	8006710 <__sflush_r+0x44>
 8006704:	6863      	ldr	r3, [r4, #4]
 8006706:	1ad2      	subs	r2, r2, r3
 8006708:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800670a:	b10b      	cbz	r3, 8006710 <__sflush_r+0x44>
 800670c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800670e:	1ad2      	subs	r2, r2, r3
 8006710:	2300      	movs	r3, #0
 8006712:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006714:	6a21      	ldr	r1, [r4, #32]
 8006716:	4628      	mov	r0, r5
 8006718:	47b0      	blx	r6
 800671a:	1c43      	adds	r3, r0, #1
 800671c:	89a3      	ldrh	r3, [r4, #12]
 800671e:	d106      	bne.n	800672e <__sflush_r+0x62>
 8006720:	6829      	ldr	r1, [r5, #0]
 8006722:	291d      	cmp	r1, #29
 8006724:	d82b      	bhi.n	800677e <__sflush_r+0xb2>
 8006726:	4a2a      	ldr	r2, [pc, #168]	@ (80067d0 <__sflush_r+0x104>)
 8006728:	410a      	asrs	r2, r1
 800672a:	07d6      	lsls	r6, r2, #31
 800672c:	d427      	bmi.n	800677e <__sflush_r+0xb2>
 800672e:	2200      	movs	r2, #0
 8006730:	6062      	str	r2, [r4, #4]
 8006732:	04d9      	lsls	r1, r3, #19
 8006734:	6922      	ldr	r2, [r4, #16]
 8006736:	6022      	str	r2, [r4, #0]
 8006738:	d504      	bpl.n	8006744 <__sflush_r+0x78>
 800673a:	1c42      	adds	r2, r0, #1
 800673c:	d101      	bne.n	8006742 <__sflush_r+0x76>
 800673e:	682b      	ldr	r3, [r5, #0]
 8006740:	b903      	cbnz	r3, 8006744 <__sflush_r+0x78>
 8006742:	6560      	str	r0, [r4, #84]	@ 0x54
 8006744:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006746:	602f      	str	r7, [r5, #0]
 8006748:	b1b9      	cbz	r1, 800677a <__sflush_r+0xae>
 800674a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800674e:	4299      	cmp	r1, r3
 8006750:	d002      	beq.n	8006758 <__sflush_r+0x8c>
 8006752:	4628      	mov	r0, r5
 8006754:	f7ff fb38 	bl	8005dc8 <_free_r>
 8006758:	2300      	movs	r3, #0
 800675a:	6363      	str	r3, [r4, #52]	@ 0x34
 800675c:	e00d      	b.n	800677a <__sflush_r+0xae>
 800675e:	2301      	movs	r3, #1
 8006760:	4628      	mov	r0, r5
 8006762:	47b0      	blx	r6
 8006764:	4602      	mov	r2, r0
 8006766:	1c50      	adds	r0, r2, #1
 8006768:	d1c9      	bne.n	80066fe <__sflush_r+0x32>
 800676a:	682b      	ldr	r3, [r5, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d0c6      	beq.n	80066fe <__sflush_r+0x32>
 8006770:	2b1d      	cmp	r3, #29
 8006772:	d001      	beq.n	8006778 <__sflush_r+0xac>
 8006774:	2b16      	cmp	r3, #22
 8006776:	d11e      	bne.n	80067b6 <__sflush_r+0xea>
 8006778:	602f      	str	r7, [r5, #0]
 800677a:	2000      	movs	r0, #0
 800677c:	e022      	b.n	80067c4 <__sflush_r+0xf8>
 800677e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006782:	b21b      	sxth	r3, r3
 8006784:	e01b      	b.n	80067be <__sflush_r+0xf2>
 8006786:	690f      	ldr	r7, [r1, #16]
 8006788:	2f00      	cmp	r7, #0
 800678a:	d0f6      	beq.n	800677a <__sflush_r+0xae>
 800678c:	0793      	lsls	r3, r2, #30
 800678e:	680e      	ldr	r6, [r1, #0]
 8006790:	bf08      	it	eq
 8006792:	694b      	ldreq	r3, [r1, #20]
 8006794:	600f      	str	r7, [r1, #0]
 8006796:	bf18      	it	ne
 8006798:	2300      	movne	r3, #0
 800679a:	eba6 0807 	sub.w	r8, r6, r7
 800679e:	608b      	str	r3, [r1, #8]
 80067a0:	f1b8 0f00 	cmp.w	r8, #0
 80067a4:	dde9      	ble.n	800677a <__sflush_r+0xae>
 80067a6:	6a21      	ldr	r1, [r4, #32]
 80067a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80067aa:	4643      	mov	r3, r8
 80067ac:	463a      	mov	r2, r7
 80067ae:	4628      	mov	r0, r5
 80067b0:	47b0      	blx	r6
 80067b2:	2800      	cmp	r0, #0
 80067b4:	dc08      	bgt.n	80067c8 <__sflush_r+0xfc>
 80067b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067be:	81a3      	strh	r3, [r4, #12]
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295
 80067c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067c8:	4407      	add	r7, r0
 80067ca:	eba8 0800 	sub.w	r8, r8, r0
 80067ce:	e7e7      	b.n	80067a0 <__sflush_r+0xd4>
 80067d0:	dfbffffe 	.word	0xdfbffffe

080067d4 <_fflush_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	690b      	ldr	r3, [r1, #16]
 80067d8:	4605      	mov	r5, r0
 80067da:	460c      	mov	r4, r1
 80067dc:	b913      	cbnz	r3, 80067e4 <_fflush_r+0x10>
 80067de:	2500      	movs	r5, #0
 80067e0:	4628      	mov	r0, r5
 80067e2:	bd38      	pop	{r3, r4, r5, pc}
 80067e4:	b118      	cbz	r0, 80067ee <_fflush_r+0x1a>
 80067e6:	6a03      	ldr	r3, [r0, #32]
 80067e8:	b90b      	cbnz	r3, 80067ee <_fflush_r+0x1a>
 80067ea:	f7fe fba7 	bl	8004f3c <__sinit>
 80067ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d0f3      	beq.n	80067de <_fflush_r+0xa>
 80067f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80067f8:	07d0      	lsls	r0, r2, #31
 80067fa:	d404      	bmi.n	8006806 <_fflush_r+0x32>
 80067fc:	0599      	lsls	r1, r3, #22
 80067fe:	d402      	bmi.n	8006806 <_fflush_r+0x32>
 8006800:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006802:	f7fe fc92 	bl	800512a <__retarget_lock_acquire_recursive>
 8006806:	4628      	mov	r0, r5
 8006808:	4621      	mov	r1, r4
 800680a:	f7ff ff5f 	bl	80066cc <__sflush_r>
 800680e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006810:	07da      	lsls	r2, r3, #31
 8006812:	4605      	mov	r5, r0
 8006814:	d4e4      	bmi.n	80067e0 <_fflush_r+0xc>
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	059b      	lsls	r3, r3, #22
 800681a:	d4e1      	bmi.n	80067e0 <_fflush_r+0xc>
 800681c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800681e:	f7fe fc85 	bl	800512c <__retarget_lock_release_recursive>
 8006822:	e7dd      	b.n	80067e0 <_fflush_r+0xc>

08006824 <_sbrk_r>:
 8006824:	b538      	push	{r3, r4, r5, lr}
 8006826:	4d06      	ldr	r5, [pc, #24]	@ (8006840 <_sbrk_r+0x1c>)
 8006828:	2300      	movs	r3, #0
 800682a:	4604      	mov	r4, r0
 800682c:	4608      	mov	r0, r1
 800682e:	602b      	str	r3, [r5, #0]
 8006830:	f7fb fa08 	bl	8001c44 <_sbrk>
 8006834:	1c43      	adds	r3, r0, #1
 8006836:	d102      	bne.n	800683e <_sbrk_r+0x1a>
 8006838:	682b      	ldr	r3, [r5, #0]
 800683a:	b103      	cbz	r3, 800683e <_sbrk_r+0x1a>
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	bd38      	pop	{r3, r4, r5, pc}
 8006840:	20000598 	.word	0x20000598

08006844 <memcpy>:
 8006844:	440a      	add	r2, r1
 8006846:	4291      	cmp	r1, r2
 8006848:	f100 33ff 	add.w	r3, r0, #4294967295
 800684c:	d100      	bne.n	8006850 <memcpy+0xc>
 800684e:	4770      	bx	lr
 8006850:	b510      	push	{r4, lr}
 8006852:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006856:	f803 4f01 	strb.w	r4, [r3, #1]!
 800685a:	4291      	cmp	r1, r2
 800685c:	d1f9      	bne.n	8006852 <memcpy+0xe>
 800685e:	bd10      	pop	{r4, pc}

08006860 <__assert_func>:
 8006860:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006862:	4614      	mov	r4, r2
 8006864:	461a      	mov	r2, r3
 8006866:	4b09      	ldr	r3, [pc, #36]	@ (800688c <__assert_func+0x2c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4605      	mov	r5, r0
 800686c:	68d8      	ldr	r0, [r3, #12]
 800686e:	b954      	cbnz	r4, 8006886 <__assert_func+0x26>
 8006870:	4b07      	ldr	r3, [pc, #28]	@ (8006890 <__assert_func+0x30>)
 8006872:	461c      	mov	r4, r3
 8006874:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006878:	9100      	str	r1, [sp, #0]
 800687a:	462b      	mov	r3, r5
 800687c:	4905      	ldr	r1, [pc, #20]	@ (8006894 <__assert_func+0x34>)
 800687e:	f000 f841 	bl	8006904 <fiprintf>
 8006882:	f000 f851 	bl	8006928 <abort>
 8006886:	4b04      	ldr	r3, [pc, #16]	@ (8006898 <__assert_func+0x38>)
 8006888:	e7f4      	b.n	8006874 <__assert_func+0x14>
 800688a:	bf00      	nop
 800688c:	20000018 	.word	0x20000018
 8006890:	08007105 	.word	0x08007105
 8006894:	080070d7 	.word	0x080070d7
 8006898:	080070ca 	.word	0x080070ca

0800689c <_calloc_r>:
 800689c:	b570      	push	{r4, r5, r6, lr}
 800689e:	fba1 5402 	umull	r5, r4, r1, r2
 80068a2:	b93c      	cbnz	r4, 80068b4 <_calloc_r+0x18>
 80068a4:	4629      	mov	r1, r5
 80068a6:	f7ff fb03 	bl	8005eb0 <_malloc_r>
 80068aa:	4606      	mov	r6, r0
 80068ac:	b928      	cbnz	r0, 80068ba <_calloc_r+0x1e>
 80068ae:	2600      	movs	r6, #0
 80068b0:	4630      	mov	r0, r6
 80068b2:	bd70      	pop	{r4, r5, r6, pc}
 80068b4:	220c      	movs	r2, #12
 80068b6:	6002      	str	r2, [r0, #0]
 80068b8:	e7f9      	b.n	80068ae <_calloc_r+0x12>
 80068ba:	462a      	mov	r2, r5
 80068bc:	4621      	mov	r1, r4
 80068be:	f7fe fbb6 	bl	800502e <memset>
 80068c2:	e7f5      	b.n	80068b0 <_calloc_r+0x14>

080068c4 <__ascii_mbtowc>:
 80068c4:	b082      	sub	sp, #8
 80068c6:	b901      	cbnz	r1, 80068ca <__ascii_mbtowc+0x6>
 80068c8:	a901      	add	r1, sp, #4
 80068ca:	b142      	cbz	r2, 80068de <__ascii_mbtowc+0x1a>
 80068cc:	b14b      	cbz	r3, 80068e2 <__ascii_mbtowc+0x1e>
 80068ce:	7813      	ldrb	r3, [r2, #0]
 80068d0:	600b      	str	r3, [r1, #0]
 80068d2:	7812      	ldrb	r2, [r2, #0]
 80068d4:	1e10      	subs	r0, r2, #0
 80068d6:	bf18      	it	ne
 80068d8:	2001      	movne	r0, #1
 80068da:	b002      	add	sp, #8
 80068dc:	4770      	bx	lr
 80068de:	4610      	mov	r0, r2
 80068e0:	e7fb      	b.n	80068da <__ascii_mbtowc+0x16>
 80068e2:	f06f 0001 	mvn.w	r0, #1
 80068e6:	e7f8      	b.n	80068da <__ascii_mbtowc+0x16>

080068e8 <__ascii_wctomb>:
 80068e8:	4603      	mov	r3, r0
 80068ea:	4608      	mov	r0, r1
 80068ec:	b141      	cbz	r1, 8006900 <__ascii_wctomb+0x18>
 80068ee:	2aff      	cmp	r2, #255	@ 0xff
 80068f0:	d904      	bls.n	80068fc <__ascii_wctomb+0x14>
 80068f2:	228a      	movs	r2, #138	@ 0x8a
 80068f4:	601a      	str	r2, [r3, #0]
 80068f6:	f04f 30ff 	mov.w	r0, #4294967295
 80068fa:	4770      	bx	lr
 80068fc:	700a      	strb	r2, [r1, #0]
 80068fe:	2001      	movs	r0, #1
 8006900:	4770      	bx	lr
	...

08006904 <fiprintf>:
 8006904:	b40e      	push	{r1, r2, r3}
 8006906:	b503      	push	{r0, r1, lr}
 8006908:	4601      	mov	r1, r0
 800690a:	ab03      	add	r3, sp, #12
 800690c:	4805      	ldr	r0, [pc, #20]	@ (8006924 <fiprintf+0x20>)
 800690e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006912:	6800      	ldr	r0, [r0, #0]
 8006914:	9301      	str	r3, [sp, #4]
 8006916:	f000 f837 	bl	8006988 <_vfiprintf_r>
 800691a:	b002      	add	sp, #8
 800691c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006920:	b003      	add	sp, #12
 8006922:	4770      	bx	lr
 8006924:	20000018 	.word	0x20000018

08006928 <abort>:
 8006928:	b508      	push	{r3, lr}
 800692a:	2006      	movs	r0, #6
 800692c:	f000 fa00 	bl	8006d30 <raise>
 8006930:	2001      	movs	r0, #1
 8006932:	f7fb f90f 	bl	8001b54 <_exit>

08006936 <__sfputc_r>:
 8006936:	6893      	ldr	r3, [r2, #8]
 8006938:	3b01      	subs	r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	b410      	push	{r4}
 800693e:	6093      	str	r3, [r2, #8]
 8006940:	da08      	bge.n	8006954 <__sfputc_r+0x1e>
 8006942:	6994      	ldr	r4, [r2, #24]
 8006944:	42a3      	cmp	r3, r4
 8006946:	db01      	blt.n	800694c <__sfputc_r+0x16>
 8006948:	290a      	cmp	r1, #10
 800694a:	d103      	bne.n	8006954 <__sfputc_r+0x1e>
 800694c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006950:	f000 b932 	b.w	8006bb8 <__swbuf_r>
 8006954:	6813      	ldr	r3, [r2, #0]
 8006956:	1c58      	adds	r0, r3, #1
 8006958:	6010      	str	r0, [r2, #0]
 800695a:	7019      	strb	r1, [r3, #0]
 800695c:	4608      	mov	r0, r1
 800695e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006962:	4770      	bx	lr

08006964 <__sfputs_r>:
 8006964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006966:	4606      	mov	r6, r0
 8006968:	460f      	mov	r7, r1
 800696a:	4614      	mov	r4, r2
 800696c:	18d5      	adds	r5, r2, r3
 800696e:	42ac      	cmp	r4, r5
 8006970:	d101      	bne.n	8006976 <__sfputs_r+0x12>
 8006972:	2000      	movs	r0, #0
 8006974:	e007      	b.n	8006986 <__sfputs_r+0x22>
 8006976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800697a:	463a      	mov	r2, r7
 800697c:	4630      	mov	r0, r6
 800697e:	f7ff ffda 	bl	8006936 <__sfputc_r>
 8006982:	1c43      	adds	r3, r0, #1
 8006984:	d1f3      	bne.n	800696e <__sfputs_r+0xa>
 8006986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006988 <_vfiprintf_r>:
 8006988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800698c:	460d      	mov	r5, r1
 800698e:	b09d      	sub	sp, #116	@ 0x74
 8006990:	4614      	mov	r4, r2
 8006992:	4698      	mov	r8, r3
 8006994:	4606      	mov	r6, r0
 8006996:	b118      	cbz	r0, 80069a0 <_vfiprintf_r+0x18>
 8006998:	6a03      	ldr	r3, [r0, #32]
 800699a:	b90b      	cbnz	r3, 80069a0 <_vfiprintf_r+0x18>
 800699c:	f7fe face 	bl	8004f3c <__sinit>
 80069a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069a2:	07d9      	lsls	r1, r3, #31
 80069a4:	d405      	bmi.n	80069b2 <_vfiprintf_r+0x2a>
 80069a6:	89ab      	ldrh	r3, [r5, #12]
 80069a8:	059a      	lsls	r2, r3, #22
 80069aa:	d402      	bmi.n	80069b2 <_vfiprintf_r+0x2a>
 80069ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ae:	f7fe fbbc 	bl	800512a <__retarget_lock_acquire_recursive>
 80069b2:	89ab      	ldrh	r3, [r5, #12]
 80069b4:	071b      	lsls	r3, r3, #28
 80069b6:	d501      	bpl.n	80069bc <_vfiprintf_r+0x34>
 80069b8:	692b      	ldr	r3, [r5, #16]
 80069ba:	b99b      	cbnz	r3, 80069e4 <_vfiprintf_r+0x5c>
 80069bc:	4629      	mov	r1, r5
 80069be:	4630      	mov	r0, r6
 80069c0:	f000 f938 	bl	8006c34 <__swsetup_r>
 80069c4:	b170      	cbz	r0, 80069e4 <_vfiprintf_r+0x5c>
 80069c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069c8:	07dc      	lsls	r4, r3, #31
 80069ca:	d504      	bpl.n	80069d6 <_vfiprintf_r+0x4e>
 80069cc:	f04f 30ff 	mov.w	r0, #4294967295
 80069d0:	b01d      	add	sp, #116	@ 0x74
 80069d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d6:	89ab      	ldrh	r3, [r5, #12]
 80069d8:	0598      	lsls	r0, r3, #22
 80069da:	d4f7      	bmi.n	80069cc <_vfiprintf_r+0x44>
 80069dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069de:	f7fe fba5 	bl	800512c <__retarget_lock_release_recursive>
 80069e2:	e7f3      	b.n	80069cc <_vfiprintf_r+0x44>
 80069e4:	2300      	movs	r3, #0
 80069e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80069e8:	2320      	movs	r3, #32
 80069ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80069f2:	2330      	movs	r3, #48	@ 0x30
 80069f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006ba4 <_vfiprintf_r+0x21c>
 80069f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069fc:	f04f 0901 	mov.w	r9, #1
 8006a00:	4623      	mov	r3, r4
 8006a02:	469a      	mov	sl, r3
 8006a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a08:	b10a      	cbz	r2, 8006a0e <_vfiprintf_r+0x86>
 8006a0a:	2a25      	cmp	r2, #37	@ 0x25
 8006a0c:	d1f9      	bne.n	8006a02 <_vfiprintf_r+0x7a>
 8006a0e:	ebba 0b04 	subs.w	fp, sl, r4
 8006a12:	d00b      	beq.n	8006a2c <_vfiprintf_r+0xa4>
 8006a14:	465b      	mov	r3, fp
 8006a16:	4622      	mov	r2, r4
 8006a18:	4629      	mov	r1, r5
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f7ff ffa2 	bl	8006964 <__sfputs_r>
 8006a20:	3001      	adds	r0, #1
 8006a22:	f000 80a7 	beq.w	8006b74 <_vfiprintf_r+0x1ec>
 8006a26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a28:	445a      	add	r2, fp
 8006a2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 809f 	beq.w	8006b74 <_vfiprintf_r+0x1ec>
 8006a36:	2300      	movs	r3, #0
 8006a38:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a40:	f10a 0a01 	add.w	sl, sl, #1
 8006a44:	9304      	str	r3, [sp, #16]
 8006a46:	9307      	str	r3, [sp, #28]
 8006a48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a4e:	4654      	mov	r4, sl
 8006a50:	2205      	movs	r2, #5
 8006a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a56:	4853      	ldr	r0, [pc, #332]	@ (8006ba4 <_vfiprintf_r+0x21c>)
 8006a58:	f7f9 fbba 	bl	80001d0 <memchr>
 8006a5c:	9a04      	ldr	r2, [sp, #16]
 8006a5e:	b9d8      	cbnz	r0, 8006a98 <_vfiprintf_r+0x110>
 8006a60:	06d1      	lsls	r1, r2, #27
 8006a62:	bf44      	itt	mi
 8006a64:	2320      	movmi	r3, #32
 8006a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a6a:	0713      	lsls	r3, r2, #28
 8006a6c:	bf44      	itt	mi
 8006a6e:	232b      	movmi	r3, #43	@ 0x2b
 8006a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a74:	f89a 3000 	ldrb.w	r3, [sl]
 8006a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a7a:	d015      	beq.n	8006aa8 <_vfiprintf_r+0x120>
 8006a7c:	9a07      	ldr	r2, [sp, #28]
 8006a7e:	4654      	mov	r4, sl
 8006a80:	2000      	movs	r0, #0
 8006a82:	f04f 0c0a 	mov.w	ip, #10
 8006a86:	4621      	mov	r1, r4
 8006a88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a8c:	3b30      	subs	r3, #48	@ 0x30
 8006a8e:	2b09      	cmp	r3, #9
 8006a90:	d94b      	bls.n	8006b2a <_vfiprintf_r+0x1a2>
 8006a92:	b1b0      	cbz	r0, 8006ac2 <_vfiprintf_r+0x13a>
 8006a94:	9207      	str	r2, [sp, #28]
 8006a96:	e014      	b.n	8006ac2 <_vfiprintf_r+0x13a>
 8006a98:	eba0 0308 	sub.w	r3, r0, r8
 8006a9c:	fa09 f303 	lsl.w	r3, r9, r3
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	9304      	str	r3, [sp, #16]
 8006aa4:	46a2      	mov	sl, r4
 8006aa6:	e7d2      	b.n	8006a4e <_vfiprintf_r+0xc6>
 8006aa8:	9b03      	ldr	r3, [sp, #12]
 8006aaa:	1d19      	adds	r1, r3, #4
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	9103      	str	r1, [sp, #12]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	bfbb      	ittet	lt
 8006ab4:	425b      	neglt	r3, r3
 8006ab6:	f042 0202 	orrlt.w	r2, r2, #2
 8006aba:	9307      	strge	r3, [sp, #28]
 8006abc:	9307      	strlt	r3, [sp, #28]
 8006abe:	bfb8      	it	lt
 8006ac0:	9204      	strlt	r2, [sp, #16]
 8006ac2:	7823      	ldrb	r3, [r4, #0]
 8006ac4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ac6:	d10a      	bne.n	8006ade <_vfiprintf_r+0x156>
 8006ac8:	7863      	ldrb	r3, [r4, #1]
 8006aca:	2b2a      	cmp	r3, #42	@ 0x2a
 8006acc:	d132      	bne.n	8006b34 <_vfiprintf_r+0x1ac>
 8006ace:	9b03      	ldr	r3, [sp, #12]
 8006ad0:	1d1a      	adds	r2, r3, #4
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	9203      	str	r2, [sp, #12]
 8006ad6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ada:	3402      	adds	r4, #2
 8006adc:	9305      	str	r3, [sp, #20]
 8006ade:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006bb4 <_vfiprintf_r+0x22c>
 8006ae2:	7821      	ldrb	r1, [r4, #0]
 8006ae4:	2203      	movs	r2, #3
 8006ae6:	4650      	mov	r0, sl
 8006ae8:	f7f9 fb72 	bl	80001d0 <memchr>
 8006aec:	b138      	cbz	r0, 8006afe <_vfiprintf_r+0x176>
 8006aee:	9b04      	ldr	r3, [sp, #16]
 8006af0:	eba0 000a 	sub.w	r0, r0, sl
 8006af4:	2240      	movs	r2, #64	@ 0x40
 8006af6:	4082      	lsls	r2, r0
 8006af8:	4313      	orrs	r3, r2
 8006afa:	3401      	adds	r4, #1
 8006afc:	9304      	str	r3, [sp, #16]
 8006afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b02:	4829      	ldr	r0, [pc, #164]	@ (8006ba8 <_vfiprintf_r+0x220>)
 8006b04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b08:	2206      	movs	r2, #6
 8006b0a:	f7f9 fb61 	bl	80001d0 <memchr>
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d03f      	beq.n	8006b92 <_vfiprintf_r+0x20a>
 8006b12:	4b26      	ldr	r3, [pc, #152]	@ (8006bac <_vfiprintf_r+0x224>)
 8006b14:	bb1b      	cbnz	r3, 8006b5e <_vfiprintf_r+0x1d6>
 8006b16:	9b03      	ldr	r3, [sp, #12]
 8006b18:	3307      	adds	r3, #7
 8006b1a:	f023 0307 	bic.w	r3, r3, #7
 8006b1e:	3308      	adds	r3, #8
 8006b20:	9303      	str	r3, [sp, #12]
 8006b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b24:	443b      	add	r3, r7
 8006b26:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b28:	e76a      	b.n	8006a00 <_vfiprintf_r+0x78>
 8006b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b2e:	460c      	mov	r4, r1
 8006b30:	2001      	movs	r0, #1
 8006b32:	e7a8      	b.n	8006a86 <_vfiprintf_r+0xfe>
 8006b34:	2300      	movs	r3, #0
 8006b36:	3401      	adds	r4, #1
 8006b38:	9305      	str	r3, [sp, #20]
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	f04f 0c0a 	mov.w	ip, #10
 8006b40:	4620      	mov	r0, r4
 8006b42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b46:	3a30      	subs	r2, #48	@ 0x30
 8006b48:	2a09      	cmp	r2, #9
 8006b4a:	d903      	bls.n	8006b54 <_vfiprintf_r+0x1cc>
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d0c6      	beq.n	8006ade <_vfiprintf_r+0x156>
 8006b50:	9105      	str	r1, [sp, #20]
 8006b52:	e7c4      	b.n	8006ade <_vfiprintf_r+0x156>
 8006b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b58:	4604      	mov	r4, r0
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e7f0      	b.n	8006b40 <_vfiprintf_r+0x1b8>
 8006b5e:	ab03      	add	r3, sp, #12
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	462a      	mov	r2, r5
 8006b64:	4b12      	ldr	r3, [pc, #72]	@ (8006bb0 <_vfiprintf_r+0x228>)
 8006b66:	a904      	add	r1, sp, #16
 8006b68:	4630      	mov	r0, r6
 8006b6a:	f7fd fda3 	bl	80046b4 <_printf_float>
 8006b6e:	4607      	mov	r7, r0
 8006b70:	1c78      	adds	r0, r7, #1
 8006b72:	d1d6      	bne.n	8006b22 <_vfiprintf_r+0x19a>
 8006b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b76:	07d9      	lsls	r1, r3, #31
 8006b78:	d405      	bmi.n	8006b86 <_vfiprintf_r+0x1fe>
 8006b7a:	89ab      	ldrh	r3, [r5, #12]
 8006b7c:	059a      	lsls	r2, r3, #22
 8006b7e:	d402      	bmi.n	8006b86 <_vfiprintf_r+0x1fe>
 8006b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b82:	f7fe fad3 	bl	800512c <__retarget_lock_release_recursive>
 8006b86:	89ab      	ldrh	r3, [r5, #12]
 8006b88:	065b      	lsls	r3, r3, #25
 8006b8a:	f53f af1f 	bmi.w	80069cc <_vfiprintf_r+0x44>
 8006b8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b90:	e71e      	b.n	80069d0 <_vfiprintf_r+0x48>
 8006b92:	ab03      	add	r3, sp, #12
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	462a      	mov	r2, r5
 8006b98:	4b05      	ldr	r3, [pc, #20]	@ (8006bb0 <_vfiprintf_r+0x228>)
 8006b9a:	a904      	add	r1, sp, #16
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	f7fe f821 	bl	8004be4 <_printf_i>
 8006ba2:	e7e4      	b.n	8006b6e <_vfiprintf_r+0x1e6>
 8006ba4:	08007207 	.word	0x08007207
 8006ba8:	08007211 	.word	0x08007211
 8006bac:	080046b5 	.word	0x080046b5
 8006bb0:	08006965 	.word	0x08006965
 8006bb4:	0800720d 	.word	0x0800720d

08006bb8 <__swbuf_r>:
 8006bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bba:	460e      	mov	r6, r1
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	b118      	cbz	r0, 8006bca <__swbuf_r+0x12>
 8006bc2:	6a03      	ldr	r3, [r0, #32]
 8006bc4:	b90b      	cbnz	r3, 8006bca <__swbuf_r+0x12>
 8006bc6:	f7fe f9b9 	bl	8004f3c <__sinit>
 8006bca:	69a3      	ldr	r3, [r4, #24]
 8006bcc:	60a3      	str	r3, [r4, #8]
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	071a      	lsls	r2, r3, #28
 8006bd2:	d501      	bpl.n	8006bd8 <__swbuf_r+0x20>
 8006bd4:	6923      	ldr	r3, [r4, #16]
 8006bd6:	b943      	cbnz	r3, 8006bea <__swbuf_r+0x32>
 8006bd8:	4621      	mov	r1, r4
 8006bda:	4628      	mov	r0, r5
 8006bdc:	f000 f82a 	bl	8006c34 <__swsetup_r>
 8006be0:	b118      	cbz	r0, 8006bea <__swbuf_r+0x32>
 8006be2:	f04f 37ff 	mov.w	r7, #4294967295
 8006be6:	4638      	mov	r0, r7
 8006be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bea:	6823      	ldr	r3, [r4, #0]
 8006bec:	6922      	ldr	r2, [r4, #16]
 8006bee:	1a98      	subs	r0, r3, r2
 8006bf0:	6963      	ldr	r3, [r4, #20]
 8006bf2:	b2f6      	uxtb	r6, r6
 8006bf4:	4283      	cmp	r3, r0
 8006bf6:	4637      	mov	r7, r6
 8006bf8:	dc05      	bgt.n	8006c06 <__swbuf_r+0x4e>
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	f7ff fde9 	bl	80067d4 <_fflush_r>
 8006c02:	2800      	cmp	r0, #0
 8006c04:	d1ed      	bne.n	8006be2 <__swbuf_r+0x2a>
 8006c06:	68a3      	ldr	r3, [r4, #8]
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	60a3      	str	r3, [r4, #8]
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	6022      	str	r2, [r4, #0]
 8006c12:	701e      	strb	r6, [r3, #0]
 8006c14:	6962      	ldr	r2, [r4, #20]
 8006c16:	1c43      	adds	r3, r0, #1
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d004      	beq.n	8006c26 <__swbuf_r+0x6e>
 8006c1c:	89a3      	ldrh	r3, [r4, #12]
 8006c1e:	07db      	lsls	r3, r3, #31
 8006c20:	d5e1      	bpl.n	8006be6 <__swbuf_r+0x2e>
 8006c22:	2e0a      	cmp	r6, #10
 8006c24:	d1df      	bne.n	8006be6 <__swbuf_r+0x2e>
 8006c26:	4621      	mov	r1, r4
 8006c28:	4628      	mov	r0, r5
 8006c2a:	f7ff fdd3 	bl	80067d4 <_fflush_r>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d0d9      	beq.n	8006be6 <__swbuf_r+0x2e>
 8006c32:	e7d6      	b.n	8006be2 <__swbuf_r+0x2a>

08006c34 <__swsetup_r>:
 8006c34:	b538      	push	{r3, r4, r5, lr}
 8006c36:	4b29      	ldr	r3, [pc, #164]	@ (8006cdc <__swsetup_r+0xa8>)
 8006c38:	4605      	mov	r5, r0
 8006c3a:	6818      	ldr	r0, [r3, #0]
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	b118      	cbz	r0, 8006c48 <__swsetup_r+0x14>
 8006c40:	6a03      	ldr	r3, [r0, #32]
 8006c42:	b90b      	cbnz	r3, 8006c48 <__swsetup_r+0x14>
 8006c44:	f7fe f97a 	bl	8004f3c <__sinit>
 8006c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c4c:	0719      	lsls	r1, r3, #28
 8006c4e:	d422      	bmi.n	8006c96 <__swsetup_r+0x62>
 8006c50:	06da      	lsls	r2, r3, #27
 8006c52:	d407      	bmi.n	8006c64 <__swsetup_r+0x30>
 8006c54:	2209      	movs	r2, #9
 8006c56:	602a      	str	r2, [r5, #0]
 8006c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c5c:	81a3      	strh	r3, [r4, #12]
 8006c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c62:	e033      	b.n	8006ccc <__swsetup_r+0x98>
 8006c64:	0758      	lsls	r0, r3, #29
 8006c66:	d512      	bpl.n	8006c8e <__swsetup_r+0x5a>
 8006c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c6a:	b141      	cbz	r1, 8006c7e <__swsetup_r+0x4a>
 8006c6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c70:	4299      	cmp	r1, r3
 8006c72:	d002      	beq.n	8006c7a <__swsetup_r+0x46>
 8006c74:	4628      	mov	r0, r5
 8006c76:	f7ff f8a7 	bl	8005dc8 <_free_r>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c7e:	89a3      	ldrh	r3, [r4, #12]
 8006c80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c84:	81a3      	strh	r3, [r4, #12]
 8006c86:	2300      	movs	r3, #0
 8006c88:	6063      	str	r3, [r4, #4]
 8006c8a:	6923      	ldr	r3, [r4, #16]
 8006c8c:	6023      	str	r3, [r4, #0]
 8006c8e:	89a3      	ldrh	r3, [r4, #12]
 8006c90:	f043 0308 	orr.w	r3, r3, #8
 8006c94:	81a3      	strh	r3, [r4, #12]
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	b94b      	cbnz	r3, 8006cae <__swsetup_r+0x7a>
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ca0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ca4:	d003      	beq.n	8006cae <__swsetup_r+0x7a>
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 f883 	bl	8006db4 <__smakebuf_r>
 8006cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cb2:	f013 0201 	ands.w	r2, r3, #1
 8006cb6:	d00a      	beq.n	8006cce <__swsetup_r+0x9a>
 8006cb8:	2200      	movs	r2, #0
 8006cba:	60a2      	str	r2, [r4, #8]
 8006cbc:	6962      	ldr	r2, [r4, #20]
 8006cbe:	4252      	negs	r2, r2
 8006cc0:	61a2      	str	r2, [r4, #24]
 8006cc2:	6922      	ldr	r2, [r4, #16]
 8006cc4:	b942      	cbnz	r2, 8006cd8 <__swsetup_r+0xa4>
 8006cc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cca:	d1c5      	bne.n	8006c58 <__swsetup_r+0x24>
 8006ccc:	bd38      	pop	{r3, r4, r5, pc}
 8006cce:	0799      	lsls	r1, r3, #30
 8006cd0:	bf58      	it	pl
 8006cd2:	6962      	ldrpl	r2, [r4, #20]
 8006cd4:	60a2      	str	r2, [r4, #8]
 8006cd6:	e7f4      	b.n	8006cc2 <__swsetup_r+0x8e>
 8006cd8:	2000      	movs	r0, #0
 8006cda:	e7f7      	b.n	8006ccc <__swsetup_r+0x98>
 8006cdc:	20000018 	.word	0x20000018

08006ce0 <_raise_r>:
 8006ce0:	291f      	cmp	r1, #31
 8006ce2:	b538      	push	{r3, r4, r5, lr}
 8006ce4:	4605      	mov	r5, r0
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	d904      	bls.n	8006cf4 <_raise_r+0x14>
 8006cea:	2316      	movs	r3, #22
 8006cec:	6003      	str	r3, [r0, #0]
 8006cee:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006cf6:	b112      	cbz	r2, 8006cfe <_raise_r+0x1e>
 8006cf8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006cfc:	b94b      	cbnz	r3, 8006d12 <_raise_r+0x32>
 8006cfe:	4628      	mov	r0, r5
 8006d00:	f000 f830 	bl	8006d64 <_getpid_r>
 8006d04:	4622      	mov	r2, r4
 8006d06:	4601      	mov	r1, r0
 8006d08:	4628      	mov	r0, r5
 8006d0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d0e:	f000 b817 	b.w	8006d40 <_kill_r>
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d00a      	beq.n	8006d2c <_raise_r+0x4c>
 8006d16:	1c59      	adds	r1, r3, #1
 8006d18:	d103      	bne.n	8006d22 <_raise_r+0x42>
 8006d1a:	2316      	movs	r3, #22
 8006d1c:	6003      	str	r3, [r0, #0]
 8006d1e:	2001      	movs	r0, #1
 8006d20:	e7e7      	b.n	8006cf2 <_raise_r+0x12>
 8006d22:	2100      	movs	r1, #0
 8006d24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006d28:	4620      	mov	r0, r4
 8006d2a:	4798      	blx	r3
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	e7e0      	b.n	8006cf2 <_raise_r+0x12>

08006d30 <raise>:
 8006d30:	4b02      	ldr	r3, [pc, #8]	@ (8006d3c <raise+0xc>)
 8006d32:	4601      	mov	r1, r0
 8006d34:	6818      	ldr	r0, [r3, #0]
 8006d36:	f7ff bfd3 	b.w	8006ce0 <_raise_r>
 8006d3a:	bf00      	nop
 8006d3c:	20000018 	.word	0x20000018

08006d40 <_kill_r>:
 8006d40:	b538      	push	{r3, r4, r5, lr}
 8006d42:	4d07      	ldr	r5, [pc, #28]	@ (8006d60 <_kill_r+0x20>)
 8006d44:	2300      	movs	r3, #0
 8006d46:	4604      	mov	r4, r0
 8006d48:	4608      	mov	r0, r1
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	602b      	str	r3, [r5, #0]
 8006d4e:	f7fa fef1 	bl	8001b34 <_kill>
 8006d52:	1c43      	adds	r3, r0, #1
 8006d54:	d102      	bne.n	8006d5c <_kill_r+0x1c>
 8006d56:	682b      	ldr	r3, [r5, #0]
 8006d58:	b103      	cbz	r3, 8006d5c <_kill_r+0x1c>
 8006d5a:	6023      	str	r3, [r4, #0]
 8006d5c:	bd38      	pop	{r3, r4, r5, pc}
 8006d5e:	bf00      	nop
 8006d60:	20000598 	.word	0x20000598

08006d64 <_getpid_r>:
 8006d64:	f7fa bede 	b.w	8001b24 <_getpid>

08006d68 <__swhatbuf_r>:
 8006d68:	b570      	push	{r4, r5, r6, lr}
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d70:	2900      	cmp	r1, #0
 8006d72:	b096      	sub	sp, #88	@ 0x58
 8006d74:	4615      	mov	r5, r2
 8006d76:	461e      	mov	r6, r3
 8006d78:	da0d      	bge.n	8006d96 <__swhatbuf_r+0x2e>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d80:	f04f 0100 	mov.w	r1, #0
 8006d84:	bf14      	ite	ne
 8006d86:	2340      	movne	r3, #64	@ 0x40
 8006d88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	6031      	str	r1, [r6, #0]
 8006d90:	602b      	str	r3, [r5, #0]
 8006d92:	b016      	add	sp, #88	@ 0x58
 8006d94:	bd70      	pop	{r4, r5, r6, pc}
 8006d96:	466a      	mov	r2, sp
 8006d98:	f000 f848 	bl	8006e2c <_fstat_r>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	dbec      	blt.n	8006d7a <__swhatbuf_r+0x12>
 8006da0:	9901      	ldr	r1, [sp, #4]
 8006da2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006da6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006daa:	4259      	negs	r1, r3
 8006dac:	4159      	adcs	r1, r3
 8006dae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006db2:	e7eb      	b.n	8006d8c <__swhatbuf_r+0x24>

08006db4 <__smakebuf_r>:
 8006db4:	898b      	ldrh	r3, [r1, #12]
 8006db6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006db8:	079d      	lsls	r5, r3, #30
 8006dba:	4606      	mov	r6, r0
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	d507      	bpl.n	8006dd0 <__smakebuf_r+0x1c>
 8006dc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	6123      	str	r3, [r4, #16]
 8006dc8:	2301      	movs	r3, #1
 8006dca:	6163      	str	r3, [r4, #20]
 8006dcc:	b003      	add	sp, #12
 8006dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd0:	ab01      	add	r3, sp, #4
 8006dd2:	466a      	mov	r2, sp
 8006dd4:	f7ff ffc8 	bl	8006d68 <__swhatbuf_r>
 8006dd8:	9f00      	ldr	r7, [sp, #0]
 8006dda:	4605      	mov	r5, r0
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4630      	mov	r0, r6
 8006de0:	f7ff f866 	bl	8005eb0 <_malloc_r>
 8006de4:	b948      	cbnz	r0, 8006dfa <__smakebuf_r+0x46>
 8006de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dea:	059a      	lsls	r2, r3, #22
 8006dec:	d4ee      	bmi.n	8006dcc <__smakebuf_r+0x18>
 8006dee:	f023 0303 	bic.w	r3, r3, #3
 8006df2:	f043 0302 	orr.w	r3, r3, #2
 8006df6:	81a3      	strh	r3, [r4, #12]
 8006df8:	e7e2      	b.n	8006dc0 <__smakebuf_r+0xc>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	6020      	str	r0, [r4, #0]
 8006dfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	9b01      	ldr	r3, [sp, #4]
 8006e06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e0a:	b15b      	cbz	r3, 8006e24 <__smakebuf_r+0x70>
 8006e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e10:	4630      	mov	r0, r6
 8006e12:	f000 f81d 	bl	8006e50 <_isatty_r>
 8006e16:	b128      	cbz	r0, 8006e24 <__smakebuf_r+0x70>
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	f023 0303 	bic.w	r3, r3, #3
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	431d      	orrs	r5, r3
 8006e28:	81a5      	strh	r5, [r4, #12]
 8006e2a:	e7cf      	b.n	8006dcc <__smakebuf_r+0x18>

08006e2c <_fstat_r>:
 8006e2c:	b538      	push	{r3, r4, r5, lr}
 8006e2e:	4d07      	ldr	r5, [pc, #28]	@ (8006e4c <_fstat_r+0x20>)
 8006e30:	2300      	movs	r3, #0
 8006e32:	4604      	mov	r4, r0
 8006e34:	4608      	mov	r0, r1
 8006e36:	4611      	mov	r1, r2
 8006e38:	602b      	str	r3, [r5, #0]
 8006e3a:	f7fa fedb 	bl	8001bf4 <_fstat>
 8006e3e:	1c43      	adds	r3, r0, #1
 8006e40:	d102      	bne.n	8006e48 <_fstat_r+0x1c>
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	b103      	cbz	r3, 8006e48 <_fstat_r+0x1c>
 8006e46:	6023      	str	r3, [r4, #0]
 8006e48:	bd38      	pop	{r3, r4, r5, pc}
 8006e4a:	bf00      	nop
 8006e4c:	20000598 	.word	0x20000598

08006e50 <_isatty_r>:
 8006e50:	b538      	push	{r3, r4, r5, lr}
 8006e52:	4d06      	ldr	r5, [pc, #24]	@ (8006e6c <_isatty_r+0x1c>)
 8006e54:	2300      	movs	r3, #0
 8006e56:	4604      	mov	r4, r0
 8006e58:	4608      	mov	r0, r1
 8006e5a:	602b      	str	r3, [r5, #0]
 8006e5c:	f7fa feda 	bl	8001c14 <_isatty>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_isatty_r+0x1a>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_isatty_r+0x1a>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	20000598 	.word	0x20000598

08006e70 <_init>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	bf00      	nop
 8006e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e76:	bc08      	pop	{r3}
 8006e78:	469e      	mov	lr, r3
 8006e7a:	4770      	bx	lr

08006e7c <_fini>:
 8006e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7e:	bf00      	nop
 8006e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e82:	bc08      	pop	{r3}
 8006e84:	469e      	mov	lr, r3
 8006e86:	4770      	bx	lr
