// Seed: 1682766738
`define pp_15 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout id_15;
  inout id_14;
  output id_13;
  inout id_12;
  inout id_11;
  input id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge id_4) begin : id_15
    #1 id_13 <= id_1;
  end
  logic id_16;
  logic id_17;
  assign id_14 = 1'd0;
endmodule
