// Seed: 605454045
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_3 = id_3;
  wire id_4;
  logic id_5;
  real [1 : -1] id_6;
  ;
  assign id_5 = 1'd0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    output wor id_14,
    output tri0 id_15,
    input supply1 id_16
    , id_27,
    input tri id_17,
    input tri0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output wor id_21,
    input tri1 id_22,
    output supply1 id_23,
    input wand id_24,
    input tri1 id_25
);
  wire id_28;
  module_0 modCall_1 (
      id_8,
      id_25
  );
  assign modCall_1.id_1 = 0;
endmodule
