0.6
2018.2
Jun 14 2018
20:41:02
<<<<<<< HEAD
F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/glbl.v,1544430773,verilog,,,,glbl,,,,,,,,
F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v,1544729520,verilog,,,,FCFO_Protocall;PCI;REQ_THREADER;arbiter_FCFS;arbiter_RobinRound;arbiter_priority;device_A;memory;tb_RTH_AND_MEMORY;tb_arbiter_priority;tb_fcfs,,,,,,,,
=======
E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/CO2018/PCI/PCI.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Faculty of Engineering Ain Shams University/3rd CSE 2018 - 2019/Lectures/Computer Organization/Project/CO2018/PCI/PCI.srcs/sources_1/new/PCI.v,1544727394,verilog,,,,FCFO_Protocall;PCI;REQ_THREADER;arbiter_FCFS;arbiter_RobinRound;arbiter_priority;device_A;memory;tb_RTH_AND_MEMORY;tb_RobinRound;tb_arbiter_priority;tb_fcfs,,,,,,,,
>>>>>>> 85ae3f984b74babb4ff763c1b6a72a57b123bcf9
