Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 22 12:20:24 2021
| Host         : Setsuna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LEDMatrixTopLevel_timing_summary_routed.rpt -rpx LEDMatrixTopLevel_timing_summary_routed.rpx
| Design       : LEDMatrixTopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.994        0.000                      0                  306        0.164        0.000                      0                  306        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.994        0.000                      0                  306        0.164        0.000                      0                  306        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.916ns (17.471%)  route 4.327ns (82.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.942    10.469    pg/DENB/dq2_reg
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.505    14.927    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[12]/C
                         clock pessimism              0.299    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.728    14.463    pg/DENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.916ns (17.471%)  route 4.327ns (82.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.942    10.469    pg/DENB/dq2_reg
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.505    14.927    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[13]/C
                         clock pessimism              0.299    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.728    14.463    pg/DENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.916ns (17.471%)  route 4.327ns (82.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.942    10.469    pg/DENB/dq2_reg
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.505    14.927    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[14]/C
                         clock pessimism              0.299    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.728    14.463    pg/DENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.916ns (17.471%)  route 4.327ns (82.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.942    10.469    pg/DENB/dq2_reg
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.505    14.927    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
                         clock pessimism              0.299    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.728    14.463    pg/DENB/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.916ns (17.739%)  route 4.248ns (82.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.863    10.390    pg/DENB/dq2_reg
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.506    14.928    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[4]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y113        FDRE (Setup_fdre_C_R)       -0.728    14.440    pg/DENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.916ns (17.739%)  route 4.248ns (82.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.863    10.390    pg/DENB/dq2_reg
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.506    14.928    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[5]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y113        FDRE (Setup_fdre_C_R)       -0.728    14.440    pg/DENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.916ns (17.739%)  route 4.248ns (82.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.863    10.390    pg/DENB/dq2_reg
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.506    14.928    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[6]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y113        FDRE (Setup_fdre_C_R)       -0.728    14.440    pg/DENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.916ns (17.739%)  route 4.248ns (82.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.863    10.390    pg/DENB/dq2_reg
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.506    14.928    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  pg/DENB/q_reg[7]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y113        FDRE (Setup_fdre_C_R)       -0.728    14.440    pg/DENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.916ns (17.954%)  route 4.186ns (82.047%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.801    10.328    pg/DENB/dq2_reg
    SLICE_X10Y116        FDRE                                         r  pg/DENB/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504    14.926    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y116        FDRE                                         r  pg/DENB/q_reg[16]/C
                         clock pessimism              0.275    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y116        FDRE (Setup_fdre_C_R)       -0.728    14.438    pg/DENB/q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 pg/DENB/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/DENB/q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.916ns (17.954%)  route 4.186ns (82.047%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.624     5.226    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  pg/DENB/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.518     5.744 r  pg/DENB/q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.553    pg/DENB/q_reg[15]
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     6.677 r  pg/DENB/wordOffset[6]_i_10/O
                         net (fo=1, routed)           0.944     7.621    pg/DENB/wordOffset[6]_i_10_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  pg/DENB/wordOffset[6]_i_2/O
                         net (fo=17, routed)          1.632     9.377    s1/enb_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I0_O)        0.150     9.527 r  s1/q[0]_i_1/O
                         net (fo=24, routed)          0.801    10.328    pg/DENB/dq2_reg
    SLICE_X10Y116        FDRE                                         r  pg/DENB/q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.504    14.926    pg/DENB/clk_IBUF_BUFG
    SLICE_X10Y116        FDRE                                         r  pg/DENB/q_reg[17]/C
                         clock pessimism              0.275    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X10Y116        FDRE (Setup_fdre_C_R)       -0.728    14.438    pg/DENB/q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sq/RC/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/RC/row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.920%)  route 0.121ns (39.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.594     1.513    sq/RC/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  sq/RC/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sq/RC/row_reg[0]/Q
                         net (fo=24, routed)          0.121     1.776    sq/RC/Q[0]
    SLICE_X2Y115         LUT2 (Prop_lut2_I0_O)        0.048     1.824 r  sq/RC/row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    sq/RC/row[1]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  sq/RC/row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.865     2.030    sq/RC/clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  sq/RC/row_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.133     1.659    sq/RC/row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sq/DC/d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/DC/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.511    sq/DC/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  sq/DC/d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sq/DC/d_reg[0]/Q
                         net (fo=7, routed)           0.119     1.771    sq/DC/d[0]
    SLICE_X5Y116         LUT3 (Prop_lut3_I1_O)        0.048     1.819 r  sq/DC/d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    sq/DC/p_0_in__2[2]
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.860     2.026    sq/DC/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.107     1.631    sq/DC/d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sq/DC/d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/DC/d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.511    sq/DC/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  sq/DC/d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sq/DC/d_reg[0]/Q
                         net (fo=7, routed)           0.120     1.772    sq/DC/d[0]
    SLICE_X5Y116         LUT5 (Prop_lut5_I2_O)        0.049     1.821 r  sq/DC/d[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    sq/DC/p_0_in__2[4]
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.860     2.026    sq/DC/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[4]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.107     1.631    sq/DC/d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 d2/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.595     1.514    d2/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  d2/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  d2/pb_debounced_reg/Q
                         net (fo=2, routed)           0.125     1.780    s2/pb_debounced_reg
    SLICE_X0Y112         FDRE                                         r  s2/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.867     2.032    s2/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  s2/dq1_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070     1.584    s2/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sq/DC/d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/DC/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.511    sq/DC/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  sq/DC/d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sq/DC/d_reg[0]/Q
                         net (fo=7, routed)           0.119     1.771    sq/DC/d[0]
    SLICE_X5Y116         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  sq/DC/d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sq/DC/p_0_in__2[1]
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.860     2.026    sq/DC/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[1]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.091     1.615    sq/DC/d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sq/DC/d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/DC/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.511    sq/DC/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  sq/DC/d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sq/DC/d_reg[0]/Q
                         net (fo=7, routed)           0.120     1.772    sq/DC/d[0]
    SLICE_X5Y116         LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  sq/DC/d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sq/DC/p_0_in__2[3]
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.860     2.026    sq/DC/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  sq/DC/d_reg[3]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.092     1.616    sq/DC/d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d1/pb_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.511    d1/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  d1/pb_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  d1/pb_debounced_reg/Q
                         net (fo=2, routed)           0.121     1.797    s1/pb_debounced
    SLICE_X6Y116         FDRE                                         r  s1/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.860     2.026    s1/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  s1/dq1_reg/C
                         clock pessimism             -0.514     1.511    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.063     1.574    s1/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sq/DENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sq/DENB/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.590     1.509    sq/DENB/clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  sq/DENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sq/DENB/q_reg[0]/Q
                         net (fo=7, routed)           0.125     1.799    sq/DENB/q_reg__0[0]
    SLICE_X5Y118         LUT6 (Prop_lut6_I2_O)        0.045     1.844 r  sq/DENB/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.844    sq/DENB/p_0_in[5]
    SLICE_X5Y118         FDRE                                         r  sq/DENB/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.859     2.024    sq/DENB/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  sq/DENB/q_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092     1.615    sq/DENB/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pg/SC1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/SC1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.484    pg/SC1/clk_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  pg/SC1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pg/SC1/count_reg[5]/Q
                         net (fo=4, routed)           0.137     1.763    pg/SC1/count_reg__0[5]
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  pg/SC1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    pg/SC1/p_0_in__3[5]
    SLICE_X9Y113         FDRE                                         r  pg/SC1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.835     2.000    pg/SC1/clk_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  pg/SC1/count_reg[5]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X9Y113         FDRE (Hold_fdre_C_D)         0.091     1.575    pg/SC1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d2/pb_q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pb_q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.595     1.514    d2/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  d2/pb_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  d2/pb_q1_reg/Q
                         net (fo=2, routed)           0.134     1.776    d2/pb_q1
    SLICE_X0Y112         FDRE                                         r  d2/pb_q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.867     2.032    d2/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  d2/pb_q2_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.012     1.526    d2/pb_q2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23    pg/ram2/BRAM_SDP_MACRO_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23    pg/ram2/BRAM_SDP_MACRO_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22    pg/ram1/BRAM_SDP_MACRO_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22    pg/ram1/BRAM_SDP_MACRO_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y117    d1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y119    d1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y119    d1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y120    d1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y120    d1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113    d2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113    d2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113    d2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114    d2/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116   pg/DENB/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116   pg/DENB/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116   pg/DENB/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116   pg/DENB/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114    d2/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114    d2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112    s2/dq1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112    s2/dq2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y121    d1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y121    d1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112    d2/pb_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112    d2/pb_q1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112    d2/pb_q2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y112    pg/NC/num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y117    d1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y117    d1/count_reg[0]/C



