/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Fri Apr 21 01:50:39 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkpipelined.h"


/* Literal declarations */
static unsigned int const UWide_literal_69_haaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									10u };
static tUWide const UWide_literal_69_haaaaaaaaaaaaaaaaa(69u,
							UWide_literal_69_haaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_4("C\t1", 3u);
static std::string const __str_literal_7("F", 1u);
static std::string const __str_literal_5("I\t%d\t%d\t%d", 10u);
static std::string const __str_literal_3("Kanata\t0004\nC=\t1\n", 17u);
static std::string const __str_literal_8("R\t%d\t%d\t%d", 10u);
static std::string const __str_literal_6("S\t%d\t%d\t%s", 10u);
static std::string const __str_literal_1("output.log", 10u);
static std::string const __str_literal_2("w", 1u);


/* Constructor */
MOD_mkpipelined::MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_commit_id(simHdl, "commit_id", this, 48u, 0llu, (tUInt8)0u),
    INST_count(simHdl, "count", this, 32u, 0u, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 222u, 2u, (tUInt8)1u, 0u),
    INST_e2w(simHdl, "e2w", this, 126u, 2u, (tUInt8)1u, 0u),
    INST_f2d(simHdl, "f2d", this, 113u, 2u, (tUInt8)1u, 0u),
    INST_fresh_id(simHdl, "fresh_id", this, 48u, 0llu, (tUInt8)0u),
    INST_fromDmem_rv(simHdl,
		     "fromDmem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromImem_rv(simHdl,
		     "fromImem_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_fromMMIO_rv(simHdl,
		     "fromMMIO_rv",
		     this,
		     69u,
		     bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
													     0u,
													     5u),
						       2u,
						       0u,
						       5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									  1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											     0u),
		     (tUInt8)0u),
    INST_lfh(simHdl, "lfh", this, 32u, 0u, (tUInt8)0u),
    INST_mEpoch(simHdl, "mEpoch", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_program_counter(simHdl, "program_counter", this, 32u, 0u, (tUInt8)0u),
    INST_retired(simHdl, "retired", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_rf_0(simHdl, "rf_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_1(simHdl, "rf_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_10(simHdl, "rf_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_11(simHdl, "rf_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_12(simHdl, "rf_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_13(simHdl, "rf_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_14(simHdl, "rf_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_15(simHdl, "rf_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_16(simHdl, "rf_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_17(simHdl, "rf_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_18(simHdl, "rf_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_19(simHdl, "rf_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_2(simHdl, "rf_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_20(simHdl, "rf_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_21(simHdl, "rf_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_22(simHdl, "rf_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_23(simHdl, "rf_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_24(simHdl, "rf_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_25(simHdl, "rf_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_26(simHdl, "rf_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_27(simHdl, "rf_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_28(simHdl, "rf_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_29(simHdl, "rf_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_3(simHdl, "rf_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_30(simHdl, "rf_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_31(simHdl, "rf_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_4(simHdl, "rf_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_5(simHdl, "rf_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_6(simHdl, "rf_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_7(simHdl, "rf_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_8(simHdl, "rf_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_9(simHdl, "rf_9", this, 32u, 0u, (tUInt8)0u),
    INST_scoreboard(simHdl, "scoreboard", this),
    INST_squashed(simHdl, "squashed", this, 48u, 2u, (tUInt8)1u, 0u),
    INST_starting(simHdl, "starting", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toDmem_rv(simHdl,
		   "toDmem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toImem_rv(simHdl,
		   "toImem_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    INST_toMMIO_rv(simHdl,
		   "toMMIO_rv",
		   this,
		   69u,
		   bs_wide_tmp(69u).set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u, 0u, 5u),
						     2u,
						     0u,
						     5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
									1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
											   0u),
		   (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_toMMIO_rv_port1__read____d547(69u),
    DEF_toDmem_rv_port1__read____d543(69u),
    DEF_toImem_rv_port1__read____d539(69u),
    DEF_d2e_first____d223(222u),
    DEF_e2w_first____d401(126u),
    DEF_f2d_first____d23(113u),
    DEF_fromMMIO_rv_port1__read____d414(69u),
    DEF_fromMMIO_rv_port0__read____d549(69u),
    DEF_toMMIO_rv_port0__read____d280(69u),
    DEF_fromDmem_rv_port1__read____d416(69u),
    DEF_fromDmem_rv_port0__read____d545(69u),
    DEF_toDmem_rv_port0__read____d283(69u),
    DEF_fromImem_rv_port1__read____d26(69u),
    DEF_fromImem_rv_port0__read____d541(69u),
    DEF_toImem_rv_port0__read____d6(69u),
    DEF_TASK_fopen___d4(2863311530u),
    DEF_f2d_first__3_BITS_112_TO_48___d179(65u),
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221(222u),
    DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220(117u),
    DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393(126u),
    DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392(88u),
    DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21(113u),
    DEF__16_CONCAT_program_counter_3_CONCAT_0___d18(69u),
    DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304(69u),
    DEF__1_CONCAT_getMMIOResp_a___d548(69u),
    DEF__1_CONCAT_getDResp_a___d544(69u),
    DEF__1_CONCAT_getIResp_a___d540(69u),
    DEF__0_CONCAT_DONTCARE___d49(69u)
{
  PORT_getIResp_a.setSize(68u);
  PORT_getIResp_a.clear();
  PORT_getDResp_a.setSize(68u);
  PORT_getDResp_a.clear();
  PORT_getMMIOResp_a.setSize(68u);
  PORT_getMMIOResp_a.clear();
  PORT_getIReq.setSize(68u);
  PORT_getIReq.clear();
  PORT_getDReq.setSize(68u);
  PORT_getDReq.clear();
  PORT_getMMIOReq.setSize(68u);
  PORT_getMMIOReq.clear();
  symbol_count = 79u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkpipelined::init_symbols_0()
{
  init_symbol(&symbols[0u], "commit_id", SYM_MODULE, &INST_commit_id);
  init_symbol(&symbols[1u], "count", SYM_MODULE, &INST_count);
  init_symbol(&symbols[2u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[3u], "dEpoch__h7988", SYM_DEF, &DEF_dEpoch__h7988, 1u);
  init_symbol(&symbols[4u], "e2w", SYM_MODULE, &INST_e2w);
  init_symbol(&symbols[5u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[6u], "fEpoch__h5042", SYM_DEF, &DEF_fEpoch__h5042, 1u);
  init_symbol(&symbols[7u], "fresh_id", SYM_MODULE, &INST_fresh_id);
  init_symbol(&symbols[8u], "fromDmem_rv", SYM_MODULE, &INST_fromDmem_rv);
  init_symbol(&symbols[9u], "fromImem_rv", SYM_MODULE, &INST_fromImem_rv);
  init_symbol(&symbols[10u], "fromMMIO_rv", SYM_MODULE, &INST_fromMMIO_rv);
  init_symbol(&symbols[11u], "getDReq", SYM_PORT, &PORT_getDReq, 68u);
  init_symbol(&symbols[12u], "getDResp_a", SYM_PORT, &PORT_getDResp_a, 68u);
  init_symbol(&symbols[13u], "getIReq", SYM_PORT, &PORT_getIReq, 68u);
  init_symbol(&symbols[14u], "getIResp_a", SYM_PORT, &PORT_getIResp_a, 68u);
  init_symbol(&symbols[15u], "getMMIOReq", SYM_PORT, &PORT_getMMIOReq, 68u);
  init_symbol(&symbols[16u], "getMMIOResp_a", SYM_PORT, &PORT_getMMIOResp_a, 68u);
  init_symbol(&symbols[17u], "imm__h8051", SYM_DEF, &DEF_imm__h8051, 32u);
  init_symbol(&symbols[18u], "lfh", SYM_MODULE, &INST_lfh);
  init_symbol(&symbols[19u], "mEpoch", SYM_MODULE, &INST_mEpoch);
  init_symbol(&symbols[20u], "program_counter", SYM_MODULE, &INST_program_counter);
  init_symbol(&symbols[21u], "RL_administrative_konata_commit", SYM_RULE);
  init_symbol(&symbols[22u], "RL_administrative_konata_flush", SYM_RULE);
  init_symbol(&symbols[23u], "RL_decode", SYM_RULE);
  init_symbol(&symbols[24u], "RL_do_tic_logging", SYM_RULE);
  init_symbol(&symbols[25u], "RL_doTic", SYM_RULE);
  init_symbol(&symbols[26u], "RL_execute", SYM_RULE);
  init_symbol(&symbols[27u], "RL_fetch", SYM_RULE);
  init_symbol(&symbols[28u], "RL_writeback", SYM_RULE);
  init_symbol(&symbols[29u], "rd_idx__h10826", SYM_DEF, &DEF_rd_idx__h10826, 5u);
  init_symbol(&symbols[30u], "rd_idx__h5068", SYM_DEF, &DEF_rd_idx__h5068, 5u);
  init_symbol(&symbols[31u], "retired", SYM_MODULE, &INST_retired);
  init_symbol(&symbols[32u], "rf_0", SYM_MODULE, &INST_rf_0);
  init_symbol(&symbols[33u], "rf_1", SYM_MODULE, &INST_rf_1);
  init_symbol(&symbols[34u], "rf_10", SYM_MODULE, &INST_rf_10);
  init_symbol(&symbols[35u], "rf_11", SYM_MODULE, &INST_rf_11);
  init_symbol(&symbols[36u], "rf_12", SYM_MODULE, &INST_rf_12);
  init_symbol(&symbols[37u], "rf_13", SYM_MODULE, &INST_rf_13);
  init_symbol(&symbols[38u], "rf_14", SYM_MODULE, &INST_rf_14);
  init_symbol(&symbols[39u], "rf_15", SYM_MODULE, &INST_rf_15);
  init_symbol(&symbols[40u], "rf_16", SYM_MODULE, &INST_rf_16);
  init_symbol(&symbols[41u], "rf_17", SYM_MODULE, &INST_rf_17);
  init_symbol(&symbols[42u], "rf_18", SYM_MODULE, &INST_rf_18);
  init_symbol(&symbols[43u], "rf_19", SYM_MODULE, &INST_rf_19);
  init_symbol(&symbols[44u], "rf_2", SYM_MODULE, &INST_rf_2);
  init_symbol(&symbols[45u], "rf_20", SYM_MODULE, &INST_rf_20);
  init_symbol(&symbols[46u], "rf_21", SYM_MODULE, &INST_rf_21);
  init_symbol(&symbols[47u], "rf_22", SYM_MODULE, &INST_rf_22);
  init_symbol(&symbols[48u], "rf_23", SYM_MODULE, &INST_rf_23);
  init_symbol(&symbols[49u], "rf_24", SYM_MODULE, &INST_rf_24);
  init_symbol(&symbols[50u], "rf_25", SYM_MODULE, &INST_rf_25);
  init_symbol(&symbols[51u], "rf_26", SYM_MODULE, &INST_rf_26);
  init_symbol(&symbols[52u], "rf_27", SYM_MODULE, &INST_rf_27);
  init_symbol(&symbols[53u], "rf_28", SYM_MODULE, &INST_rf_28);
  init_symbol(&symbols[54u], "rf_29", SYM_MODULE, &INST_rf_29);
  init_symbol(&symbols[55u], "rf_3", SYM_MODULE, &INST_rf_3);
  init_symbol(&symbols[56u], "rf_30", SYM_MODULE, &INST_rf_30);
  init_symbol(&symbols[57u], "rf_31", SYM_MODULE, &INST_rf_31);
  init_symbol(&symbols[58u], "rf_4", SYM_MODULE, &INST_rf_4);
  init_symbol(&symbols[59u], "rf_5", SYM_MODULE, &INST_rf_5);
  init_symbol(&symbols[60u], "rf_6", SYM_MODULE, &INST_rf_6);
  init_symbol(&symbols[61u], "rf_7", SYM_MODULE, &INST_rf_7);
  init_symbol(&symbols[62u], "rf_8", SYM_MODULE, &INST_rf_8);
  init_symbol(&symbols[63u], "rf_9", SYM_MODULE, &INST_rf_9);
  init_symbol(&symbols[64u], "rs1_idx__h5066", SYM_DEF, &DEF_rs1_idx__h5066, 5u);
  init_symbol(&symbols[65u], "rs2_idx__h5067", SYM_DEF, &DEF_rs2_idx__h5067, 5u);
  init_symbol(&symbols[66u], "rv1__h7991", SYM_DEF, &DEF_rv1__h7991, 32u);
  init_symbol(&symbols[67u], "scoreboard", SYM_MODULE, &INST_scoreboard);
  init_symbol(&symbols[68u], "squashed", SYM_MODULE, &INST_squashed);
  init_symbol(&symbols[69u], "starting", SYM_MODULE, &INST_starting);
  init_symbol(&symbols[70u], "starting__h4136", SYM_DEF, &DEF_starting__h4136, 1u);
  init_symbol(&symbols[71u], "toDmem_rv", SYM_MODULE, &INST_toDmem_rv);
  init_symbol(&symbols[72u], "toImem_rv", SYM_MODULE, &INST_toImem_rv);
  init_symbol(&symbols[73u], "toMMIO_rv", SYM_MODULE, &INST_toMMIO_rv);
  init_symbol(&symbols[74u], "x__h8334", SYM_DEF, &DEF_x__h8334, 12u);
  init_symbol(&symbols[75u], "x__h8382", SYM_DEF, &DEF_x__h8382, 12u);
  init_symbol(&symbols[76u], "x__h8452", SYM_DEF, &DEF_x__h8452, 13u);
  init_symbol(&symbols[77u], "x__h8615", SYM_DEF, &DEF_x__h8615, 21u);
  init_symbol(&symbols[78u], "y__h8023", SYM_DEF, &DEF_y__h8023, 1u);
}


/* Rule actions */

void MOD_mkpipelined::RL_doTic()
{
  tUInt32 DEF_x__h4097;
  tUInt32 DEF_x__h4116;
  DEF_x__h4116 = INST_count.METH_read();
  DEF_x__h4097 = DEF_x__h4116 + 1u;
  INST_count.METH_write(DEF_x__h4097);
}

void MOD_mkpipelined::RL_do_tic_logging()
{
  DEF_lfh___d5 = INST_lfh.METH_read();
  DEF_starting__h4136 = INST_starting.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4136)
      DEF_TASK_fopen___d4 = dollar_fopen("s,s", &__str_literal_1, &__str_literal_2);
    else
      DEF_TASK_fopen___d4 = 2863311530u;
  if (DEF_starting__h4136)
    INST_lfh.METH_write(DEF_TASK_fopen___d4);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_starting__h4136)
      dollar_fwrite(sim_hdl, this, "32,s", DEF_TASK_fopen___d4, &__str_literal_3);
  if (DEF_starting__h4136)
    INST_starting.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl, this, "32,s", DEF_lfh___d5, &__str_literal_4);
}

void MOD_mkpipelined::RL_fetch()
{
  tUInt32 DEF_x__h4598;
  tUInt64 DEF_x__h4639;
  tUInt32 DEF_x__h5023;
  tUInt64 DEF_v__h4625;
  DEF_signed_0___d17 = 0u;
  DEF_v__h4625 = INST_fresh_id.METH_read();
  DEF_lfh___d5 = INST_lfh.METH_read();
  DEF_x__h5023 = INST_program_counter.METH_read();
  DEF_y__h8023 = INST_mEpoch.METH_read();
  DEF_x__h4639 = 281474976710655llu & (DEF_v__h4625 + 1llu);
  DEF_x__h4598 = DEF_x__h5023 + 4u;
  DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21.set_bits_in_word((tUInt32)(DEF_x__h5023 >> 15u),
										3u,
										0u,
										17u).set_whole_word((((tUInt32)(32767u & DEF_x__h5023)) << 17u) | (tUInt32)(DEF_x__h4598 >> 15u),
												    2u).set_whole_word(((((tUInt32)(32767u & DEF_x__h4598)) << 17u) | (((tUInt32)(DEF_y__h8023)) << 16u)) | (tUInt32)(DEF_v__h4625 >> 32u),
														       1u).set_whole_word((tUInt32)(DEF_v__h4625),
																	  0u);
  DEF__16_CONCAT_program_counter_3_CONCAT_0___d18.set_bits_in_word((tUInt8)16u,
								   2u,
								   0u,
								   5u).set_whole_word(DEF_x__h5023,
										      1u).set_whole_word(0u, 0u);
  INST_program_counter.METH_write(DEF_x__h4598);
  INST_fresh_id.METH_write(DEF_x__h4639);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,8",
		    DEF_lfh___d5,
		    &__str_literal_5,
		    DEF_v__h4625,
		    DEF_v__h4625,
		    (tUInt8)0u);
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,s",
		    DEF_lfh___d5,
		    &__str_literal_6,
		    DEF_v__h4625,
		    DEF_signed_0___d17,
		    &__str_literal_7);
  }
  INST_toImem_rv.METH_port0__write(DEF__16_CONCAT_program_counter_3_CONCAT_0___d18);
  INST_f2d.METH_enq(DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21);
}

void MOD_mkpipelined::RL_decode()
{
  tUInt8 DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d69;
  tUInt8 DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d68;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__6_BIT_25_3___d94;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d48;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d75;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d76;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d84;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d80;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d87;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d89;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_11_TO_7_3_EQ_0___d64;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b0___d53;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b100___d56;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b101___d57;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d149;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d54;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d51;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d55;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d52;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_31_TO_26_1_EQ_0b0___d92;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d107;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b1___d74;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d109;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_31_TO_20_26_ETC___d135;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d141;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_14_TO_12_2__ETC___d116;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d77;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d144;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d147;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d148;
  tUInt8 DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174;
  tUInt32 DEF_x__h7822;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_19_TO_15_8_EQ_0___d132;
  tUInt32 DEF_x__h6802;
  tUInt8 DEF_x__h5697;
  tUInt8 DEF_x__h5310;
  tUInt8 DEF_x__h5783;
  tUInt8 DEF_x__h5657;
  tUInt8 DEF_x__h5986;
  tUInt32 DEF_fromImem_rv_port1__read__6_BITS_31_TO_20___d126;
  tUInt32 DEF_imemInst__h5038;
  tUInt64 DEF_current_id__h5043;
  tUInt32 DEF__read__h2260;
  tUInt32 DEF__read__h2291;
  tUInt32 DEF__read__h2322;
  tUInt32 DEF__read__h2353;
  tUInt32 DEF__read__h2384;
  tUInt32 DEF__read__h2415;
  tUInt32 DEF__read__h2446;
  tUInt32 DEF__read__h2477;
  tUInt32 DEF__read__h2508;
  tUInt32 DEF__read__h2539;
  tUInt32 DEF__read__h2570;
  tUInt32 DEF__read__h2601;
  tUInt32 DEF__read__h2632;
  tUInt32 DEF__read__h2663;
  tUInt32 DEF__read__h2694;
  tUInt32 DEF__read__h2725;
  tUInt32 DEF__read__h2756;
  tUInt32 DEF__read__h2787;
  tUInt32 DEF__read__h2818;
  tUInt32 DEF__read__h2849;
  tUInt32 DEF__read__h2880;
  tUInt32 DEF__read__h2911;
  tUInt32 DEF__read__h2942;
  tUInt32 DEF__read__h2973;
  tUInt32 DEF__read__h3004;
  tUInt32 DEF__read__h3035;
  tUInt32 DEF__read__h3066;
  tUInt32 DEF__read__h3097;
  tUInt32 DEF__read__h3128;
  tUInt32 DEF__read__h3159;
  tUInt32 DEF__read__h3190;
  tUInt8 DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46;
  tUInt8 DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d63;
  DEF_f2d_first____d23 = INST_f2d.METH_first();
  DEF_fromImem_rv_port1__read____d26 = INST_fromImem_rv.METH_port1__read();
  DEF_rd_idx__h5068 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 7u, 5u);
  DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34 = INST_scoreboard.METH_search3(DEF_rd_idx__h5068);
  DEF_rs1_idx__h5066 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 15u, 5u);
  DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29 = INST_scoreboard.METH_search1(DEF_rs1_idx__h5066);
  DEF_rs2_idx__h5067 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 20u, 5u);
  DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31 = INST_scoreboard.METH_search2(DEF_rs2_idx__h5067);
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46 = (!DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29 && !DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31) && !DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34;
  DEF__read__h3190 = INST_rf_31.METH_read();
  DEF__read__h3097 = INST_rf_28.METH_read();
  DEF__read__h3159 = INST_rf_30.METH_read();
  DEF__read__h3128 = INST_rf_29.METH_read();
  DEF__read__h3066 = INST_rf_27.METH_read();
  DEF__read__h3035 = INST_rf_26.METH_read();
  DEF__read__h3004 = INST_rf_25.METH_read();
  DEF__read__h2973 = INST_rf_24.METH_read();
  DEF__read__h2942 = INST_rf_23.METH_read();
  DEF__read__h2880 = INST_rf_21.METH_read();
  DEF__read__h2911 = INST_rf_22.METH_read();
  DEF__read__h2849 = INST_rf_20.METH_read();
  DEF__read__h2818 = INST_rf_19.METH_read();
  DEF__read__h2787 = INST_rf_18.METH_read();
  DEF__read__h2756 = INST_rf_17.METH_read();
  DEF__read__h2694 = INST_rf_15.METH_read();
  DEF__read__h2725 = INST_rf_16.METH_read();
  DEF__read__h2663 = INST_rf_14.METH_read();
  DEF__read__h2632 = INST_rf_13.METH_read();
  DEF__read__h2601 = INST_rf_12.METH_read();
  DEF__read__h2570 = INST_rf_11.METH_read();
  DEF__read__h2508 = INST_rf_9.METH_read();
  DEF__read__h2539 = INST_rf_10.METH_read();
  DEF__read__h2477 = INST_rf_8.METH_read();
  DEF__read__h2446 = INST_rf_7.METH_read();
  DEF__read__h2415 = INST_rf_6.METH_read();
  DEF__read__h2384 = INST_rf_5.METH_read();
  DEF__read__h2322 = INST_rf_3.METH_read();
  DEF__read__h2353 = INST_rf_4.METH_read();
  DEF__read__h2291 = INST_rf_2.METH_read();
  DEF__read__h2260 = INST_rf_1.METH_read();
  DEF_y__h8023 = INST_mEpoch.METH_read();
  wop_primExtractWide(65u,
		      113u,
		      DEF_f2d_first____d23,
		      32u,
		      112u,
		      32u,
		      48u,
		      DEF_f2d_first__3_BITS_112_TO_48___d179);
  DEF_imemInst__h5038 = DEF_fromImem_rv_port1__read____d26.get_whole_word(0u);
  DEF_current_id__h5043 = primExtract64(48u, 113u, DEF_f2d_first____d23, 32u, 47u, 32u, 0u);
  DEF_fromImem_rv_port1__read__6_BITS_31_TO_20___d126 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word32(0u,
													      20u,
													      12u);
  DEF_x__h5986 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 25u, 7u);
  DEF_x__h5657 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 0u, 7u);
  DEF_x__h5783 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 26u, 6u);
  DEF_x__h5310 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 2u, 5u);
  DEF_x__h5697 = DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u, 12u, 3u);
  DEF_fEpoch__h5042 = DEF_f2d_first____d23.get_bits_in_word8(1u, 16u, 1u);
  DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25 = DEF_fEpoch__h5042 == DEF_y__h8023;
  switch (DEF_rs1_idx__h5066) {
  case (tUInt8)0u:
    DEF_x__h6802 = 0u;
    break;
  case (tUInt8)1u:
    DEF_x__h6802 = DEF__read__h2260;
    break;
  case (tUInt8)2u:
    DEF_x__h6802 = DEF__read__h2291;
    break;
  case (tUInt8)3u:
    DEF_x__h6802 = DEF__read__h2322;
    break;
  case (tUInt8)4u:
    DEF_x__h6802 = DEF__read__h2353;
    break;
  case (tUInt8)5u:
    DEF_x__h6802 = DEF__read__h2384;
    break;
  case (tUInt8)6u:
    DEF_x__h6802 = DEF__read__h2415;
    break;
  case (tUInt8)7u:
    DEF_x__h6802 = DEF__read__h2446;
    break;
  case (tUInt8)8u:
    DEF_x__h6802 = DEF__read__h2477;
    break;
  case (tUInt8)9u:
    DEF_x__h6802 = DEF__read__h2508;
    break;
  case (tUInt8)10u:
    DEF_x__h6802 = DEF__read__h2539;
    break;
  case (tUInt8)11u:
    DEF_x__h6802 = DEF__read__h2570;
    break;
  case (tUInt8)12u:
    DEF_x__h6802 = DEF__read__h2601;
    break;
  case (tUInt8)13u:
    DEF_x__h6802 = DEF__read__h2632;
    break;
  case (tUInt8)14u:
    DEF_x__h6802 = DEF__read__h2663;
    break;
  case (tUInt8)15u:
    DEF_x__h6802 = DEF__read__h2694;
    break;
  case (tUInt8)16u:
    DEF_x__h6802 = DEF__read__h2725;
    break;
  case (tUInt8)17u:
    DEF_x__h6802 = DEF__read__h2756;
    break;
  case (tUInt8)18u:
    DEF_x__h6802 = DEF__read__h2787;
    break;
  case (tUInt8)19u:
    DEF_x__h6802 = DEF__read__h2818;
    break;
  case (tUInt8)20u:
    DEF_x__h6802 = DEF__read__h2849;
    break;
  case (tUInt8)21u:
    DEF_x__h6802 = DEF__read__h2880;
    break;
  case (tUInt8)22u:
    DEF_x__h6802 = DEF__read__h2911;
    break;
  case (tUInt8)23u:
    DEF_x__h6802 = DEF__read__h2942;
    break;
  case (tUInt8)24u:
    DEF_x__h6802 = DEF__read__h2973;
    break;
  case (tUInt8)25u:
    DEF_x__h6802 = DEF__read__h3004;
    break;
  case (tUInt8)26u:
    DEF_x__h6802 = DEF__read__h3035;
    break;
  case (tUInt8)27u:
    DEF_x__h6802 = DEF__read__h3066;
    break;
  case (tUInt8)28u:
    DEF_x__h6802 = DEF__read__h3097;
    break;
  case (tUInt8)29u:
    DEF_x__h6802 = DEF__read__h3128;
    break;
  case (tUInt8)30u:
    DEF_x__h6802 = DEF__read__h3159;
    break;
  case (tUInt8)31u:
    DEF_x__h6802 = DEF__read__h3190;
    break;
  default:
    DEF_x__h6802 = 2863311530u;
  }
  DEF_fromImem_rv_port1__read__6_BITS_19_TO_15_8_EQ_0___d132 = DEF_rs1_idx__h5066 == (tUInt8)0u;
  switch (DEF_rs2_idx__h5067) {
  case (tUInt8)0u:
    DEF_x__h7822 = 0u;
    break;
  case (tUInt8)1u:
    DEF_x__h7822 = DEF__read__h2260;
    break;
  case (tUInt8)2u:
    DEF_x__h7822 = DEF__read__h2291;
    break;
  case (tUInt8)3u:
    DEF_x__h7822 = DEF__read__h2322;
    break;
  case (tUInt8)4u:
    DEF_x__h7822 = DEF__read__h2353;
    break;
  case (tUInt8)5u:
    DEF_x__h7822 = DEF__read__h2384;
    break;
  case (tUInt8)6u:
    DEF_x__h7822 = DEF__read__h2415;
    break;
  case (tUInt8)7u:
    DEF_x__h7822 = DEF__read__h2446;
    break;
  case (tUInt8)8u:
    DEF_x__h7822 = DEF__read__h2477;
    break;
  case (tUInt8)9u:
    DEF_x__h7822 = DEF__read__h2508;
    break;
  case (tUInt8)10u:
    DEF_x__h7822 = DEF__read__h2539;
    break;
  case (tUInt8)11u:
    DEF_x__h7822 = DEF__read__h2570;
    break;
  case (tUInt8)12u:
    DEF_x__h7822 = DEF__read__h2601;
    break;
  case (tUInt8)13u:
    DEF_x__h7822 = DEF__read__h2632;
    break;
  case (tUInt8)14u:
    DEF_x__h7822 = DEF__read__h2663;
    break;
  case (tUInt8)15u:
    DEF_x__h7822 = DEF__read__h2694;
    break;
  case (tUInt8)16u:
    DEF_x__h7822 = DEF__read__h2725;
    break;
  case (tUInt8)17u:
    DEF_x__h7822 = DEF__read__h2756;
    break;
  case (tUInt8)18u:
    DEF_x__h7822 = DEF__read__h2787;
    break;
  case (tUInt8)19u:
    DEF_x__h7822 = DEF__read__h2818;
    break;
  case (tUInt8)20u:
    DEF_x__h7822 = DEF__read__h2849;
    break;
  case (tUInt8)21u:
    DEF_x__h7822 = DEF__read__h2880;
    break;
  case (tUInt8)22u:
    DEF_x__h7822 = DEF__read__h2911;
    break;
  case (tUInt8)23u:
    DEF_x__h7822 = DEF__read__h2942;
    break;
  case (tUInt8)24u:
    DEF_x__h7822 = DEF__read__h2973;
    break;
  case (tUInt8)25u:
    DEF_x__h7822 = DEF__read__h3004;
    break;
  case (tUInt8)26u:
    DEF_x__h7822 = DEF__read__h3035;
    break;
  case (tUInt8)27u:
    DEF_x__h7822 = DEF__read__h3066;
    break;
  case (tUInt8)28u:
    DEF_x__h7822 = DEF__read__h3097;
    break;
  case (tUInt8)29u:
    DEF_x__h7822 = DEF__read__h3128;
    break;
  case (tUInt8)30u:
    DEF_x__h7822 = DEF__read__h3159;
    break;
  case (tUInt8)31u:
    DEF_x__h7822 = DEF__read__h3190;
    break;
  default:
    DEF_x__h7822 = 2863311530u;
  }
  switch (DEF_x__h5310) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)25u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174 = (tUInt8)0u;
    break;
  case (tUInt8)5u:
  case (tUInt8)13u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174 = (tUInt8)3u;
    break;
  case (tUInt8)8u:
  case (tUInt8)9u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174 = (tUInt8)1u;
    break;
  case (tUInt8)24u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174 = (tUInt8)2u;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174 = (tUInt8)4u;
  }
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d148 = DEF_x__h5310 == (tUInt8)24u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73 = DEF_x__h5697 == (tUInt8)0u;
  switch (DEF_fromImem_rv_port1__read__6_BITS_31_TO_20___d126) {
  case 0u:
  case 1u:
  case 770u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_31_TO_20_26_ETC___d135 = DEF_fromImem_rv_port1__read__6_BITS_19_TO_15_8_EQ_0___d132;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_31_TO_20_26_ETC___d135 = DEF_fromImem_rv_port1__read__6_BITS_31_TO_20___d126 == 261u && DEF_fromImem_rv_port1__read__6_BITS_19_TO_15_8_EQ_0___d132;
  }
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b1___d74 = DEF_x__h5697 == (tUInt8)1u;
  DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d107 = DEF_x__h5986 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d109 = DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d107 || DEF_x__h5986 == (tUInt8)32u;
  DEF_fromImem_rv_port1__read__6_BITS_31_TO_26_1_EQ_0b0___d92 = DEF_x__h5783 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d54 = DEF_x__h5310 == (tUInt8)12u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d52 = DEF_x__h5310 == (tUInt8)27u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d55 = DEF_x__h5310 == (tUInt8)25u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d51 = DEF_x__h5310 == (tUInt8)13u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d149 = DEF_x__h5310 == (tUInt8)8u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b101___d57 = DEF_x__h5310 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b100___d56 = DEF_x__h5310 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__6_BITS_11_TO_7_3_EQ_0___d64 = DEF_rd_idx__h5068 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b0___d53 = DEF_x__h5310 == (tUInt8)0u;
  DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d63 = DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d51 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d52 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b0___d53 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d54 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d55 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b100___d56 || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b101___d57)))));
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d89 = DEF_x__h5697 == (tUInt8)7u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d87 = DEF_x__h5697 == (tUInt8)6u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d80 = DEF_x__h5697 == (tUInt8)5u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78 = DEF_x__h5697 == (tUInt8)4u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d76 = DEF_x__h5697 == (tUInt8)2u;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d84 = DEF_x__h5697 == (tUInt8)3u;
  switch (DEF_x__h5697) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_14_TO_12_2__ETC___d116 = DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d109;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_14_TO_12_2__ETC___d116 = (((((DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b1___d74 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d76) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d84) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d87) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d89) && DEF_fromImem_rv_port1__read__6_BITS_31_TO_25_06_EQ_ETC___d107;
  }
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d75 = DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b1___d74;
  DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d77 = DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d75 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d76;
  switch (DEF_x__h5657) {
  case (tUInt8)99u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d141 = (((DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d75 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d80) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d87) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d89;
    break;
  case (tUInt8)103u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d141 = DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d141 = DEF_x__h5657 == (tUInt8)111u || (DEF_x__h5657 == (tUInt8)115u && (DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73 && (DEF_fromImem_rv_port1__read__6_BITS_11_TO_7_3_EQ_0___d64 && DEF_IF_fromImem_rv_port1__read__6_BITS_31_TO_20_26_ETC___d135)));
  }
  switch (DEF_x__h5657) {
  case (tUInt8)35u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d144 = DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d77;
    break;
  case (tUInt8)51u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d144 = DEF_IF_fromImem_rv_port1__read__6_BITS_14_TO_12_2__ETC___d116;
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d144 = DEF_x__h5657 == (tUInt8)55u || DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d141;
  }
  DEF_NOT_fromImem_rv_port1__read__6_BIT_25_3___d94 = !DEF_fromImem_rv_port1__read____d26.get_bits_in_word8(0u,
													    25u,
													    1u);
  switch (DEF_x__h5657) {
  case (tUInt8)3u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d147 = (DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d77 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d80;
    break;
  case (tUInt8)19u:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d147 = (((((DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b0___d73 || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d76) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d84) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d78) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d87) || DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d89) || (DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ_0b1___d74 ? DEF_fromImem_rv_port1__read__6_BITS_31_TO_26_1_EQ_0b0___d92 && DEF_NOT_fromImem_rv_port1__read__6_BIT_25_3___d94 : DEF_fromImem_rv_port1__read__6_BITS_14_TO_12_2_EQ__ETC___d80 && ((DEF_fromImem_rv_port1__read__6_BITS_31_TO_26_1_EQ_0b0___d92 || DEF_x__h5783 == (tUInt8)16u) && DEF_NOT_fromImem_rv_port1__read__6_BIT_25_3___d94));
    break;
  default:
    DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d147 = DEF_x__h5657 == (tUInt8)23u || DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d144;
  }
  DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d48 = DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46 || !DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25;
  DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d68 = DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25 && (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46 && (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d63 && !DEF_fromImem_rv_port1__read__6_BITS_11_TO_7_3_EQ_0___d64));
  DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d69 = DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25 && DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d46;
  DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220.set_bits_in_word((tUInt32)(DEF_x__h6802 >> 11u),
										 3u,
										 0u,
										 21u).set_whole_word((((tUInt32)(2047u & DEF_x__h6802)) << 21u) | (tUInt32)(DEF_x__h7822 >> 11u),
												     2u).set_whole_word(((((tUInt32)(2047u & DEF_x__h7822)) << 21u) | (((tUInt32)(DEF_rd_idx__h5068)) << 16u)) | (tUInt32)(DEF_current_id__h5043 >> 32u),
															1u).set_whole_word((tUInt32)(DEF_current_id__h5043),
																	   0u);
  DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221.set_bits_in_word(1073741823u & (((((((((tUInt32)(DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d147)) << 29u) | (((tUInt32)(DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d148 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b0___d53 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d149 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d54 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d55 || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b100___d56)))))) << 28u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d148 || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d149 || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d54))) << 27u)) | (((tUInt32)(DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d63)) << 26u)) | (((tUInt32)(((((DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b0___d53 || DEF_x__h5310 == (tUInt8)1u) || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b100___d56) || DEF_x__h5310 == (tUInt8)6u) || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d55) || ((DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b101___d57 || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d51) || ((DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d149 || DEF_x__h5310 == (tUInt8)9u) || (DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d148 || DEF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_0b_ETC___d52))))) << 25u)) | (((tUInt32)(DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_2_0_EQ_ETC___d174)) << 22u)) | (tUInt32)(DEF_imemInst__h5038 >> 10u)),
										 6u,
										 0u,
										 30u).set_whole_word((((tUInt32)(1023u & DEF_imemInst__h5038)) << 22u) | primExtract32(22u,
																				       65u,
																				       DEF_f2d_first__3_BITS_112_TO_48___d179,
																				       32u,
																				       64u,
																				       32u,
																				       43u),
												     5u).set_whole_word(primExtract32(32u,
																      65u,
																      DEF_f2d_first__3_BITS_112_TO_48___d179,
																      32u,
																      42u,
																      32u,
																      11u),
															4u).set_whole_word((DEF_f2d_first__3_BITS_112_TO_48___d179.get_bits_in_word32(0u,
																								      0u,
																								      11u) << 21u) | DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220.get_bits_in_word32(3u,
																																				      0u,
																																				      21u),
																	   3u).set_whole_word(DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220.get_whole_word(2u),
																			      2u).set_whole_word(DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220.get_whole_word(1u),
																						 1u).set_whole_word(DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220.get_whole_word(0u),
																								    0u);
  DEF__0_CONCAT_DONTCARE___d49.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d48)
    INST_f2d.METH_deq();
  if (DEF_NOT_scoreboard_search1_fromImem_rv_port1__read_ETC___d48)
    INST_fromImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  if (DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d68)
    INST_scoreboard.METH_insert(DEF_rd_idx__h5068);
  if (DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9_5_AND_NOT_sc_ETC___d69)
    INST_d2e.METH_enq(DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221);
}

void MOD_mkpipelined::RL_execute()
{
  tUInt32 DEF_x__h8864;
  tUInt8 DEF_x__h9823;
  tUInt8 DEF_shift_amount__h8213;
  tUInt8 DEF_x__h9437;
  tUInt8 DEF_x__h9430;
  tUInt8 DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d311;
  tUInt8 DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d295;
  tUInt8 DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d348;
  tUInt8 DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_26_ETC___d399;
  tUInt8 DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d294;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d275;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d276;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d277;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_ULT_d2e_first__ETC___d334;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_SLT_d2e_first__ETC___d330;
  tUInt8 DEF_d2e_first__23_BITS_116_TO_85_33_EQ_d2e_first___ETC___d326;
  tUInt8 DEF_req_byte_en__h8838;
  tUInt32 DEF_x__h8865;
  tUInt8 DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293;
  tUInt32 DEF_data__h9501;
  tUInt8 DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340;
  tUInt32 DEF__theResult___fst__h9701;
  tUInt32 DEF_nextPC__h9684;
  tUInt32 DEF__theResult___fst__h9681;
  tUInt32 DEF_v__h9070;
  tUInt32 DEF_v__h9105;
  tUInt32 DEF__theResult___fst__h9615;
  tUInt8 DEF_d2e_first__23_BITS_188_TO_186_13_EQ_0b110___d314;
  tUInt32 DEF_nextPc__h9504;
  tUInt32 DEF_rd_val__h9277;
  tUInt32 DEF_rd_val__h9273;
  tUInt32 DEF_data__h8053;
  tUInt8 DEF_d2e_first__23_BIT_184___d315;
  tUInt8 DEF_d2e_first__23_BIT_185___d316;
  tUInt8 DEF_d2e_first__23_BIT_187___d296;
  tUInt8 DEF_d2e_first__23_BIT_212___d357;
  tUInt8 DEF_offset__h8058;
  tUInt8 DEF_x__h9976;
  tUInt8 DEF_funct3__h9275;
  tUInt32 DEF_alu_src2__h9274;
  tUInt8 DEF_shamt__h9280;
  tUInt8 DEF_rd_idx__h7993;
  tUInt32 DEF_rv2__h7992;
  tUInt32 DEF_ppc__h7990;
  tUInt32 DEF_pc__h7989;
  tUInt64 DEF_current_id__h7994;
  DEF_d2e_first____d223 = INST_d2e.METH_first();
  DEF_d2e_first__23_BIT_188___d228 = DEF_d2e_first____d223.get_bits_in_word8(5u, 28u, 1u);
  DEF_y__h8023 = INST_mEpoch.METH_read();
  DEF_current_id__h7994 = primExtract64(48u, 222u, DEF_d2e_first____d223, 32u, 47u, 32u, 0u);
  DEF_pc__h7989 = primExtract32(32u, 222u, DEF_d2e_first____d223, 32u, 181u, 32u, 150u);
  DEF_ppc__h7990 = primExtract32(32u, 222u, DEF_d2e_first____d223, 32u, 149u, 32u, 118u);
  DEF_rv2__h7992 = primExtract32(32u, 222u, DEF_d2e_first____d223, 32u, 84u, 32u, 53u);
  DEF_rv1__h7991 = primExtract32(32u, 222u, DEF_d2e_first____d223, 32u, 116u, 32u, 85u);
  DEF_x__h8334 = DEF_d2e_first____d223.get_bits_in_word32(6u, 10u, 12u);
  DEF_rd_idx__h7993 = DEF_d2e_first____d223.get_bits_in_word8(1u, 16u, 5u);
  DEF_funct3__h9275 = DEF_d2e_first____d223.get_bits_in_word8(6u, 2u, 3u);
  DEF_d2e_first__23_BIT_217___d234 = DEF_d2e_first____d223.get_bits_in_word8(6u, 25u, 1u);
  DEF_x__h9976 = DEF_d2e_first____d223.get_bits_in_word8(6u, 2u, 2u);
  DEF_d2e_first__23_BIT_213___d249 = DEF_d2e_first____d223.get_bits_in_word8(6u, 21u, 1u);
  DEF_d2e_first__23_BIT_212___d357 = DEF_d2e_first____d223.get_bits_in_word8(6u, 20u, 1u);
  DEF_d2e_first__23_BIT_187___d296 = DEF_d2e_first____d223.get_bits_in_word8(5u, 27u, 1u);
  DEF_d2e_first__23_BIT_185___d316 = DEF_d2e_first____d223.get_bits_in_word8(5u, 25u, 1u);
  DEF_d2e_first__23_BIT_184___d315 = DEF_d2e_first____d223.get_bits_in_word8(5u, 24u, 1u);
  DEF_dEpoch__h7988 = DEF_d2e_first____d223.get_bits_in_word8(3u, 21u, 1u);
  DEF_d2e_first__23_BITS_188_TO_186_13_EQ_0b110___d314 = DEF_d2e_first____d223.get_bits_in_word8(5u,
												 26u,
												 3u) == (tUInt8)6u;
  DEF_v__h9105 = DEF_pc__h7989 + 4u;
  DEF_req_byte_en__h8838 = DEF_d2e_first__23_BIT_187___d296 ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 = DEF_d2e_first____d223.get_bits_in_word8(6u,
													  22u,
													  3u);
  DEF_d2e_first__23_BITS_116_TO_85_33_EQ_d2e_first___ETC___d326 = DEF_rv1__h7991 == DEF_rv2__h7992;
  DEF_d2e_first__23_BITS_116_TO_85_33_SLT_d2e_first__ETC___d330 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rv1__h7991),
									   32u,
									   (tUInt32)(DEF_rv2__h7992));
  DEF_d2e_first__23_BITS_116_TO_85_33_ULT_d2e_first__ETC___d334 = DEF_rv1__h7991 < DEF_rv2__h7992;
  switch (DEF_funct3__h9275) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = DEF_d2e_first__23_BITS_116_TO_85_33_EQ_d2e_first___ETC___d326;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = !DEF_d2e_first__23_BITS_116_TO_85_33_EQ_d2e_first___ETC___d326;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = DEF_d2e_first__23_BITS_116_TO_85_33_SLT_d2e_first__ETC___d330;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = !DEF_d2e_first__23_BITS_116_TO_85_33_SLT_d2e_first__ETC___d330;
    break;
  case (tUInt8)6u:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = DEF_d2e_first__23_BITS_116_TO_85_33_ULT_d2e_first__ETC___d334;
    break;
  default:
    DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 = !DEF_d2e_first__23_BITS_116_TO_85_33_ULT_d2e_first__ETC___d334;
  }
  DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230 = DEF_d2e_first____d223.get_bits_in_word8(5u,
											       25u,
											       2u) == (tUInt8)0u;
  DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293 = !DEF_d2e_first__23_BIT_188___d228 && DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230;
  DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 = DEF_dEpoch__h7988 == DEF_y__h8023;
  DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226 = !DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225;
  DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_26_ETC___d399 = DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226 && (DEF_d2e_first____d223.get_bits_in_word8(6u,
																				     26u,
																				     1u) && !(DEF_rd_idx__h7993 == (tUInt8)0u));
  DEF_x__h8615 = 2097151u & (((((((tUInt32)(DEF_d2e_first__23_BIT_213___d249)) << 20u) | (((tUInt32)(DEF_d2e_first____d223.get_bits_in_word8(6u,
																	     2u,
																	     8u))) << 12u)) | (((tUInt32)(DEF_d2e_first____d223.get_bits_in_word8(6u,
																										  10u,
																										  1u))) << 11u)) | (DEF_d2e_first____d223.get_bits_in_word32(6u,
																																	     11u,
																																	     10u) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h8452 = 8191u & (((((((tUInt32)(DEF_d2e_first__23_BIT_213___d249)) << 12u) | (((tUInt32)(DEF_d2e_first____d223.get_bits_in_word8(5u,
																	  29u,
																	  1u))) << 11u)) | (((tUInt32)(DEF_d2e_first____d223.get_bits_in_word8(6u,
																									       15u,
																									       6u))) << 5u)) | (((tUInt32)(primExtract8(4u,
																															222u,
																															DEF_d2e_first____d223,
																															32u,
																															193u,
																															32u,
																															190u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h8382 = 4095u & ((((tUInt32)(DEF_d2e_first____d223.get_bits_in_word8(6u,
									      15u,
									      7u))) << 5u) | (tUInt32)(primExtract8(5u,
														    222u,
														    DEF_d2e_first____d223,
														    32u,
														    193u,
														    32u,
														    189u)));
  DEF_imm__h8051 = DEF_d2e_first__23_BIT_217___d234 && DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 == (tUInt8)0u ? primSignExt32(32u,
																		   12u,
																		   (tUInt32)(DEF_x__h8334)) : (DEF_d2e_first__23_BIT_217___d234 && DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 == (tUInt8)1u ? primSignExt32(32u,
																																					       12u,
																																					       (tUInt32)(DEF_x__h8382)) : (DEF_d2e_first__23_BIT_217___d234 && DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 == (tUInt8)2u ? primSignExt32(32u,
																																																									   13u,
																																																									   (tUInt32)(DEF_x__h8452)) : (DEF_d2e_first__23_BIT_217___d234 && DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 == (tUInt8)3u ? DEF_d2e_first____d223.get_bits_in_word32(6u,
																																																																																  2u,
																																																																																  20u) << 12u : (DEF_d2e_first__23_BIT_217___d234 && DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 == (tUInt8)4u ? primSignExt32(32u,
																																																																																																		 21u,
																																																																																																		 (tUInt32)(DEF_x__h8615)) : 0u))));
  DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273 = DEF_rv1__h7991 + DEF_imm__h8051;
  DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 = (tUInt32)(DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273 >> 2u);
  DEF_alu_src2__h9274 = DEF_d2e_first__23_BIT_187___d296 ? DEF_rv2__h7992 : DEF_imm__h8051;
  DEF_shamt__h9280 = (tUInt8)((tUInt8)31u & DEF_alu_src2__h9274);
  DEF_offset__h8058 = (tUInt8)((tUInt8)3u & DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273);
  DEF_rd_val__h9273 = DEF_pc__h7989 + DEF_imm__h8051;
  DEF_nextPC__h9684 = (((tUInt32)(DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF__theResult___fst__h9701 = DEF_IF_d2e_first__23_BITS_196_TO_194_24_EQ_0b0_25__ETC___d340 ? DEF_rd_val__h9273 : DEF_v__h9105;
  DEF__theResult___fst__h9681 = DEF_d2e_first__23_BIT_184___d315 && !DEF_d2e_first__23_BIT_185___d316 ? DEF_nextPC__h9684 : DEF__theResult___fst__h9701;
  DEF__theResult___fst__h9615 = DEF_d2e_first__23_BIT_184___d315 && DEF_d2e_first__23_BIT_185___d316 ? DEF_rd_val__h9273 : DEF__theResult___fst__h9681;
  DEF_nextPc__h9504 = DEF_d2e_first__23_BITS_188_TO_186_13_EQ_0b110___d314 ? DEF__theResult___fst__h9615 : DEF_v__h9105;
  DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d277 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 == 1006649342u;
  DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d276 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 == 1006649341u;
  DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d275 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 == 1006649340u;
  DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d294 = DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293 && (DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d275 || (DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d276 || DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d277));
  DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d348 = DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 && !(DEF_ppc__h7990 == DEF_nextPc__h9504);
  DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d295 = DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 && DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d294;
  DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d311 = DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 && (DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293 && (!DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d275 && (!DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d276 && !DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d277)));
  DEF_x__h9430 = primSLT8(1u, 32u, (tUInt32)(DEF_rv1__h7991), 32u, (tUInt32)(DEF_alu_src2__h9274));
  DEF_x__h9437 = DEF_rv1__h7991 < DEF_alu_src2__h9274;
  switch (DEF_funct3__h9275) {
  case (tUInt8)0u:
    DEF_rd_val__h9277 = DEF_d2e_first__23_BIT_187___d296 && DEF_d2e_first__23_BIT_212___d357 ? DEF_rv1__h7991 - DEF_alu_src2__h9274 : DEF_rv1__h7991 + DEF_alu_src2__h9274;
    break;
  case (tUInt8)1u:
    DEF_rd_val__h9277 = primShiftL32(32u,
				     32u,
				     (tUInt32)(DEF_rv1__h7991),
				     5u,
				     (tUInt8)(DEF_shamt__h9280));
    break;
  case (tUInt8)2u:
    DEF_rd_val__h9277 = (tUInt32)(DEF_x__h9430);
    break;
  case (tUInt8)3u:
    DEF_rd_val__h9277 = (tUInt32)(DEF_x__h9437);
    break;
  case (tUInt8)4u:
    DEF_rd_val__h9277 = DEF_rv1__h7991 ^ DEF_alu_src2__h9274;
    break;
  case (tUInt8)5u:
    DEF_rd_val__h9277 = DEF_d2e_first__23_BIT_212___d357 ? primShiftRA32(32u,
									 32u,
									 (tUInt32)(DEF_rv1__h7991),
									 5u,
									 (tUInt8)(DEF_shamt__h9280)) : primShiftR32(32u,
														    32u,
														    (tUInt32)(DEF_rv1__h7991),
														    5u,
														    (tUInt8)(DEF_shamt__h9280));
    break;
  case (tUInt8)6u:
    DEF_rd_val__h9277 = DEF_rv1__h7991 | DEF_alu_src2__h9274;
    break;
  case (tUInt8)7u:
    DEF_rd_val__h9277 = DEF_rv1__h7991 & DEF_alu_src2__h9274;
    break;
  default:
    DEF_rd_val__h9277 = 0u;
  }
  DEF_data__h8053 = DEF_d2e_first__23_BIT_184___d315 && DEF_d2e_first__23_BIT_187___d296 ? DEF_imm__h8051 : (DEF_d2e_first__23_BIT_184___d315 && !DEF_d2e_first__23_BIT_187___d296 ? DEF_rd_val__h9273 : DEF_rd_val__h9277);
  DEF_v__h9070 = DEF_d2e_first__23_BITS_188_TO_186_13_EQ_0b110___d314 ? DEF_v__h9105 : DEF_data__h8053;
  DEF_shift_amount__h8213 = (tUInt8)31u & (DEF_offset__h8058 << 3u);
  DEF_x__h8865 = primShiftL32(32u,
			      32u,
			      (tUInt32)(DEF_rv2__h7992),
			      5u,
			      (tUInt8)(DEF_shift_amount__h8213));
  DEF_data__h9501 = DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293 ? DEF_x__h8865 : DEF_v__h9070;
  DEF_x__h9823 = (tUInt8)1u & (DEF_y__h8023 + (tUInt8)1u);
  DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392.set_bits_in_word(DEF_d2e_first____d223.get_bits_in_word32(6u,
															  6u,
															  24u),
										 2u,
										 0u,
										 24u).set_whole_word((primExtract32(16u,
														    222u,
														    DEF_d2e_first____d223,
														    32u,
														    197u,
														    32u,
														    182u) << 16u) | (tUInt32)(DEF_current_id__h7994 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_current_id__h7994),
															0u);
  DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393.set_bits_in_word(1073741823u & (((((((tUInt32)(DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d293 && DEF_d2e_first____d223.get_bits_in_word8(6u,
																											4u,
																											1u))) << 29u) | (((tUInt32)(DEF_x__h9976)) << 27u)) | (((tUInt32)(DEF_offset__h8058)) << 25u)) | (((tUInt32)(DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d294)) << 24u)) | (tUInt32)(DEF_data__h9501 >> 8u)),
										 3u,
										 0u,
										 30u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)255u & DEF_data__h9501))) << 24u) | DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392.get_bits_in_word32(2u,
																														       0u,
																														       24u),
												     2u).set_whole_word(DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392.get_whole_word(1u),
															1u).set_whole_word(DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392.get_whole_word(0u),
																	   0u);
  DEF_x__h8864 = (DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 << 2u) | (tUInt32)((tUInt8)0u);
  DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304.set_bits_in_word((tUInt8)1u,
										  2u,
										  4u,
										  1u).set_bits_in_word(DEF_req_byte_en__h8838,
												       2u,
												       0u,
												       4u).set_whole_word(DEF_x__h8864,
															  1u).set_whole_word(DEF_x__h8865,
																	     0u);
  INST_d2e.METH_deq();
  if (DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d295)
    INST_toMMIO_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304);
  if (DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d311)
    INST_toDmem_rv.METH_port0__write(DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304);
  if (DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d348)
    INST_mEpoch.METH_write(DEF_x__h9823);
  if (DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_AND_NO_ETC___d348)
    INST_program_counter.METH_write(DEF_nextPc__h9504);
  if (DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225)
    INST_e2w.METH_enq(DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393);
  if (DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25_26_ETC___d399)
    INST_scoreboard.METH_remove1(DEF_rd_idx__h7993);
}

void MOD_mkpipelined::RL_writeback()
{
  tUInt8 DEF_x__h10600;
  tUInt8 DEF_NOT_e2w_first__01_BIT_87_46___d447;
  tUInt8 DEF_e2w_first__01_BIT_84_09_AND_NOT_e2w_first__01__ETC___d449;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0_21_AND_e2w_ETC___d450;
  tUInt8 DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d442;
  tUInt8 DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d441;
  tUInt8 DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d445;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_1_70_AND_e2w_ETC___d471;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_2_72_AND_e2w_ETC___d473;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_3_74_AND_e2w_ETC___d475;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_4_76_AND_e2w_ETC___d477;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_5_78_AND_e2w_ETC___d479;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_6_80_AND_e2w_ETC___d481;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_7_82_AND_e2w_ETC___d483;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_8_84_AND_e2w_ETC___d485;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_9_86_AND_e2w_ETC___d487;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_10_88_AND_e2_ETC___d489;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_11_90_AND_e2_ETC___d491;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_12_92_AND_e2_ETC___d493;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_13_94_AND_e2_ETC___d495;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_14_96_AND_e2_ETC___d497;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_15_98_AND_e2_ETC___d499;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_16_00_AND_e2_ETC___d501;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_17_02_AND_e2_ETC___d503;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_18_04_AND_e2_ETC___d505;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_19_06_AND_e2_ETC___d507;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_20_08_AND_e2_ETC___d509;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_21_10_AND_e2_ETC___d511;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_22_12_AND_e2_ETC___d513;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_23_14_AND_e2_ETC___d515;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_24_16_AND_e2_ETC___d517;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_25_18_AND_e2_ETC___d519;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_26_20_AND_e2_ETC___d521;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_27_22_AND_e2_ETC___d523;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_28_24_AND_e2_ETC___d525;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_29_26_AND_e2_ETC___d527;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_30_28_AND_e2_ETC___d529;
  tUInt8 DEF_e2w_first__01_BITS_59_TO_55_20_EQ_31_30_AND_e2_ETC___d531;
  tUInt32 DEF_mem_data__h10548;
  tUInt32 DEF_v__h10255;
  tUInt8 DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d444;
  tUInt32 DEF_v__h10142;
  tUInt8 DEF_x__h10570;
  tUInt32 DEF_mem_data__h10549;
  tUInt32 DEF_x__h10629;
  tUInt32 DEF_x_first_data__h10393;
  tUInt32 DEF_x_first_data__h10518;
  tUInt32 DEF_data__h10107;
  DEF_e2w_first____d401 = INST_e2w.METH_first();
  DEF_rd_idx__h10826 = DEF_e2w_first____d401.get_bits_in_word8(1u, 23u, 5u);
  DEF_fromMMIO_rv_port1__read____d414 = INST_fromMMIO_rv.METH_port1__read();
  DEF_fromDmem_rv_port1__read____d416 = INST_fromDmem_rv.METH_port1__read();
  DEF_data__h10107 = primExtract32(32u, 126u, DEF_e2w_first____d401, 32u, 119u, 32u, 88u);
  DEF_x_first_data__h10518 = DEF_fromDmem_rv_port1__read____d416.get_whole_word(0u);
  DEF_x_first_data__h10393 = DEF_fromMMIO_rv_port1__read____d414.get_whole_word(0u);
  DEF_e2w_first__01_BITS_125_TO_123___d422 = DEF_e2w_first____d401.get_bits_in_word8(3u, 27u, 3u);
  DEF_e2w_first__01_BIT_120___d407 = DEF_e2w_first____d401.get_bits_in_word8(3u, 24u, 1u);
  DEF_e2w_first__01_BIT_84___d409 = DEF_e2w_first____d401.get_bits_in_word8(2u, 20u, 1u);
  DEF_e2w_first__01_BIT_54___d402 = DEF_e2w_first____d401.get_bits_in_word8(1u, 22u, 1u);
  DEF_mem_data__h10548 = DEF_e2w_first__01_BIT_120___d407 ? DEF_x_first_data__h10393 : DEF_x_first_data__h10518;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421 = DEF_rd_idx__h10826 == (tUInt8)0u;
  DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404 = DEF_e2w_first____d401.get_bits_in_word8(1u,
											     19u,
											     2u) == (tUInt8)0u;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_31_30_AND_e2_ETC___d531 = DEF_rd_idx__h10826 == (tUInt8)31u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_30_28_AND_e2_ETC___d529 = DEF_rd_idx__h10826 == (tUInt8)30u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_28_24_AND_e2_ETC___d525 = DEF_rd_idx__h10826 == (tUInt8)28u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_29_26_AND_e2_ETC___d527 = DEF_rd_idx__h10826 == (tUInt8)29u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_27_22_AND_e2_ETC___d523 = DEF_rd_idx__h10826 == (tUInt8)27u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_26_20_AND_e2_ETC___d521 = DEF_rd_idx__h10826 == (tUInt8)26u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_25_18_AND_e2_ETC___d519 = DEF_rd_idx__h10826 == (tUInt8)25u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_24_16_AND_e2_ETC___d517 = DEF_rd_idx__h10826 == (tUInt8)24u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_23_14_AND_e2_ETC___d515 = DEF_rd_idx__h10826 == (tUInt8)23u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_21_10_AND_e2_ETC___d511 = DEF_rd_idx__h10826 == (tUInt8)21u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_22_12_AND_e2_ETC___d513 = DEF_rd_idx__h10826 == (tUInt8)22u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_20_08_AND_e2_ETC___d509 = DEF_rd_idx__h10826 == (tUInt8)20u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_19_06_AND_e2_ETC___d507 = DEF_rd_idx__h10826 == (tUInt8)19u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_18_04_AND_e2_ETC___d505 = DEF_rd_idx__h10826 == (tUInt8)18u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_17_02_AND_e2_ETC___d503 = DEF_rd_idx__h10826 == (tUInt8)17u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_15_98_AND_e2_ETC___d499 = DEF_rd_idx__h10826 == (tUInt8)15u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_16_00_AND_e2_ETC___d501 = DEF_rd_idx__h10826 == (tUInt8)16u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_14_96_AND_e2_ETC___d497 = DEF_rd_idx__h10826 == (tUInt8)14u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_13_94_AND_e2_ETC___d495 = DEF_rd_idx__h10826 == (tUInt8)13u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_12_92_AND_e2_ETC___d493 = DEF_rd_idx__h10826 == (tUInt8)12u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_8_84_AND_e2w_ETC___d485 = DEF_rd_idx__h10826 == (tUInt8)8u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_11_90_AND_e2_ETC___d491 = DEF_rd_idx__h10826 == (tUInt8)11u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_10_88_AND_e2_ETC___d489 = DEF_rd_idx__h10826 == (tUInt8)10u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_9_86_AND_e2w_ETC___d487 = DEF_rd_idx__h10826 == (tUInt8)9u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_7_82_AND_e2w_ETC___d483 = DEF_rd_idx__h10826 == (tUInt8)7u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_6_80_AND_e2w_ETC___d481 = DEF_rd_idx__h10826 == (tUInt8)6u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_5_78_AND_e2w_ETC___d479 = DEF_rd_idx__h10826 == (tUInt8)5u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_3_74_AND_e2w_ETC___d475 = DEF_rd_idx__h10826 == (tUInt8)3u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_4_76_AND_e2w_ETC___d477 = DEF_rd_idx__h10826 == (tUInt8)4u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_2_72_AND_e2w_ETC___d473 = DEF_rd_idx__h10826 == (tUInt8)2u && DEF_e2w_first__01_BIT_84___d409;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_1_70_AND_e2w_ETC___d471 = DEF_rd_idx__h10826 == (tUInt8)1u && DEF_e2w_first__01_BIT_84___d409;
  DEF_NOT_e2w_first__01_BIT_120_07___d408 = !DEF_e2w_first__01_BIT_120___d407;
  DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d441 = !DEF_e2w_first__01_BIT_54___d402 && DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404;
  DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d444 = DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d441 && (DEF_e2w_first__01_BIT_120___d407 || DEF_e2w_first__01_BIT_84___d409);
  DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d445 = DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d444 && DEF_NOT_e2w_first__01_BIT_120_07___d408;
  DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d442 = DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d441 && DEF_e2w_first__01_BIT_120___d407;
  DEF_e2w_first__01_BIT_84_09_AND_NOT_e2w_first__01__ETC___d449 = DEF_e2w_first__01_BIT_84___d409 && !DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421;
  DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0_21_AND_e2w_ETC___d450 = DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421 && DEF_e2w_first__01_BIT_84_09_AND_NOT_e2w_first__01__ETC___d449;
  DEF_NOT_e2w_first__01_BIT_87_46___d447 = !DEF_e2w_first____d401.get_bits_in_word8(2u, 23u, 1u);
  DEF_x__h10600 = (tUInt8)31u & (DEF_e2w_first____d401.get_bits_in_word8(3u, 25u, 2u) << 3u);
  DEF_mem_data__h10549 = primShiftR32(32u,
				      32u,
				      (tUInt32)(DEF_mem_data__h10548),
				      5u,
				      (tUInt8)(DEF_x__h10600));
  DEF_x__h10629 = (tUInt32)(65535u & DEF_mem_data__h10549);
  DEF_x__h10570 = (tUInt8)((tUInt8)255u & DEF_mem_data__h10549);
  switch (DEF_e2w_first__01_BITS_125_TO_123___d422) {
  case (tUInt8)0u:
    DEF_v__h10255 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h10570));
    break;
  case (tUInt8)1u:
    DEF_v__h10255 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h10629));
    break;
  case (tUInt8)4u:
    DEF_v__h10255 = (tUInt32)(DEF_x__h10570);
    break;
  case (tUInt8)5u:
    DEF_v__h10255 = DEF_x__h10629;
    break;
  case (tUInt8)2u:
    DEF_v__h10255 = DEF_mem_data__h10549;
    break;
  default:
    DEF_v__h10255 = DEF_data__h10107;
  }
  DEF_v__h10142 = DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d444 ? DEF_v__h10255 : DEF_data__h10107;
  INST_e2w.METH_deq();
  DEF__0_CONCAT_DONTCARE___d49.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  if (DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d442)
    INST_fromMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  if (DEF_NOT_e2w_first__01_BIT_54_02_40_AND_e2w_first___ETC___d445)
    INST_fromDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  if (DEF_NOT_e2w_first__01_BIT_87_46___d447)
    INST_program_counter.METH_write(0u);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0_21_AND_e2w_ETC___d450)
    INST_rf_0.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_1_70_AND_e2w_ETC___d471)
    INST_rf_1.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_2_72_AND_e2w_ETC___d473)
    INST_rf_2.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_3_74_AND_e2w_ETC___d475)
    INST_rf_3.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_4_76_AND_e2w_ETC___d477)
    INST_rf_4.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_5_78_AND_e2w_ETC___d479)
    INST_rf_5.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_6_80_AND_e2w_ETC___d481)
    INST_rf_6.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_8_84_AND_e2w_ETC___d485)
    INST_rf_8.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_7_82_AND_e2w_ETC___d483)
    INST_rf_7.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_9_86_AND_e2w_ETC___d487)
    INST_rf_9.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_10_88_AND_e2_ETC___d489)
    INST_rf_10.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_11_90_AND_e2_ETC___d491)
    INST_rf_11.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_12_92_AND_e2_ETC___d493)
    INST_rf_12.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_13_94_AND_e2_ETC___d495)
    INST_rf_13.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_14_96_AND_e2_ETC___d497)
    INST_rf_14.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_15_98_AND_e2_ETC___d499)
    INST_rf_15.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_16_00_AND_e2_ETC___d501)
    INST_rf_16.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_17_02_AND_e2_ETC___d503)
    INST_rf_17.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_18_04_AND_e2_ETC___d505)
    INST_rf_18.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_19_06_AND_e2_ETC___d507)
    INST_rf_19.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_20_08_AND_e2_ETC___d509)
    INST_rf_20.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_21_10_AND_e2_ETC___d511)
    INST_rf_21.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_22_12_AND_e2_ETC___d513)
    INST_rf_22.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_23_14_AND_e2_ETC___d515)
    INST_rf_23.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_24_16_AND_e2_ETC___d517)
    INST_rf_24.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_26_20_AND_e2_ETC___d521)
    INST_rf_26.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_25_18_AND_e2_ETC___d519)
    INST_rf_25.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_27_22_AND_e2_ETC___d523)
    INST_rf_27.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_28_24_AND_e2_ETC___d525)
    INST_rf_28.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_29_26_AND_e2_ETC___d527)
    INST_rf_29.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_30_28_AND_e2_ETC___d529)
    INST_rf_30.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BITS_59_TO_55_20_EQ_31_30_AND_e2_ETC___d531)
    INST_rf_31.METH_write(DEF_v__h10142);
  if (DEF_e2w_first__01_BIT_84_09_AND_NOT_e2w_first__01__ETC___d449)
    INST_scoreboard.METH_remove2(DEF_rd_idx__h10826);
}

void MOD_mkpipelined::RL_administrative_konata_commit()
{
  tUInt64 DEF_x__h11572;
  tUInt64 DEF__read__h3813;
  tUInt64 DEF_f__h11561;
  DEF_signed_0___d17 = 0u;
  DEF_f__h11561 = INST_retired.METH_first();
  DEF__read__h3813 = INST_commit_id.METH_read();
  DEF_lfh___d5 = INST_lfh.METH_read();
  DEF_x__h11572 = 281474976710655llu & (DEF__read__h3813 + 1llu);
  INST_retired.METH_deq();
  INST_commit_id.METH_write(DEF_x__h11572);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,48,-32",
		    DEF_lfh___d5,
		    &__str_literal_8,
		    DEF_f__h11561,
		    DEF__read__h3813,
		    DEF_signed_0___d17);
}

void MOD_mkpipelined::RL_administrative_konata_flush()
{
  tUInt64 DEF_f__h11695;
  tUInt32 DEF_signed_1___d538;
  DEF_signed_1___d538 = 1u;
  DEF_signed_0___d17 = 0u;
  DEF_f__h11695 = INST_squashed.METH_first();
  DEF_lfh___d5 = INST_lfh.METH_read();
  INST_squashed.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_fdisplay(sim_hdl,
		    this,
		    "32,s,48,-32,-32",
		    DEF_lfh___d5,
		    &__str_literal_8,
		    DEF_f__h11695,
		    DEF_signed_0___d17,
		    DEF_signed_1___d538);
}


/* Methods */

tUWide MOD_mkpipelined::METH_getIReq()
{
  DEF_toImem_rv_port1__read____d539 = INST_toImem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toImem_rv_port1__read____d539, 32u, 67u, 32u, 0u, PORT_getIReq);
  DEF__0_CONCAT_DONTCARE___d49.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toImem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  return PORT_getIReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getIReq()
{
  tUInt8 DEF_CAN_FIRE_getIReq;
  tUInt8 PORT_RDY_getIReq;
  DEF_toImem_rv_port1__read____d539 = INST_toImem_rv.METH_port1__read();
  DEF_CAN_FIRE_getIReq = DEF_toImem_rv_port1__read____d539.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIReq = DEF_CAN_FIRE_getIReq;
  return PORT_RDY_getIReq;
}

void MOD_mkpipelined::METH_getIResp(tUWide ARG_getIResp_a)
{
  PORT_getIResp_a = ARG_getIResp_a;
  DEF__1_CONCAT_getIResp_a___d540.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getIResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getIResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getIResp_a.get_whole_word(0u),
											 0u);
  INST_fromImem_rv.METH_port0__write(DEF__1_CONCAT_getIResp_a___d540);
}

tUInt8 MOD_mkpipelined::METH_RDY_getIResp()
{
  tUInt8 DEF_CAN_FIRE_getIResp;
  tUInt8 PORT_RDY_getIResp;
  DEF_fromImem_rv_port0__read____d541 = INST_fromImem_rv.METH_port0__read();
  DEF_CAN_FIRE_getIResp = !DEF_fromImem_rv_port0__read____d541.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getIResp = DEF_CAN_FIRE_getIResp;
  return PORT_RDY_getIResp;
}

tUWide MOD_mkpipelined::METH_getDReq()
{
  DEF_toDmem_rv_port1__read____d543 = INST_toDmem_rv.METH_port1__read();
  wop_primExtractWide(68u, 69u, DEF_toDmem_rv_port1__read____d543, 32u, 67u, 32u, 0u, PORT_getDReq);
  DEF__0_CONCAT_DONTCARE___d49.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toDmem_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  return PORT_getDReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getDReq()
{
  tUInt8 DEF_CAN_FIRE_getDReq;
  tUInt8 PORT_RDY_getDReq;
  DEF_toDmem_rv_port1__read____d543 = INST_toDmem_rv.METH_port1__read();
  DEF_CAN_FIRE_getDReq = DEF_toDmem_rv_port1__read____d543.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDReq = DEF_CAN_FIRE_getDReq;
  return PORT_RDY_getDReq;
}

void MOD_mkpipelined::METH_getDResp(tUWide ARG_getDResp_a)
{
  PORT_getDResp_a = ARG_getDResp_a;
  DEF__1_CONCAT_getDResp_a___d544.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getDResp_a.get_bits_in_word8(2u,
															0u,
															4u)),
						   2u,
						   0u,
						   5u).set_whole_word(ARG_getDResp_a.get_whole_word(1u),
								      1u).set_whole_word(ARG_getDResp_a.get_whole_word(0u),
											 0u);
  INST_fromDmem_rv.METH_port0__write(DEF__1_CONCAT_getDResp_a___d544);
}

tUInt8 MOD_mkpipelined::METH_RDY_getDResp()
{
  tUInt8 DEF_CAN_FIRE_getDResp;
  tUInt8 PORT_RDY_getDResp;
  DEF_fromDmem_rv_port0__read____d545 = INST_fromDmem_rv.METH_port0__read();
  DEF_CAN_FIRE_getDResp = !DEF_fromDmem_rv_port0__read____d545.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getDResp = DEF_CAN_FIRE_getDResp;
  return PORT_RDY_getDResp;
}

tUWide MOD_mkpipelined::METH_getMMIOReq()
{
  DEF_toMMIO_rv_port1__read____d547 = INST_toMMIO_rv.METH_port1__read();
  wop_primExtractWide(68u,
		      69u,
		      DEF_toMMIO_rv_port1__read____d547,
		      32u,
		      67u,
		      32u,
		      0u,
		      PORT_getMMIOReq);
  DEF__0_CONCAT_DONTCARE___d49.set_bits_in_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      5u),
						2u,
						0u,
						5u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_69_haaaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_toMMIO_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d49);
  return PORT_getMMIOReq;
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOReq()
{
  tUInt8 DEF_CAN_FIRE_getMMIOReq;
  tUInt8 PORT_RDY_getMMIOReq;
  DEF_toMMIO_rv_port1__read____d547 = INST_toMMIO_rv.METH_port1__read();
  DEF_CAN_FIRE_getMMIOReq = DEF_toMMIO_rv_port1__read____d547.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOReq = DEF_CAN_FIRE_getMMIOReq;
  return PORT_RDY_getMMIOReq;
}

void MOD_mkpipelined::METH_getMMIOResp(tUWide ARG_getMMIOResp_a)
{
  PORT_getMMIOResp_a = ARG_getMMIOResp_a;
  DEF__1_CONCAT_getMMIOResp_a___d548.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | ARG_getMMIOResp_a.get_bits_in_word8(2u,
															      0u,
															      4u)),
						      2u,
						      0u,
						      5u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(1u),
									 1u).set_whole_word(ARG_getMMIOResp_a.get_whole_word(0u),
											    0u);
  INST_fromMMIO_rv.METH_port0__write(DEF__1_CONCAT_getMMIOResp_a___d548);
}

tUInt8 MOD_mkpipelined::METH_RDY_getMMIOResp()
{
  tUInt8 DEF_CAN_FIRE_getMMIOResp;
  tUInt8 PORT_RDY_getMMIOResp;
  DEF_fromMMIO_rv_port0__read____d549 = INST_fromMMIO_rv.METH_port0__read();
  DEF_CAN_FIRE_getMMIOResp = !DEF_fromMMIO_rv_port0__read____d549.get_bits_in_word8(2u, 4u, 1u);
  PORT_RDY_getMMIOResp = DEF_CAN_FIRE_getMMIOResp;
  return PORT_RDY_getMMIOResp;
}


/* Reset routines */

void MOD_mkpipelined::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toMMIO_rv.reset_RST(ARG_rst_in);
  INST_toImem_rv.reset_RST(ARG_rst_in);
  INST_toDmem_rv.reset_RST(ARG_rst_in);
  INST_starting.reset_RST(ARG_rst_in);
  INST_squashed.reset_RST(ARG_rst_in);
  INST_scoreboard.reset_RST_N(ARG_rst_in);
  INST_rf_9.reset_RST(ARG_rst_in);
  INST_rf_8.reset_RST(ARG_rst_in);
  INST_rf_7.reset_RST(ARG_rst_in);
  INST_rf_6.reset_RST(ARG_rst_in);
  INST_rf_5.reset_RST(ARG_rst_in);
  INST_rf_4.reset_RST(ARG_rst_in);
  INST_rf_31.reset_RST(ARG_rst_in);
  INST_rf_30.reset_RST(ARG_rst_in);
  INST_rf_3.reset_RST(ARG_rst_in);
  INST_rf_29.reset_RST(ARG_rst_in);
  INST_rf_28.reset_RST(ARG_rst_in);
  INST_rf_27.reset_RST(ARG_rst_in);
  INST_rf_26.reset_RST(ARG_rst_in);
  INST_rf_25.reset_RST(ARG_rst_in);
  INST_rf_24.reset_RST(ARG_rst_in);
  INST_rf_23.reset_RST(ARG_rst_in);
  INST_rf_22.reset_RST(ARG_rst_in);
  INST_rf_21.reset_RST(ARG_rst_in);
  INST_rf_20.reset_RST(ARG_rst_in);
  INST_rf_2.reset_RST(ARG_rst_in);
  INST_rf_19.reset_RST(ARG_rst_in);
  INST_rf_18.reset_RST(ARG_rst_in);
  INST_rf_17.reset_RST(ARG_rst_in);
  INST_rf_16.reset_RST(ARG_rst_in);
  INST_rf_15.reset_RST(ARG_rst_in);
  INST_rf_14.reset_RST(ARG_rst_in);
  INST_rf_13.reset_RST(ARG_rst_in);
  INST_rf_12.reset_RST(ARG_rst_in);
  INST_rf_11.reset_RST(ARG_rst_in);
  INST_rf_10.reset_RST(ARG_rst_in);
  INST_rf_1.reset_RST(ARG_rst_in);
  INST_rf_0.reset_RST(ARG_rst_in);
  INST_retired.reset_RST(ARG_rst_in);
  INST_program_counter.reset_RST(ARG_rst_in);
  INST_mEpoch.reset_RST(ARG_rst_in);
  INST_lfh.reset_RST(ARG_rst_in);
  INST_fromMMIO_rv.reset_RST(ARG_rst_in);
  INST_fromImem_rv.reset_RST(ARG_rst_in);
  INST_fromDmem_rv.reset_RST(ARG_rst_in);
  INST_fresh_id.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_e2w.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_count.reset_RST(ARG_rst_in);
  INST_commit_id.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkpipelined::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkpipelined::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_commit_id.dump_state(indent + 2u);
  INST_count.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_e2w.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fresh_id.dump_state(indent + 2u);
  INST_fromDmem_rv.dump_state(indent + 2u);
  INST_fromImem_rv.dump_state(indent + 2u);
  INST_fromMMIO_rv.dump_state(indent + 2u);
  INST_lfh.dump_state(indent + 2u);
  INST_mEpoch.dump_state(indent + 2u);
  INST_program_counter.dump_state(indent + 2u);
  INST_retired.dump_state(indent + 2u);
  INST_rf_0.dump_state(indent + 2u);
  INST_rf_1.dump_state(indent + 2u);
  INST_rf_10.dump_state(indent + 2u);
  INST_rf_11.dump_state(indent + 2u);
  INST_rf_12.dump_state(indent + 2u);
  INST_rf_13.dump_state(indent + 2u);
  INST_rf_14.dump_state(indent + 2u);
  INST_rf_15.dump_state(indent + 2u);
  INST_rf_16.dump_state(indent + 2u);
  INST_rf_17.dump_state(indent + 2u);
  INST_rf_18.dump_state(indent + 2u);
  INST_rf_19.dump_state(indent + 2u);
  INST_rf_2.dump_state(indent + 2u);
  INST_rf_20.dump_state(indent + 2u);
  INST_rf_21.dump_state(indent + 2u);
  INST_rf_22.dump_state(indent + 2u);
  INST_rf_23.dump_state(indent + 2u);
  INST_rf_24.dump_state(indent + 2u);
  INST_rf_25.dump_state(indent + 2u);
  INST_rf_26.dump_state(indent + 2u);
  INST_rf_27.dump_state(indent + 2u);
  INST_rf_28.dump_state(indent + 2u);
  INST_rf_29.dump_state(indent + 2u);
  INST_rf_3.dump_state(indent + 2u);
  INST_rf_30.dump_state(indent + 2u);
  INST_rf_31.dump_state(indent + 2u);
  INST_rf_4.dump_state(indent + 2u);
  INST_rf_5.dump_state(indent + 2u);
  INST_rf_6.dump_state(indent + 2u);
  INST_rf_7.dump_state(indent + 2u);
  INST_rf_8.dump_state(indent + 2u);
  INST_rf_9.dump_state(indent + 2u);
  INST_scoreboard.dump_state(indent + 2u);
  INST_squashed.dump_state(indent + 2u);
  INST_starting.dump_state(indent + 2u);
  INST_toDmem_rv.dump_state(indent + 2u);
  INST_toImem_rv.dump_state(indent + 2u);
  INST_toMMIO_rv.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkpipelined::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 121u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220", 117u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_e2w_first__01_BIT_120_07___d408", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "TASK_fopen___d4", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d49", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_16_CONCAT_program_counter_3_CONCAT_0___d18", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getDResp_a___d544", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getIResp_a___d540", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_getMMIOResp_a___d548", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392", 88u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BIT_188___d228", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BIT_213___d249", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__23_BIT_217___d234", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d223", 222u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dEpoch__h7988", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BITS_125_TO_123___d422", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BITS_59_TO_55_20_EQ_0___d421", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BIT_120___d407", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BIT_54___d402", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first__01_BIT_84___d409", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2w_first____d401", 126u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__3_BITS_112_TO_48___d179", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first____d23", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fEpoch__h5042", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port0__read____d545", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromDmem_rv_port1__read____d416", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port0__read____d541", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromImem_rv_port1__read____d26", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port0__read____d549", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fromMMIO_rv_port1__read____d414", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "imm__h8051", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "lfh___d5", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21", 113u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h10826", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd_idx__h5068", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs1_idx__h5066", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rs2_idx__h5067", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rv1__h7991", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d17", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "starting__h4136", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port0__read____d283", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toDmem_rv_port1__read____d543", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port0__read____d6", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toImem_rv_port1__read____d539", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port0__read____d280", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toMMIO_rv_port1__read____d547", 69u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8334", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8382", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8452", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8615", 21u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h8023", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getDResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getIResp_a", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOReq", 68u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMMIOResp_a", 68u);
  num = INST_commit_id.dump_VCD_defs(num);
  num = INST_count.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_e2w.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fresh_id.dump_VCD_defs(num);
  num = INST_fromDmem_rv.dump_VCD_defs(num);
  num = INST_fromImem_rv.dump_VCD_defs(num);
  num = INST_fromMMIO_rv.dump_VCD_defs(num);
  num = INST_lfh.dump_VCD_defs(num);
  num = INST_mEpoch.dump_VCD_defs(num);
  num = INST_program_counter.dump_VCD_defs(num);
  num = INST_retired.dump_VCD_defs(num);
  num = INST_rf_0.dump_VCD_defs(num);
  num = INST_rf_1.dump_VCD_defs(num);
  num = INST_rf_10.dump_VCD_defs(num);
  num = INST_rf_11.dump_VCD_defs(num);
  num = INST_rf_12.dump_VCD_defs(num);
  num = INST_rf_13.dump_VCD_defs(num);
  num = INST_rf_14.dump_VCD_defs(num);
  num = INST_rf_15.dump_VCD_defs(num);
  num = INST_rf_16.dump_VCD_defs(num);
  num = INST_rf_17.dump_VCD_defs(num);
  num = INST_rf_18.dump_VCD_defs(num);
  num = INST_rf_19.dump_VCD_defs(num);
  num = INST_rf_2.dump_VCD_defs(num);
  num = INST_rf_20.dump_VCD_defs(num);
  num = INST_rf_21.dump_VCD_defs(num);
  num = INST_rf_22.dump_VCD_defs(num);
  num = INST_rf_23.dump_VCD_defs(num);
  num = INST_rf_24.dump_VCD_defs(num);
  num = INST_rf_25.dump_VCD_defs(num);
  num = INST_rf_26.dump_VCD_defs(num);
  num = INST_rf_27.dump_VCD_defs(num);
  num = INST_rf_28.dump_VCD_defs(num);
  num = INST_rf_29.dump_VCD_defs(num);
  num = INST_rf_3.dump_VCD_defs(num);
  num = INST_rf_30.dump_VCD_defs(num);
  num = INST_rf_31.dump_VCD_defs(num);
  num = INST_rf_4.dump_VCD_defs(num);
  num = INST_rf_5.dump_VCD_defs(num);
  num = INST_rf_6.dump_VCD_defs(num);
  num = INST_rf_7.dump_VCD_defs(num);
  num = INST_rf_8.dump_VCD_defs(num);
  num = INST_rf_9.dump_VCD_defs(num);
  num = INST_squashed.dump_VCD_defs(num);
  num = INST_starting.dump_VCD_defs(num);
  num = INST_toDmem_rv.dump_VCD_defs(num);
  num = INST_toImem_rv.dump_VCD_defs(num);
  num = INST_toMMIO_rv.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_scoreboard.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkpipelined::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkpipelined::vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 117u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 88u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 222u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 126u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 113u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 69u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 21u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
    vcd_write_x(sim_hdl, num++, 68u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236) != DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236, 3u);
	backing.DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 = DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220) != DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220, 117u);
	backing.DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220 = DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220;
      }
      ++num;
      if ((backing.DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221) != DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221, 222u);
	backing.DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221 = DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226) != DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226, 1u);
	backing.DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226 = DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226;
      }
      ++num;
      if ((backing.DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393) != DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393, 126u);
	backing.DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393 = DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393;
      }
      ++num;
      if ((backing.DEF_NOT_e2w_first__01_BIT_120_07___d408) != DEF_NOT_e2w_first__01_BIT_120_07___d408)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_e2w_first__01_BIT_120_07___d408, 1u);
	backing.DEF_NOT_e2w_first__01_BIT_120_07___d408 = DEF_NOT_e2w_first__01_BIT_120_07___d408;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_TASK_fopen___d4) != DEF_TASK_fopen___d4)
      {
	vcd_write_val(sim_hdl, num, DEF_TASK_fopen___d4, 32u);
	backing.DEF_TASK_fopen___d4 = DEF_TASK_fopen___d4;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d49) != DEF__0_CONCAT_DONTCARE___d49)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d49, 69u);
	backing.DEF__0_CONCAT_DONTCARE___d49 = DEF__0_CONCAT_DONTCARE___d49;
      }
      ++num;
      if ((backing.DEF__16_CONCAT_program_counter_3_CONCAT_0___d18) != DEF__16_CONCAT_program_counter_3_CONCAT_0___d18)
      {
	vcd_write_val(sim_hdl, num, DEF__16_CONCAT_program_counter_3_CONCAT_0___d18, 69u);
	backing.DEF__16_CONCAT_program_counter_3_CONCAT_0___d18 = DEF__16_CONCAT_program_counter_3_CONCAT_0___d18;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304) != DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304, 69u);
	backing.DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304 = DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getDResp_a___d544) != DEF__1_CONCAT_getDResp_a___d544)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getDResp_a___d544, 69u);
	backing.DEF__1_CONCAT_getDResp_a___d544 = DEF__1_CONCAT_getDResp_a___d544;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getIResp_a___d540) != DEF__1_CONCAT_getIResp_a___d540)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getIResp_a___d540, 69u);
	backing.DEF__1_CONCAT_getIResp_a___d540 = DEF__1_CONCAT_getIResp_a___d540;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_getMMIOResp_a___d548) != DEF__1_CONCAT_getMMIOResp_a___d548)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_getMMIOResp_a___d548, 69u);
	backing.DEF__1_CONCAT_getMMIOResp_a___d548 = DEF__1_CONCAT_getMMIOResp_a___d548;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273) != DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273, 32u);
	backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274) != DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274, 30u);
	backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230) != DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230, 1u);
	backing.DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230 = DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392) != DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392, 88u);
	backing.DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392 = DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225) != DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225, 1u);
	backing.DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 = DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BIT_188___d228) != DEF_d2e_first__23_BIT_188___d228)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BIT_188___d228, 1u);
	backing.DEF_d2e_first__23_BIT_188___d228 = DEF_d2e_first__23_BIT_188___d228;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BIT_213___d249) != DEF_d2e_first__23_BIT_213___d249)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BIT_213___d249, 1u);
	backing.DEF_d2e_first__23_BIT_213___d249 = DEF_d2e_first__23_BIT_213___d249;
      }
      ++num;
      if ((backing.DEF_d2e_first__23_BIT_217___d234) != DEF_d2e_first__23_BIT_217___d234)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__23_BIT_217___d234, 1u);
	backing.DEF_d2e_first__23_BIT_217___d234 = DEF_d2e_first__23_BIT_217___d234;
      }
      ++num;
      if ((backing.DEF_d2e_first____d223) != DEF_d2e_first____d223)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d223, 222u);
	backing.DEF_d2e_first____d223 = DEF_d2e_first____d223;
      }
      ++num;
      if ((backing.DEF_dEpoch__h7988) != DEF_dEpoch__h7988)
      {
	vcd_write_val(sim_hdl, num, DEF_dEpoch__h7988, 1u);
	backing.DEF_dEpoch__h7988 = DEF_dEpoch__h7988;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BITS_125_TO_123___d422) != DEF_e2w_first__01_BITS_125_TO_123___d422)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BITS_125_TO_123___d422, 3u);
	backing.DEF_e2w_first__01_BITS_125_TO_123___d422 = DEF_e2w_first__01_BITS_125_TO_123___d422;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404) != DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404, 1u);
	backing.DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404 = DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421) != DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421, 1u);
	backing.DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421 = DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BIT_120___d407) != DEF_e2w_first__01_BIT_120___d407)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BIT_120___d407, 1u);
	backing.DEF_e2w_first__01_BIT_120___d407 = DEF_e2w_first__01_BIT_120___d407;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BIT_54___d402) != DEF_e2w_first__01_BIT_54___d402)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BIT_54___d402, 1u);
	backing.DEF_e2w_first__01_BIT_54___d402 = DEF_e2w_first__01_BIT_54___d402;
      }
      ++num;
      if ((backing.DEF_e2w_first__01_BIT_84___d409) != DEF_e2w_first__01_BIT_84___d409)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first__01_BIT_84___d409, 1u);
	backing.DEF_e2w_first__01_BIT_84___d409 = DEF_e2w_first__01_BIT_84___d409;
      }
      ++num;
      if ((backing.DEF_e2w_first____d401) != DEF_e2w_first____d401)
      {
	vcd_write_val(sim_hdl, num, DEF_e2w_first____d401, 126u);
	backing.DEF_e2w_first____d401 = DEF_e2w_first____d401;
      }
      ++num;
      if ((backing.DEF_f2d_first__3_BITS_112_TO_48___d179) != DEF_f2d_first__3_BITS_112_TO_48___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__3_BITS_112_TO_48___d179, 65u);
	backing.DEF_f2d_first__3_BITS_112_TO_48___d179 = DEF_f2d_first__3_BITS_112_TO_48___d179;
      }
      ++num;
      if ((backing.DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25) != DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25, 1u);
	backing.DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25 = DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25;
      }
      ++num;
      if ((backing.DEF_f2d_first____d23) != DEF_f2d_first____d23)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first____d23, 113u);
	backing.DEF_f2d_first____d23 = DEF_f2d_first____d23;
      }
      ++num;
      if ((backing.DEF_fEpoch__h5042) != DEF_fEpoch__h5042)
      {
	vcd_write_val(sim_hdl, num, DEF_fEpoch__h5042, 1u);
	backing.DEF_fEpoch__h5042 = DEF_fEpoch__h5042;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port0__read____d545) != DEF_fromDmem_rv_port0__read____d545)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port0__read____d545, 69u);
	backing.DEF_fromDmem_rv_port0__read____d545 = DEF_fromDmem_rv_port0__read____d545;
      }
      ++num;
      if ((backing.DEF_fromDmem_rv_port1__read____d416) != DEF_fromDmem_rv_port1__read____d416)
      {
	vcd_write_val(sim_hdl, num, DEF_fromDmem_rv_port1__read____d416, 69u);
	backing.DEF_fromDmem_rv_port1__read____d416 = DEF_fromDmem_rv_port1__read____d416;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port0__read____d541) != DEF_fromImem_rv_port0__read____d541)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port0__read____d541, 69u);
	backing.DEF_fromImem_rv_port0__read____d541 = DEF_fromImem_rv_port0__read____d541;
      }
      ++num;
      if ((backing.DEF_fromImem_rv_port1__read____d26) != DEF_fromImem_rv_port1__read____d26)
      {
	vcd_write_val(sim_hdl, num, DEF_fromImem_rv_port1__read____d26, 69u);
	backing.DEF_fromImem_rv_port1__read____d26 = DEF_fromImem_rv_port1__read____d26;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port0__read____d549) != DEF_fromMMIO_rv_port0__read____d549)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port0__read____d549, 69u);
	backing.DEF_fromMMIO_rv_port0__read____d549 = DEF_fromMMIO_rv_port0__read____d549;
      }
      ++num;
      if ((backing.DEF_fromMMIO_rv_port1__read____d414) != DEF_fromMMIO_rv_port1__read____d414)
      {
	vcd_write_val(sim_hdl, num, DEF_fromMMIO_rv_port1__read____d414, 69u);
	backing.DEF_fromMMIO_rv_port1__read____d414 = DEF_fromMMIO_rv_port1__read____d414;
      }
      ++num;
      if ((backing.DEF_imm__h8051) != DEF_imm__h8051)
      {
	vcd_write_val(sim_hdl, num, DEF_imm__h8051, 32u);
	backing.DEF_imm__h8051 = DEF_imm__h8051;
      }
      ++num;
      if ((backing.DEF_lfh___d5) != DEF_lfh___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_lfh___d5, 32u);
	backing.DEF_lfh___d5 = DEF_lfh___d5;
      }
      ++num;
      if ((backing.DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21) != DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21, 113u);
	backing.DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21 = DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21;
      }
      ++num;
      if ((backing.DEF_rd_idx__h10826) != DEF_rd_idx__h10826)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h10826, 5u);
	backing.DEF_rd_idx__h10826 = DEF_rd_idx__h10826;
      }
      ++num;
      if ((backing.DEF_rd_idx__h5068) != DEF_rd_idx__h5068)
      {
	vcd_write_val(sim_hdl, num, DEF_rd_idx__h5068, 5u);
	backing.DEF_rd_idx__h5068 = DEF_rd_idx__h5068;
      }
      ++num;
      if ((backing.DEF_rs1_idx__h5066) != DEF_rs1_idx__h5066)
      {
	vcd_write_val(sim_hdl, num, DEF_rs1_idx__h5066, 5u);
	backing.DEF_rs1_idx__h5066 = DEF_rs1_idx__h5066;
      }
      ++num;
      if ((backing.DEF_rs2_idx__h5067) != DEF_rs2_idx__h5067)
      {
	vcd_write_val(sim_hdl, num, DEF_rs2_idx__h5067, 5u);
	backing.DEF_rs2_idx__h5067 = DEF_rs2_idx__h5067;
      }
      ++num;
      if ((backing.DEF_rv1__h7991) != DEF_rv1__h7991)
      {
	vcd_write_val(sim_hdl, num, DEF_rv1__h7991, 32u);
	backing.DEF_rv1__h7991 = DEF_rv1__h7991;
      }
      ++num;
      if ((backing.DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29) != DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29, 1u);
	backing.DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29 = DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29;
      }
      ++num;
      if ((backing.DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31) != DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31, 1u);
	backing.DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31 = DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31;
      }
      ++num;
      if ((backing.DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34) != DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34)
      {
	vcd_write_val(sim_hdl, num, DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34, 1u);
	backing.DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34 = DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34;
      }
      ++num;
      if ((backing.DEF_signed_0___d17) != DEF_signed_0___d17)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d17, 32u);
	backing.DEF_signed_0___d17 = DEF_signed_0___d17;
      }
      ++num;
      if ((backing.DEF_starting__h4136) != DEF_starting__h4136)
      {
	vcd_write_val(sim_hdl, num, DEF_starting__h4136, 1u);
	backing.DEF_starting__h4136 = DEF_starting__h4136;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port0__read____d283) != DEF_toDmem_rv_port0__read____d283)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port0__read____d283, 69u);
	backing.DEF_toDmem_rv_port0__read____d283 = DEF_toDmem_rv_port0__read____d283;
      }
      ++num;
      if ((backing.DEF_toDmem_rv_port1__read____d543) != DEF_toDmem_rv_port1__read____d543)
      {
	vcd_write_val(sim_hdl, num, DEF_toDmem_rv_port1__read____d543, 69u);
	backing.DEF_toDmem_rv_port1__read____d543 = DEF_toDmem_rv_port1__read____d543;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port0__read____d6) != DEF_toImem_rv_port0__read____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port0__read____d6, 69u);
	backing.DEF_toImem_rv_port0__read____d6 = DEF_toImem_rv_port0__read____d6;
      }
      ++num;
      if ((backing.DEF_toImem_rv_port1__read____d539) != DEF_toImem_rv_port1__read____d539)
      {
	vcd_write_val(sim_hdl, num, DEF_toImem_rv_port1__read____d539, 69u);
	backing.DEF_toImem_rv_port1__read____d539 = DEF_toImem_rv_port1__read____d539;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port0__read____d280) != DEF_toMMIO_rv_port0__read____d280)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port0__read____d280, 69u);
	backing.DEF_toMMIO_rv_port0__read____d280 = DEF_toMMIO_rv_port0__read____d280;
      }
      ++num;
      if ((backing.DEF_toMMIO_rv_port1__read____d547) != DEF_toMMIO_rv_port1__read____d547)
      {
	vcd_write_val(sim_hdl, num, DEF_toMMIO_rv_port1__read____d547, 69u);
	backing.DEF_toMMIO_rv_port1__read____d547 = DEF_toMMIO_rv_port1__read____d547;
      }
      ++num;
      if ((backing.DEF_x__h8334) != DEF_x__h8334)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8334, 12u);
	backing.DEF_x__h8334 = DEF_x__h8334;
      }
      ++num;
      if ((backing.DEF_x__h8382) != DEF_x__h8382)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8382, 12u);
	backing.DEF_x__h8382 = DEF_x__h8382;
      }
      ++num;
      if ((backing.DEF_x__h8452) != DEF_x__h8452)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8452, 13u);
	backing.DEF_x__h8452 = DEF_x__h8452;
      }
      ++num;
      if ((backing.DEF_x__h8615) != DEF_x__h8615)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8615, 21u);
	backing.DEF_x__h8615 = DEF_x__h8615;
      }
      ++num;
      if ((backing.DEF_y__h8023) != DEF_y__h8023)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h8023, 1u);
	backing.DEF_y__h8023 = DEF_y__h8023;
      }
      ++num;
      if ((backing.PORT_getDReq) != PORT_getDReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getDReq, 68u);
	backing.PORT_getDReq = PORT_getDReq;
      }
      ++num;
      if ((backing.PORT_getDResp_a) != PORT_getDResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getDResp_a, 68u);
	backing.PORT_getDResp_a = PORT_getDResp_a;
      }
      ++num;
      if ((backing.PORT_getIReq) != PORT_getIReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getIReq, 68u);
	backing.PORT_getIReq = PORT_getIReq;
      }
      ++num;
      if ((backing.PORT_getIResp_a) != PORT_getIResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getIResp_a, 68u);
	backing.PORT_getIResp_a = PORT_getIResp_a;
      }
      ++num;
      if ((backing.PORT_getMMIOReq) != PORT_getMMIOReq)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOReq, 68u);
	backing.PORT_getMMIOReq = PORT_getMMIOReq;
      }
      ++num;
      if ((backing.PORT_getMMIOResp_a) != PORT_getMMIOResp_a)
      {
	vcd_write_val(sim_hdl, num, PORT_getMMIOResp_a, 68u);
	backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236, 3u);
      backing.DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236 = DEF_IF_d2e_first__23_BIT_217_34_THEN_d2e_first__23_ETC___d236;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220, 117u);
      backing.DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220 = DEF_IF_fromImem_rv_port1__read__6_BITS_19_TO_15_8__ETC___d220;
      vcd_write_val(sim_hdl, num++, DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221, 222u);
      backing.DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221 = DEF_IF_fromImem_rv_port1__read__6_BITS_6_TO_0_0_EQ_ETC___d221;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226, 1u);
      backing.DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226 = DEF_NOT_d2e_first__23_BIT_117_24_EQ_mEpoch_9_25___d226;
      vcd_write_val(sim_hdl, num++, DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393, 126u);
      backing.DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393 = DEF_NOT_d2e_first__23_BIT_188_28_92_AND_d2e_first__ETC___d393;
      vcd_write_val(sim_hdl, num++, DEF_NOT_e2w_first__01_BIT_120_07___d408, 1u);
      backing.DEF_NOT_e2w_first__01_BIT_120_07___d408 = DEF_NOT_e2w_first__01_BIT_120_07___d408;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_TASK_fopen___d4, 32u);
      backing.DEF_TASK_fopen___d4 = DEF_TASK_fopen___d4;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d49, 69u);
      backing.DEF__0_CONCAT_DONTCARE___d49 = DEF__0_CONCAT_DONTCARE___d49;
      vcd_write_val(sim_hdl, num++, DEF__16_CONCAT_program_counter_3_CONCAT_0___d18, 69u);
      backing.DEF__16_CONCAT_program_counter_3_CONCAT_0___d18 = DEF__16_CONCAT_program_counter_3_CONCAT_0___d18;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304, 69u);
      backing.DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304 = DEF__1_CONCAT_IF_d2e_first__23_BIT_187_96_THEN_1_EL_ETC___d304;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getDResp_a___d544, 69u);
      backing.DEF__1_CONCAT_getDResp_a___d544 = DEF__1_CONCAT_getDResp_a___d544;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getIResp_a___d540, 69u);
      backing.DEF__1_CONCAT_getIResp_a___d540 = DEF__1_CONCAT_getIResp_a___d540;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_getMMIOResp_a___d548, 69u);
      backing.DEF__1_CONCAT_getMMIOResp_a___d548 = DEF__1_CONCAT_getMMIOResp_a___d548;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273, 32u);
      backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d273;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274, 30u);
      backing.DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274 = DEF_d2e_first__23_BITS_116_TO_85_33_PLUS_IF_d2e_fi_ETC___d274;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230, 1u);
      backing.DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230 = DEF_d2e_first__23_BITS_186_TO_185_29_EQ_0b0___d230;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392, 88u);
      backing.DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392 = DEF_d2e_first__23_BITS_221_TO_182_90_CONCAT_d2e_fi_ETC___d392;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225, 1u);
      backing.DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225 = DEF_d2e_first__23_BIT_117_24_EQ_mEpoch_9___d225;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BIT_188___d228, 1u);
      backing.DEF_d2e_first__23_BIT_188___d228 = DEF_d2e_first__23_BIT_188___d228;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BIT_213___d249, 1u);
      backing.DEF_d2e_first__23_BIT_213___d249 = DEF_d2e_first__23_BIT_213___d249;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__23_BIT_217___d234, 1u);
      backing.DEF_d2e_first__23_BIT_217___d234 = DEF_d2e_first__23_BIT_217___d234;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d223, 222u);
      backing.DEF_d2e_first____d223 = DEF_d2e_first____d223;
      vcd_write_val(sim_hdl, num++, DEF_dEpoch__h7988, 1u);
      backing.DEF_dEpoch__h7988 = DEF_dEpoch__h7988;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BITS_125_TO_123___d422, 3u);
      backing.DEF_e2w_first__01_BITS_125_TO_123___d422 = DEF_e2w_first__01_BITS_125_TO_123___d422;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404, 1u);
      backing.DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404 = DEF_e2w_first__01_BITS_52_TO_51_03_EQ_0b0___d404;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421, 1u);
      backing.DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421 = DEF_e2w_first__01_BITS_59_TO_55_20_EQ_0___d421;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BIT_120___d407, 1u);
      backing.DEF_e2w_first__01_BIT_120___d407 = DEF_e2w_first__01_BIT_120___d407;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BIT_54___d402, 1u);
      backing.DEF_e2w_first__01_BIT_54___d402 = DEF_e2w_first__01_BIT_54___d402;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first__01_BIT_84___d409, 1u);
      backing.DEF_e2w_first__01_BIT_84___d409 = DEF_e2w_first__01_BIT_84___d409;
      vcd_write_val(sim_hdl, num++, DEF_e2w_first____d401, 126u);
      backing.DEF_e2w_first____d401 = DEF_e2w_first____d401;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__3_BITS_112_TO_48___d179, 65u);
      backing.DEF_f2d_first__3_BITS_112_TO_48___d179 = DEF_f2d_first__3_BITS_112_TO_48___d179;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25, 1u);
      backing.DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25 = DEF_f2d_first__3_BIT_48_4_EQ_mEpoch_9___d25;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first____d23, 113u);
      backing.DEF_f2d_first____d23 = DEF_f2d_first____d23;
      vcd_write_val(sim_hdl, num++, DEF_fEpoch__h5042, 1u);
      backing.DEF_fEpoch__h5042 = DEF_fEpoch__h5042;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port0__read____d545, 69u);
      backing.DEF_fromDmem_rv_port0__read____d545 = DEF_fromDmem_rv_port0__read____d545;
      vcd_write_val(sim_hdl, num++, DEF_fromDmem_rv_port1__read____d416, 69u);
      backing.DEF_fromDmem_rv_port1__read____d416 = DEF_fromDmem_rv_port1__read____d416;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port0__read____d541, 69u);
      backing.DEF_fromImem_rv_port0__read____d541 = DEF_fromImem_rv_port0__read____d541;
      vcd_write_val(sim_hdl, num++, DEF_fromImem_rv_port1__read____d26, 69u);
      backing.DEF_fromImem_rv_port1__read____d26 = DEF_fromImem_rv_port1__read____d26;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port0__read____d549, 69u);
      backing.DEF_fromMMIO_rv_port0__read____d549 = DEF_fromMMIO_rv_port0__read____d549;
      vcd_write_val(sim_hdl, num++, DEF_fromMMIO_rv_port1__read____d414, 69u);
      backing.DEF_fromMMIO_rv_port1__read____d414 = DEF_fromMMIO_rv_port1__read____d414;
      vcd_write_val(sim_hdl, num++, DEF_imm__h8051, 32u);
      backing.DEF_imm__h8051 = DEF_imm__h8051;
      vcd_write_val(sim_hdl, num++, DEF_lfh___d5, 32u);
      backing.DEF_lfh___d5 = DEF_lfh___d5;
      vcd_write_val(sim_hdl, num++, DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21, 113u);
      backing.DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21 = DEF_program_counter_3_CONCAT_program_counter_3_PLU_ETC___d21;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h10826, 5u);
      backing.DEF_rd_idx__h10826 = DEF_rd_idx__h10826;
      vcd_write_val(sim_hdl, num++, DEF_rd_idx__h5068, 5u);
      backing.DEF_rd_idx__h5068 = DEF_rd_idx__h5068;
      vcd_write_val(sim_hdl, num++, DEF_rs1_idx__h5066, 5u);
      backing.DEF_rs1_idx__h5066 = DEF_rs1_idx__h5066;
      vcd_write_val(sim_hdl, num++, DEF_rs2_idx__h5067, 5u);
      backing.DEF_rs2_idx__h5067 = DEF_rs2_idx__h5067;
      vcd_write_val(sim_hdl, num++, DEF_rv1__h7991, 32u);
      backing.DEF_rv1__h7991 = DEF_rv1__h7991;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29, 1u);
      backing.DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29 = DEF_scoreboard_search1_fromImem_rv_port1__read__6__ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31, 1u);
      backing.DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31 = DEF_scoreboard_search2_fromImem_rv_port1__read__6__ETC___d31;
      vcd_write_val(sim_hdl, num++, DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34, 1u);
      backing.DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34 = DEF_scoreboard_search3_fromImem_rv_port1__read__6__ETC___d34;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d17, 32u);
      backing.DEF_signed_0___d17 = DEF_signed_0___d17;
      vcd_write_val(sim_hdl, num++, DEF_starting__h4136, 1u);
      backing.DEF_starting__h4136 = DEF_starting__h4136;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port0__read____d283, 69u);
      backing.DEF_toDmem_rv_port0__read____d283 = DEF_toDmem_rv_port0__read____d283;
      vcd_write_val(sim_hdl, num++, DEF_toDmem_rv_port1__read____d543, 69u);
      backing.DEF_toDmem_rv_port1__read____d543 = DEF_toDmem_rv_port1__read____d543;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port0__read____d6, 69u);
      backing.DEF_toImem_rv_port0__read____d6 = DEF_toImem_rv_port0__read____d6;
      vcd_write_val(sim_hdl, num++, DEF_toImem_rv_port1__read____d539, 69u);
      backing.DEF_toImem_rv_port1__read____d539 = DEF_toImem_rv_port1__read____d539;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port0__read____d280, 69u);
      backing.DEF_toMMIO_rv_port0__read____d280 = DEF_toMMIO_rv_port0__read____d280;
      vcd_write_val(sim_hdl, num++, DEF_toMMIO_rv_port1__read____d547, 69u);
      backing.DEF_toMMIO_rv_port1__read____d547 = DEF_toMMIO_rv_port1__read____d547;
      vcd_write_val(sim_hdl, num++, DEF_x__h8334, 12u);
      backing.DEF_x__h8334 = DEF_x__h8334;
      vcd_write_val(sim_hdl, num++, DEF_x__h8382, 12u);
      backing.DEF_x__h8382 = DEF_x__h8382;
      vcd_write_val(sim_hdl, num++, DEF_x__h8452, 13u);
      backing.DEF_x__h8452 = DEF_x__h8452;
      vcd_write_val(sim_hdl, num++, DEF_x__h8615, 21u);
      backing.DEF_x__h8615 = DEF_x__h8615;
      vcd_write_val(sim_hdl, num++, DEF_y__h8023, 1u);
      backing.DEF_y__h8023 = DEF_y__h8023;
      vcd_write_val(sim_hdl, num++, PORT_getDReq, 68u);
      backing.PORT_getDReq = PORT_getDReq;
      vcd_write_val(sim_hdl, num++, PORT_getDResp_a, 68u);
      backing.PORT_getDResp_a = PORT_getDResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getIReq, 68u);
      backing.PORT_getIReq = PORT_getIReq;
      vcd_write_val(sim_hdl, num++, PORT_getIResp_a, 68u);
      backing.PORT_getIResp_a = PORT_getIResp_a;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOReq, 68u);
      backing.PORT_getMMIOReq = PORT_getMMIOReq;
      vcd_write_val(sim_hdl, num++, PORT_getMMIOResp_a, 68u);
      backing.PORT_getMMIOResp_a = PORT_getMMIOResp_a;
    }
}

void MOD_mkpipelined::vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing)
{
  INST_commit_id.dump_VCD(dt, backing.INST_commit_id);
  INST_count.dump_VCD(dt, backing.INST_count);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_e2w.dump_VCD(dt, backing.INST_e2w);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fresh_id.dump_VCD(dt, backing.INST_fresh_id);
  INST_fromDmem_rv.dump_VCD(dt, backing.INST_fromDmem_rv);
  INST_fromImem_rv.dump_VCD(dt, backing.INST_fromImem_rv);
  INST_fromMMIO_rv.dump_VCD(dt, backing.INST_fromMMIO_rv);
  INST_lfh.dump_VCD(dt, backing.INST_lfh);
  INST_mEpoch.dump_VCD(dt, backing.INST_mEpoch);
  INST_program_counter.dump_VCD(dt, backing.INST_program_counter);
  INST_retired.dump_VCD(dt, backing.INST_retired);
  INST_rf_0.dump_VCD(dt, backing.INST_rf_0);
  INST_rf_1.dump_VCD(dt, backing.INST_rf_1);
  INST_rf_10.dump_VCD(dt, backing.INST_rf_10);
  INST_rf_11.dump_VCD(dt, backing.INST_rf_11);
  INST_rf_12.dump_VCD(dt, backing.INST_rf_12);
  INST_rf_13.dump_VCD(dt, backing.INST_rf_13);
  INST_rf_14.dump_VCD(dt, backing.INST_rf_14);
  INST_rf_15.dump_VCD(dt, backing.INST_rf_15);
  INST_rf_16.dump_VCD(dt, backing.INST_rf_16);
  INST_rf_17.dump_VCD(dt, backing.INST_rf_17);
  INST_rf_18.dump_VCD(dt, backing.INST_rf_18);
  INST_rf_19.dump_VCD(dt, backing.INST_rf_19);
  INST_rf_2.dump_VCD(dt, backing.INST_rf_2);
  INST_rf_20.dump_VCD(dt, backing.INST_rf_20);
  INST_rf_21.dump_VCD(dt, backing.INST_rf_21);
  INST_rf_22.dump_VCD(dt, backing.INST_rf_22);
  INST_rf_23.dump_VCD(dt, backing.INST_rf_23);
  INST_rf_24.dump_VCD(dt, backing.INST_rf_24);
  INST_rf_25.dump_VCD(dt, backing.INST_rf_25);
  INST_rf_26.dump_VCD(dt, backing.INST_rf_26);
  INST_rf_27.dump_VCD(dt, backing.INST_rf_27);
  INST_rf_28.dump_VCD(dt, backing.INST_rf_28);
  INST_rf_29.dump_VCD(dt, backing.INST_rf_29);
  INST_rf_3.dump_VCD(dt, backing.INST_rf_3);
  INST_rf_30.dump_VCD(dt, backing.INST_rf_30);
  INST_rf_31.dump_VCD(dt, backing.INST_rf_31);
  INST_rf_4.dump_VCD(dt, backing.INST_rf_4);
  INST_rf_5.dump_VCD(dt, backing.INST_rf_5);
  INST_rf_6.dump_VCD(dt, backing.INST_rf_6);
  INST_rf_7.dump_VCD(dt, backing.INST_rf_7);
  INST_rf_8.dump_VCD(dt, backing.INST_rf_8);
  INST_rf_9.dump_VCD(dt, backing.INST_rf_9);
  INST_squashed.dump_VCD(dt, backing.INST_squashed);
  INST_starting.dump_VCD(dt, backing.INST_starting);
  INST_toDmem_rv.dump_VCD(dt, backing.INST_toDmem_rv);
  INST_toImem_rv.dump_VCD(dt, backing.INST_toImem_rv);
  INST_toMMIO_rv.dump_VCD(dt, backing.INST_toMMIO_rv);
}

void MOD_mkpipelined::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing)
{
  INST_scoreboard.dump_VCD(dt, levels, backing.INST_scoreboard);
}
