[submodule "verilog/rtl/vga-clock"]
	path = verilog/rtl/vga-clock
	url = https://github.com/russellfriesenhahn/vga-clock
