Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L proc_sys_reset_v5_0_17 -L axi_bram_ctrl_v4_1_13 -L blk_mem_gen_v8_4_11 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_37 -L xlconstant_v1_1_10 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_35 -L axi_vip_v1_1_21 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot microprocessor_testbench_behav xil_defaultlib.microprocessor_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v:2534]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_13.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xil_defaultlib.riscv_package
Compiling package xil_defaultlib.decoder_pkg
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wrap_brst [\wrap_brst(c_axi_addr_width=17,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_13.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wr_chnl [\wr_chnl(c_axi_addr_width=17,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.rd_chnl [\rd_chnl(c_axi_addr_width=17,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.full_axi [\full_axi(c_s_axi_addr_width=17,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=32...]
Compiling architecture system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.system_axi_bram_ctrl_0_0 [system_axi_bram_ctrl_0_0_default]
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.system_axi_bram_ctrl_0_bram_1
Compiling architecture system_axi_bram_ctrl_1_1_arch of entity xil_defaultlib.system_axi_bram_ctrl_1_1 [system_axi_bram_ctrl_1_1_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling architecture imp of entity axi_gpio_v2_0_37.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_37.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_axi_gpio_0_0_arch of entity xil_defaultlib.system_axi_gpio_0_0 [system_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_gpio_v2_0_37.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_37.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_axi_gpio_1_0_arch of entity xil_defaultlib.system_axi_gpio_1_0 [system_axi_gpio_1_0_default]
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.system_blk_mem_gen_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.generic_register [\generic_register(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.fetch_unit [fetch_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_shifter [\generic_shifter(shift_bits=5)\]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.branch_test_unit [branch_test_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencer [sequencer_default]
Compiling architecture behavioral of entity xil_defaultlib.load_store_unit [load_store_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.microprocessor [\microprocessor(0,31)\]
Compiling architecture system_microprocessor_0_0_arch of entity xil_defaultlib.system_microprocessor_0_0 [system_microprocessor_0_0_defaul...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=4,IN...
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture system_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.system_rst_clk_wiz_100M_0 [system_rst_clk_wiz_100m_0_defaul...]
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant(CO...
Compiling module xil_defaultlib.bd_919a_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_919a_psr_aclk_0_arch of entity xil_defaultlib.bd_919a_psr_aclk_0 [bd_919a_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1ESA9AA
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_919a_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_M3NP7D
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=61...
Compiling module xil_defaultlib.bd_919a_m00arn_0
Compiling module xil_defaultlib.bd_919a_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=12...
Compiling module xil_defaultlib.bd_919a_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=16...
Compiling module xil_defaultlib.bd_919a_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=23...
Compiling module xil_defaultlib.bd_919a_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_8RDJLH
Compiling module xil_defaultlib.bd_919a_m00s2a_0
Compiling module xil_defaultlib.bd_919a_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_OKM6JD
Compiling module xil_defaultlib.bd_919a_m01arn_0
Compiling module xil_defaultlib.bd_919a_m01awn_0
Compiling module xil_defaultlib.bd_919a_m01bn_0
Compiling module xil_defaultlib.bd_919a_m01rn_0
Compiling module xil_defaultlib.bd_919a_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_108O9HF
Compiling module xil_defaultlib.bd_919a_m01s2a_0
Compiling module xil_defaultlib.bd_919a_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_R6JOBD
Compiling module xil_defaultlib.bd_919a_m02arn_0
Compiling module xil_defaultlib.bd_919a_m02awn_0
Compiling module xil_defaultlib.bd_919a_m02bn_0
Compiling module xil_defaultlib.bd_919a_m02rn_0
Compiling module xil_defaultlib.bd_919a_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_1YQZIS8
Compiling module xil_defaultlib.bd_919a_m02s2a_0
Compiling module xil_defaultlib.bd_919a_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_WZDZBT
Compiling module xil_defaultlib.bd_919a_m03arn_0
Compiling module xil_defaultlib.bd_919a_m03awn_0
Compiling module xil_defaultlib.bd_919a_m03bn_0
Compiling module xil_defaultlib.bd_919a_m03rn_0
Compiling module xil_defaultlib.bd_919a_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_RQDZFY
Compiling module xil_defaultlib.bd_919a_m03s2a_0
Compiling module xil_defaultlib.bd_919a_s00a2s_0
Compiling module xil_defaultlib.bd_919a_s00mmu_0
Compiling module xil_defaultlib.bd_919a_s00sic_0
Compiling module xil_defaultlib.bd_919a_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1KR8Y8Q
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=67...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=55...
Compiling module xil_defaultlib.bd_919a_sarn_0
Compiling module xil_defaultlib.bd_919a_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xil_defaultlib.bd_919a_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=23...
Compiling module xil_defaultlib.bd_919a_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module xil_defaultlib.bd_919a_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1O9PSU8
Compiling module xil_defaultlib.bd_919a_s01a2s_0
Compiling module xil_defaultlib.bd_919a_s01mmu_0
Compiling module xil_defaultlib.bd_919a_s01sic_0
Compiling module xil_defaultlib.bd_919a_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_OEX766
Compiling module xil_defaultlib.bd_919a_sarn_1
Compiling module xil_defaultlib.bd_919a_sawn_1
Compiling module xil_defaultlib.bd_919a_sbn_1
Compiling module xil_defaultlib.bd_919a_srn_1
Compiling module xil_defaultlib.bd_919a_swn_1
Compiling module xil_defaultlib.s01_nodes_imp_IXFVHY
Compiling module xil_defaultlib.bd_919a_arsw_0
Compiling module xil_defaultlib.bd_919a_awsw_0
Compiling module xil_defaultlib.bd_919a_bsw_0
Compiling module xil_defaultlib.bd_919a_rsw_0
Compiling module xil_defaultlib.bd_919a_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1DLISLW
Compiling module xil_defaultlib.bd_919a
Compiling module xil_defaultlib.system_smartconnect_0_0
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture structure of entity xil_defaultlib.system [system_default]
Compiling architecture structure of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.microprocessor_testbench
Built simulation snapshot microprocessor_testbench_behav
