{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|kernel_system:kernel_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router_reorder:gmem0_.router\[0\].router\|rrp.bs_doneburst " "Synthesized away node \"system:the_system\|kernel_system:kernel_system\|global_memory_tree0_mod:global_memory_tree0_inst0\|acl_ic_mem_router_reorder:gmem0_.router\[0\].router\|rrp.bs_doneburst\"" {  } { { "system/synthesis/submodules/acl_ic_mem_router_reorder.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/system/synthesis/submodules/acl_ic_mem_router_reorder.v" 140 -1 0 } } { "system/synthesis/submodules/kernel_system.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/system/synthesis/submodules/kernel_system.v" 986 0 0 } } { "system/synthesis/submodules/kernel_system.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/system/synthesis/submodules/kernel_system.v" 189 0 0 } } { "system/synthesis/system.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/system/synthesis/system.v" 362 0 0 } } { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465251902 "|top|system:the_system|kernel_system:kernel_system|global_memory_tree0_mod:global_memory_tree0_inst0|acl_ic_mem_router_reorder:gmem0_.router[0].router|rrp.bs_doneburst"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1528465251902 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1528465251902 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1528465258983 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[1\]~synth " "Node \"led\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[2\]~synth " "Node \"led\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[3\]~synth " "Node \"led\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[0\]~synth " "Node \"fpga_memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[1\]~synth " "Node \"fpga_memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[2\]~synth " "Node \"fpga_memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[3\]~synth " "Node \"fpga_memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[4\]~synth " "Node \"fpga_memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[5\]~synth " "Node \"fpga_memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[6\]~synth " "Node \"fpga_memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[7\]~synth " "Node \"fpga_memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[8\]~synth " "Node \"fpga_memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[9\]~synth " "Node \"fpga_memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[10\]~synth " "Node \"fpga_memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[11\]~synth " "Node \"fpga_memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[12\]~synth " "Node \"fpga_memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[13\]~synth " "Node \"fpga_memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[14\]~synth " "Node \"fpga_memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[15\]~synth " "Node \"fpga_memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[16\]~synth " "Node \"fpga_memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[17\]~synth " "Node \"fpga_memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[18\]~synth " "Node \"fpga_memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[19\]~synth " "Node \"fpga_memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[20\]~synth " "Node \"fpga_memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[21\]~synth " "Node \"fpga_memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[22\]~synth " "Node \"fpga_memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[23\]~synth " "Node \"fpga_memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[24\]~synth " "Node \"fpga_memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[25\]~synth " "Node \"fpga_memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[26\]~synth " "Node \"fpga_memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[27\]~synth " "Node \"fpga_memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[28\]~synth " "Node \"fpga_memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[29\]~synth " "Node \"fpga_memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[30\]~synth " "Node \"fpga_memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dq\[31\]~synth " "Node \"fpga_memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs\[0\]~synth " "Node \"fpga_memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs\[1\]~synth " "Node \"fpga_memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs\[2\]~synth " "Node \"fpga_memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs\[3\]~synth " "Node \"fpga_memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs_n\[0\]~synth " "Node \"fpga_memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs_n\[1\]~synth " "Node \"fpga_memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs_n\[2\]~synth " "Node \"fpga_memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fpga_memory_mem_dqs_n\[3\]~synth " "Node \"fpga_memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/ogura/OpenCL-samples/gemm_accel/kernel/top.v" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1528465260824 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1528465260824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1528465262498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1388 " "1388 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1528465264139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5329 " "Implemented 5329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1528465264384 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1528465264384 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "102 " "Implemented 102 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1528465264384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4756 " "Implemented 4756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1528465264384 ""} { "Info" "ICUT_CUT_TM_RAMS" "383 " "Implemented 383 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1528465264384 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1528465264384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1528465264384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1528465265201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 22:41:05 2018 " "Processing ended: Fri Jun  8 22:41:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1528465265201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1528465265201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1528465265201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1528465265201 ""}
