Timing Analyzer report for MC10
Wed Dec 15 20:08:26 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MC10                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.8%      ;
;     Processor 3            ;   6.6%      ;
;     Processor 4            ;   4.4%      ;
;     Processors 5-8         ;   4.3%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; TRS80_MC10.sdc ; OK     ; Wed Dec 15 20:08:22 2021 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clk                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { Clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1120.000 ; 0.89 MHz  ; 0.000 ; 560.000 ; 50.00      ; 56        ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 27.69 MHz  ; 27.69 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 64.43 MHz  ; 64.43 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 151.84 MHz ; 151.84 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.660  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.697  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.590 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.718   ; 0.000         ;
; Clk                                                  ; 9.858   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.720  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.718 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.660 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                             ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 5.330      ;
; 4.480 ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                       ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.956     ; 8.544      ;
; 4.852 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 8.190      ;
; 5.313 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                         ; SDRAM_WREn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 7.729      ;
; 5.439 ; UART:UART0|tx_frame[0]                                                                           ; TXD                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.958     ; 7.583      ;
; 6.216 ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                       ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.943     ; 6.821      ;
; 6.240 ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                       ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.944     ; 6.796      ;
; 6.514 ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                       ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 6.525      ;
; 6.582 ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                       ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.944     ; 6.454      ;
; 7.239 ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                       ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.943     ; 5.798      ;
; 7.326 ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                           ; SDRAM_A[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.705      ;
; 7.362 ; MC6847_gen3:VDG|R[1]                                                                             ; R[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.937     ; 5.681      ;
; 7.442 ; MC6847_gen3:VDG|G[1]                                                                             ; G[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.935     ; 5.603      ;
; 7.458 ; MC6847_gen3:VDG|G[0]                                                                             ; G[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.935     ; 5.587      ;
; 7.564 ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                       ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.944     ; 5.472      ;
; 7.575 ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                           ; SDRAM_A[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.456      ;
; 7.582 ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                           ; SDRAM_A[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.449      ;
; 7.673 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.369      ;
; 7.715 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.327      ;
; 7.715 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.327      ;
; 7.725 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.317      ;
; 7.725 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.317      ;
; 7.828 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                         ; SDRAM_RASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.214      ;
; 7.870 ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                           ; SDRAM_A[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.172      ;
; 7.885 ; MC6847_gen3:VDG|B[1]                                                                             ; B[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.937     ; 5.158      ;
; 7.902 ; MC6847_gen3:VDG|B[0]                                                                             ; B[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.937     ; 5.141      ;
; 7.903 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                   ; TAPE_OUT                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.944     ; 5.133      ;
; 7.911 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.910     ;
; 7.911 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.910     ;
; 7.933 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                         ; SDRAM_CASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.109      ;
; 7.971 ; printer:TP10_inst|tx_frame[0]                                                                    ; CP2102_TXD                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.989     ; 5.020      ;
; 7.976 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                           ; ps2_clk_q                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.963     ; 5.041      ;
; 8.048 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.994      ;
; 8.083 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.733     ;
; 8.083 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.733     ;
; 8.121 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.700     ;
; 8.121 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.700     ;
; 8.127 ; MC6847_gen3:VDG|VSYNC                                                                            ; VSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.937     ; 4.916      ;
; 8.180 ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                       ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.956     ; 4.844      ;
; 8.197 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                          ; SDRAM_A[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.845      ;
; 8.218 ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                           ; SDRAM_A[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.824      ;
; 8.227 ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                           ; SDRAM_A[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.815      ;
; 8.227 ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                           ; SDRAM_A[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.815      ;
; 8.228 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.593     ;
; 8.228 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.593     ;
; 8.236 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                            ; SDRAM_DQM                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.935     ; 4.809      ;
; 8.265 ; MC6847_gen3:VDG|R[0]                                                                             ; R[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.939     ; 4.776      ;
; 8.301 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.520     ;
; 8.301 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 11.520     ;
; 8.423 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.393     ;
; 8.423 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.393     ;
; 8.435 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.607      ;
; 8.462 ; MC6847_gen3:VDG|HSYNC                                                                            ; HSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.580      ;
; 8.509 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                           ; SDRAM_A[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.533      ;
; 8.566 ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                           ; SDRAM_A[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.476      ;
; 8.623 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                          ; ps2_data_q                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.963     ; 4.394      ;
; 8.634 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 11.163     ;
; 8.634 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 11.163     ;
; 8.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.104     ;
; 8.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.104     ;
; 8.723 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.093     ;
; 8.723 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.093     ;
; 8.727 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 11.084     ;
; 8.727 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 11.084     ;
; 8.801 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.015     ;
; 8.801 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 11.015     ;
; 8.971 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 10.826     ;
; 8.971 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 10.826     ;
; 9.040 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.784     ;
; 9.040 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 10.784     ;
; 9.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.732     ;
; 9.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.732     ;
; 9.176 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.640     ;
; 9.176 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.640     ;
; 9.245 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.571     ;
; 9.253 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.563     ;
; 9.253 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.563     ;
; 9.281 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.523     ;
; 9.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.526     ;
; 9.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.526     ;
; 9.286 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.518     ;
; 9.310 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.501     ;
; 9.310 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 10.501     ;
; 9.338 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.478     ;
; 9.338 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.478     ;
; 9.349 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.467     ;
; 9.349 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.467     ;
; 9.350 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 10.479     ;
; 9.350 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 10.479     ;
; 9.408 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 10.411     ;
; 9.408 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.182     ; 10.411     ;
; 9.466 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.350     ;
; 9.466 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.350     ;
; 9.466 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 10.355     ;
; 9.495 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.309     ;
; 9.500 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 10.304     ;
; 9.562 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 10.237     ;
; 9.577 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 10.222     ;
; 9.598 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.218     ;
; 9.598 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 10.218     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.697  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 12.097     ;
; 7.940  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 11.832     ;
; 7.941  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 11.831     ;
; 8.042  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 11.756     ;
; 8.258  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 11.514     ;
; 8.258  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 11.514     ;
; 8.258  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 11.514     ;
; 8.285  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 11.491     ;
; 8.286  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 11.490     ;
; 8.504  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 11.311     ;
; 8.599  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 11.216     ;
; 8.600  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 11.194     ;
; 8.603  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 11.173     ;
; 8.603  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 11.173     ;
; 8.603  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 11.173     ;
; 8.747  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 11.046     ;
; 8.748  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 11.045     ;
; 8.842  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.951     ;
; 8.843  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.929     ;
; 8.843  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.950     ;
; 8.844  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.928     ;
; 8.990  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 10.804     ;
; 9.065  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.728     ;
; 9.065  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.728     ;
; 9.065  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.728     ;
; 9.091  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 10.703     ;
; 9.160  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.633     ;
; 9.160  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.633     ;
; 9.160  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 10.633     ;
; 9.161  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.611     ;
; 9.161  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.611     ;
; 9.161  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.611     ;
; 9.233  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.539     ;
; 9.234  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.538     ;
; 9.334  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.438     ;
; 9.335  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.437     ;
; 9.551  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.221     ;
; 9.551  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.221     ;
; 9.551  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.221     ;
; 9.608  ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 10.190     ;
; 9.652  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.120     ;
; 9.652  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.120     ;
; 9.652  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 10.120     ;
; 9.851  ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.925      ;
; 9.852  ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.924      ;
; 9.892  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.906      ;
; 10.135 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.641      ;
; 10.136 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.640      ;
; 10.169 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.607      ;
; 10.169 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.607      ;
; 10.169 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.607      ;
; 10.453 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.323      ;
; 10.453 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.323      ;
; 10.453 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 9.323      ;
; 10.736 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 9.058      ;
; 10.810 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 9.005      ;
; 11.228 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.584      ;
; 11.332 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.476      ;
; 11.468 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.347      ;
; 11.545 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.253      ;
; 11.614 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.184      ;
; 11.870 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.611     ; 7.520      ;
; 11.881 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.917      ;
; 12.018 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 7.797      ;
; 12.062 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 7.753      ;
; 12.123 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.671      ;
; 12.224 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.570      ;
; 12.325 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.629     ; 7.047      ;
; 12.335 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.619     ; 7.047      ;
; 12.592 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.202      ;
; 12.710 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 7.098      ;
; 12.813 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.964      ;
; 12.948 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.830      ;
; 12.953 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.833      ;
; 12.954 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.832      ;
; 13.030 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.611     ; 6.360      ;
; 13.116 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 6.665      ;
; 13.147 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.631      ;
; 13.230 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.549      ;
; 13.269 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.510      ;
; 13.271 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.515      ;
; 13.271 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.515      ;
; 13.271 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.515      ;
; 13.279 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.500      ;
; 13.319 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.459      ;
; 13.359 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.420      ;
; 13.442 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.621     ; 5.938      ;
; 13.468 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.608     ; 5.925      ;
; 13.532 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.248      ;
; 13.535 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.243      ;
; 13.585 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.609     ; 5.807      ;
; 13.617 ; reset                                                                                                       ; MC6803_gen2:CPU0|nmi_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.192      ;
; 13.653 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 6.126      ;
; 13.747 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.600     ; 5.654      ;
; 13.851 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.928      ;
; 13.937 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.863      ;
; 14.124 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[2]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.652      ;
; 14.204 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 5.609      ;
; 14.207 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 5.575      ;
; 14.207 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 5.575      ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.590 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.184      ;
; 14.590 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.184      ;
; 14.590 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.184      ;
; 14.590 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 5.184      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 14.927 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.848      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.107 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.226     ; 4.668      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.114 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.229     ; 4.658      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.176 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 4.597      ;
; 15.340 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.431      ;
; 15.343 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.428      ;
; 15.724 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.047      ;
; 15.755 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.016      ;
; 15.755 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 4.016      ;
; 15.772 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.999      ;
; 15.772 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.999      ;
; 16.251 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 3.523      ;
; 16.251 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 3.523      ;
; 16.251 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 3.523      ;
; 16.303 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.227     ; 3.471      ;
; 16.379 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.228     ; 3.394      ;
; 17.804 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 1.997      ;
; 17.873 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.943      ;
; 17.878 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 1.944      ;
; 17.935 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.881      ;
; 17.974 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.842      ;
; 18.155 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.661      ;
; 18.200 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.616      ;
; 18.217 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.599      ;
; 18.319 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.213      ; 1.942      ;
; 18.320 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 1.496      ;
; 18.374 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.213      ; 1.887      ;
; 18.378 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.213      ; 1.883      ;
; 18.388 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.213      ; 1.873      ;
; 18.396 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.219      ; 1.871      ;
; 18.428 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.213      ; 1.833      ;
; 33.414 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.513      ;
; 33.599 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.328      ;
; 33.733 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 6.194      ;
; 34.004 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.919      ;
; 34.004 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.919      ;
; 34.004 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.919      ;
; 34.004 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.919      ;
; 34.006 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.917      ;
; 34.006 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.917      ;
; 34.006 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.917      ;
; 34.006 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.917      ;
; 34.094 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.829      ;
; 34.094 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.829      ;
; 34.094 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.829      ;
; 34.094 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.829      ;
; 34.110 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.813      ;
; 34.110 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.813      ;
; 34.110 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.813      ;
; 34.110 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.813      ;
; 34.223 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.700      ;
; 34.223 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.700      ;
; 34.223 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.700      ;
; 34.223 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.700      ;
; 34.250 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.674      ;
; 34.256 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.667      ;
; 34.256 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.667      ;
; 34.256 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.667      ;
; 34.256 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.667      ;
; 34.358 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.565      ;
; 34.358 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.565      ;
; 34.358 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.565      ;
; 34.358 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.565      ;
; 34.402 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|B[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.522      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; printer:TP10_inst|tx_frame[3]                                    ; printer:TP10_inst|tx_frame[3]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[2]                                    ; printer:TP10_inst|tx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[1]                                    ; printer:TP10_inst|tx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[9]                                    ; printer:TP10_inst|tx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[8]                                    ; printer:TP10_inst|tx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[7]                                    ; printer:TP10_inst|tx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[6]                                    ; printer:TP10_inst|tx_frame[6]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[5]                                    ; printer:TP10_inst|tx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_frame[4]                                    ; printer:TP10_inst|tx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|tx_active                                      ; printer:TP10_inst|tx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; printer:TP10_inst|rx_active                                      ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.490 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.783      ;
; 0.495 ; PS2_keyboard:keyboard|state.read_first                           ; PS2_keyboard:keyboard|state.process_first                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.788      ;
; 0.499 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.796      ;
; 0.509 ; printer:TP10_inst|rx_s                                           ; printer:TP10_inst|rx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.514 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_ready                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.808      ;
; 0.520 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.813      ;
; 0.524 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.816      ;
; 0.525 ; printer:TP10_inst|rx_frame[5]                                    ; printer:TP10_inst|rx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; printer:TP10_inst|rx_frame[8]                                    ; printer:TP10_inst|rx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; printer:TP10_inst|rx_frame[3]                                    ; printer:TP10_inst|rx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; printer:TP10_inst|rx_frame[6]                                    ; printer:TP10_inst|rx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; printer:TP10_inst|rx_frame[1]                                    ; printer:TP10_inst|rx_frame[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.828      ;
; 0.558 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.852      ;
; 0.631 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.924      ;
; 0.640 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.933      ;
; 0.642 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.935      ;
; 0.645 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.938      ;
; 0.649 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.660 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.952      ;
; 0.664 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.957      ;
; 0.671 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.964      ;
; 0.671 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.964      ;
; 0.673 ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.966      ;
; 0.673 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.966      ;
; 0.677 ; RST                                                              ; reset                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.983      ; 2.872      ;
; 0.681 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.974      ;
; 0.691 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.983      ;
; 0.696 ; printer:TP10_inst|rx_frame[2]                                    ; printer:TP10_inst|rx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.990      ;
; 0.699 ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.995      ;
; 0.707 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.999      ;
; 0.710 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.002      ;
; 0.729 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_s          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.022      ;
; 0.738 ; printer:TP10_inst|rx_frame[9]                                    ; printer:TP10_inst|rx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.032      ;
; 0.741 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; UART:UART0|tx_timer[3]                                           ; UART:UART0|tx_timer[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; printer:TP10_inst|tx_timer[1]                                    ; printer:TP10_inst|tx_timer[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.508 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.514 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.808      ;
; 0.514 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.807      ;
; 0.516 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.530 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.824      ;
; 0.532 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.830      ;
; 0.543 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.550 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.648 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.948      ;
; 0.665 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.665 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.666 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.666 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.668 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.675 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.967      ;
; 0.759 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.765 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.774 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.779 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.788 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.816 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.896 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.189      ;
; 0.914 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.213      ;
; 0.918 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.210      ;
; 0.927 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.350      ;
; 0.934 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.227      ;
; 0.939 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.232      ;
; 0.957 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.959 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.969 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.262      ;
; 1.050 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.355      ;
; 1.058 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.351      ;
; 1.070 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.364      ;
; 1.092 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.389      ;
; 1.098 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.394      ;
; 1.100 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.523      ;
; 1.100 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.523      ;
; 1.101 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.524      ;
; 1.101 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.524      ;
; 1.101 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.524      ;
; 1.123 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.152 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.441      ;
; 1.155 ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.535      ;
; 1.156 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.536      ;
; 1.164 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.456      ;
; 1.166 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.458      ;
; 1.178 ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.558      ;
; 1.202 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.625      ;
; 1.203 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.626      ;
; 1.203 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.626      ;
; 1.206 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.629      ;
; 1.206 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.629      ;
; 1.209 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.589      ;
; 1.220 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.632      ;
; 1.236 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.654      ;
; 1.242 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.542      ;
; 1.242 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.660      ;
; 1.244 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 1.660      ;
; 1.244 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.647      ;
; 1.246 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.664      ;
; 1.267 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.572      ;
; 1.270 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.566      ;
; 1.278 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.570      ;
; 1.281 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.579      ;
; 1.299 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.593      ;
; 1.302 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.595      ;
; 1.302 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.715      ;
; 1.303 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.716      ;
; 1.304 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.717      ;
; 1.304 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.717      ;
; 1.305 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 1.718      ;
; 1.306 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.723      ;
; 1.317 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 1.740      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.454 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.500 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.511 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.804      ;
; 0.529 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.559 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.851      ;
; 0.561 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.853      ;
; 0.652 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.386      ;
; 0.658 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.659 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.951      ;
; 0.672 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.406      ;
; 0.680 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.414      ;
; 0.696 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.430      ;
; 0.698 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.990      ;
; 0.700 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.730 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.024      ;
; 0.734 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.026      ;
; 0.744 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.752 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.045      ;
; 0.755 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.049      ;
; 0.757 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.050      ;
; 0.758 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.050      ;
; 0.758 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.051      ;
; 0.759 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.051      ;
; 0.759 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.051      ;
; 0.761 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.764 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.770 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.776 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.068      ;
; 0.778 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.070      ;
; 0.781 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.073      ;
; 0.781 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.787 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.794 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.086      ;
; 0.799 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.091      ;
; 0.806 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.099      ;
; 0.817 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.109      ;
; 0.820 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.112      ;
; 0.825 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.117      ;
; 0.850 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.697      ;
; 0.851 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.851 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.852 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.144      ;
; 0.857 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.149      ;
; 0.880 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.727      ;
; 0.884 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.731      ;
; 0.888 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.735      ;
; 0.897 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.750      ;
; 0.900 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.192      ;
; 0.907 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.199      ;
; 0.924 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.216      ;
; 0.925 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.217      ;
; 0.931 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.778      ;
; 0.953 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.245      ;
; 0.956 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.248      ;
; 0.973 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.264      ;
; 0.976 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.270      ;
; 0.989 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.280      ;
; 0.993 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.284      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 29.85 MHz  ; 29.85 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 70.38 MHz  ; 70.38 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 160.46 MHz ; 160.46 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.306  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.198  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.839 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.716   ; 0.000         ;
; Clk                                                  ; 9.855   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.719  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.717 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.306  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                             ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 4.684      ;
; 5.792  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                       ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.495     ; 7.693      ;
; 6.282  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 7.218      ;
; 6.748  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                         ; SDRAM_WREn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 6.752      ;
; 6.832  ; UART:UART0|tx_frame[0]                                                                           ; TXD                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.497     ; 6.651      ;
; 7.177  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                       ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.485     ; 6.318      ;
; 7.185  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                       ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.483     ; 6.312      ;
; 7.475  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                       ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 6.023      ;
; 7.518  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                       ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.485     ; 5.977      ;
; 8.177  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                       ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.483     ; 5.320      ;
; 8.228  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                           ; SDRAM_A[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.262      ;
; 8.276  ; MC6847_gen3:VDG|R[1]                                                                             ; R[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 5.225      ;
; 8.355  ; MC6847_gen3:VDG|G[1]                                                                             ; G[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.477     ; 5.148      ;
; 8.378  ; MC6847_gen3:VDG|G[0]                                                                             ; G[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.477     ; 5.125      ;
; 8.471  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                           ; SDRAM_A[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.019      ;
; 8.476  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                       ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.485     ; 5.019      ;
; 8.486  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                           ; SDRAM_A[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.004      ;
; 8.600  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.900      ;
; 8.629  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 11.211     ;
; 8.629  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 11.211     ;
; 8.634  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.866      ;
; 8.634  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.866      ;
; 8.640  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.860      ;
; 8.640  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.860      ;
; 8.719  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.118     ;
; 8.719  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 11.118     ;
; 8.723  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                         ; SDRAM_RASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.777      ;
; 8.766  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                           ; SDRAM_A[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.735      ;
; 8.771  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                   ; TAPE_OUT                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.466     ; 4.743      ;
; 8.784  ; MC6847_gen3:VDG|B[1]                                                                             ; B[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.717      ;
; 8.796  ; MC6847_gen3:VDG|B[0]                                                                             ; B[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.705      ;
; 8.806  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                           ; ps2_clk_q                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 4.671      ;
; 8.826  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 11.014     ;
; 8.826  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 11.014     ;
; 8.827  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                         ; SDRAM_CASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.673      ;
; 8.841  ; printer:TP10_inst|tx_frame[0]                                                                    ; CP2102_TXD                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.529     ; 4.610      ;
; 8.847  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 10.993     ;
; 8.847  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 10.993     ;
; 8.947  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.553      ;
; 8.994  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 10.846     ;
; 8.994  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 10.846     ;
; 9.010  ; MC6847_gen3:VDG|VSYNC                                                                            ; VSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.491      ;
; 9.070  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                          ; SDRAM_A[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.430      ;
; 9.079  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                       ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.495     ; 4.406      ;
; 9.088  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.748     ;
; 9.088  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.748     ;
; 9.099  ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                           ; SDRAM_A[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.402      ;
; 9.100  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                           ; SDRAM_A[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.401      ;
; 9.105  ; MC6847_gen3:VDG|R[0]                                                                             ; R[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.481     ; 4.394      ;
; 9.113  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                            ; SDRAM_DQM                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.476     ; 4.391      ;
; 9.116  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                           ; SDRAM_A[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.385      ;
; 9.175  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 10.643     ;
; 9.175  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 10.643     ;
; 9.284  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 10.548     ;
; 9.284  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 10.548     ;
; 9.332  ; MC6847_gen3:VDG|HSYNC                                                                            ; HSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.169      ;
; 9.333  ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.167      ;
; 9.347  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.489     ;
; 9.347  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.489     ;
; 9.357  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.479     ;
; 9.357  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.479     ;
; 9.389  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                           ; SDRAM_A[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.112      ;
; 9.433  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                          ; ps2_data_q                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 4.044      ;
; 9.434  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                           ; SDRAM_A[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.067      ;
; 9.441  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.395     ;
; 9.441  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.395     ;
; 9.501  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 10.317     ;
; 9.501  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 10.317     ;
; 9.553  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 10.290     ;
; 9.553  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 10.290     ;
; 9.696  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.140     ;
; 9.696  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.140     ;
; 9.773  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.063     ;
; 9.773  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.063     ;
; 9.822  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 10.010     ;
; 9.822  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 10.010     ;
; 9.829  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.008     ;
; 9.829  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.008     ;
; 9.835  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 10.014     ;
; 9.835  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 10.014     ;
; 9.843  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.993      ;
; 9.861  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 9.971      ;
; 9.861  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 9.971      ;
; 9.884  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.954      ;
; 9.884  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.954      ;
; 9.921  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.915      ;
; 9.921  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.915      ;
; 9.927  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.909      ;
; 9.927  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.909      ;
; 9.988  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 9.852      ;
; 10.042 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.794      ;
; 10.042 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.794      ;
; 10.050 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 9.776      ;
; 10.062 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 9.764      ;
; 10.140 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 9.683      ;
; 10.152 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 9.671      ;
; 10.168 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.668      ;
; 10.182 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.655      ;
; 10.182 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.655      ;
; 10.191 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 9.658      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.198  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 11.605     ;
; 8.462  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 11.323     ;
; 8.463  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 11.322     ;
; 8.541  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 11.267     ;
; 8.756  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 11.029     ;
; 8.757  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 11.028     ;
; 8.757  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 11.028     ;
; 8.805  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.985     ;
; 8.806  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.984     ;
; 9.038  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 10.782     ;
; 9.064  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 10.739     ;
; 9.099  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.691     ;
; 9.100  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.690     ;
; 9.100  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.690     ;
; 9.152  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 10.668     ;
; 9.302  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.500     ;
; 9.303  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.499     ;
; 9.328  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 10.457     ;
; 9.329  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 10.456     ;
; 9.416  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.386     ;
; 9.417  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.385     ;
; 9.575  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 10.228     ;
; 9.596  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.206     ;
; 9.597  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.205     ;
; 9.597  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.205     ;
; 9.617  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 10.186     ;
; 9.622  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 10.163     ;
; 9.623  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 10.162     ;
; 9.623  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 10.162     ;
; 9.710  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.092     ;
; 9.711  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.091     ;
; 9.711  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 10.091     ;
; 9.839  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.946      ;
; 9.840  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.945      ;
; 9.881  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.904      ;
; 9.882  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.903      ;
; 10.082 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 9.726      ;
; 10.133 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.652      ;
; 10.134 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.651      ;
; 10.134 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.651      ;
; 10.175 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.610      ;
; 10.176 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.609      ;
; 10.176 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.609      ;
; 10.298 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 9.510      ;
; 10.346 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.444      ;
; 10.347 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.443      ;
; 10.562 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.228      ;
; 10.563 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.227      ;
; 10.640 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.150      ;
; 10.641 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.149      ;
; 10.641 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.149      ;
; 10.856 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 8.934      ;
; 10.857 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 8.933      ;
; 10.857 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 8.933      ;
; 11.291 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 8.529      ;
; 11.296 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 8.507      ;
; 11.694 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 8.122      ;
; 11.844 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 7.971      ;
; 12.094 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.726      ;
; 12.123 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 7.685      ;
; 12.152 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 7.656      ;
; 12.411 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.554     ; 7.037      ;
; 12.478 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 7.330      ;
; 12.527 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.293      ;
; 12.578 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.242      ;
; 12.699 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 7.104      ;
; 12.763 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 7.040      ;
; 12.852 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.559     ; 6.591      ;
; 12.863 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.571     ; 6.568      ;
; 13.009 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 6.806      ;
; 13.059 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.744      ;
; 13.273 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.524      ;
; 13.274 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.523      ;
; 13.297 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 6.489      ;
; 13.442 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.345      ;
; 13.518 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.554     ; 5.930      ;
; 13.567 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.230      ;
; 13.568 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.229      ;
; 13.568 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.229      ;
; 13.575 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 6.214      ;
; 13.633 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.154      ;
; 13.695 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.092      ;
; 13.709 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.078      ;
; 13.746 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.041      ;
; 13.772 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.015      ;
; 13.820 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.967      ;
; 13.911 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.563     ; 5.528      ;
; 13.931 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.551     ; 5.520      ;
; 13.982 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.806      ;
; 13.986 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.801      ;
; 14.045 ; reset                                                                                                       ; MC6803_gen2:CPU0|nmi_s                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 5.771      ;
; 14.053 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.555     ; 5.394      ;
; 14.087 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.700      ;
; 14.180 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 5.276      ;
; 14.265 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.522      ;
; 14.364 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 5.444      ;
; 14.517 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.280      ;
; 14.517 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.280      ;
; 14.517 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 5.280      ;
; 14.558 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 5.251      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.839 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 4.960      ;
; 14.839 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 4.960      ;
; 14.839 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 4.960      ;
; 14.839 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 4.960      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.167 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.633      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.339 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.202     ; 4.461      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.353 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.205     ; 4.444      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.396 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.204     ; 4.402      ;
; 15.576 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 4.220      ;
; 15.579 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 4.217      ;
; 15.963 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.833      ;
; 15.963 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.833      ;
; 15.963 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.833      ;
; 15.985 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.811      ;
; 15.985 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.811      ;
; 16.439 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.360      ;
; 16.439 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.360      ;
; 16.439 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.360      ;
; 16.485 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.314      ;
; 16.575 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.203     ; 3.224      ;
; 17.915 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.912      ;
; 17.998 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.842      ;
; 17.999 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 1.847      ;
; 18.058 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.782      ;
; 18.099 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.741      ;
; 18.271 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.569      ;
; 18.310 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.530      ;
; 18.334 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.506      ;
; 18.368 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.192      ; 1.863      ;
; 18.423 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.192      ; 1.808      ;
; 18.425 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.415      ;
; 18.437 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.800      ;
; 18.438 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.192      ; 1.793      ;
; 18.440 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.192      ; 1.791      ;
; 18.479 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.192      ; 1.752      ;
; 33.768 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 6.168      ;
; 33.942 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 5.994      ;
; 34.065 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 5.871      ;
; 34.306 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.626      ;
; 34.306 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.626      ;
; 34.306 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.626      ;
; 34.306 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.626      ;
; 34.309 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.623      ;
; 34.309 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.623      ;
; 34.309 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.623      ;
; 34.309 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.623      ;
; 34.381 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.551      ;
; 34.381 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.551      ;
; 34.381 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.551      ;
; 34.381 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.551      ;
; 34.405 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.527      ;
; 34.405 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.527      ;
; 34.405 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.527      ;
; 34.405 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.527      ;
; 34.509 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.423      ;
; 34.509 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.423      ;
; 34.509 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.423      ;
; 34.509 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.423      ;
; 34.537 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.395      ;
; 34.537 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.395      ;
; 34.537 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.395      ;
; 34.537 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.395      ;
; 34.630 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 5.304      ;
; 34.634 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.298      ;
; 34.634 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.298      ;
; 34.634 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.298      ;
; 34.634 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.298      ;
; 34.781 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|B[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 5.153      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; printer:TP10_inst|tx_frame[3]                                    ; printer:TP10_inst|tx_frame[3]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[2]                                    ; printer:TP10_inst|tx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[1]                                    ; printer:TP10_inst|tx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[7]                                    ; printer:TP10_inst|tx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[6]                                    ; printer:TP10_inst|tx_frame[6]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[5]                                    ; printer:TP10_inst|tx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; printer:TP10_inst|tx_frame[4]                                    ; printer:TP10_inst|tx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; printer:TP10_inst|tx_frame[9]                                    ; printer:TP10_inst|tx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; printer:TP10_inst|tx_frame[8]                                    ; printer:TP10_inst|tx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; printer:TP10_inst|tx_active                                      ; printer:TP10_inst|tx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; printer:TP10_inst|rx_active                                      ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.449 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.717      ;
; 0.454 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.722      ;
; 0.459 ; PS2_keyboard:keyboard|state.read_first                           ; PS2_keyboard:keyboard|state.process_first                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.726      ;
; 0.461 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.729      ;
; 0.470 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; printer:TP10_inst|rx_s                                           ; printer:TP10_inst|rx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_ready                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.749      ;
; 0.491 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.758      ;
; 0.491 ; printer:TP10_inst|rx_frame[5]                                    ; printer:TP10_inst|rx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; printer:TP10_inst|rx_frame[8]                                    ; printer:TP10_inst|rx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; printer:TP10_inst|rx_frame[3]                                    ; printer:TP10_inst|rx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; printer:TP10_inst|rx_frame[6]                                    ; printer:TP10_inst|rx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; printer:TP10_inst|rx_frame[1]                                    ; printer:TP10_inst|rx_frame[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.762      ;
; 0.501 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.767      ;
; 0.502 ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.769      ;
; 0.520 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.787      ;
; 0.521 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.788      ;
; 0.585 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.598 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.868      ;
; 0.606 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.874      ;
; 0.606 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.874      ;
; 0.614 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.880      ;
; 0.616 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.883      ;
; 0.618 ; printer:TP10_inst|rx_frame[2]                                    ; printer:TP10_inst|rx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.886      ;
; 0.619 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.885      ;
; 0.622 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.624 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.627 ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.894      ;
; 0.640 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.908      ;
; 0.647 ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.916      ;
; 0.662 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.929      ;
; 0.664 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.931      ;
; 0.682 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_s          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.949      ;
; 0.687 ; printer:TP10_inst|rx_frame[9]                                    ; printer:TP10_inst|rx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; UART:UART0|tx_timer[3]                                           ; UART:UART0|tx_timer[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; printer:TP10_inst|tx_timer[7]                                    ; printer:TP10_inst|tx_timer[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; printer:TP10_inst|tx_timer[2]                                    ; printer:TP10_inst|tx_timer[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; printer:TP10_inst|tx_timer[1]                                    ; printer:TP10_inst|tx_timer[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.962      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.478 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.482 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.483 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.488 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.488 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.496 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.498 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.502 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.505 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.516 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.605 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.613 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.623 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.627 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.628 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.707 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.719 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.722 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.736 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.737 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.002      ;
; 0.758 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.023      ;
; 0.812 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.085      ;
; 0.824 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.208      ;
; 0.849 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.117      ;
; 0.865 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.130      ;
; 0.869 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.133      ;
; 0.881 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.149      ;
; 0.886 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.150      ;
; 0.891 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.156      ;
; 0.894 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.158      ;
; 0.939 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.217      ;
; 0.940 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.208      ;
; 0.952 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.221      ;
; 0.975 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.248      ;
; 0.980 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.363      ;
; 0.980 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.363      ;
; 0.980 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.363      ;
; 0.981 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.364      ;
; 0.982 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.253      ;
; 0.982 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.365      ;
; 1.028 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.291      ;
; 1.043 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.371      ;
; 1.043 ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.371      ;
; 1.048 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.060 ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.388      ;
; 1.067 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.451      ;
; 1.067 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.451      ;
; 1.067 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.451      ;
; 1.071 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.455      ;
; 1.071 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.455      ;
; 1.085 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.413      ;
; 1.087 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.459      ;
; 1.094 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.359      ;
; 1.099 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.364      ;
; 1.106 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.382      ;
; 1.117 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.497      ;
; 1.124 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.504      ;
; 1.124 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 1.504      ;
; 1.129 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.408      ;
; 1.130 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.488      ;
; 1.131 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 1.477      ;
; 1.142 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.414      ;
; 1.146 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.417      ;
; 1.155 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.530      ;
; 1.155 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.530      ;
; 1.156 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.420      ;
; 1.157 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.532      ;
; 1.157 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.532      ;
; 1.158 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.533      ;
; 1.165 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.542      ;
; 1.171 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.554      ;
; 1.177 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.560      ;
; 1.178 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.438      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.464 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.731      ;
; 0.471 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.481 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.748      ;
; 0.494 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.761      ;
; 0.522 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.789      ;
; 0.524 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.604 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.260      ;
; 0.614 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.616 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.618 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.274      ;
; 0.628 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.285      ;
; 0.631 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.641 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.297      ;
; 0.649 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.916      ;
; 0.649 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.917      ;
; 0.691 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.700 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.713 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.725 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.992      ;
; 0.726 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.996      ;
; 0.732 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.735 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.740 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.007      ;
; 0.749 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.016      ;
; 0.755 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.022      ;
; 0.758 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.025      ;
; 0.761 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.028      ;
; 0.763 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.030      ;
; 0.785 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.541      ;
; 0.792 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.059      ;
; 0.796 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.063      ;
; 0.807 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.563      ;
; 0.810 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.076      ;
; 0.810 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.076      ;
; 0.814 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.570      ;
; 0.817 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.573      ;
; 0.818 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.512      ; 1.580      ;
; 0.825 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.092      ;
; 0.835 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.102      ;
; 0.840 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.107      ;
; 0.854 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.610      ;
; 0.866 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.133      ;
; 0.875 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.141      ;
; 0.879 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.147      ;
; 0.881 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.148      ;
; 0.884 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.151      ;
; 0.889 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.155      ;
; 0.890 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.156      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.249  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.495 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.488 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; Clk                                                  ; 9.423   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.734   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.734  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.249  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                             ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 2.741      ;
; 10.184 ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                       ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 4.925      ;
; 10.400 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 4.716      ;
; 10.604 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                         ; SDRAM_WREn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 4.512      ;
; 10.661 ; UART:UART0|tx_frame[0]                                                                           ; TXD                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.877     ; 4.442      ;
; 11.569 ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                       ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 3.548      ;
; 11.724 ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                       ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 3.391      ;
; 11.825 ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                       ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 3.292      ;
; 11.879 ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                       ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 3.236      ;
; 12.146 ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                       ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.971      ;
; 12.308 ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                       ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 2.807      ;
; 12.327 ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                           ; SDRAM_A[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.784      ;
; 12.332 ; MC6847_gen3:VDG|R[1]                                                                             ; R[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.784      ;
; 12.356 ; MC6847_gen3:VDG|G[1]                                                                             ; G[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.761      ;
; 12.364 ; MC6847_gen3:VDG|G[0]                                                                             ; G[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.753      ;
; 12.388 ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                           ; SDRAM_A[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.723      ;
; 12.403 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.713      ;
; 12.414 ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                           ; SDRAM_A[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.697      ;
; 12.421 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.695      ;
; 12.421 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.695      ;
; 12.436 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.680      ;
; 12.436 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.680      ;
; 12.521 ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                           ; SDRAM_A[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.596      ;
; 12.523 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                         ; SDRAM_RASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.593      ;
; 12.535 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                   ; TAPE_OUT                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.912     ; 2.533      ;
; 12.568 ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                       ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.541      ;
; 12.574 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                         ; SDRAM_CASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.542      ;
; 12.578 ; printer:TP10_inst|tx_frame[0]                                                                    ; CP2102_TXD                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.893     ; 2.509      ;
; 12.590 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.526      ;
; 12.593 ; MC6847_gen3:VDG|B[1]                                                                             ; B[1]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.523      ;
; 12.613 ; MC6847_gen3:VDG|B[0]                                                                             ; B[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.503      ;
; 12.622 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                           ; ps2_clk_q                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.879     ; 2.479      ;
; 12.676 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                          ; SDRAM_A[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.440      ;
; 12.686 ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                           ; SDRAM_A[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.431      ;
; 12.691 ; MC6847_gen3:VDG|VSYNC                                                                            ; VSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.423      ;
; 12.693 ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                           ; SDRAM_A[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.424      ;
; 12.699 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                            ; SDRAM_DQM                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.861     ; 2.420      ;
; 12.704 ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                           ; SDRAM_A[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.413      ;
; 12.718 ; MC6847_gen3:VDG|R[0]                                                                             ; R[0]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.868     ; 2.394      ;
; 12.741 ; SDRAM_controller:SDRAM_inst|gate_out                                                             ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.375      ;
; 12.814 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                           ; SDRAM_A[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.303      ;
; 12.837 ; MC6847_gen3:VDG|HSYNC                                                                            ; HSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.277      ;
; 12.863 ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                           ; SDRAM_A[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.863     ; 2.254      ;
; 12.922 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                          ; ps2_data_q                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.879     ; 2.179      ;
; 14.251 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                             ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 2.739      ;
; 14.528 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.371      ;
; 14.528 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.371      ;
; 14.630 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.266      ;
; 14.630 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 5.266      ;
; 14.636 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.263      ;
; 14.636 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.263      ;
; 14.673 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.226      ;
; 14.673 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.226      ;
; 14.678 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 5.211      ;
; 14.678 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 5.211      ;
; 14.709 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.190      ;
; 14.709 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.190      ;
; 14.739 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 5.155      ;
; 14.739 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 5.155      ;
; 14.751 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.144      ;
; 14.751 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.144      ;
; 14.892 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.003      ;
; 14.892 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.003      ;
; 14.894 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.001      ;
; 14.894 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.001      ;
; 14.923 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.972      ;
; 14.923 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.972      ;
; 14.977 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.912      ;
; 14.977 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 4.912      ;
; 15.001 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.901      ;
; 15.001 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.901      ;
; 15.018 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.877      ;
; 15.038 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.857      ;
; 15.038 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.857      ;
; 15.059 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.836      ;
; 15.059 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.836      ;
; 15.140 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.767      ;
; 15.140 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.767      ;
; 15.144 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state        ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.755      ;
; 15.148 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.747      ;
; 15.148 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.747      ;
; 15.151 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.744      ;
; 15.151 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.744      ;
; 15.158 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.736      ;
; 15.158 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state       ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.736      ;
; 15.179 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.714      ;
; 15.180 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 4.713      ;
; 15.190 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.705      ;
; 15.193 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.705      ;
; 15.193 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write16_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.705      ;
; 15.196 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.699      ;
; 15.196 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.699      ;
; 15.226 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.671      ;
; 15.226 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state        ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.671      ;
; 15.231 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.664      ;
; 15.240 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.659      ;
; 15.243 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.651      ;
; 15.243 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state      ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.651      ;
; 15.269 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state         ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.635      ;
; 15.271 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state         ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.633      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.495 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.432      ;
; 14.601 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.316      ;
; 14.603 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.314      ;
; 14.689 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 5.242      ;
; 14.743 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.174      ;
; 14.743 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.174      ;
; 14.745 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.172      ;
; 14.795 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.126      ;
; 14.797 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.124      ;
; 14.813 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 5.125      ;
; 14.919 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.009      ;
; 14.921 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.007      ;
; 14.937 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.984      ;
; 14.937 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.984      ;
; 14.939 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.982      ;
; 14.939 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.999      ;
; 14.957 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.970      ;
; 15.045 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.883      ;
; 15.047 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.881      ;
; 15.061 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.867      ;
; 15.061 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.867      ;
; 15.063 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.854      ;
; 15.063 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.865      ;
; 15.065 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.852      ;
; 15.086 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.841      ;
; 15.169 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.758      ;
; 15.187 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.741      ;
; 15.187 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.741      ;
; 15.189 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.739      ;
; 15.192 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.725      ;
; 15.194 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.723      ;
; 15.205 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.712      ;
; 15.205 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.712      ;
; 15.207 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.710      ;
; 15.275 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.642      ;
; 15.277 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.640      ;
; 15.334 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.583      ;
; 15.334 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.583      ;
; 15.336 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.581      ;
; 15.405 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.526      ;
; 15.417 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.500      ;
; 15.417 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.500      ;
; 15.419 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.498      ;
; 15.486 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.445      ;
; 15.511 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.410      ;
; 15.513 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.408      ;
; 15.592 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.329      ;
; 15.594 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.327      ;
; 15.653 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.268      ;
; 15.653 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.268      ;
; 15.655 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.266      ;
; 15.734 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.187      ;
; 15.734 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.187      ;
; 15.736 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.185      ;
; 15.898 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.029      ;
; 15.944 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.994      ;
; 16.114 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.821      ;
; 16.179 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.756      ;
; 16.320 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.618      ;
; 16.376 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.555      ;
; 16.388 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.543      ;
; 16.482 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.449      ;
; 16.532 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.406      ;
; 16.565 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.373      ;
; 16.615 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 3.125      ;
; 16.617 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.310      ;
; 16.629 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.298      ;
; 16.711 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.224      ;
; 16.802 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.125      ;
; 16.812 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[6]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.105      ;
; 16.817 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.108      ;
; 16.819 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.106      ;
; 16.847 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 2.883      ;
; 16.894 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.022      ;
; 16.900 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.250     ; 2.837      ;
; 16.959 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 2.966      ;
; 16.959 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 2.966      ;
; 16.961 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 2.964      ;
; 16.978 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.939      ;
; 17.012 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 2.907      ;
; 17.069 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.848      ;
; 17.086 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[7]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.831      ;
; 17.089 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[2]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.828      ;
; 17.119 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[3]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.798      ;
; 17.129 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.788      ;
; 17.198 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_in91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.247     ; 2.542      ;
; 17.206 ; reset                                                                                                       ; MC6803_gen2:CPU0|nmi_s                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.732      ;
; 17.224 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 2.694      ;
; 17.227 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[4]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.690      ;
; 17.235 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 2.641      ;
; 17.235 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 2.641      ;
; 17.235 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 2.641      ;
; 17.235 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 2.641      ;
; 17.235 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 2.641      ;
; 17.273 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.620      ;
; 17.273 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.immediate16_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.620      ;
; 17.278 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 2.614      ;
; 17.282 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.635      ;
; 17.318 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.615      ;
; 17.348 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 2.569      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.488 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 2.388      ;
; 17.488 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 2.388      ;
; 17.488 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 2.388      ;
; 17.488 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 2.388      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.221      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.696 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 2.181      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.746 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 2.128      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.754 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 2.119      ;
; 17.832 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 2.039      ;
; 17.835 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 2.036      ;
; 17.965 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 1.906      ;
; 17.991 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 1.880      ;
; 17.991 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 1.880      ;
; 18.007 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 1.864      ;
; 18.007 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 1.864      ;
; 18.227 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 1.649      ;
; 18.227 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 1.649      ;
; 18.227 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 1.649      ;
; 18.236 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 1.640      ;
; 18.240 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 1.634      ;
; 19.016 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 0.879      ;
; 19.071 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.829      ;
; 19.073 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 0.833      ;
; 19.100 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.800      ;
; 19.118 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.782      ;
; 19.185 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.715      ;
; 19.209 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.092      ; 0.892      ;
; 19.211 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.689      ;
; 19.212 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.688      ;
; 19.229 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.092      ; 0.872      ;
; 19.229 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.092      ; 0.872      ;
; 19.237 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.092      ; 0.864      ;
; 19.246 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.098      ; 0.861      ;
; 19.253 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.092      ; 0.848      ;
; 19.271 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.629      ;
; 37.116 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.843      ;
; 37.206 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.753      ;
; 37.270 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.689      ;
; 37.366 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.588      ;
; 37.366 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.588      ;
; 37.366 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.588      ;
; 37.366 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.588      ;
; 37.370 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.584      ;
; 37.370 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.584      ;
; 37.370 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.584      ;
; 37.370 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.584      ;
; 37.417 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.537      ;
; 37.417 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.537      ;
; 37.417 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.537      ;
; 37.417 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.537      ;
; 37.431 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.523      ;
; 37.431 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.523      ;
; 37.431 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.523      ;
; 37.431 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.523      ;
; 37.475 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.480      ;
; 37.489 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.465      ;
; 37.489 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.465      ;
; 37.489 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.465      ;
; 37.489 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.465      ;
; 37.504 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.450      ;
; 37.504 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.450      ;
; 37.504 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.450      ;
; 37.504 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.450      ;
; 37.556 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.398      ;
; 37.556 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.398      ;
; 37.556 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.398      ;
; 37.556 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.033     ; 2.398      ;
; 37.565 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.390      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.218 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.257 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.260 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.266 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.304 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.434      ;
; 0.313 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.328 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.450      ;
; 0.339 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.534      ;
; 0.343 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.465      ;
; 0.346 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.469      ;
; 0.352 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.474      ;
; 0.353 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.475      ;
; 0.357 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.480      ;
; 0.366 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.490      ;
; 0.376 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.398 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.400 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.593      ;
; 0.401 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.594      ;
; 0.401 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.594      ;
; 0.402 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.595      ;
; 0.402 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.595      ;
; 0.416 ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.633      ;
; 0.417 ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.634      ;
; 0.418 ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.635      ;
; 0.422 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.544      ;
; 0.423 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.426 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.551      ;
; 0.429 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.552      ;
; 0.429 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.553      ;
; 0.431 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.431 ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.648      ;
; 0.437 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.672      ;
; 0.441 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 0.668      ;
; 0.446 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.641      ;
; 0.446 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.641      ;
; 0.447 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.642      ;
; 0.449 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.644      ;
; 0.450 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.645      ;
; 0.455 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.571      ;
; 0.460 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.654      ;
; 0.463 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.585      ;
; 0.470 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.661      ;
; 0.471 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.662      ;
; 0.489 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; button_s[0]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 0.716      ;
; 0.491 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.675      ;
; 0.500 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.504 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.627      ;
; 0.504 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.698      ;
; 0.504 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.698      ;
; 0.504 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.698      ;
; 0.504 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.698      ;
; 0.505 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.699      ;
; 0.509 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.512 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.706      ;
; 0.514 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.701      ;
; 0.515 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; printer:TP10_inst|tx_frame[3]                                    ; printer:TP10_inst|tx_frame[3]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[2]                                    ; printer:TP10_inst|tx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[1]                                    ; printer:TP10_inst|tx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[9]                                    ; printer:TP10_inst|tx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[8]                                    ; printer:TP10_inst|tx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[7]                                    ; printer:TP10_inst|tx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[6]                                    ; printer:TP10_inst|tx_frame[6]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[5]                                    ; printer:TP10_inst|tx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_frame[4]                                    ; printer:TP10_inst|tx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|tx_active                                      ; printer:TP10_inst|tx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; printer:TP10_inst|rx_active                                      ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_ready                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; printer:TP10_inst|rx_s                                           ; printer:TP10_inst|rx_frame[9]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; printer:TP10_inst|rx_frame[5]                                    ; printer:TP10_inst|rx_frame[4]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; printer:TP10_inst|rx_frame[8]                                    ; printer:TP10_inst|rx_frame[7]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; PS2_keyboard:keyboard|state.read_first                           ; PS2_keyboard:keyboard|state.process_first                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; printer:TP10_inst|rx_frame[3]                                    ; printer:TP10_inst|rx_frame[2]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; printer:TP10_inst|rx_frame[6]                                    ; printer:TP10_inst|rx_frame[5]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; printer:TP10_inst|rx_frame[0]                                    ; printer:TP10_inst|rx_active                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; printer:TP10_inst|rx_frame[1]                                    ; printer:TP10_inst|rx_frame[0]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; SDRAM_controller:SDRAM_inst|state.S_init                         ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; SDRAM_controller:SDRAM_inst|state.S_mode                         ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.336      ;
; 0.235 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.355      ;
; 0.235 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.355      ;
; 0.252 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.378      ;
; 0.261 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.264 ; MC6847_gen3:VDG|DA[8]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.454      ;
; 0.264 ; MC6847_gen3:VDG|DA[7]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.454      ;
; 0.264 ; MC6847_gen3:VDG|DA[6]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.454      ;
; 0.264 ; printer:TP10_inst|rx_frame[2]                                    ; printer:TP10_inst|rx_frame[1]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; SDRAM_controller:SDRAM_inst|refresh_flag_2                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.396      ;
; 0.281 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_s          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; PS2_keyboard:keyboard|state.process_second                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.293 ; printer:TP10_inst|rx_frame[9]                                    ; printer:TP10_inst|rx_frame[8]                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.222 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.342      ;
; 0.224 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.344      ;
; 0.252 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.583      ;
; 0.259 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.590      ;
; 0.261 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.592      ;
; 0.264 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.596      ;
; 0.268 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.278 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.399      ;
; 0.281 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.402      ;
; 0.296 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.414      ;
; 0.297 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.326 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.445      ;
; 0.326 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.726      ;
; 0.327 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.329 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.329 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 0.724      ;
; 0.331 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.452      ;
; 0.338 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.458      ;
; 0.342 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 0.737      ;
; 0.345 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 0.739      ;
; 0.349 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.469      ;
; 0.351 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 0.745      ;
; 0.362 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.270      ; 0.756      ;
; 0.363 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.483      ;
; 0.367 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.555      ;
; 0.369 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.370 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.490      ;
; 0.372 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.493      ;
; 0.377 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.495      ;
; 0.381 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.502      ;
; 0.386 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.504      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.660  ; 0.185 ; N/A      ; N/A     ; 9.423               ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.697  ; 0.185 ; N/A      ; N/A     ; 559.717             ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.590 ; 0.187 ; N/A      ; N/A     ; 19.719              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.660  ; 0.186 ; N/A      ; N/A     ; 9.716               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; audio         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TAPE_IN                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47828099 ; 285198   ; 172516   ; 372      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 12001    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1343     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 17007    ; 3        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 3667     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 47828099 ; 285198   ; 172516   ; 372      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 12001    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1343     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 17007    ; 3        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 3667     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Clk                                                  ; Clk                                                  ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 15 20:08:20 2021
Info: Command: quartus_sta MC10_DragonBoard_V12 -c MC10
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'TRS80_MC10.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.660               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.697               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.590               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 Clk 
    Info (332119):    19.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   559.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.306               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.198               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.839               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 Clk 
    Info (332119):    19.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   559.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.249               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.495               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.488               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 Clk 
    Info (332119):     9.734               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.734               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   559.744               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 689 megabytes
    Info: Processing ended: Wed Dec 15 20:08:26 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


