// Seed: 153491474
module module_0 #(
    parameter id_2 = 32'd27,
    parameter id_5 = 32'd90
) (
    output id_1,
    input _id_2,
    output reg id_3,
    output logic id_4
);
  logic _id_5;
  assign id_4 = 1 - 1'h0;
  assign id_3[id_5 : id_2[id_5]] = id_4 - 1;
  always @* begin
    id_3 <= id_1;
  end
  always @(id_4) begin
    id_3 <= "";
  end
endmodule
