-w -erf C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/compile/MIPS_design.erf -d C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/compile -s C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/library.cfg -j C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/projlib.cfg -work MIPS_design -reorder -O3 -e 100 -work MIPS_design -2008 C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/adder.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/alu.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/aludec.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/controller.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/datapath.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/dmem.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/hazzarddec.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/imem.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/maindec.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/mips.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/mux2.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/regfile.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/registrador_n.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/signext.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/sl2.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/testbench.vhd C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_pipeline/MIPS_design/src/top.vhd 