============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 23 2026  01:35:54 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Operating conditions:   tt0p9v25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (753 ps) Late External Delay Assertion at pin p_read_empty
           View: analysis_view_0p90v_25c_captyp_nominal
          Group: read_clk
     Startpoint: (R) sync_write_to_read/r_ff2_reg[3]/CP
          Clock: (R) read_clk
       Endpoint: (R) p_read_empty
          Clock: (R) read_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=     753                  

Exceptions/Constraints:
  output_delay             1000            tmp_sdc_analysis_vie_line_239 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  sync_write_to_read/r_ff2_reg[3]/CP -       -      R     (arrival)             16    -     0     0       0    (-,-) 
  sync_write_to_read/r_ff2_reg[3]/Q  -       CP->Q  F     DFCNQD1BWP30P140       7  8.5    38    63      63    (-,-) 
  g9582__5526/Z                      -       A2->Z  F     XOR2UD1BWP30P140       2  3.5    41    41     105    (-,-) 
  g9341__5115/ZN                     -       A4->ZN R     XNR4D1BWP30P140        1  1.6    20    60     164    (-,-) 
  g9308__5122/ZN                     -       B->ZN  F     OAI211D1BWP30P140      1  1.5    36    27     191    (-,-) 
  g9275__6783/ZN                     -       A1->ZN R     NR3D0P7BWP30P140       2  6.1    76    55     247    (-,-) 
  p_read_empty                       <<<     -      R     (port)                 -    -     -     0     247    (-,-) 
#--------------------------------------------------------------------------------------------------------------------


