 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : vcve2_top
Version: R-2020.09-SP2
Date   : Wed Jul 10 13:51:54 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65lpwc
Wire Load Model Mode: segmented

  Startpoint: u_cve2_core_if_stage_i_instr_rdata_id_o_reg_22_
              (rising edge-triggered flip-flop clocked by INPUT_CLK)
  Endpoint: u_cve2_core_register_file_i_rf_reg_q_reg_1__26_
            (rising edge-triggered flip-flop clocked by INPUT_CLK)
  Path Group: INPUT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_vcve2_if_stage_1a110800_1a110808 ZeroWireload tcbn65lpwc
  vcve2_top          ZeroWireload          tcbn65lpwc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock INPUT_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_cve2_core_if_stage_i_instr_rdata_id_o_reg_22_/CP (DFCNQD4)     0.00     0.00 r
  u_cve2_core_if_stage_i_instr_rdata_id_o_reg_22_/Q (DFCNQD4)     0.32     0.32 r
  u_cve2_core_register_file_i_U986/ZN (INVD6)             0.05       0.38 f
  u_cve2_core_register_file_i_U1486/ZN (ND3D4)            0.05       0.43 r
  u_cve2_core_register_file_i_U715/ZN (CKND4)             0.04       0.47 f
  u_cve2_core_register_file_i_U303/ZN (ND2D4)             0.04       0.50 r
  u_cve2_core_register_file_i_U302/ZN (INVD8)             0.04       0.54 f
  u_cve2_core_register_file_i_U1549/ZN (AOI22D1)          0.09       0.64 r
  u_cve2_core_register_file_i_U1715/ZN (ND4D1)            0.09       0.73 f
  u_cve2_core_register_file_i_U1502/ZN (NR2XD1)           0.06       0.79 r
  u_cve2_core_register_file_i_U1376/ZN (CKND2D2)          0.07       0.86 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U245/ZN (CKND2D1)     0.06     0.92 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U220/ZN (ND2D2)     0.08     0.99 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2882/ZN (CKND2)     0.04     1.04 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2881/Z (CKXOR2D1)     0.17     1.21 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1896/ZN (OAI22D2)     0.08     1.29 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1985/S (FA1D1)     0.26     1.55 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1904/ZN (ND2D2)     0.04     1.59 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1903/ZN (ND2D2)     0.03     1.62 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2967/CO (FA1D1)     0.23     1.85 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3854/S (FA1D1)     0.23     2.08 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2077/ZN (CKND2D2)     0.04     2.12 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1804/ZN (ND2D2)     0.03     2.15 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3839/S (FA1D1)     0.24     2.39 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3838/CO (FA1D1)     0.24     2.63 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1744/ZN (NR2XD2)     0.05     2.68 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2006/ZN (INVD2)     0.03     2.71 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1257/ZN (ND2D2)     0.04     2.75 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U1743/ZN (NR2D3)     0.03     2.78 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3108/ZN (AOI211XD4)     0.08     2.86 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3869/ZN (OAI21D4)     0.06     2.92 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U3271/ZN (AOI21D4)     0.09     3.01 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U468/ZN (INVD2)     0.05     3.07 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2021/ZN (INVD6)     0.03     3.10 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U16/ZN (CKND1)     0.03     3.13 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2149/ZN (ND2D2)     0.03     3.16 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2147/ZN (ND3D2)     0.05     3.20 f
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2146/ZN (NR2D1)     0.06     3.26 r
  u_cve2_core_ex_block_i_gen_multdiv_fast_multdiv_i_U2150/ZN (NR2XD1)     0.04     3.30 f
  u_cve2_core_ex_block_i_U124/ZN (CKND2)                  0.03       3.33 r
  u_cve2_core_ex_block_i_U157/ZN (OAI21D4)                0.03       3.37 f
  u_cve2_core_id_stage_i_U216/ZN (INVD2)                  0.04       3.41 r
  u_cve2_core_id_stage_i_U382/ZN (OAI21D4)                0.03       3.44 f
  u_cve2_core_wb_i_U82/ZN (INVD2)                         0.04       3.48 r
  u_cve2_core_wb_i_U107/ZN (OAI21D4)                      0.04       3.52 f
  u_cve2_core_register_file_i_U476/ZN (INVD4)             0.04       3.56 r
  u_cve2_core_register_file_i_U1149/ZN (CKND12)           0.04       3.60 f
  u_cve2_core_register_file_i_rf_reg_q_reg_1__26_/D (DFCNQD1)     0.00     3.60 f
  data arrival time                                                  3.60

  clock INPUT_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_cve2_core_register_file_i_rf_reg_q_reg_1__26_/CP (DFCNQD1)     0.00     0.00 r
  library setup time                                      0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -3.60


1
