$date
	Tue Jul 13 21:13:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitWiseAndGate_8B_t $end
$var wire 8 ! output_z [7:0] $end
$var reg 8 " input_a [7:0] $end
$var reg 8 # input_b [7:0] $end
$scope module a $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 8 & z [7:0] $end
$upscope $end
$scope task test $end
$var reg 8 ' A [7:0] $end
$var reg 8 ( B [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#100
b11111111 !
b11111111 &
b11111111 #
b11111111 %
b11111111 "
b11111111 $
b11111111 (
b11111111 '
#200
b0 !
b0 &
b11110000 #
b11110000 %
b1111 "
b1111 $
b11110000 (
b1111 '
#300
b100100 !
b100100 &
b1100110 #
b1100110 %
b111100 "
b111100 $
b1100110 (
b111100 '
#400
