[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MAX98089EWY+T production of MAXIM INTEGRATED from the text:MAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology19-5865; Rev 2; 11/18Simplified Block DiagramOrdering Information  appears at end of data sheet.\nFor related parts and recommended products to use with this part, \nrefer to www.maximintegrated.com/MAX98089.related .FlexSound is a trademark of Maxim Integrated Products, Inc.General Description\nThe MAX98089 is a full-featured audio codec whose high \nperformance and low power consumption make it ideal \nfor portable applications.\nClass D speaker amplifiers provide efficient amplification \nfor two speakers. Low radiated emissions enable com -\npletely filterless operation. Integrated bypass switches \noptionally connect an external amplifier to the transducer \nwhen the Class D amplifiers are disabled.\nThe IC features a stereo Class H headphone amplifier \nthat utilizes a dual-mode charge pump to maximize effi -\nciency while outputting a ground referenced signal that \ndoes not require output coupling capacitors.\nThe IC also features a mono differential amplifier that can \nalso be configured as a stereo line output.\nTwo differential analog microphone inputs are available as \nwell as support for two PDM digital microphones. Integrated \nswitches allow for an additional microphone input as well \nas microphone signals to be routed out to external devices. \nTwo flexible single-ended or differential line inputs may be \nconnected to an FM radio or other sources.\nIntegrated FlexSound K technology improves loudspeak -\ner performance by optimizing the signal level and fre -\nquency response while limiting the maximum distortion \nand power at the output to prevent speaker damage. \nAutomatic gain control (AGC) and a noise gate optimize \nthe signal level of microphone input signals to make best \nuse of the ADC dynamic range.\nThe device is fully specified over the -40 NC to +85 NC \nextended temperature range.Features\nS 5.6mW Power Comsumption (DAC to HP at 97dB DR)\nS 101dB DR Stereo DAC (8kHz < f S < 96kHz)\nS 93dB DR Stereo ADC (8kHz < f S < 96kHz)\nS Stereo Low EMI Class D Amplifiers  \n1.7W/Channel (8 I, VSPK_VDD  = 5.0V)  \n2.9W/Channel (4 I, VSPK_VDD  = 5.0V)\nS Efficient Class H Headphone Amplifier\nS Differential Receiver Amplifier/Stereo Line Outputs\nS 2 Stereo Single-Ended/Mono Differential Line \nInputs\nS 3 Differential Microphone Inputs\nS FlexSound Technology  \n5-Band Parametric EQ  \nAutomatic Level Control (ALC)  \nExcursion Limiter  \nSpeaker Power Limiter  \nSpeaker Distortion Limiter  \nMicrophone Automatic Gain Control  \nand Noise Gate\nS Dual I 2S/PCM/TDM Digital Audio Interfaces\nS Asynchronous Digital Mixing\nS Supports Master Clock Frequencies from 10MHz \nto 60MHz\nS RF Immune Analog Inputs and Outputs\nS Extensive Click-and-Pop Reduction Circuitry\nS Available in 63-Bump WLP Package (3.80mm x \n3.30mm, 0.4mm Pitch) and 56-Pin TQFN Package \n(7mm x 7mm x 0.75mm)\nEVALUATION KIT AVAILABLE\nDIGITAL MI CROPHONE\nINPUT\n+\n+LINEIN A1\nLINEIN A2\nLINEIN B1\nLINEIN B2DAC\nDACMIXRECEIVER/ LINEOUT AMPS\nSPEAKER AMP\nSPEAKER AMP\nHEADPHONE AMP\nHEADPHONE AMPADC\nADCMIXFLEXSOUND  TECHNOLOGY\n• 5-BAND PARAMETRIC EQ\n• AUTOMATIC LEVEL CONTROL\n• LOUDSPEAKER PROCESSING\n• EXCURSION LIMITER• THD LIMITER\n• POWER LIMITER\n• MICROPHONE PROCESSING\n• AUTOMATIC GAIN CONTROL\n• NOISE GATE\n• ASYNCHRONOUS DIGITAL MIXINGI2C\nCONTROLI2S/PCM\nDIGITAL\nAUDIO\nINTERFACEI2S/PCM\nMAX98089DIGITAL\nAUDIO\nINTERFACE\nFor pricing, delivery, and ordering information, please contact Maxim Direct \nat 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  2\nMaxim IntegratedTABLE OF CONTENTS\nGeneral Description  ............................................................................ 1\nFeatures  ..................................................................................... 1\nSimplified Block Diagram ........................................................................ 1\nFunctional Diagram  ............................................................................ 5\nAbsolute Maximum Ratings  ...................................................................... 6\nElectrical Characteristics  ........................................................................ 6\nDigital Input/Output Characteristics ............................................................... 19\nInput Clock Characteristics  ..................................................................... 21\nAudio Interface Timing Characteristics  ............................................................ 22\nDigital Microphone Timing Characterstics .......................................................... 23\nI2C Timing Characteristics ...................................................................... 24\nPower Consumption ........................................................................... 25\nTypical Operating Characteristics  ................................................................ 28\nMicrophone to ADC .......................................................................... 28\nLine to ADC ................................................................................ 32\nLine-In Pin Direct to ADC  ..................................................................... 33\nDigital Loopback ............................................................................ 33\nAnalog Loopback  ........................................................................... 34\nDAC to Receiver  ............................................................................ 35\nLine to Receiver  ............................................................................ 37\nDAC-to-Line Output  ......................................................................... 38\nLine-to-Line Output .......................................................................... 38\nDAC to Speaker ............................................................................. 39\nLine to Speaker ............................................................................. 44\nDAC to Headphone .......................................................................... 45\nLine to Headphone  .......................................................................... 52\nSpeaker Bypass Switch  ...................................................................... 54\nBump Configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nBump/Pin Description .......................................................................... 57\nDetailed Description ........................................................................... 60\nI2C Slave Address ........................................................................... 61\nRegisters .................................................................................. 61\nPower Management  ......................................................................... 67\nMicrophone Inputs  .......................................................................... 69\nLine Inputs ................................................................................. 71\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  3\nMaxim IntegratedADC Input Mixers  ........................................................................... 72\nRecord Path Signal Processing ................................................................. 73\nMicrophone AGC ......................................................................... 73\nNoise Gate .............................................................................. 73\nADC Record Level Control  .................................................................... 76\nSidetone  .................................................................................. 77\nDigital Audio Interfaces ....................................................................... 78\nClock Control ............................................................................... 85\nSample Rate Converter ....................................................................... 88\nPassband Filtering ........................................................................... 89\nPlayback Path Signal Processing  ............................................................... 92\nAutomatic Level Control .................................................................... 92\nParametric Equalizer  ...................................................................... 93\nPlayback Level Control  ....................................................................... 96\nDAC Input Mixers  ........................................................................... 97\nReceiver Amplifier ........................................................................... 98\nReceiver Output Mixer ..................................................................... 99\nReceiver Output Volume  .................................................................. 100\nSpeaker Amplifiers  ......................................................................... 101\nSpeaker Output Mixers  ................................................................... 102\nSpeaker Amplifier Signal Processing  ........................................................... 103\nExcursion Limiter  ........................................................................ 103\nSpeaker Output Volume ................................................................... 103\nPower Limiter  ........................................................................... 106\nDistortion Limiter  ........................................................................ 107\nHeadphone  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nDirectDrive Headphone Amplifier  ........................................................... 108\nCharge Pump ........................................................................... 108\nClass H Operation  ....................................................................... 109\nHeadphone Ground Sense (HPSNS) ......................................................... 109\nHeadphone Output Mixers ................................................................. 111\nHeadphone Output Volume ................................................................ 112\nOutput Bypass Switches ..................................................................... 113\nClick-and-Pop Reduction  .................................................................... 114TABLE OF CONTENTS (continued)\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  4\nMaxim IntegratedJack Detection ............................................................................. 115\nJack Insertion ........................................................................... 115\nAccessory Button Detection  ............................................................... 115\nJack Removal ........................................................................... 115\nBattery Measurement  ....................................................................... 117\nDevice Status  ............................................................................. 118\nI2C Serial Interface  ......................................................................... 119\nBit Transfer ............................................................................. 119\nSTART and STOP Conditions ............................................................... 119\nEarly STOP Conditions .................................................................... 119\nDevice Revision ............................................................................ 119\nSlave Address  .......................................................................... 120\nAcknowledge  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nWrite Data Format  ....................................................................... 120\nRead Data Format  ....................................................................... 121\nApplications Information ....................................................................... 122\nTypical Operating Circuits .................................................................... 122\nFilterless Class D Operation  .................................................................. 124\nRF Susceptibility  ........................................................................... 124\nStartup/Shutdown Sequencing ................................................................ 124\nComponent Selection  ....................................................................... 125\nOptional Ferrite Bead Filter  ................................................................ 125\nInput Capacitor .......................................................................... 125\nCharge-Pump Capacitor Selection  .......................................................... 125\nCharge-Pump Flying Capacitor ............................................................. 126\nCharge-Pump Holding Capacitors ........................................................... 126\nUnused Pins  .............................................................................. 126\nRecommended PCB Routing  ................................................................. 127\nSupply Bypassing, Layout, and Grounding  ...................................................... 127\nWLP Applications Information ................................................................. 128\nOrdering Information  ......................................................................... 128\nPackage Information .......................................................................... 129\nRevision History  ............................................................................. 133TABLE OF CONTENTS (continued)\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  5\nMaxim IntegratedFunctional DiagramSDA SCL\nI2CE5 F5 F4 E2\nMCLK\nCLOCK\nCONTROL\nG8 MIC2NG9 MIC2PF8E6 JACKSNS JACK\nDETECTION\nJDETEN\nMBENF7 MICBIASREG\nINABYPMIC2BYP\nPGAM2:\n+20dB TO 0dBPGAM1:\n+20dB TO 0dB\nPA2EN:\n0/20/30dBEXTMICPA1EN:\n0/20/30dBEXTMICMIC1N/DIGMICCLKE8MIC1P/\nDIGMICDATADSTSMAS1DAI1SEL1 SEL2BCLK1BCLKS1D1 D4 D2 E4 E1 F2 F3 G1 G3 G2LRCLK1\nSDOUT1\nSDIN1\nSIDETONEDVST:\n0dB TO -60dBLTEN1LBEN2\nAUTOMATIC\nGAIN\nCONTROL\nEQ1ENE Q2ENDVEQ1:0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:\n0dB TO -15dBFLEXSOUNDTM\nTECHNOLOGY\nMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1DVFLTDALEN\nMIXDARDACL\nDARENDACR++BIT\nCLOCKFRAME\nCLOCKDATA\nOUTPUTDATA\nINPUTMAS1 HIZOFF1 SDIEN1 SDIEN2 MAS2DAI2\nBCLK2\nLRCLK2\nSDOUT2\nSDIN2\nBIT\nCLOCKFRAME\nCLOCKDATA\nOUTPUTDATA\nINPUTMAS2 HIZOFF2\nF1LRCLKS1 SDOUTS1 SDINS1 DVDDS1 BCLKS2 LRCLKS2 SDOUTS2 SDINS2 DVDDS2G4\nDVDDG5\nAVDD\nMUXLBEN1REFG 6\nF6 REGBIASMAX98089\nNOISE GATE\nMODE1\nAVFLT\nSRMIX_AVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6/12/18dB\nAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nAUDIO\nFILTERS\nAUDIO/\nVOICE\nFILTERSMIX\nMIXMIXDALMIXIRQ\nADREN\nDGND\nG7AGND\nC6, C7, D5, D6, D7, E3N.C.ADLEN\nMIXMIXADL\nMIXADRMIX\nADCRADCL\nINBDIFF\nPGAINB:\n+20dB TO -6dBD8 INB2E7 INB1E9 INA2/EXTMICNF9 INA1/EXTMICP\n+PGAINB:\n+20dB TO -6dBINADIFF\nPGAINA:\n+20dB TO -6dB+PGAINA:\n+20dB TO -6dBMIXRECRMIXMIXRECLMIX\nMIXSPRMIXMIXSPLMIX\nMIXHPRMIX0dB\n0dBRECVOLL:+8dB TO -62dB\nRECLEN\nRECRENRECVOLR:\n+8dB TO -62dBRECBYP\nSPKBYPRECP/\nLOUTL/\nRXINP A6\nRECN/\nLOUTR/\nRXINN B6\nMIXHPLMIXSPKLP\nSPKLNSPVOLL:+8dB TO -62dBLINEMODE\nA4, B4SPKLVDD A3, B3\nA5, B5\nSPKLGND C4, C5\nSPKRVDD C3, D3\nSPKRP C1, C2\nSPKRN A1, B1SPLEN\nSPRENPOWER/\nDISTORTION LIMITER\nSPVOLR:\n+8dB TO -62dB\nMIXHPL_\nPATH SEL\nMIXHPR_\nPATH SELSPKRGND A2, B2\nPVDD A7\nHPGN D A9\nB7 B8 A8HPVSS\nB9HPVDD C1N C1PCHARGE\nPUMPHPVOLL:\n+3dB TO -67dB\nHPL\nHPSNSC9\nC8HPLEN\nHPVOR:\n+3dB TO -67dB\nHPR D9\nHPREN+6dB+6dB\nSAMPLE RATE\nCONVERTERPORT S2 PORT S1\nNOTE: BUMP NUMBERS SHOWN FOR WLP PACKAGE.\n           SEE THE PIN DESCRIPTION SECTION FOR TQFN PINOUT.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  6\nMaxim IntegratedABSOLUTE MAXIMUM RATINGS\nStresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional opera -\ntion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute \nmaximum rating conditions for extended periods may affect device reliability.\nELECTRICAL CHARACTERISTICS\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)(Voltages with respect to AGND.)\nDVDD, AVDD, PVDD, HPVDD  .............................. -0.3V to +2.2V\nSPKLVDD, SPKRVDD, DVDDS1, DVDDS2  .......... -0.3V to +6.0V\nDGND, HPGND, SPKLGND, SPKRGND  .............. -0.1V to +0.1V\nHPVSS  .............................. (VHPGND  - 2.2V) to ( VHPGND  + 0.3V)\nC1N ................................... (VHPVSS  - 0.3V) to ( VHPGND  + 0.3V)\nC1P ................................... (VHPGND  - 0.3V) to ( VHPVDD  + 0.3V)\nREF, MICBIAS  ................................. -0.3V to ( VSPKLVDD  + 0.3V)\nMCLK, SDINS1, SDINS2, JACKSNS,  \nSDA, SCL, IRQ ................................................. -0.3V to +6.0V\nLRCLKS1, BCLKS1, SDOUTS1  ......... -0.3V to ( VDVDDS1  + 0.3V)\nLRCLKS2, BCLKS2, SDOUTS2  ......... -0.3V to ( VDVDDS2  + 0.3V)\nREG, INA1/EXTMICP, INA2/EXTMICN, INB1, INB2,  \nMIC1P/DIGMICDATA, MIC1N/DIGMICCLK,  \nMIC2P, MIC2N  .................................................. -0.3V to +2.2VHPSNS  .............................. (VHPGND  - 0.3V) to ( VHPGND  + 0.3V)\nHPL, HPR  .......................... (VHPVSS  - 0.3V) to ( VHPVDD  + 0.3V)\nRECP/LOUTL/RXINP, RECP/LOUTR/  \nRXINN  .................... (VSPKLGND  - 0.3V) to ( VSPKLVDD  + 0.3V)\nSPKLP, SPKLN  .......... (VSPKLGND  - 0.3V) to ( VSPKLVDD  + 0.3V)\nSPKRP, SPKRN  ........ (VSPKRGND  - 0.3V) to ( VSPKRVDD  + 0.3V)\nContinuous Power Dissipation (T A = +70NC) \n63-Bump WLP (derate 25.6mW/ NC above +70 NC) ........ 2.05W  \n56-Pin TQFN (derate 40mW/ NC above +70 NC) ............... 3.2W\nOperating Temperature Range  .......................... -40NC to +85 NC\nStorage Temperature Range  ............................ -65NC to +150 NC\nLead Temperature (TQFN only, soldering, 10s)  ............. +300NC\nSoldering Temperature (reflow)  ...................................... +260NC\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nPOWER SUPPLY\nSupply Voltage Range Guaranteed by PSRRVSPKLVDD , VSPKRVDD 2.8 5.5\nV VDVDD , VAVDD , VPVDD 1.65 1.8 2\nVDVDDS1 , VDVDDS2 1.65 3.6\nTotal Supply Current\n(Notes 2 and 3)IVDDFull-duplex 8kHz mono, \nreceiver output, MAS = 1Analog 4.5 8\nmASpeaker 1.6 2.3\nDigital 1.3 2\nDAC playback 48kHz\nstereo, headphone  \noutputs, MAS = 1 Analog 1.9 3\nSpeaker 0.001 0.0058\nDigital 2.47 3.5\nDAC playback 48kHz\nstereo, speaker outputs,  \nMAS = 1Analog 3.6 6.5\nSpeaker 6.41 8.5\nDigital 2.49 3.5\nShutdown Supply Current \n(Note 2)TA = +25NCAnalog 0.2 2\nFA Speaker 0.01 1\nDigital 1 5\nREF Voltage 2.5 V\nREG Voltage 0.79 V\nShutdown to Full OperationVSEN  = 0 30msVSEN  = 1 17\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  7\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nMICROPHONE TO ADC PATH\nDynamic Range DRfS = 8kHz, MODE = 0 (IIR voice), AV MICPRE_  = 0dB \n(Note 4)88 dB\nTotal Harmonic Distortion + \nNoiseTHD+NVIN = 0.1V P-P, fS = 8kHz, f = 1kHz -78\ndB AVMICPRE_  = 0dB, V IN = 1V P-P, f = 1kHz -85\nAVMICPRE_  = +30dB, V IN = 32mV P-P, f = 1kHz -71\nCommon-Mode Rejection \nRatioCMRR VIN = 100mV P-P, f = 217Hz 74 dB\nPower-Supply Rejection Ratio PSRRVAVDD  = 1.65V to 1.95V, input referred,\nMIC inputs unconnected50 62\ndB f = 217Hz, V RIPPLE  = 200mV P-P, input referred 62\nf = 1kHz, V RIPPLE  = 200mV P-P, input referred 62\nf = 10kHz, V RIPPLE  = 200mV P-P, input referred 55\nPath Phase Delay1kHz, 0dB input, \nhighpass filter disabled \nmeasured from analog \ninput to digital outputMODE = 0 (IIR voice) \n8kHz2.2\nmsMODE = 0 (IIR voice) \n16kHz1.1\nMODE = 1 (FIR audio) \n8kHz4.5\nMODE = 1 (FIR audio) \n48kHz0.76\nMICROPHONE PREAMP\nFull-Scale Input AVMICPRE_  = 0dB 1.05 VP-P\nPreamplifier Gain AVMICPRE_ (Note 5)PA1EN/PA2EN = 01 0\ndB PA1EN/PA2EN = 10 19.5 20 20.5\nPA1EN/PA2EN = 11 29.5 30 30.5\nPGA Gain AVMICPGA_ (Note 5)PGAM1/PGAM2 = 0x00 19 20 21dBPGAM1/PGAM2 = 0x14 0\nMIC Input Resistance RIN_MICAll gain settings, measured at MIC1P/  \nMIC1N/MIC2P/MIC2N50 kI\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  8\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nMICROPHONE BIAS\nMICBIAS Output Voltage VMICBIAS ILOAD  = 1mA 2.15 2.2 2.25 V\nLoad Regulation ILOAD  = 1mA to 2mA 0.5 4.5 mV\nLine Regulation VSPKLVDD  = 2.8V to 5.5V 110 FV\nRipple Rejectionf = 217Hz, V RIPPLE (SPKLVDD)  = 100mV P-P 92dBf = 10kHz, V RIPPLE (SPKLVDD)  = 100mV P-P 83\nNoise VoltageA-weighted, f = 20Hz to 20kHz 3.9FVRMSP-weighted, f = 20Hz to 4kHz 2.1\nf = 1kHz 50 nV/√Hz\nMICROPHONE BYPASS SWITCH\nOn-Resistance RONIMIC1_  = 100mA, INABYP = MIC2BYP = 1,\nVMIC2_  = VINA_ = 0V, AVDD, T A = +25NC5 30 I\nTotal Harmonic Distortion + \nNoiseTHD+NVIN = 2V P-P, VCM = 0.9V, R L = 10kI,\nf = 1kHz, INABYP = MIC2BYP = 1-80 dB\nOff-Isolation VIN = 2V P-P, VCM = 0.9V, R L = 10kI, f = 1kHz 60 dB\nOff-Leakage CurrentVMIC1_  = [0V, AVDD], V MIC2_ /VINA_ =\n[AVDD, 0V]-1 +1 FA\nLINE INPUT TO ADC PATH\nDynamic Range (Note 4) DRINA pin direct, f S = 48kHz, MODE = 1\n(FIR audio)93 dB\nTotal Harmonic Distortion + \nNoiseTHD+N VIN = 1V P-P, f = 1kHz -82 -74 dB\nGain Error DC accuracy 1 %\nPower-Supply Rejection Ratio PSRRVAVDD  = 1.65V to 1.95V, input referred,\nline inputs unconnected, T A = +25NC57 68\ndBf = 217Hz, V RIPPLE  = 200mV P-P,\nAVADC = 0dB, input referred63\nf = 1kHz, V RIPPLE  = 200mV P-P,\nAVADC = 0dB, input referred63\nf = 10kHz, V RIPPLE  = 200mV P-P,\nAVADC = 0dB, input referred57\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  9\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nLINE INPUT PREAMP\nFull-Scale Input VINAVPGAIN_  = 0dB 1VP-PAVPGAIN_  = -6dB 1.4\nLevel Adjust Gain AVPGAIN_TA = +25NC\n(Note 5)PGAINA/PGAINB = 0x0 19 20 21\ndBPGAINA/PGAINB = 0x1 13 14 15\nPGAINA/PGAINB = 0x2 2 3 4\nPGAINA/PGAINB = 0x3 0\nPGAINA/PGAINB = 0x4 -4 -3 -2\nPGAINA/PGAINB = 0x5, \n0x6, 0x7-7 -6 -5\nInput Resistance RINAVPGAIN_  = +20dB 14.5 21 28\nkIAVPGAIN_  = +14dB 20\nAVPGAIN_  = +3dB 20\nAVPGAIN_  = 0dB 7.5 10 14\nAVPGAIN_  = -3dB 20\nAVPGAIN_  = -6dB 20\nFeedback Resistance RIN_FB INAEXT/INBEXT = 1TA = +25NC 18 20 22kITA = TMIN to T MAX 16 24\nADC LEVEL CONTROL\nADC Level Adjust Range AVADCLVL AVL/AVR = 0xF to 0x0 (Note 5) -12 +3 dB\nADC Level Step Size 1 dB\nADC Gain Adjust Range AVADCGAIN AVLG/AVRG = 00 to 11 (Note 5) 0 18 dB\nADC Gain Adjust Step Size 6 dB\nADC DIGITAL FILTERS\nVOICE MODE IIR LOWPASS FILTER (MODE1 = 0)\nPassband Cutoff fPLPRipple limit cutoff 0.441 x fsHz-3dB cutoff 0.449 x fs\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP  0.47 x f S Hz\nStopband Attenuation\n(Note 6)f > fSLP 74 dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  10\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nVOICE MODE IIR HIGHPASS FILTER (MODE1 = 0)\nPassband Cutoff\n(-3dB from Peak)fAHPPBAVFLT = 0x1 (Elliptical tuned for f S = 16kHz + \n217Hz notch)0.0161 \nx fS\nHzAVFLT = 0x2 (500Hz Butterworth tuned for f S = \n16kHz)0.0319 \nx fS\nAVFLT = 0x3 (Elliptical tuned for f S = 8kHz + 217Hz \nnotch)0.0321 \nx fS\nAVFLT = 0x4 (500Hz Butterworth tuned for f S = \n8kHz)0.0632 \nx fS\nAVFLT = 0x5 (f S/240 Butterworth)0.0043 \nx fS\nStopband Cutoff\n(-30dB from Peak)fAHPSBAVFLT = 0x1 (Elliptical tuned for f S = 16kHz + \n217Hz notch)0.0139\nx fS\nHzAVFLT = 0x2 (500Hz Butterworth tuned for f S = \n16kHz)0.0156\nx fS\nAVFLT = 0x3 (Elliptical tuned for f S = 8kHz + 217Hz \nnotch)0.0279\nx fS\nAVFLT = 0x4 (500Hz Butterworth tuned for f S = \n8kHz)0.0312\nx fS\nAVFLT = 0x5 (f S/240 Butterworth)0.0018\nx fS\nDC Attenuation DCATTEN AVFLT ≠ 000 90 dB\nSTEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1 = 0, LRCLK < 50kHz)\nPassband Cutoff fPLPRipple limit cutoff 0.43 x f S\nHz -3dB cutoff 0.48 x f S\n-6.02dB cutoff 0.5 x f S\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP 0.58 x f S Hz\nStopband Attenuation\n(Note 6)f < fSLP 60 dB\nADC STEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1 = 1, LRCLK > 50kHz)\nPassband Cutoff fPLPRipple limit cutoff 0.208 x f SHz-3dB cutoff 0.28 x f S\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP 0.417 x f S Hz\nStopband Attenuation f < fSLP 60 dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  11\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nSTEREO AUDIO MODE DC BLOCKING HIGHPASS FILTER (MODE1 = 1)\nPassband Cutoff\n(-3dB from Peak)fAHPPB AVFLT ≠ 0000.000125\n x fSHz\nDC Attenuation DCAtten AVFLT ≠ 000 90 dB\nMICROPHONE AUTOMATIC GAIN CONTROL\nAGC Hold DurationAGCHLD = 01 50msAGCHLD = 11 400\nAGC Attack TimeAGCATK = 00 2msAGCATK = 11 123\nAGC Release TimeAGCRLS = 000 0.078sAGCRLS = 111 10\nAGC Threshold Level AGCTH = 0x0 to 0xF -3 +18 dB\nAGC Threshold Step Size 1 dB\nAGC Gain (Note 5) 0 20 dB\nADC NOISE GATE\nNG Threshold Level ANTH = 0x3 to 0xF, referred to 0dBFS -64 -16 dB\nNG Attenuation (Note 5) 0 12 dB\nADC-TO-DAC DIGITAL SIDETONE (MODE = 0)\nSidetone Gain Adjust Range AVSTGADVST = 0x01 -0.5dBDVST = 0x1F -60.5\nSidetone Gain Adjust Step \nSize2 dB\nSidetone Path Phase Delay1kHz, 0dB input, highpass filter \ndisabled8kHz 2.2ms16kHz 1.1\nADC-TO-DAC DIGITAL LOOP-THROUGH PATH  \nDynamic Range (Note 4) DRfS = 48kHz, MCLK = 12.288MHz, MODE = 1\n(FIR audio), MIC to HP output, T A = +25NC83 93 dB\nTotal Harmonic Distortion + \nNoiseTHD+Nf = 1kHz, f S = 48kHz, MCLK = 12.288MHz, MODE = \n1 (FIR audio), MIC to HP output81 dB\nDAC LEVEL CONTROL\nDAC Attenuation Range AVDACATTN DV_ = 0xF to 0x0 (Note 5) -15 0 dB\nDAC Attenuation Step Size 1 dB\nDAC Gain Adjust Range AVDACGAIN DV1G = 00 to 11 (Note 5) 0 18 dB\nDAC Gain Adjust Step Size 6 dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  12\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDAC DIGITAL FILTERS\nVOICE MODE IIR LOWPASS FILTER (MODE1 = 0)  \nPassband Cutoff fPLPRipple limit cutoff 0.448 x f SHz-3dB cutoff 0.451 x f S\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP 0.476 x f S Hz\nStopband Attenuation\n(Note 6)f > fSLP 75 dB\nVOICE MODE IIR HIGHPASS FILTER (MODE1 = 0)\nPassband Cutoff\n(-3dB from Peak)fDHPPBDVFLT = 0x1 (Elliptical tuned for f S = 16kHz + \n217Hz notch)0.0161\nx fS\nHzDVFLT = 0x2 (500Hz Butterworth tuned for f S = \n16kHz)0.0312\nx fS\nDVFLT = 0x3 (Elliptical tuned for f S = 8kHz + 217Hz \nnotch)0.0321\nx fS\nDVFLT = 0x4 (500Hz Butterworth tuned for f S = \n8kHz)0.0625\nx fS\nDVFLT = 0x5 (fs/240 Butterworth)0.0042\nx fS\nStopband Cutoff\n(-30dB from Peak)fDHPSBDVFLT = 0x1 (Elliptical tuned for f S = 16kHz + \n217Hz notch)0.0139 x f S\nHzDVFLT = 0x2 (500Hz Butterworth tuned for f S = \n16kHz)0.0156 x f S\nDVFLT = 0x3 (Elliptical tuned for f S = 8kHz + 217Hz \nnotch)0.0279 x f S\nDVFLT = 0x4 (500Hz Butterworth tuned for f S = \n8kHz)0.0312 x f S\nDVFLT = 0x5 (f S/240 Butterworth) 0.0021 x f S\nDC Attenuation DCATTEN DVFLT ≠ 000 85 dB\nSTEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1/DHF2 = 0, LRCLK < 50kHz)\nPassband Cutoff fPLPRipple limit cutoff 0.43 x f S\nHz -3dB cutoff 0.47 x f S\n-6.02dB cutoff 0.5 x f S\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP 0.58 x f S Hz\nStopband Attenuation\n(Note 6)f > fSLP 60 dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  13\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nSTEREO AUDIO MODE FIR LOWPASS FILTER (MODE1 = 1, DHF1/DHF2 = 1 for LRCLK > 50kHz)\nPassband Cutoff fPLPRipple limit cutoff 0.24 x f SHz-3dB cutoff 0.31 x f S\nPassband Ripple f < fPLP -0.1 +0.1 dB\nStopband Cutoff fSLP 0.477 x f S Hz\nStopband Attenuation\n(Note 6)f < fSLP 60 dB\nSTEREO AUDIO MODE DC BLOCKING HIGHPASS FILTER\nPassband Cutoff\n(-3dB from Peak)fDHPPB DVFLT ≠ 000 (DAI1), DCB2 = 1 (DAI2)0.000104\nx fSHz\nDC Attenuation DCATTEN DVFLT ≠ 000 (DAI1), DCB2 = 1 (DAI2) 90 dB\nAUTOMATIC LEVEL CONTROL\nDual Band Lowpass Corner \nFrequencyALCMB = 1 5 kHz\nDual Band Highpass Corner \nFrequencyALCMB = 1 5 kHz\nGain Range 0 12 dB\nLow-Signal Threshold ALCTH = 111 to 001 -48 -12 dBFS\nRelease TimeALCRLS = 101 0.25sALCRLS = 000 8\nPARAMETRIC EQUALIZER\nNumber of Bands 5 Bands\nPer Band Gain Range -12 +12 dB\nPreattenuator Gain Range (Note 5) -15 0 dB\nPreattenuator Step Size 1 dB\nDAC TO RECEIVER AMPLIFIER PATH\nDynamic Range DR fS = 48kHz, f = 1kHz (Note 4) 96 dB\nOutput Offset Voltage VOS AVREC_  = -62dB, T A = +25NC, WLP package only ±0.5±4 mV\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, P OUT = 15mW, R REC = 32I -70 -63 dB\nPower-Supply Rejection Ratio PSRRVSPKLVDD  = 2.8V to 5.5V,  T A = +25NC 64 75\ndBf = 217Hz, V RIPPLE  = 200mV P-P 80\nf = 1kHz, V RIPPLE  = 200mV P-P 80\nf = 10kHz, V RIPPLE  = 200mV P-P 77\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  14\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nClick-and-Pop Level KCPPeak voltage, A-weighted, 32 \nsamples per second, AV REC = \n0dBInto shutdown -68\ndBV\nOut of shutdown -72\nLINE INPUT TO RECEIVER AMPLIFIER PATH\nDynamic Range (Note 4) DR Referenced to full-scale output level 94 dB\nTotal Harmonic Distortion + \nNoiseTHD+N -64 dB\nClick-and-Pop Level KCPPeak voltage, A-weighted, 32 \nsamples per second, AV REC = \n0dBInto shutdown -51\ndBV\nOut of shutdown -49\nRECEIVER AMPLIFIER\nOutput Power POUT RREC = 32I, f = 1kHz, THD = 1% 92 mW\nFull-Scale Output (Note 7) 1 VRMS\nVolume Control (Note 5) AVRECRECVOL = 0x00 -62dBRECVOL = 0x1F 8\nVolume Control Step Size+8dB to +6dB 0.5\ndB+6dB to +0dB 1\n0dB to -14dB 2\n-14dB to -38dB 3\n-38dB to -62dB 4\nMute Attenuation f = 1kHz 88 dB\nCapacitive Drive Capability No sustained oscillationsRREC = 32I 500pFRREC = J 100\nDAC TO LINE OUT AMPLIFIER PATH\nDynamic Range (Note 4) DR fS = 48kHz, f = 1kHz 83 96 dB\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, R L = 1kI -78 -72 dB\nLINE INPUT TO LINE OUT AMPLIFIER PATH\nDynamic Range (Note 4) DR Referenced to full-scale output level 92 dB\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, R L = 10kI 76 dB\nFull-Scale Output (Note 7) 2 VP-P\nMute Attenuation f = 1kHz 85 dB\nOutput Offset Voltage VOS AVREC_  = -62dB, TQFN package only Q0.5Q4 mV\nCapacitive Drive Capability No sustained oscillations, R L = 1kI 500 pF\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  15\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDAC TO SPEAKER AMPLIFIER PATH\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, P OUT = 200mW, Z SPK = 8I + 68FH -68 dB\nCrosstalkSPKL to SPKR and SPKR to SPKL,\nPOUT = 640mW, f = 1kHz-88 dB\nOutput Noise 53 FVRMS\nClick-and-Pop Level KCPPeak voltage, A-weighted,\n32 samples per second,\nAVSPK_  = 0dBInto shutdown 65\ndBV\nOut of shutdown 66\nMIC INPUT TO SPEAKER AMPLIFIER PATH\nDynamic Range (Note 4) DR Referenced to full-scale output level, AV SPK_ = 0dB 82 dB\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, P OUT = 200mW, R L = 8I + 68FH 71 dB\nClick-and-Pop Level KCPPeak voltage, A-weighted, 32 \nsamples per second, AV SPK_  = \n0dBInto shutdown 55\ndBV\nOut of shutdown 52\nSPEAKER AMPLIFIER\nOutput Power POUTf = 1kHz,  \nTHD = 10%,  \nZSPK = 4I + \n33FHVSPKLVDD  = VSPKRVDD  = 5.0V 2950\nmWVSPKLVDD  = VSPKRVDD  = 4.2V 2060\nVSPKLVDD  = VSPKRVDD  = 3.7V 1570\nVSPKLVDD  = VSPKRVDD  = 3.0V 1000\nf = 1kHz,  \nTHD = 1%,  \nZSPK = 4I + \n33FHVSPKLVDD  = VSPKRVDD  = 5.0V 2320\nVSPKLVDD  = VSPKRVDD  = 4.2V 1620\nVSPKLVDD  = VSPKRVDD  = 3.7V 1240\nVSPKLVDD  = VSPKRVDD  = 3.0V 785\nf = 1kHz,  \nTHD = 10%,  \nZSPK = 8I + \n68FHVSPKLVDD  = VSPKRVDD  = 5.0V 1730\nVSPKLVDD  = VSPKRVDD  = 4.2V 1210\nVSPKLVDD  = VSPKRVDD  = 3.7V 930\nVSPKLVDD  = VSPKRVDD  = 3.0V 600\nf = 1kHz,  \nTHD = 1%,  \nZSPK = 8I + \n68FHVSPKLVDD  = VSPKRVDD  = 5.0V 1365\nVSPKLVDD  = VSPKRVDD  = 4.2V 955\nVSPKLVDD  = VSPKRVDD  = 3.7V 735\nVSPKLVDD  = VSPKRVDD  = 3.0V 475\nFull-Scale Output (Note 7) 2 VRMS\nVolume Control AVSPK_ (Note 5)SPVOLL/SPVOLR = 0x00 -62dBSPVOLL/SPVOLR = 0x1F +8\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  16\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nVolume Control Step Size+8dB to +6dB 0.5\ndB+6dB to +0dB 1\n0dB to -14dB 2\n-14dB to -38dB 3\n-38dB to -64dB 4\nMute Attenuation f = 1kHz 86 dB\nOutput Offset Voltage VOS AVSPK_  = -61dB, T A = +25NC Q0.5Q3 mV\nEXCURSION LIMITER\nUpper Corner Frequency \nRangeDHPUCF = 001 to 100 400 1000 Hz\nLower Corner Frequency DHPLCF = 01 to 10 400 Hz\nBiquad Minimum Corner \nFrequencyDHPUCF = 000 (fixed mode) 100\nHzDHPUCF = 001 200\nDHPUCF = 010 300\nDHPUCF = 011 400\nDHPUCF = 100 500\nThreshold VoltageZSPK = 8I + 68FH, \nVSPKLVDD  = VSPKRVDD  = \n5.5V, AV SPK_  = 8dBDHPTH = 000 0.34\nVP\nDHPTH = 111 0.95\nRelease TimeALCRLS = 101 0.25sALCRLS = 000 4\nPOWER LIMITER\nAttenuation -64 dB\nThresholdZSPK = 8I + 68FH, \nVSPKLVDD  = VSPKRVDD  = \n5.5V, AV SPK_  = 8dBPWRTH = 0x1 0.08\nW\nPWRTH = 0xF 1.23\nTime Constant 1 tPWR1PWRT1 = 0x1 0.5sPWRT1 = 0xF 8.7\nTime Constant 2 tPWR2PWRT2 = 0x1 to 0xF 0.5minPWRT2 = 0xF 8.7\nWeighting Factor kPWR PWRK = 000 to 111 12.5 100 %\nDISTORTION LIMITER  \nDistortion LimitTHDCLP = 0x1 < 1%THDCLP = 0xF 24\nRelease Time ConstantTHDT1 = 000 0.76sTHDT1 = 111 6.2\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  17\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDAC TO HEADPHONE AMPLIFIER PATH\nDynamic Range (Note 4) DR fS = 48kHzMaster or slave mode 101\ndBSlave mode 97\nLow power mode,  \nTA = +25NC95 97\nTotal Harmonic Distortion + \nNoiseTHD+N f = 1kHz, P OUT = 20mWRHP = 16I -84 -64dBRHP = 32I -85\nCrosstalk  HPL to HPR and HPR to HPL, P OUT = 5mW,\nf = 1kHz, R HP = 32I-92 dB\nPower-Supply Rejection Ratio PSRRVAVDD  = VPVDD  = 1.65V to 2.0V 46 54\ndBf = 217Hz, V RIPPLE  = 200mV P-P,\nAVHP_ = 0dB72\nf = 1kHz, V RIPPLE  = 200mV P-P,\nAVHP_ = 0dB63\nf = 10kHz, V RIPPLE  = 200mV P-P,\nAVHP_ = 0dB43\nDAC Path Phase Delay1kHz, 0dB input, highpass \nfilter disabled measured \nfrom digital input to analog \noutputMODE = 0 (voice) 8kHz 2.2\nmsMODE = 0 (voice) \n16kHz1.1\nMODE = 1 (music) \n8kHz4.5\nMODE = 1 (music) \n48kHz0.76\nGain Error 1 5 %\nChannel Gain Mismatch 1 %\nClick-and-Pop Level KCPPeak voltage, A-weighted,\n32 samples per second,\nAVHP_ = 0dBInto shutdown -62\ndBV\nOut of shutdown -63\nLINE INPUT TO HEADPHONE AMPLIFIER PATH  \nTotal Harmonic Distortion + \nNoiseTHD+N VIN = 1V P-P, f =1kHz, R HP = 32I 81 dB\nDynamic Range (Note 4) 92.5 dB\nClick-and-Pop Level KCPPeak voltage, A-weighted,\n32 samples per second,\nAVHP_ = 0dBInto shutdown -62\ndBV\nOut of shutdown -63\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  18\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nHEADPHONE AMPLIFIER\nOutput Power POUT f = 1kHz, THD = 1%RHP = 32I 30mWRHP = 16I 38\nPositive Charge-Pump Output \nVoltageHPVDDVOUT ≤ VPVDD  x 0.2V, R HP = J PVDD/2VVOUT > VPVDD  x 0.2V, R HP = J PVDD\nNegative Charge-Pump \nOutput VoltageHPVSSVOUT ≤ VPVDD  x 0.2V, R HP = J -PVDD/2VVOUT > VPVDD  x 0.2V, R HP = J -PVDD\nOutput Voltage Threshold \n(Output Voltage at which \nthe Charge Pump Switches \nModes; VOUT Rising; \nTransition from Split to Invert \nMode) VTH RL = JQPVDD\nx 0.2V\nFull-Scale Output (Note 7) 1 VRMS\nVolume Control AVHP_ (Note 5)HPVOL_ = 0x00 -67dBHPVOL_ = 0x1F +3\nVolume Control Step Size+3dB to +1dB 0.5\ndB+1dB to -5dB 1\n-5dB to -19dB 2\n-19dB to -43dB 3\n-43dB to -67dB 4\nMute Attenuation f = 1kHz 100 dB\nOutput Offset Voltage VOS AVHP_ = -67dB TA = +25NC Q0.1Q1mVTA = TMIN to T MAX Q3\nCapacitive Drive Capability No sustained oscillationsRHP = 32I 500pFRHP = J 100\nSPEAKER BYPASS SWITCH\nOn-Resistance RONISPKL_  = 100mA, SPKBYP = 1,\nVRXIN_  = [0V, V SPKLVDD ]2.8 I\nTotal Harmonic Distortion + \nNoiseTHD+NVIN = 2V P-P, VCM = VSPKLVDD /2, \nZSPK = 8I + 68FH, f = 1kHz, \nSPKBYP = 1RS = 10I 60\ndB\nRS = 0I 60\nOff-IsolationVIN = 2V P-P, VCM = VSPKLVDD /2, \nZSPK = 8I + 68FH, f = 1kHz96 dB\nOff-Leakage CurrentVRXIN_  = [0V, V SPKLVDD ],\nVSPKL_  = [V SPKLVDD , 0V]-20 +20 FA\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  19\nMaxim IntegratedELECTRICAL CHARACTERISTICS (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out loads (R LOUT ) connected from LOUTL or LOUTR to SPKLGND. R LOAD  = R HP = J, RREC = J, ZSPK = J, CREF = \n2.2FF, CMICBIAS  = C REG = 1FF, CC1N-C1P  = 1FF, CHPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = \n0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, AV ADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_  = 0dB, MCLK \n= 12.288MHz, LRCLK = 48kHz, MAS = 0. T A = TMIN to TMAX, unless otherwise noted. Typical values are at T A = +25NC.) (Note 1)\nDIGITAL INPUT/OUTPUT CHARACTERISTICS\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nMCLK\nInput High Voltage VIH 1.2 V\nInput Low Voltage VIL 0.6 V\nInput Leakage Current IIH, IIL VDVDD  = 2.0V, V IN = 0V, 5.5V; T A = +25°C -1 +1 FA\nInput Capacitance 10 pFPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nRECEIVER BYPASS SWITCH\nOn-Resistance RONIRECP  = 100mA, RECBYP = 1, V RECN  = [0V, \nVSPKLVDD ]2 I\nTotal Harmonic Distortion + \nNoiseTHD+NVIN = 2V P-P, VCM = VSPKLVDD /2, Z SPK = 8I + \n68FH, f = 1kHz, RECBYP = 1, R S = 0I60 %\nOff-IsolationVIN = 2V P-P, VCM = VSPKLVDD /2, Z SPK = 8I + \n68FH, f = 1kHz84 dB\nOff-Leakage CurrentVRECP  = [0V, V SPKLVDD ], VRECN  =\n[VSPKLVDD , 0V]-15 +15 FA\nJACK DETECTION\nJACKSNS High Threshold VTH1MICBIAS enabled0.92 x\nVMICBIAS0.95 x\nVMICBIAS0.98 x\nVMICBIASV\nMICBIAS disabled0.92 x \nVSPKLVDD0.95 x \nVSPKLVDD0.98 x \nVSPKLVD D\nJACKSNS Low Threshold VTH2MICBIAS enabled0.06 x \nVMICBIAS0.10 x \nVMICBIAS0.17 x \nVMICBIASV\nMICBIAS disabled0.06 x \nVSPKLVDD0.10 x \nVSPKLVDD0.17 x \nVSPKLVD D\nJACKSNS Sense Voltage MICBIAS disabled, JDWK = 1 3.65 3.7\nJACKSNS Sense Resistance RSENSE MICBIAS disabled, JDWK = 0 1.6 2.4 2.9 kI\nJACKSNS Weak Pullup Current IWPU MICBIAS disabled, JDWK = 1 2 5 9.5 FA\nJACKSNS Deglitch Period tGLITCHJDEB = 00 25msJDEB = 11 200\nBATTERY ADC\nInput Voltage Range 2.6 5.6 V\nLSB Size 0.1 V\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  20\nMaxim IntegratedDIGITAL INPUT/OUTPUT CHARACTERISTICS  (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nSDINS1, BCLKS1, LRCLKS1—INPUT\nInput High Voltage VIH0.7 x \nDVDDS1V\nInput Low Voltage VIL0.29 x \nDVDDS1V\nInput Hysteresis 200 mV\nInput Leakage Current IIH, IIL VDVDDS1  = 3.6V, V IN = 0V, 3.6V; T A = +25°C -1 +1 FA\nInput Capacitance 10 pF\nBCLKS1, LRCLKS1, SDOUTS1—OUTPUT\nOutput Low Voltage VOL VDVDDS1  = 1.65V, I OL = 3mA 0.4 V\nOutput High Voltage VOH VDVDDS1  = 1.65V, I OH = 3mA DVDDS1 \n- 0.4V\nInput Leakage Current IIH, IILVDVDD  = 2.0V, V IN = 0V, 5.5V; T A = +25°C, \nhigh-impedance state-1 +1 FA\nSDINS2, BCLKS2, LRCLKS2—INPUT\nInput High Voltage VIH0.7 x \nDVDDS2V\nInput Low Voltage VIL0.29 x \nDVDDS2V\nInput Hysteresis 200 mV\nInput Leakage Current IIH, IIL VDVDDS2  = 3.6V, V IN = 0V, 3.6V; T A = +25°C -1 +1 FA\nInput Capacitance 10 pF\nBCLKS2, LRCLKS2, SDOUTS2—OUTPUT\nOutput Low Voltage VOL VDVDDS2  = 1.65V, I OL = 3mA 0.4 V\nOutput High Voltage VOH VDVDDS2  = 1.65V, I OH = 3mADVDDS2 \n- 0.4V\nInput Leakage Current IIH, IILVDVDD  = 2.0V, V IN = 0V, 5.5V; T A = +25NC, \nhigh-impedance state-1 +1 FA\nSDA, SCL—INPUT\nInput High Voltage VIH0.7 x \nDVDDV\nInput Low Voltage VIL0.3 x \nDVDDV\nInput Hysteresis 210 mV\nInput Leakage Current IIH, IIL VDVDD  = 2.0V, V IN = 0V, 5.5V; T A = +25NC -1 +1 FA\nInput Capacitance 10 pF\nSDA, IRQ—OUTPUT\nOutput High Current IOH VOUT = 5.5V, T A = +25°C 1 mA\nOutput Low Voltage VOL VDVDD  = 1.65V, I OL = 3mA0.2 x \nDVDDV\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  21\nMaxim IntegratedDIGITAL INPUT/OUTPUT CHARACTERISTICS  (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nINPUT CLOCK CHARACTERISTICS\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nMCLK Input Frequency fMCLK 10 60 MHz\nMCLK Input Duty CyclePSCLK = 01 40 50 60%PSCLK = 10 or 11 30 70\nMaximum MCLK Input Jitter 100 psRMS\nLRCLK Sample Rate (Note 8)DHF_ = 0 8 48kHzDHF_ = 1 48 96\nDAI1 LRCLK Average Frequency \nError (Note 9)FREQ1 = 0x8 to 0xF 0 0%FREQ1 = 0x0 -0.025 +0.025\nDAI2 LRCLK Average Frequency \nError (Note 9)-0.025 +0.025 %\nPLL Lock TimeRapid lock mode 2 7msNonrapid lock mode 12 25\nMaximum LRCLK Jitter to Maintain \nPLL Lock100 ns\nSoft-Start/Stop Time 10 msPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDIGMICDATA—INPUT\nInput High Voltage VIH0.65 x \nDVDDV\nInput Low Voltage VIL0.35 x \nDVDDV\nInput Hysteresis 125 mV\nInput Leakage Current IIH, IIL VDVDD  = 2.0V, V IN = 0V, 2.0V; T A = +25°C -25 +25 FA\nInput Capacitance 10 pF\nDIGMICCLK—OUTPUT\nOutput Low Voltage VOL VDVDD  = 1.65V, I OL = 1mA 0.4 V\nOutput High Voltage VOH VDVDD  = 1.65V, I OH = 1mADVDD - \n0.4V\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  22\nMaxim IntegratedAUDIO INTERFACE TIMING CHARACTERISTICS\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nFigure 1. Non-TDM Audio Interface Timing Diagrams (TDM_ = 0)PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nBCLK Cycle Time tBCLK Slave mode 90 ns\nBCLK High Time tBCLKH Slave mode 20 ns\nBCLK Low Time tBCLKL Slave mode 20 ns\nBCLK or LRCLK Rise and Fall Time tR, tF Master mode, C L = 15pF 5 ns\nSDIN to BCLK Setup Time tSETUP 20 ns\nLRCLK to BCLK Setup Time tSYNCSET Slave mode 20 ns\nSDIN to BCLK Hold Time tHOLD 20 ns\nLRCLK to BCLK Hold Time tSYNCHOLD Slave mode 20 ns\nMinimum Delay Time from LSB \nBCLK Falling Edge to  \nHigh-Impedance StatetHIZOUT Master mode, TDM_ = 1 42 ns\nLRCLK Rising Edge to SDOUT \nMSB DelaytSYNCTX CL = 30pF, TDM_ = 1, FSW_ = 1 50 ns\nBCLK to SDOUT Delay tCLKTX CL = 30pFTDM_ = 1, BCLK rising edge 50nsTDM_ = 0 50\nDelay Time from BCLK to LRCLK tCLKSYNCMaster \nmodeTDM_ = 1 -15 +15\nnsTDM_ = 00.8 x \ntBCLKL\nDelay Time from LRCLK to BCLK \nAfter LSBtENDSYNCMaster \nmodeTDM_ = 1, FSW_ = 1 20 ns\ntR\ntCLKTX\ntSETUP tHOLDtBCLK\ntBCLKH tBCLKL\nMSB LSBLSBBCLK\n(OUTPUT)\nLRCLK\n(OUTPUT)\nSDOUT\n(OUTPUT)\nSDIN\n(INPUT)BCLK\n(INPUT)\nLRCLK\n(INPUT)\nSDOUT\n(OUTPUT)\nSDIN\n(INPUT)\nMASTER MODEtSETUP tHOLD\nMSBMSB\nLSBLSB HI-Z\nSLAVE MODEHI-Z MSBtCLKSYNCtF\ntHIZOUT tCLKTXtSYNCSET\ntHIZOUT\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  23\nMaxim IntegratedDIGITAL MICROPHONE TIMING CHARACTERSTICS\n(VAVDD  = V HPVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)Figure 2. TDM Audio Interface Timing Diagram (TDM_ = 1, FSW_ = 0)\nFigure 3. TDM Audio Interface Timing Diagram (TDM_ = 1, FSW_ = 1)\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nDIGMICCLK Frequency fMICCLKMICCLK = 00 PCLK/8\nMHzMICCLK = 01 PCLK/6\nMICCLK = 1064 x \nfLRCLK\nDIGMICDATA to DIGMICCLK\nSetup TimetSU,MIC Either clock edge 20 ns\nDIGMICDATA to DIGMICCLK\nHold TimetHD,MIC Either clock edge 0 nsLRCLK (OUTPUT)BCLK (OUTPUT)\nSDOUT (OUTPUT)\nSDIN (INPUT)tCLKTXtHIZOUT\nHI-Z LSB\ntHOLD tSETUP\nLSBMSB\nMSBtCLKSYNCtR tF\nLRCLK (INPUT)BCLK (INPUT)\nSDOUT (OUTPUT)\nSDIN (INPUT)tCLKTXtHIZOUT\nHI-Z LSB\ntHOLD tSETUP\nLSBtSYNCHOLD\nMSB\nMSBtBCLKH tBCLKLtBCLK\ntSYNCSET\nMASTER MODE SLAVE MODEtCLKSYNC\ntBCLKH tBCLKL\ntCLKSYNCtR tF\nLRCLK  (OUT PUT)BCLK (OUT PUT)\nSDOUT (OUT PUT)\nSDIN (INPUT)\nMASTER MODEHI-Z LSB MSBtSYNCTXtENDSYNC\nLSB MSB\nSLAV E MODEHI-Z LSB\nLSBMSB\nMSBtCLKTXtHIZOUT\ntHOLD tSETUP tHOLD tSETUPLRCLK (INPUT)BCLK (INPUT)\nSDOUT (OUTPUT)\nSDIN (INPUT)tBCLK\ntSYNCTX tCLKTXtHIZOUT\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  24\nMaxim IntegratedFigure 4. Digital Microphone Timing Diagram\nI2C TIMING CHARACTERISTICS\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)1/fMICCLK\ntHD,MIC tSU,MIC\ntHD,MIC tSU,MIC\nLEFT RIGHTL EFTR IGHT\nPARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS\nSerial-Clock Frequency fSCLGuaranteed by SCL pulse-width low and \nhigh0 400 kHz\nBus Free Time Between STOP and \nSTART ConditionstBUF 1.3 Fs\nHold Time (Repeated) START \nConditiontHD,STA 0.6 Fs\nSCL Pulse-Width Low tLOW 1.3 Fs\nSCL Pulse-Width High tHIGH 0.6 Fs\nSetup Time for a Repeated START \nConditiontSU,STA 0.6 Fs\nData Hold Time tHD,DAT RPU = 475I, CB = 100pF, 400pF 0 900 ns\nData Setup Time tSU,DAT 100 ns\nSDA and SCL Receiving Rise Time tR (Note 10)20 + \n0.1C B300 ns\nSDA and SCL Receiving Fall Time tF (Note 10)20 + \n0.1C B300 ns\nSDA Transmitting Fall Time tF RPU = 475I, CB = 100pF, 400pF (Note 10)20 + \n0.05C B250 ns\nSetup Time for STOP Condition tSU,STO 0.6 Fs\nBus Capacitance CB Guaranteed by SDA transmitting fall time 400 pF\nPulse Width of Suppressed Spike tSP 0 50 ns\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  25\nMaxim IntegratedNote 1:  The IC is 100% production tested at T A = +25NC. Specifications over temperature limits are guaranteed by design.\nNote 2:  Analog supply current = I AVDD  + IHPVDD . Speaker supply current = I SPKLVDD  + ISPKRVDD . Digital supply current = I DVDD  \n+ IDVDDS1  + IDVDDS2 .\nNote 3:  Clocking all zeros into the DAC.\nNote 4:  Dynamic range measured using the EIAJ method. -60dBFS, 1kHz output signal, A-weighted and normalized to 0dBFS.  \nf = 20Hz to 20kHz.\nNote 5:  Gain measured relative to the 0dB setting.\nNote 6:  The filter specification is accurate only for synchronous clocking modes, where NI is a multiple of 0x1000.\nNote 7:  0dBFS for DAC input. 1V P-P for INA/INB inputs.\nNote 8:  LRCLK may be any rate in the indicated range. Asynchronous or noninteger MCLK/LRCLK ratios may exhibit some full-\nscale performance degradation compared to synchronous integer related MCLK/LRCLK ratios.\nNote 9:  In master-mode operation, the accuracy of the MCLK input proportionally determines the accuracy of the sample clock rate.\nNote 10: CB is in pF.Figure 5. I 2C Interface Timing Diagram\nPower Consumption\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V, MAS = 0.)I2C TIMING CHARACTERISTICS (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V, T A = +25NC, unless otherwise noted.) \n(Note 1)\nSCL SDA \ntR tFtBUF\nSTART\nCONDITIONSTOP\nCONDITIONREPEATED START CONDITION  START CONDITION  tSU,STOtHD,STAtSU,STA\ntHD,DATtSU,DAT   \ntLOW\ntHIGH\ntHD,STAtSP\nMODEIAVDD\n(mA)IPVDD\n(mA)ISPKVDD  + \nISPKLVDD\n(mA)IDVDD\n(mA)IDVDDS1  + \nIDVDDS2\n(mA)POWER\n(mW)DYNAMIC \nRANGE (dB)\nPlayback to Headphone Only\nDAC Playback 48kHz Stereo HP\nDAC ª HP\nLow power mode, 24-bit, music \nfilters, 256Fs1.25 0.47 0.00 1.35 0.01 5.55 97\nDAC Playback 48kHz Stereo HP\nDAC ª HP\nLow power mode, 24-bit, music \nfilters, 256Fs, 0.1mW/channel,\nRHP = 32I1.25 1.81 0.00 1.56 0.01 8.32 97\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  26\nMaxim IntegratedPower Consumption (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V, MAS = 0.)\nMODEIAVDD\n(mA)IPVDD\n(mA)ISPKVDD  + \nISPKLVDD\n(mA)IDVDD\n(mA)IDVDDS1  + \nIDVDDS2\n(mA)POWER\n(mW)DYNAMIC \nRANGE (dB)\nDAC Playback to Headphone\nDAC Playback 48kHz Stereo HP\nDAC ª HP\n24-bit, music filters, 256Fs2.04 1.27 0.00 1.53 0.01 8.72 101\nDAC Playback 48kHz Stereo HP\nDAC ª HP\n24-bit, music filters, 256Fs, 0.1mW/\nchannel, R HP = 32I2.04 2.11 0.00 1.74 0.01 10.63 101\nDAC Playback 44.1kHz Stereo HP\nDAC ª HP\n24-bit, music filters2.03 1.27 0.00 1.41 0.01 8.46 101\nDAC Playback 44.1kHz Stereo HP\nDAC ª HP\nLow power mode, 24-bit, music \nfilters1.25 0.47 0.00 1.25 0.01 5.34 98\nDAC Playback 8kHz Stereo HP\nDAC ª HP\n16-bit, voice filters2.04 1.27 0.00 1.07 0.00 7.89 96\nDAC Playback 8kHz Stereo HP\nDAC ª HP\n16-bit, low power mode, voice filters1.26 0.47 0.00 0.90 0.00 4.72 96\nDAC Playback 8kHz Mono HP\nDAC ª HP\n16-bit, low power mode, voice filters0.77 0.29 0.00 0.79 0.00 3.33 98\nLine Playback Stereo HP\nINA ª HP\nSingle-ended inputs2.40 1.27 0.00 0.02 0.00 6.67 95\nDAC Playback to Class D Speaker\nDAC Playback 48kHz Stereo SPK\nDAC ª SPK\n24-bit, music filters2.31 0.00 6.33 2.14 0.01 31.44 92\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  27\nMaxim IntegratedPower Consumption (continued)\n(VAVDD  = VPVDD  = VDVDD  = VDVDDS1  = VDVDDS2  = 1.8V, V SPKLVDD  = VSPKRVDD  = 3.7V, MAS = 0.)\nMODEIAVDD\n(mA)IPVDD\n(mA)ISPKVDD  + \nISPKLVDD\n(mA)IDVDD\n(mA)IDVDDS1  + \nIDVDDS2\n(mA)POWER\n(mW)DYNAMIC \nRANGE (dB)\nDAC Playback 48kHz Mono SPK\nDAC ª SPK\n24-bit, music filters1.35 0.00 3.23 1.84 0.01 17.69 92\nLine Playback Mono SPK\nINA ª SPKL\nDifferential inputs1.01 0.00 3.24 0.03 0.00 13.83 93\nFull Duplex\nFull-Duplex 8kHz Mono RCV\nMIC1 ª ADC\nDAC ª REC\n16-bit, voice filters6.32 0.00 1.54 1.24 0.01 19.33Record = 93\nPlayback = 94\nFull-Duplex 8kHz Stereo HP\nMIC1/2 ª ADC\nDAC ª HP\n16-bit, mixer, voice filters11.19 1.27 0.48 1.28 0.01 26.43Record = 93\nPlayback = 96\nFull-Duplex 8kHz Stereo HP\nMIC1/2 ª ADC\nDAC ª HP\n16-bit, low power mode, voice filters7.12 0.47 0.48 1.10 0.02 17.44Record = 93\nPlayback = 96\nLine Record\nLine Stereo Record 48kHz\nINA ª ADC\n24-bit, low power, music filters6.19 0.00 0.20 1.31 0.15 14.47 91\nLine Stereo Record 48kHz\nINA ª ADC\nDirect pin input, 24bit, low power, \nmusic filters5.69 0.00 0.20 1.31 0.12 13.53 93\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  28\nMaxim IntegratedTypical Operating Characteristics\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nMicrophone to ADC\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc01\nFREQUENCY (Hz)THD+N RATIO (dB)\n1k 100 10 10k-90-80-70-60-50-40-30-20-100\n-100MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nVIN = 1V P-P\nAVMICPRE_  = 0dB\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc04\nFREQUENCY (Hz)10k 1k 1000\n10 100kTHD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-10\n-100MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nVIN = 1V P-P\nAVMICPRE_  = 0dBTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc02\nFREQUENCY (Hz)10k 1k 1000\n10 100kTHD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-10MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nVIN = 1V P-P\nAVMICPRE_  = 0dB\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc05\nFREQUENCY (Hz)THD+N RATIO (dB)\n1k 100 10 10k-90-80-70-60-50-40-30-20-100\n-100MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nVIN = 0.1V P-P\nAVMICPRE_  = +20dBTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc03\nFREQUENCY (Hz)10k 1k 1000\n10 100kTHD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-10\n-100MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nVIN = 1V P-P\nAVMICPRE_  = 0dB\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc06\nFREQUENCY (Hz)THD+N RATIO (dB)\n1k 100 10 10k-90-80-70-60-50-40-30-20-100\n-100MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nVIN = 0.032V P-P\nAVMICPRE_  = +30dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  29\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nGAIN vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc07\nFREQUENCY (Hz)NORMALIZED GAIN (dB)\n1k 100 10 10k010\nMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODEV\nIN = 1V P-P\nAVMICPRE_  = 0dBMODE = 1\nMODE = 0\n-90-80-70-60-50-40-30-20-10\nFFT, 0dBFS (MIC TO ADC)\nMAX98089 toc10\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n-160-140-120-100-80-60-40-20020\n-180\n0 3 2 1 4MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nAVMICPRE  = 0dBCOMMON-MODE REJECTION\nRATIO vs. FREQUENCY (MIC TO ADC)\nMAX98089 toc08\nFREQUENCY (Hz)90\n10CMRR (dB)\n01020304050607080\n1k 100 10kMCLK = 13MHz\nLRCLK = 8kHzFREQ MODEV\nIN = 1V P-P\nCIN = 1µFAVPRE = 20dB\nAVPRE = 30dB\nAVPRE = 0dB\nFFT, -60dBFS (MIC TO ADC)\nMAX98089 toc11\n-160-140-120-100-80-60-40-200\n-180\nFREQUENCY (Hz)3.5k 3k 2k 2.5k 1k 1.5k 500 04 kAMPLITUDE (dBFS)MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nAVMICPRE_  = 0dBPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (MIC TO ADC)\nMAX98089 toc09\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 10020406080100120\n0\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHzNI MODEAV\nMICPRE  = 0dB\nCIN = 1µF\nVRIPPLE  = 200mV P-PRIPPLE ON SPKLVDD, SPKRVDD \nRIPPLE ON AVDD, DVDD, HPVDD\nFFT, 0dBFS (MIC TO ADC)\nMAX98089 toc12\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n15 10 5-120-100-80-60-40-20020\n-140\n02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nAVMICPRE_  = 0dB\nCIN = 1µF\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  30\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nFFT, -60dBFS (MIC TO ADC)\nMAX98089 toc13AMPLITUDE (dBFS)\n-120-100-80-60-40-200\n-140MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nAVMICPRE  = 0dB\nFREQUENCY (kHz)15 10 5 02 0FFT, 0dBFS (MIC TO ADC)\nMAX98089 toc14\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nAVMICPRE  = 0dB\nCIN = 1µF\nFFT, -60dBFS (MIC TO ADC)\nMAX98089 toc15AMPLITUDE (dBFS)\n-120-100-80-60-40-200\n-140MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nAVMICPRE_  = 0dB\nFREQUENCY (kHz)15 10 5 02 0FFT, 0dBFS (MIC TO ADC)\nMAX98089 toc16\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nAVMICPRE  = 0dB\nCIN = 1µF\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  31\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nFFT, -60dBFS (MIC TO ADC)\nMAX98089 toc17AMPLITUDE (dBFS)\n-120-100-80-60-40-200\n-140MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nAVMICPRE_  = 0dB\nFREQUENCY (kHz)15 10 5 02 0\nSOFTWARE TURN-ON /OFF RESPONSE\n(MIC TO ADC)\nMAX98089 toc19\nSCL\n1V/div\nADC\nOUTPUT0.5V/div\n10ms /div\nADC ENABLE /DISABLE RESPONSE\n(MIC TO ADC)\nMAX98089 toc18\nSCL\n2V/div\nADC\nOUTPUT0.5V/div\n10ms /div\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  32\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nLine to ADC\n10k 1k 100 10 100kTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (LINE TO ADC)\nMAX98089 toc20\nFREQUENCY (Hz)THD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-100\n-100MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nVIN = 1.4V P-P\nAVPGAIN_  = -6dB\nCIN = 1µF\n10k 1k 100 10 100kTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY (LINE TO ADC)\nMAX98089 toc21\nFREQUENCY (Hz)THD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-100\n-100MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nVIN = 1V P-P\nAVPGAIN_  = 0dB\nCIN = 1µFTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE TO ADC)\nMAX98089 toc22\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 1000\n-10\n-20-30\n-40\n-50\n-60-70\n-80\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nVIN = 0.1V P-P\nAVPGAIN_  = +20dB\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE-IN TO ADC)\nMAX98089 toc23\nFREQUENCY (Hz)THD+N (dB)\n10k 1k 1000\n10 100k-90-80-70-60-50-40-30-20-10\n-100MCLK = 12.288MHz\nLRCLK = 48kHz\nVIN = 1V RMS\nEXTERNAL GAIN MODE\nREXT = 56kIPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (LINE TO ADC)\nMAX98089 toc24PSRR (dB)\n20406080100120\n0VRIPPLE  = 200mV P-P\n10k 1k 100 10 100k\nFREQUENCY (Hz)RIPPLE ON SPKLVDD, SPKRVDD \nRIPPLE ON AVDD, DVDD, HPVDD\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  33\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nDigital LoopbackLine-In Pin Direct to ADC\nFFT, 0dBFS (SDINS1 TO SDINS2\nDIGITAL LOOPBACK)\nMAX98089 toc27\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n15 10 5-160-140-120-100-80-60-40-200\n-180\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODETOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE TO ADC PIN DIRECT)\nMAX98089 toc25\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nVIN = 1V P-P\nAVPGAIN_  = 0dB\nCIN = 1µF\nFFT, -60dBFS (SDINS1 TO SDINS2\nDIGITAL LOOPBACK)\nMAX98089 toc28\nFREQUENCY (kHz)AMPLITUDE (dBFS)\n15 10 5-160-140-120-100-80-60-40-200\n-180\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODEPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (LINE TO ADC PIN DIRECT)\nMAX98089 toc26PSRR (dB)\n20406080100120\n0VRIPPLE  = 200mV P-P\n10k 1k 100 10 100k\nFREQUENCY (Hz)RIPPLE ON SPKLVDD, SPKRVDD \nRIPPLE ON AVDD, DVDD, HPVDD\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  34\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nAnalog Loopback\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY\n(LINE TO ADC TO DAC TO HEADPHONE)\nMAX98089 toc29\nFREQUENCY (Hz)10k 1k 1000\n10 100kTHD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-10MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nCIN = 10µF\nPOUT = 0.02W\nPOUT = 0.01WTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. FREQUENCY\n(LINE TO ADC TO DAC TO HEADPHONE)\nMAX98089 toc30\nFREQUENCY (Hz)10k 1k 100 10 100kTHD+N RATIO (dB)0\n-90-80-70-60-50-40-30-20-10MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nCIN = 10µF\nPOUT = 0.02W\nPOUT = 0.01WFFT, 0dBFS\n(LINE TO ADC TO DAC TO HEADPHONE)\nMAX98089 toc31AMPLITUDE (dBV)\n-100-80-60-40-20020\n-120\nFREQUENCY (kHz)18 16 246 10 12 81 4 02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nCIN = 1µF\nFFT, -60dBFS (LINE TO ADC TO DAC\nTO HEADPHONE)\nMAX98089 toc32AMPLITUDE (dBV)\n-120-100-80-60-40-200\n-140\nFREQUENCY (kHz)15 10 5 02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nCIN = 1µFFFT, 0dBFS (LINE TO ADC TO DAC\nTO HEADPHONE)\nMAX98089 toc33\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nCIN = 1µFFFT, -60dBFS (LINE TO ADC TO DAC\nTO HEADPHONE)\nMAX98089 toc34AMPLITUDE (dBV)\n-120-100-80-60-40-200\n-140\nFREQUENCY (kHz)15 10 5 02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nCIN = 1µF\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  35\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nDAC to Receiver\nTOTAL HARMONIC DISTORTION\nvs. OUTPUT POWER (DAC TO RECEIVER)\nMAX98089 toc35\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.10 0.08 0.06 0.04 0.02-80-70-60-50-40-30-20-100\n-90\n0 0.12MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32I\nAVREC = +8dB\nf = 3000Hzf = 1000Hz\nf = 100HzTOTAL HARMONIC DISTORTION\nvs. FREQUENCY (DAC TO RECEIVER)\nMAX98089 toc36\nFREQUENCY (Hz)THD+N RATIO (dB)\n1k 100-80-70-60-50-40-30-20-100\n-90\n10 10kMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32I\nAVREC = +8dB\nPOUT = 0.025W\nPOUT = 0.05WOUTPUT POWER vs. SUPPLY VOLTAGE\n(DAC TO RECEIVER)\nMAX98089 toc37\nSUPPLY VOLTAGE (V)OUTPUT POWER PER CHANNEL (mW)\n5.0 4.5 4.0 3.5 3.080100120140160180200\n60\n2.5 5.5MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32I\nAVREC = +8dBTHD+N = 10%\nTHD+N = 1%\nGAIN vs. FREQUENCY\n(DAC TO RECEIVER)\nMAX98089 toc38NORMALIZED GAIN (dB)\n-4-3-2-1012345\n-5\nFREQUENCY (Hz)10k 1k 100 10MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32IPOWER CONSUMPTION vs. OUTPUT\nPOWER (DAC TO RECEIVER)\nMAX98089 toc39\nOUTPUT POWER PER CHANNEL (mW)POWER CONSUMPTION (mW)\n120 80 100 60 40 2050100150200250\n0\n0 140MCLK = 13MHzLRCLK = 8kHz\nFREQ MODE\nAV\nREC = +8dB\nRREC = 32IPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (DAC TO RECEIVER)\nMAX98089 toc40\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 100120\n100\n0\n10 100kVRIPPLE  = 200mV P-P\n20406080\nRIPPLE ON AVDD, DVDD, HPVDDRIPPLE ON SPKLVDD, SPKRVDD\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  36\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nSOFTWARE TURN-ON/OFF RESPONSE\n(DAC TO RECEIVER, VSEN = 0)\nMAX98089 toc41\nSCL\n2V/div\nRECEIVER\nOUTPUT0.5V/div\n10ms/div\nSOFTWARE TURN-ON/OFF RESPONSE\n(DAC TO RECEIVER, VSEN = 1)\nMAX98089 toc42\nSCL\n1V/div\nRECEIVER\nOUTPUT1V/div\n10ms/div\nFFT, 0dBFS (DAC TO RECEIVER)AMPLITUDE (dBV)20\n-140\nMAX98089 toc43\nFREQUENCY (kHz)15 10 5 02 0-120-100-80-60-40-200MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32IFFT, -60dBFS (DAC TO RECEIVER)\nMAX98089 toc44AMPLITUDE (dBV)\n-120-100-80-60-40-200\n-140\nFREQUENCY (kHz)15 10 5 02 0MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRREC = 32I\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  37\nMaxim IntegratedLine to ReceiverTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nTOTAL HARMONIC DISTORTION\nPLUS NOISE vs. OUTPUT POWER\n(LINE TO RECEIVER)\nMAX98089 toc45\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.08 0.06 0.04 0.020\n-70\n0 0.10-60-50-40-30-20-10RREC = 32I\nAVREC = +8dB\nCIN = 1µF\nf = 6000Hz\nf = 1000Hzf = 100HzTOTAL HARMONIC DISTORTION\nPLUS NOISE vs. FREQUENCY\n(LINE TO RECEIVER)\nMAX98089 toc46\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kRREC = 32I\nAVREC = +8dB\nCIN = 1µF\nPOUT = 0.025W\nPOUT = 0.05W\nGAIN vs. FREQUENCY\n(LINE TO RECEIVER)\nMAX98089 toc47\nFREQUENCY (Hz)10k 1k 1005\n10 100kNORMALIZED GAIN (dB)\n-4-3-2-101234\n-5RREC = 32I\nCIN = 1µF\n20406080100POWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (LINE TO RECEIVER)\nMAX98089 toc48\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 100120\n0\n10 100kVRIPPLE  = 200mV P-P\nRIPPLE ON AVDD, DVDD, HPVDDRIPPLE ON SPKLVDD, SPKRVDD\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  38\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nDAC-to-Line Output\nLine-to-Line OutputINBAND OUTPUT SPECTRUM,\n0dBFS (DAC TO LINE)\nMAX98089 toc49\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-20020\n-140\n02 0MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRLOAD = 10kI\nFREQUENCY (kHz)18 16 2 4 6 10 12 8 14 02 0INBAND OUTPUT SPECTRUM,\n-60dBFS (DAC TO LINE)\nMAX98089 toc50AMPLITUDE (dBV)\n-120-100-80-60-40-200\n-140MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRLINE = 10kI\nTOTAL HARMONIC DISTORTION PLUS\nNOISE vs. OUTPUT LEVEL\n(LINE-IN TO LINE-OUT)\nMAX98089 toc51\nOUTPUT LEVEL (V RMS)THD+N (dB)\n1.2 1.0 0.6 0.8 0.4 0.2-80-70-60-50-40-30-20-100\n-90\n0 1.4RLOAD  = 10kI\nf = 6kHz\nf = 1kHz f = 100HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE-IN TO LINE-OUT)\nMAX98089 toc53\nFREQUENCY (Hz)THD+N (dB)\n10k 1k 100-90-80-70-60-50-40-30-20-100\n-100\n10 100kVIN = 1V RMS\nRLINE = 10kI\nEXTERNAL GAIN MODE\nREXT = 56kITOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE IN TO LINE OUT)\nMAX98089 toc52\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kVOUT = 0.2V RMSVOUT = 0.8V RMSRLINE = 10kI\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  39\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nDAC to Speaker\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc54\nOUTPUT POWER (W)THD+N RATIO (dB)\n1.2 1.0 0.6 0.8 0.4 0.2-80-70-60-50-40-30-20-100\n-90\n0 1.4VSPK_VDD  = 4.2V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 8I + 68µH\nAVSPK_  = +8dB\nf = 100Hzf = 1000Hzf = 6000HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc55\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.8 0.6 0.4 0.2-80-70-60-50-40-30-20-100\n-90\n0 1.0VSPK_VDD  = 3.7V\nMCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSP_ = 8I + 68µH\nAVSPK_  = +8dB\nf = 6000Hz\nf = 1000Hz\nf = 100Hz\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc56\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.7 0.6 0.1 0.2 0.3 0.4 0.5-70-60-50-40-30-20-100\n-80\n0 0.8VSPK_VDD  = 3.0V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK = 8I + 33µH\nAVSPK = +8dB\nf = 6000Hz\nf = 1000Hz\nf = 100HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc57a\nOUTPUT POWER (W)THD+N RATIO (dB)\n3.0 2.5 1.5 2.0 1.0 0.5-80-70-60-50-40-30-20-100\n-90\n0 3.5VSPK_VDD  = 5.0V\nMCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 4I + 33µH\nAVSPK_VOL  = +8dB\nTQFN PACKAGE\nf = 100Hz f = 1000Hzf = 6000HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc57b\nOUTPUT POWER (W)THD+N RATIO (dB)\n3.0 2.5 1.5 2.0 1.0 0.5-80-70-60-50-40-30-20-100\n-90\n0 3.5VSPK_VDD  = 5.0V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 4I + 33µH\nAVSPK_VOL  = +8dB\nWLP PACKAGE\nf = 100Hzf = 1000Hzf = 6000Hz\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  40\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc58\nOUTPUT POWER (W)THD+N RATIO (dB)\n1.5 2.0 1.0 0.5-80-70-60-50-40-30-20-100\n-90\n0VSPK_VDD  = 4.2V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 4I + 33µH\nAVSPK_VOL  = +8dB\nf = 100Hz f = 1000Hzf = 6000Hz\n2.5\nMAX98089 toc59\nOUTPUT POWER (W)1.8 1.6 1.2 1.4 0.4 0.6 0.8 1.0 0.20 2.0TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)THD+N RATIO (dB)\n-80-70-60-50-40-30-20-10\n-900\nVSPK_VDD  = 3.7V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 4I + 33µH\nAVSPK_VOL  = +8dB\nf = 100Hz f = 1000Hzf = 6000HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO SPEAKER)\nMAX98089 toc60\nOUTPUT POWER (W)1.0 0.8 0.2 0.4 0.6 0 1.2VSPK_VDD  = 3.0V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSP_ = 4I + 33µH\nAVSPK_  = +8dB\nf = 6000Hz\nf = 1000Hz\nf = 100HzTHD+N RATIO (dB)\n-80-70-60-50-40-30-20-10\n-900\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc61\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k-80-70-60-50-40-30-20-100\n-90\n100 100kVSPK_VDD  = 4.2V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSP_ = 8I + 68µH\nAVSPK_  = +8dB\nPOUT = 0.25W\nPOUT = 0.55WTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc62\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k-80-70-60-50-40-30-20-100\n-90\n100 100kVSPK_VDD  = 3.7V\nMCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 8I + 68µH\nAVSPK_  = +8dB\nPOUT = 0.55W\nPOUT = 0.25WTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc63\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k-70-60-50-40-30-20-100\n-80\n100 100kVSPK_VDD  = 4.2V\nMCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 4I + 33µH\nAVSPK_  = +8dB\nPOUT = 0.55W\nPOUT = 0.25W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  41\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nFREQUENCY (Hz)10k 1k 100 10 100kTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc64THD+N RATIO (dB)\n-80-70-60-50-40-30-20-100\n-90MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 4I + 33µH\nAVSPK_  = +8dB\nPOUT = 0.25W\nPOUT = 0.55WOUTPUT POWER vs. SUPPLY VOLTAGE \n(DAC TO SPEAKER)\nMAX98089 toc65a\nSUPPLY VOLTAGE (V)OUTPUT POWER PER CHANNEL (mW)\n5.0 4.5 4.0 3.5 3.05001000150020002500\n0\n2.5 5.5MCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 8I + 68µH\nAVSPK_  = +8dB\nTQFN PACKAGE\nTHD+N = 10%\nTHD+N = 1%\nOUTPUT POWER vs. SUPPLY VOLTAGE \n(DAC TO SPEAKER)\nMAX98089 toc66\nSUPPLY VOLTAGE (V)OUTPUT POWER PER CHANNEL (mW)\n5.0 4.5 3.0 3.5 4.05001000150020002500300035004000\n0\n2.5 5.5MCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 4I + 33µH\nAVSPK_  = +8dB\nTQFN PACKAGETHD+N = 10%\nTHD+N = 1%OUTPUT POWER vs. SUPPLY VOLTAGE \n(DAC TO SPEAKER)\nMAX98089 toc65b\nSUPPLY VOLTAGE (V)OUTPUT POWER PER CHANNEL (mW)\n5.0 4.5 4.0 3.5 3.05001000150020002500\n0\n2.5 5.5MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 8I + 68µH\nAVSPK_  = +8dB\nWLP PACKAGE\nTHD+N = 10%\nTHD+N = 1%OUTPUT POWER vs. SUPPLY VOLTAGE \n(DAC TO SPEAKER)\nMAX98089 toc67\nSUPPLY VOLTAGE (V)OUTPUT POWER PER CHANNEL (mW)\n5.0 4.5 3.0 3.5 4.05001000150020002500300035004000\n0\n2.5 5.5MCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nZ\nSPK_  = 4I + 33µH\nAVSPK_  = +8dB\nWLP PACKAGETHD+N = 10%\nTHD+N = 1%\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  42\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nFREQUENCY (Hz)10k 1k 100 10 100kGAIN vs. FREQUENCY\n(DAC TO SPEAKER)\nMAX98089 toc68NORMALIZED GAIN (dB)\n-4-3-2-1012345\n-5MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 8I + 68µHEFFICIENCY vs. OUTPUT\nPOWER (DAC TO SPEAKER)\nMAX98089 toc69\nOUTPUT POWER PER CHANNEL (W)EFFICIENCY (%)\n1.5 1.0 0.5102030405060708090100\n0\n0 2.0VSPK_VDD  = 4.2V\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nAVSKP_  = +8dBZSPK = 4I + 33µHZSPK = 8I + 68µH\n1800 1400 600 1000 200\nOUTPUT POWER PER CHANNEL (mW)EFFICIENCY (%)EFFICIENCY vs. OUTPUT\nPOWER (DAC TO SPEAKER)\nMAX98089 toc70\n102030405060758090100\n0VSPK_VDD  = 4.2V\nMCLK = 12.288MHz\nLRCLK = 48kHzNI MODEAV\nSKP_  = +8dBZSPK = 4I + 33µHZSPK = 8I + 68µH\n1600 1200 400 800 0 2000\nOUTPUT POWER PER CHANNEL (mW)EFFICIENCY (%)\n1400 1200 800 1000 400 600 200 0 1600EFFICIENCY vs. OUTPUT POWER\n(DAC TO SPEAKER)\nMAX98089 toc71\n102030405060708090100\n0ZSPK = 8I + 68uH\nZSPK = 4I + 33uH\nMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nAVSKP_  = +8dB\nFREQUENCY (Hz)1k 100kPSRR (dB)\n10k 100 10POWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc72\n20406080100VRIPPLE  = 200mV P-P\nRIPPLE ON SPKLVDD, \nSPKRVDD\nRIPPLE ON AVDD, DVDD, HPVDD 120\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  43\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nFREQUENCY (Hz)1k 100kCROSSTALK (dB)\n10k 100 10CROSSTALK\nvs. FREQUENCY (DAC TO SPEAKER)\nMAX98089 toc73\n-100-80-60-40-20\nRIGHT TO LEFTLEFT TO RIGHT0\n-120MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 8I + 68µH\nSOFTWARE TURN-ON /OFF RESPONSE\n(DAC TO SPEAKER, VSEN = 0)\nMAX98089 toc74\nSCL\n1V/div\nSPEAKER\nOUTPUT1V/div\n10ms/div\nSOFTWARE TURN-ON /OFF RESPONSE\n(DAC TO SPEAKER, VSEN = 1)\nMAX98089 toc75\nSCL1V/div\nSPEAKER\nOUTPUT1V/div\n10ms/div\nFFT, -60dBFS (DAC TO SPEAKER)\nMAX98089 toc76\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.2888MHz\nLRCLK = 48kHz\nNI MODE\nZSPK_  = 8I + 68µHFFT, -60dBFS (DAC TO SPEAKER)\nMAX98089 toc77\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-200\n-140\n02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nZSPK_  = 8I + 68µHWIDEBAND FFT (DAC TO SPEAKER)\nMAX98089 toc78\nFREQUENCY (MHz)AMPLITUDE (dBm)\n10-80-60-40-200\n-100\n1 100MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nZSPK_  = 8I + 68µH\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  44\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nLine to Speaker\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (LINE TO SPEAKER)\nMAX98089 toc79\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.8 0.6 0.2 0.4-70-60-50-40-20\n-30-100\n-80\n0 1.0ZSPK = 8I + 68µH\nAVSPK_  = +8dB\nCIN = 1µFTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE TO SPEAKER)\nMAX98089 toc80\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kZSPK_  = 8I + 68µH\nAVSPK_  = +8dB\nCIN = 1µF\nPOUT = 0.5W\nPOUT = 0.25WGAIN vs. FREQUENCY\n(LINE TO SPEAKER)\nMAX98089 toc81\nFREQUENCY (Hz)NORMALIZED GAIN (dB)\n10k 1k 100-4-3-2-1012345\n-5\n10 100kZSPK_  = 8I + 68µH\nCIN = 1µF\nPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (LINE TO SPEAKER)\nMAX98089 toc82\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 100102030405060708090\n0\n10 100kRIPPLE ON SPKLVDD,\nSPKRVDD\nINPUTS AC GROUNDED\nVRIPPLE  = 200mV P-PRIPPLE ON AVDD, \nDVDD, HPVDD \nFREQUENCY (Hz)1k 100kCROSSTALK (dB)\n10k 100 10CROSSTALK vs. FREQUENCY\n(LINE TO SPEAKER)\nMAX98089 toc83\n-100-80-60-40-20ZFN = 8I + 68µH\nCIN = 1µF0\n-120LEFT TO RIGHTRIGHT TO LEFT\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  45\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nDAC to Headphone\nOUTPUT POWER (W)0 0.010 0.020 0.030 0.040\n0.005 0.015 0.025 0.035 0.045THD+N RATIO (dB)\n-80-70-60-50-40-30-20-100\n-90TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc84\nf = 3000Hz\nf = 1000Hz\nf = 100HzMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32I\nAVHP_ = +3dB\nTQFN PACKAGETOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc85\nOUTPUT POWER (W)0.04 0.03 0.02 0.01 0 0.05THD+N RATIO (dB)\n-80-70-60-50-40-30-20-100\n-90f = 3000Hz\nf = 1000Hz\nf = 100HzMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32I\nAVHP_ = +3dB\nWLP PACKAGETHD+N RATIO (dB)\n-80-70-60-50-40-30-20-100\n-90TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc86\nf = 6000Hz\nf = 1000Hz\nf = 100HzMCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nAVHP_ = +3dB\nTQFN PACKAGE\nOUTPUT POWER (W)0 0.010 0.020 0.030 0.040\n0.005 0.015 0.025 0.035 0.045TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc87\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.04 0.03 0.02 0.01-80-70-60-50-40-30-20-100\n-90\n0 0.05MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nAVHP_ = +3dB\nWLP PACKAGE\nf = 6000Hz\nf = 1000Hz\nf = 100HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc88\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.045 0.0350.010 0.020 0.030 0.040 0.050\n0.015 0.025 0.005-90-80-70-60-50-40-30-20-100\n-100\n0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nTQFN PACKAGE\nf = 100Hzf = 1000Hzf = 6000Hz\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  46\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc89\nOUTPUT POWER (W)THD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-100\n-100MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nWLP PACKAGE\nf = 100Hzf = 1000Hzf = 6000Hz\n0.045 0.0350.010 0.020 0.030 0.040 0.050\n0.015 0.025 0.0050TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc90\nOUTPUT POWER (W)THD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-100\n-100MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nTQFN PACKAGE\nf = 100Hzf = 1000Hzf = 6000Hz\n0.045 0.0350.010 0.020 0.030 0.040 0.050\n0.015 0.025 0.0050TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc91\nOUTPUT POWER (W)THD+N RATIO (dB)\n-90-80-70-60-50-40-30-20-100\n-100MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nWLP PACKAGE\nf = 100Hzf = 1000Hzf = 6000Hz\n0.045 0.0350.010 0.020 0.030 0.040 0.050\n0.015 0.025 0.0050\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc92\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.06 0.05 0.03 0.04 0.02 0.01-90-80-70-60-50-40-30-20-100\n-100\n0 0.07MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 16I\nAVHP_ = +3dB\nTQFN PACKAGE\nf = 6000Hz\nf = 100Hz\nf = 1000HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc93\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.06 0.05 0.03 0.04 0.02 0.01-90-80-70-60-50-40-30-20-100\n-100\n0 0.07MCLK = 12.288MHzLRCLK = 48kHz\nNI MODE\nR\nHP = 16I\nAVHP_ = +3dB\nWLP PACKAGE\nf = 6000Hz f = 1000Hz\nf = 100HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc94\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.06 0.05 0.03 0.04 0.02 0.01-80-70-60-50-40-30-20-100\n-90\n0 0.07MCLK = 12.288MHzLRCLK = 48kHz\n256F\nS MODE\nLOW-POWER MODE\nRHP = 16I,\nAVHP_ = +3dB\nTQFN PACKAGE\nf = 6000Hz\nf = 1000Hz\nf = 100Hz\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  47\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc95\nOUTPUT POWER (W)THD+N RATIO (dB)\n0.06 0.05 0.03 0.04 0.02 0.01-80-70-60-50-40-30-20-100\n-90\n0 0.07MCLK = 12.288MHz\nLRCLK = 48kHz\n256F S MODE\nLOW POWER MODE\nRHP = 16I\nAVHP_ = +3dB\nWLP PACKAGE\nf = 6000Hz\nf = 1000Hz\nf = 100HzTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (DAC TO HEADPHONE)\nMAX98089 toc96\nFREQUENCY (Hz)THD+N RATIO (dB)\n1k 100-80-70-60-50-40-30-20-100\n-90\n10 10kPOUT = 0.01W\nPOUT = 0.02WMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32I\nAVHP_ = +3dB\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc97\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 13MHzLRCLK = 44.1kHz\nPLL MODE\nR\nHP = 32I\nAVHP_ = +3dB\nPOUT = 0.01W\nPOUT = 0.02WTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc98\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nPOUT = 0.02W\nPOUT = 0.01WTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc99\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nRHP = 32I\nAVHP_ = +3dB\nPOUT = 0.02WPOUT = 0.02W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  48\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc101\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHz\nLOW-POWER MODE\nRHP = 16I,\nAVHP_ = +3dB\nPOUT = 0.01W\nPOUT = 0.02W\nGAIN  vs. FREQUENCY\n(DAC TO HEADPHONE)\nMAX98089 toc102\nFREQUENCY (Hz)NORMALIZED GAIN (dB)\n10k 1k 100-70-60-50-40-30-20-10010\n-80\n10 100kMODE = 1\nMODE = 0\nMCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32ITOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc100\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kMCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 16I,\nAVHP_ = +3dB\nPOUT = 0.01WPOUT = 0.02W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  49\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nOUTPUT POWER PER CHANNEL (mW)CURRENT CONSUMPTION (mA)\n10 1 0.1 100CURRENT CONSUMPTION vs. OUTPUT\nPOWER (DAC TO HEADPHONE)\nMAX98089 toc104\n20406080100120\n0MCLK = 12.288MHz\nLRCLK = 48kHz\nLOW-POWER MODE\nAVHP_ = +3dB\nRPH = 16I\nRPH = 32IPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc105\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 10020406080100120\n0\n10 100kVRIPPLE  = 200mV P-PRIPPLE ON SPKLVDD, \nSPKRVDD\nRIPPLE ON AVDD,\nDVDD, HPVDD \nPOWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (DAC TO HEADPHONE)\nMAX98089 toc106\nFREQUENCY (Hz)PSRR (dB)\n10k 1k 10020406080100120\n0\n10 100kVRIPPLE  = 200mV P-PRIPPLE ON SPKLVDD, \nSPKRVDD\nRIPPLE ON AVDD,\nPVDD, DVDD OUTPUT POWER PER CHANNEL (mW)POWER CONSUMPTION (mW)\n10 1 0.1 100POWER CONSUMPTION vs. OUTPUT\nPOWER (DAC TO HEADPHONE)\nMAX98089 toc103\n20406080100120\n0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nAVHP_ = +3dB\nRPH = 16I\nRPH = 32I\nFREQUENCY (kHz)1k 100kCROSSTALK (dB)\n10k 100 10CROSSTALK vs. FREQUENCY\n(DAC TO HEADPHONE)\nMAX98089 toc107\n-100-80-60-40-200\n-120MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32I\nWLP RIGHT TO LEFT\nWLP LEFT TO RIGHT\nTQFN RIGHT TO LEFTTQFN LEFT TO RIGHT\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  50\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nSOFTWARE TURN-ON /OFF RESPONSE\n(DAC TO HEADPHONE, VSEN = 0)\nMAX98089 toc108\nSCL\n1V/div\nHEADPHONE\nOUTPUT1V/div\n10ms/div\nSOFTWARE TURN-ON /OFF RESPONSE\n(DAC TO HEADPHONE, VSEN = 1)\nMAX98089 toc109\nSCL1V/div\nHEADPHONE\nOUTPUT1V/div\n10ms/div\nFFT, 0dBFS (DAC TO HEADPHONE)\nMAX98089 toc110\nFREQUENCY (kHz)AMPLITUDE (dBV)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32IFFT, -60dBFS (DAC TO HEADPHONE)\nMAX98089 toc111\nFREQUENCY (kHz)AMPLITUDE (dBV)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 13MHz\nLRCLK = 8kHz\nFREQ MODE\nRHP = 32I\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  51\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nINBAND FREQUENCY SPECTRUM,\n0dBFS (DAC TO HEADPHONE)\nMAX98089 toc112\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-20020\n-140\n02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32IFFT, -60dBFS (DAC TO HEADPHONE)\nMAX98089 toc113\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-200\n-160-140\n02 0MCLK = 13MHz\nLRCLK = 44.1kHz\nPLL MODE\nRHP = 32I\nFFT, 0dBFS (DAC TO HEADPHONE)\nMAX98089 toc114\nFREQUENCY (kHz)AMPLITUDE (dBV)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32IFFT, -60dBFS (DAC TO HEADPHONE)\nMAX98089 toc115\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-200\n-160-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nNI MODE\nRHP = 32IFFT, 0dBFS (DAC TO HEADPHONE)\nMAX98089 toc116\nFREQUENCY (kHz)AMPLITUDE (dBV)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nRHP = 32I\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  52\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nLine to HeadphoneFFT, -60dBFS (DAC TO HEADPHONE)\nMAX98089 toc117\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-200\n-160-140\n02 0MCLK = 12.288MHz\nLRCLK = 96kHz\nNI MODE\nRHP = 32IFFT, 0dBFS (DAC TO HEADPHONE)\nMAX98089 toc118\nFREQUENCY (kHz)AMPLITUDE (dBV)\n18 16 2 4 6 10 12 8 14-120-100-80-60-40-20020\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nLOW-POWER MODE\nRHP = 32IFFT, -60dBFS (DAC TO HEADPHONE)\nMAX98089 toc119\nFREQUENCY (kHz)AMPLITUDE (dBV)\n15 10 5-120-100-80-60-40-200\n-140\n02 0MCLK = 12.288MHz\nLRCLK = 48kHz\nLOW POWER MODE\nRHP = 32I\nTOTAL HARMONIC DISTORTION PLUS NOISE\nvs. OUTPUT POWER (LINE TO HEADPHONE)\nMAX98089 toc120\nOUTPUT POWER (W)THD+N RATIO (dB)\n-80-70-60-50-40-30-20-100\n-90RHP = 32I\nAVHP_ = +3dB\nf = 6000Hz\nf = 1000Hzf = 100Hz\n0.045 0.0350.010 0.020 0.030 0.040 0.050\n0.015 0.025 0.0050TOTAL HARMONIC DISTORTION PLUS NOISE\nvs. FREQUENCY (LINE TO HEADPHONE)\nMAX98089 toc121\nFREQUENCY (Hz)THD+N RATIO (dB)\n10k 1k 100-80-70-60-50-40-30-20-100\n-90\n10 100kRHP = 32I\nAVHP_ = +3dB\nCIN = 1µF\nPOUT = 0.02W\nPOUT = 0.01W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  53\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nGAIN vs. FREQUENCY\n(LINE TO HEADPHONE)\nMAX98089 toc122\nFREQUENCY (Hz)NORMALIZED GAIN (dB)\n10k 1k 100-4-3-2-1012345\n-5\n10 100kRHP = 32I\nCIN = 1µF\nFREQUENCY (Hz)1k 100kCROSSTALK (dB)\n10k 100 10CROSSTALK vs. FREQUENCY\n(LINE TO HEADPHONE)\nMAX98089 toc124\n-100-80-60-40-200\n-120WLP RIGHT TO LEFT\nWLP LEFT TO RIGHT\nTQFN RIGHT TO LEFT TQFN LEFT TO RIGHTRHP = 32I\nCIN = 1µFFREQUENCY (Hz)1k 100kPSRR (dB)\n10k 100 10POWER-SUPPLY REJECTION RATIO\nvs. FREQUENCY (LINE TO HEADPHONE)\nMAX98089 toc123\n20406080100120\n0VRIPPLE  = 200mV P-P\nRIPPLE ON SPKLVDD,\nSPKRVDD RIPPLE ON AVDD,\nDVDD, HPVDD\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  54\nMaxim IntegratedTypical Operating Characteristics (continued)\n(VAVDD  = V PVDD  = V DVDD  = V DVDDS1  = V DVDDS2  = 1.8V, V SPKLVDD  = V SPKRVDD  = 3.7V. Speaker loads (Z SPK) connected between \nSPK_P and SPK_N. Receiver load (R REC) connected between RECP and RECN. Headphone loads (R HP) connected from HPL or HPR \nto HPGND. Line out (R LOUT ) connected from LOUTL or LOUTR to SPKLGND, C REF = 2.2FF, C MICBIAS  = C REG = 1FF, C C1N-C1P  = \n1FF, C HPVDD  = C HPVSS  = 1FF. AV MICPRE_  = +20dB, AV MICPGA_  = 0dB, AV DACATTN  = 0dB, AV DACGAIN  = 0dB, AV ADCLVL  = 0dB, \nAVADCGAIN  = 0dB, AV PGAIN_  = 0dB, AV HP_ = 0dB, AV REC = 0dB, AV SPK_ = 0dB, MCLK = 12.288MHz, LRCLK = 48kHz, MAS = 1. T A \n= +25NC, unless otherwise noted.)\nSpeaker Bypass Switch\nTOTAL HARMONIC DISTORTION\nPLUS NOISE vs. OUTPUT POWER\n(SPEAKER BYPASS SWITCH)\nOUTPUT POWER (W)THD+N (dB)\n0.20 0.15 0.05 0.10-70-60-50-40-20\n-30-100\n-80\n0 0.25\nMAX98089 toc126RECEIVER AMPLIFIER\nDRIVING LOUDSPEAKER\nZSPK = 8I + 68µH\nf = 1000kHz\nf = 100Hzf = 6000Hz\nOFF-ISOLATION vs. FREQUENCY \n(SPEAKER BYPASS SWITCH)\nMAX98089 toc1280\n-120\nFREQUENCY (Hz)10k 1k 100 10 100kOFF-ISOLATION (dB)\n-100-80-60-40-20SPEAKER AMP DRIVING LOUDSPEAKER\nSPEAKER BYPASS SWITCH OPEN\nMEASURED AT RXIN_\n50I LOAD ON RXIN_\nRECEIVER AMP DRIVING RXIN_ON-RESISTANCE vs. V COM\n(SPEAKER BYPASS SWITCH)\nMAX98089 toc127\nVCOM (V)RON (I)\n5 4 1 2 30.51.01.52.02.53.03.54.0\n0\n06VSPK_VDD  = 3.0V ISW = 20mA\nVSPK_VDD  = 3.7V\nVSPK_VDD  = 4.2VVSPK_VDD  = 5.0V\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  55\nMaxim IntegratedBump Configuration\nTOP VIEW\n(BUMP SIDE DOWN)\n1 2 3456789\nB\nC\nD\nE\nF\nGMAX98089A\nMCLK IRQSPKRVDD\nSPKRVDD LRCLKS1SPKLGND SPKRP SPKLGND N.C\nN.C.\nSCL SDA REG\nAVDD DVDD REFMICBIAS\nAGND MIC2NSPKLVDD SPKLP SPKRGND SPKLNRECN/\nLOUTR/\nRXINNSPKLVDD SPKLP SPKRGND SPKLNRECP/\nLOUTL/\nRXINPPVDD HPVSS\nSPKRP\nDGNDSPKRNSPKRN\nHPLHPVDDHPGND\nC1P C1N\nN.C. HPSNS\nBCLKS1 SDOUTS1\nN.C.N.C.\nINB1 JACKSNSN.C. INB2 HPR\nDVDDS1 SDINS1MIC1P/\nDIGMICDATAINA2/\nEXTMICN\nBCLKS2 LRCLKS2MIC1N/\nDIGMICCLKINA1/\nEXTMICP\nSDOUTS2 DVDDS2 SDINS2 MIC2P\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  56\nMaxim IntegratedPin Configuration\nTOP VIEW\nMAX98089\nTQFN\n(7mm x 7mm x 0.75mm)1517\n161819202122232425262728\nSPKRNSPKRGNDSPKRPSPKRVDDSPKLVDDSPKLPSPKLGNDSPKLNRECN/LOUTR/RXINNRECP/LOUTL/RXINPPVDDC1PCINN.C.\nIRQDVDDS2SDINS2DVDDSDASCLAVDDREGREFAGNDN.C.JACKSNSMICBIASMIC2N\n484746454443\n5453\n565552515049\n1234 56 78 91 01 1121 31 4EP*42 41 40 39 38 37 36 35 34 33 32 31 30 29N.C.\nN.C.\nN.C.N.C.LRCLKS1SDINS1BCLKS1SDOUTS1DVDDS1MCLKLRCLKS2DGNDBCLKS2SDOUTS2\nHPVSS\nHPGND\nN.C.HPVDDHPLHPSNSHPRINB2INB1INA2/EXTMICNINA1/EXTMICPMIC1P/DIGMICDATAMIC1N/DIGMICCLKMIC2P\n*EP = EXPOSED PAD. CONNEC T TO GROUND PLANE.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  57\nMaxim IntegratedBump/Pin Description\nBUMP\n(WLP)PIN\n(TQFN-EP)NAME FUNCTION\nA1, B1 15 SPKRN Negative Right-Channel Class D Speaker Output\nA2, B2 16 SPKRGND Right-Speaker Ground\nA3, B3 19 SPKLVDDLeft-Speaker, REF, Receiver Amp Power Supply. Bypass to SPKLGND with a 1 FF \nand a 10 FF capacitor.\nA4, B4 20 SPKLP Positive Left-Channel Class D Speaker Output\nA5, B5 22 SPKLN Negative Left-Channel Class D Speaker Output\nA6 24RECP/LOUTL/  \nRXINPPositive Receiver Amplifier Output or Left Line Output. Can be positive bypass \nswitch input when receiver amp is shut down.\nA7 25 PVDD Headphone Power Supply. Bypass to HPGND with a 1 FF and a 10 FF capacitor.\nA8 31 HPVSS Inverting Charge-Pump Output. Bypass to HPGND with a 1 FF ceramic capacitor.\nA9 30 HPGND Headphone Ground\nB6 23RECN/LOUTR/  \nRXINNNegative Receiver Amplifier Output or Right Line Output. Can be negative bypass \nswitch input when receiver amp is shut down.\nB7 26 C1PCharge-Pump Flying Capacitor Positive Terminal. Connect a 1 FF ceramic\ncapacitor between C1N and C1P.\nB8 27 C1NCharge-Pump Flying Capacitor Negative Terminal. Connect a 1 FF ceramic\ncapacitor between C1N and C1P.\nB9 32 HPVDDNoninverting Charge-Pump Output. Bypass to HPGND with a 1 FF ceramic \ncapacitor.\nC1, C2 17 SPKRP Positive Right-Channel Class D Speaker Output\nC3, D3 18 SPKRVDD Right-Speaker Power Supply. Bypass to SPKRGND with a 1 FF capacitor.\nC4, C5 21 SPKLGND Left-Speaker Ground\nC6, C7, D5,\nD6, D7, E311–14,  \n28, 29, 46N.C. No Connection \nC8 34 HPSNSHeadphone Amplifier Ground Sense. Connect to the headphone jack ground \nterminal for optimal performance or connect to PCB ground.\nC9 33 HPL Left-Channel Headphone Output\nD1 8 BCLKS1S1 Digital Audio Bit Clock Input/Output. BCLKS1 is an input when the IC is in slave \nmode and an output when in master mode. The input/output voltage is referenced \nto DVDDS1.\nD2 7 SDOUTS1S1 Digital Audio Serial-Data ADC Output. The output voltage is referenced to \nDVDDS1.\nD4 10 LRCLKS1S1 Digital Audio Left-Right Clock Input/Output. LRCLKS1 is the audio sample rate \nclock and determines whether S1 audio data is routed to the left or right channel. \nIn TDM mode, LRCLKS1 is a frame sync pulse. LRCLKS1 is an input when the IC \nis in slave mode and an output when in master mode.\nD8 36 INB2 Single-Ended Line Input B2. Also positive differential line input B.\nD9 35 HPR Right-Channel Headphone Output\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  58\nMaxim IntegratedBump/Pin Description (continued)\nBUMP\n(WLP)PIN\n(TQFN-EP)NAME FUNCTION\nE1 6 DVDDS1S1 Digital Audio Interface Power-Supply Input. Bypass to DGND with a 1 FF \ncapacitor.\nE2 5 MCLK Master Clock Input. Acceptable input frequency range is 10MHz to 60MHz.\nE4 9 SDINS1S1 Digital Audio Serial-Data DAC Input. The input/output voltage is referenced to \nDVDDS1.\nE5 56 IRQHardware Interrupt Output. IRQ can be programmed to pull low when bits in \nstatus register 0x00 change state. Read status register 0x00 to clear IRQ once \nset. Repeat faults have no effect on IRQ until it is cleared by reading the I2C status \nregister 0x00. Connect a 10k I pullup resistor to DVDD for full output swing.\nE6 45 JACKSNSJack Sense. Detects the insertion and removal of a jack. In typical applications, \nconnect JACKSNS to the MIC pole of the jack. See the Jack Detection  section. \nE7 37 INB1 Single-Ended Line Input B1. Also negative differential line input B.\nE8 40MIC1P/\nDIGMICDATAPositive Differential Microphone 1 Input. AC-couple a microphone with a series \n1FF capacitor. Can be retasked as a digital microphone data input. \nE9 38INA2/\nEXTMICNSingle-Ended Line Input A2. Also positive differential line input A or negative \ndifferential external microphone input.\nF1 3 DGND Digital Ground\nF2 2 BCLKS2S2 Digital Audio Bit Clock Input/Output. BCLKS2 is an input when the IC is in slave \nmode and an output when in master mode. The input/output voltage is referenced \nto DVDDS2.\nF3 4 LRCLKS2S2 Digital Audio Left-Right Clock Input/Output. LRCLKS2 is the audio sample \nrate clock and determines whether audio data on S2 is routed to the left or right \nchannel. In TDM mode, LRCLKS2 is a frame sync pulse. LRCLKS2 is an input \nwhen the IC is in slave mode and an output when in master mode. The input/\noutput voltage is referenced to DVDDS2.\nF4 52 SDAI2C Serial-Data Input/Output. Connect a pullup resistor to DVDD for full output \nswing.\nF5 51 SCL I2C Serial-Clock Input. Connect a pullup resistor to DVDD for full output swing.\nF6 49 REG Common-Mode Voltage Reference. Bypass to AGND with a 1 FF capacitor.\nF7 44 MICBIASLow-Noise Bias Voltage. Outputs a 2.2V microphone bias. An external 2.2k I \nresistor should be placed between MICBIAS and the microphone output.\nF8 41MIC1N/\nDIGMICCLKNegative Differential Microphone 1 Input. AC-couple a microphone with a series \n1FF capacitor. Can be retasked as a digital microphone clock output. \nF9 39INA1/\nEXTMICPSingle-Ended Line Input A1. Also negative differential line input A or positive \ndifferential external microphone input.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  59\nMaxim IntegratedBump/Pin Description (continued)\nBUMP\n(WLP)PIN\n(TQFN-EP)NAME FUNCTION\nG1 1 SDOUTS2S2 Digital Audio Serial-Data ADC Output. The output voltage is referenced to \nDVDDS2.\nG2 55 DVDDS2S2 Digital Audio Interface Power-Supply Input. Bypass to DGND with a 1 FF \ncapacitor.\nG3 54 SDINS2S2 Digital Audio Serial-Data DAC Input. The input voltage is referenced to \nDVDDS2.\nG4 53 DVDDDigital Power Supply. Supply for the digital core and I2C interface. Bypass to \nDGND with a 1 FF capacitor.\nG5 50 AVDD Analog Power Supply. Bypass to AGND with a 1 FF capacitor.\nG6 48 REF Converter Reference. Bypass to AGND with a 2.2 FF capacitor.\nG7 47 AGND Analog Ground\nG8 43 MIC2NNegative Differential Microphone 2 Input. AC-couple a microphone with a series \n1FF capacitor.\nG9 42 MIC2PPositive Differential Microphone 2 Input. AC-couple a microphone with a series 1 FF \ncapacitor.\n— — EP Exposed Pad (TQFN Only). Connect the exposed pad to the PCB ground plane.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  60\nMaxim IntegratedDetailed Description\nThe MAX98089 is a fully integrated stereo audio codec \nwith FLEXSOUND technology and integrated amplifiers.\nTwo differential microphone amplifiers can accept signals \nfrom three analog inputs. One input can be retasked to \nsupport two digital microphones. Any combination of two \nmicrophones (analog or digital) can be recorded simul -\ntaneously. The analog signals are amplified up to 50dB \nand recorded by the stereo ADC. The digital record path \nsupports voice filtering with selectable preset highpass \nfilters and high stopband attenuation at f S/2. An automat -\nic gain control (AGC) circuit monitors the digitized signal \nand automatically adjusts the analog microphone gain \nto make best use of the ADC’s dynamic range. A noise \ngate attenuates signals below the user-defined threshold \nto minimize the noise output by the ADC.\nThe IC includes two analog line inputs. One of the line \ninputs can be optionally retasked as a third analog micro -\nphone input. Both line inputs support either stereo single-\nended input signals or mono differential signals. The line \ninputs are preamplified and then routed to the ADC for \nrecording and/or to the output amplifiers for playback. \nThe single-ended line inputs signals from INA1 and INA2 \ncan bypass the PGAs, and be connected directly to the \nADC input to provide the best dynamic range.\nIntegrated analog switches allow two differential micro -\nphone signals to be routed out the third microphone input \nto an external device. This eliminates the need for an \nexternal analog switch in systems that have two devices \nrecording signals from the same microphone.\nThrough two digital audio interfaces, the device can \ntransmit one stereo audio signal and receive two stereo \naudio signals in a wide range of formats including I 2S, \nPCM, and up to four mono slots in TDM. Each interface \ncan be connected to either of two audio ports (S1 and \nS2) for communication with external devices. Both audio \ninterfaces support 8kHz to 96kHz sample rates. Each \ninput signal is independently equalized using 5-band \nparametric equalizers. A multiband automatic level con -\ntrol (ALC) boosts signals by up to 12dB. One signal path \nadditionally supports the same voiceband filtering as the \nADC path.\nThe IC includes a stereo Class D speaker amplifier, a \nhigh-efficiency Class H stereo headphone amplifier, and \na differential receiver amplifier that can be configured as \na single-ended stereo line output.When the receiver amplifier is disabled, analog switches \nallow RECP/RXINP and RECN/RXINN to be reused for \nsignal routing. In systems where a single transducer is \nused for both the loudspeaker and receiver, an exter -\nnal receiver amplifier can be routed to the left speaker \nthrough RECP/RXINP and RECN/RXINN, bypassing the \nClass D amplifier. If the internal receiver amplifier is used, \nthen leave RECP/RXINP and RECN/RXINN unconnected. \nIn systems where an external amplifier drives both the \nreceiver and the MAX98089’s line input, one of the dif -\nferential signals can be disconnected from the receiver \nwhen not needed by passing it through the analog switch \nthat connects RECP/RXINP to RECN/RXINN.\nThe stereo Class D amplifier provides efficient amplifica -\ntion for two speakers. The amplifier includes active emis -\nsions limiting to minimize the radiated emissions (EMI) \ntraditionally associated with Class D. In most systems, \nno output filtering is required to meet standard EMI limits.\nTo optimize speaker sound quality, the IC includes an \nexcursion limiter, a distortion limiter, and a power limiter. \nThe excursion limiter is a dynamic highpass filter with \nvariable corner frequency that increases in response \nto high signal levels. Low-frequency energy typically \ncauses more distortion than useful sound at high sig -\nnal levels, so attenuating low frequencies allows the \nspeaker to play louder without distortion or damage. At \nlower signal levels, the filter corner frequency reduces \nto pass more low frequency energy when the speaker \ncan handle it. The distortion limiter reduces the volume \nwhen the output signal exceeds a preset distortion level. \nThis ensures that regardless of input signal and battery \nvoltage, excessive distortion is never heard by the user. \nThe power limiter monitors the continuous power into the \nloudspeaker and lowers the signal level if the speaker is \nat risk of overheating.\nThe stereo Class H headphone amplifier uses a dual-\nmode charge pump to maximize efficiency while out -\nputting a ground-referenced signal. This eliminates the \nneed for DC-blocking capacitors or a midrail bias for the \nheadphone jack ground return. Ground sense reduces \noutput noise caused by ground return current.\nThe IC integrates jack detection allowing the detection \nof insertion and removal of accessories as well as button \npresses.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  61\nMaxim IntegratedTable 1. Register MapI2C Slave Address\nConfigure the MAX98089 using the I 2C control bus. The \nIC uses a slave address of 0x20 or 00100000 for write \noperations and 0x21 or 00100001 for read operations. \nSee the  I2C Serial Interface  section for a complete inter -\nface description.Registers\nTable 1 lists all of the registers, their addresses, and \npower-on-reset states. Registers 0x00 to 0x03 and 0xFF \nare read-only while all of the other registers are read/\nwrite. Write zeros to all unused bits in the register table \nwhen updating the register, unless otherwise noted.\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nSTATUS\nStatus CLD SLD ULK — — — JDET — 0x00 — R 117\nMicrophone \nAGC/NGNG AGC 0x01 — R 74\nJack Status JKSNS — — — — — — 0x02 — R 115\nBattery  \nVoltage— — — VBAT 0x03 — R/W 116\nInterrupt  \nEnableICLD ISLD IULK 0 0 0 IJDET 0 0x0F 0x00 R/W 117\nMASTER CLOCK CONTROL\nMaster Clock 0 0 PSCLK 0 0 0 0 0x10 0x00 R/W 85\nDAI1 CLOCK CONTROL\nClock Mode SR1 FREQ1 0x11 0x00 R/W 85, 86\nAny Clock \nControl PLL1 NI1[14:8] 0x12 0x00 R/W 86\nNI1[7:1] NI1[0] 0x13 0x00 R/W 86\nDAI1 CONFIGURATION\nFormat MAS1 WCI1 BCI1 DLY1 0 TDM1 FSW1 WS1 0x14 0x00 R/W 80\nClock ADC_OSR1 DAC_ORS1 0 0 BSEL1 0x15 0x00 R/W 81\nI/O \nConfigurationSEL1 LTEN1 LBEN1 DMONO1 HIZOFF1 SDOEN1 SDIEN1 0x16 0x00 R/W 81, 82\nTime-Division \nMultiplexSLOTL1 SLOTR1 SLOTDLY1 0x17 0x00 R/W 82\nFilters MODE1 AVFLT1 DHF1 DVFLT1 0x18 0x00 R/W 90\nDAI2 CLOCK CONTROL\nClock Mode SR2 0 0 0 0 0x19 0x00 R/W 85\nAny Clock \nControl PLL2 NI2[14:8] 0x1A 0x00 R/W 86\nNI2[7:1] NI2[0] 0x1B 0x00 R/W 86\nDAI2 CONFIGURATION\nFormat MAS2 WCI2 BCI2 DLY2 0 TDM2 FSW2 WS2 0x1C 0x00 R/W 80\nClock 0 0DAC_\nORS20 0 BSEL2 0x1D 0x00 R/W 81\nI/O \nConfigurationSEL2 0 LBEN2 DMONO2 HIZOFF2 SDOEN2 SDIEN2 0x1E 0x00 R/W 81, 82\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  62\nMaxim IntegratedTable 1. Register Map (continued)\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nTime-Division \nMultiplexSLOTL2 SLOTR2 SLOTDLY2 0x1F 0x00 R/W 82\nFilters 0 0 0 0 DHF2 0 0 DCB2 0x20 0x00 R/W 96\nSRC\nSample Rate \nConverter0 0 0SRMIX_ \nMODESRMIX_ \nENLSRMIX_ \nENRSRC_ \nENLSRC_ \nENR0x21 0x00 R/W 89\nMIXERS\nDAC Mixer MIXDAL MIXDAR 0x22 0x00 R/W 96\nLeft ADC \nMixerMIXADL 0x23 0x00 R/W 73\nRight ADC \nMixerMIXADR 0x24 0x00 R/W 73\nLeft \nHeadphone \nAmplifier \nMixerMIXHPL 0x25 0x00 R/W 110\nRight \nHeadphone \nAmplifier \nMixerMIXHPR 0x26 0x00 R/W 110\nHeadphone \nAmplifier \nMixer Control0 0MIXHPR_  \nPATHSELMIXHPL_  \nPATHSELMIXHPR_GAIN MIXHPL_GAIN 0x27 0x00 R/W 110\nLeft Receiver \nAmplifier \nMixerMIXRECL 0x28 0x00 R/W 98\nRight \nReceiver \nAmplifier \nMixerMIXRECR 0x29 0x00 R/W 98\nReceiver \nAmplifier \nMixer ControlLINE_ \nMODE0 0 0 MIXRECR_GAIN MIXRECL_GAIN 0x2A 0x00 R/W 98\nLeft Speaker \nAmplifier \nMixerMIXSPL 0x2B 0x00 R/W 101\nRight \nSpeaker \nAmplifier \nMixerMIXSPR 0x2C 0x00 R/W 101\nSpeaker \nAmplifier \nMixer Control0 0 0 0 MIXSPR_GAIN MIXSPL_GAIN 0x2D 0x00 R/W 101\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  63\nMaxim IntegratedTable 1. Register Map (continued)\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nLEVEL CONTROL\nSidetone DSTS 0 DVST 0x2E 0x00 R/W 78\nDAI1 \nPlayback \nLevelDV1M 0 DV1G DV1 0x2F 0x00 R/W 95\nDAI1 \nPlayback \nLevel0 0 0 EQCLP1 DVEQ1 0x30 0x00 R/W 94\nDAI2 \nPlayback \nLevelDV2M 0 0 0 DV2 0x31 0x00 R/W 95\nDAI2 \nPlayback \nLevel0 0 0 EQCLP2 DVEQ2 0x32 0x00 R/W 94\nLeft ADC \nLevel0 0 AVLG AVL 0x33 0x00 R/W 77\nRight ADC \nLevel0 0 AVRG AVR 0x34 0x00 R/W 77\nMicrophone 1 \nInput Level0 PA1EN PGAM1 0x35 0x00 R/W 70\nMicrophone 2 \nInput Level0 PA2EN PGAM2 0x36 0x00 R/W 70\nINA Input \nLevel0 INAEXT 0 0 0 PGAINA 0x37 0x00 R/W 72\nINB Input \nLevel0 INBEXT 0 0 0 PGAINB 0x38 0x00 R/W 72\nLeft \nHeadphone \nAmplifier \nVolume \nControlHPLM 0 0 HPVOLL 0x39 0x00 R/W 111\nRight \nHeadphone \nAmplifier \nVolume \nControlHPRM 0 0 HPVOLR 0x3A 0x00 R/W 111\nLeft Receiver \nAmplifier \nVolume \nControlRECLM 0 0 RECVOLL 0x3B 0x00 R/W 99\nRight \nReceiver \nAmplifier \nVolume \nControlRECRM 0 0 RECVOLR 0x3C 0x00 R/W 99\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  64\nMaxim IntegratedTable 1. Register Map (continued)\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nLeft Speaker \nAmplifier \nVolume \nControlSPLM 0 0 SPVOLL 0x3D 0x00 R/W 102\nRight \nSpeaker \nAmplifier \nVolume \nControlSPRM 0 0 SPVOLR 0x3E 0x00 R/W 102\nMICROPHONE AGC\nConfiguration AGCSRC AGCRLS AGCATK AGCHLD 0x3F 0x00 R/W 74, 75\nThreshold ANTH AGCTH 0x40 0x00 R/W 75\nSPEAKER SIGNAL PROCESSING\nExcursion \nLimiter Filter0 DHPUCF 0 0 DHPLCF 0x41 0x00 R/W 104\nExcursion \nLimiter \nThreshold0 0 0 0 0 DHPTH 0x42 0x00 R/W 104\nALC ALCEN ALCRLS ALCMB ALCTH 0x43 0x00 R/W 93, 104\nPower Limiter PWRTH 0 PWRK 0x44 0x00 R/W 105\nPower Limiter PWRT2 PWRT1 0x45 0x00 R/W 106\nDistortion \nLimiterTHDCLP 0 0 0 THDT1 0x46 0x00 R/W 107\nCONFIGURATION\nAudio Input INADIFF INBDIFF 0 0 0 0 0 0 0x47 0x00 R/W 72\nMicrophone MICCLK DIGMICL DIGMICR 0 0 EXTMIC 0x48 0x00 R/W 70\nLevel Control VS2EN VSEN ZDEN 0 0 0 EQ2EN EQ1EN 0x49 0x00 R/W 94, 113\nBypass \nSwitchesINABYP 0 0 MIC2BYP 0 0 RECBYP SPKBYP 0x4A 0x00 R/W71, \n112\nJack  \nDetectionJDETEN 0 0 0 0 0 JDEB 0x4B 0x00 R/W 115\nPOWER MANAGEMENT  \nInput Enable INAEN INBEN 0 0 MBEN 0 ADLEN ADREN 0x4C 0x00 R/W 67\nOutput  \nEnableHPLEN HPREN SPLEN SPREN RECLEN RECREN DALEN DAREN 0x4D 0x00 R/W 68\nTop-Level \nBias ControlBGEN SPREGEN VCMEN BIASEN 0 0 0 JDWK 0x4E 0xF0 R/W 68\nDAC Low \nPower Mode 1DAI2_DAC_LP DAI1_DAC_LP 0x4F 0x00 R/W 87\nDAC Low \nPower Mode 20 0 0 0DAC2_IP_\nDITH_ENDAC1_IP_\nDITH_ENCGM2_\nENCGM1_\nEN0x50 0x0F R/W 87\nSystem \nShutdownSHDN VBATEN 0 0 PERFMODEHPPLY-  \nBACKPWRSV8K PWRSV 0x51 0x00 R/W67, \n116\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  65\nMaxim IntegratedTable 1. Register Map (continued)\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nDSP COEFFICIENTS  \nEQ Band 1\n(DAI1/DAI2)K_1[15:8] 0x52/0x84 0xXX R/W 93\nK_1[7:0] 0x53/0x85 0xXX R/W 93\nK1_1[15:8] 0x54/0x86 0xXX R/W 93\nK1_1[7:0] 0x55/0x87 0xXX R/W 93\nK2_1[15:8] 0x56/0x88 0xXX R/W 93\nK2_1[7:0] 0x57/0x89 0xXX R/W 93\nc1_1[15:8] 0x58/0x8A 0xXX R/W 93\nc1_1[7:0] 0x59/0x8B 0xXX R/W 93\nc2_1[15:8] 0x5A/0x8C 0xXX R/W 93\nc2_1[7:0] 0x5B/0x8D 0xXX R/W 93\nEQ Band 2\n(DAI1/DAI2)K_2[15:8] 0x5C/0x8E 0xXX R/W 93\nK_2[7:0] 0x5D/0x8F 0xXX R/W 93\nK1_2[15:8] 0x5E/0x90 0xXX R/W 93\nK1_2[7:0] 0x5F/0x91 0xXX R/W 93\nK2_2[15:8] 0x60/0x92 0xXX R/W 93\nK2_2[7:0] 0x61/0x93 0xXX R/W 93\nc1_2[15:8] 0x62/0x94 0xXX R/W 93\nc1_2[7:0] 0x63/0x95 0xXX R/W 93\nc2_2[15:8] 0x64/0x96 0xXX R/W 93\nc2_2[7:0] 0x65/0x97 0xXX R/W 93\nEQ Band 3\n(DAI1/DAI2)K_3[15:8] 0x66/0x98 0xXX R/W 93\nK_3[7:0] 0x67/0x99 0xXX R/W 93\nK1_3[15:8] 0x68/0x9A 0xXX R/W 93\nK1_3[7:0] 0x69/0x9B 0xXX R/W 93\nK2_3[15:8] 0x6A/0x9C 0xXX R/W 93\nK2_3[7:0] 0x6B/0x9D 0xXX R/W 93\nc1_3[15:8] 0x6C/0x9E 0xXX R/W 93\nc1_3[7:0] 0x6D/0x9F 0xXX R/W 93\nc2_3[15:8] 0x6E/0xAE 0xXX R/W 93\nc2_3[7:0] 0x6F/0xA1 0xXX R/W 93\nEQ Band 4\n(DAI1/DAI2)K_4[15:8] 0x70/0xA2 0xXX R/W 93\nK_4[7:0] 0x71/0xA3 0xXX R/W 93\nK1_4[15:8] 0x72/0xA4 0xXX R/W 93\nK1_4[7:0] 0x73/0xA5 0xXX R/W 93\nK2_4[15:8] 0x74/0xA6 0xXX R/W 93\nK2_4[7:0] 0x75/0xA7 0xXX R/W 93\nc1_4[15:8] 0x76/0xA8 0xXX R/W 93\nc1_4[7:0] 0x77/0xA9 0xXX R/W 93\nc2_4[15:8] 0x78/0xAA 0xXX R/W 93\nc2_4[7:0] 0x79/0xAB 0xXX R/W 93\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  66\nMaxim IntegratedTable 1. Register Map (continued)\nREGISTER B7 B6 B5 B4 B3 B2 B1 B0 ADDRESS DEFAULT R/W PAGE\nEQ Band 5\n(DAI1/DAI2)K_5[15:8] 0x7A/0xAC 0xXX R/W 93\nK_5[7:0] 0x7B/0xAD 0xXX R/W 93\nK1_5[15:8] 0x7C/0xAE 0xXX R/W 93\nK1_5[7:0] 0x7D/0xAF 0xXX R/W 93\nK2_5[15:8] 0x7E/0xB0 0xXX R/W 93\nK2_5[7:0] 0x7F/0xB1 0xXX R/W 93\nc1_5[15:8] 0x80/0xB2 0xXX R/W 93\nc1_5[7:0] 0x81/0xB3 0xXX R/W 93\nc2_5[15:8] 0x82/0xB4 0xXX R/W 93\nc2_5[7:0] 0x83/0xB5 0xXX R/W 93\nExcursion \nLimiter\nBiquad \n(DAI1/DAI2)a1[15:8] 0xB6/0xC0 0xXX R/W 93\na1[7:0] 0xB7/0xC1 0xXX R/W 93\na2[15:8] 0xB8/0xC2 0xXX R/W 93\na2[7:0] 0xB9/0xC3 0xXX R/W 93\nb0[15:8] 0xBA/0xC4 0xXX R/W 93\nb0[7:0] 0xBB/0xC5 0xXX R/W 93\nb1[15:8] 0xBC/0xC6 0xXX R/W 93\nb1[7:0] 0xBD/0xC7 0xXX R/W 93\nb2[15:8] 0xBE/0xC8 0xXX R/W 93\nb2[7:0] 0xBF/0xC9 0xXX R/W 93\nREVISION ID\nRev ID REV 0xFF 0x40 R 118\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  67\nMaxim IntegratedPower Management\nThe IC includes comprehensive power management to allow the disabling of all unused circuits, minimizing supply \ncurrent.\nTable 2. Power Management Registers\nREGISTER BIT NAME DESCRIPTION\n0x517 SHDNGlobal Shutdown. Disables everything except the headset detection circuitry, which is \ncontrolled separately.\n0 = Device Shutdown\n1 = Device Enabled\n6 VBATEN See the  Battery Measurement  section.\n3 PERFMODEPerformance Mode.  Selects DAC to headphone playback performance mode.\n0 = High performance playback mode.\n1 = Low power playback mode.\n2 HPPLYBCK Headphone Only Playback Mode.  Configures System Bias Control register bits for low \npower playback when using DAC to headphone playback path only. When enabled, \nthis bit overrides the System Bias Control register settings. When disabled, the System \nBias Control register is used to enable system bias blocks. Set both HPPLYBCK and \nPERFMODE for lowest power consumption when using DAC to headphone playback \npath only.\n0 = Disabled\n1 = Enabled\n1 PWRSV8K8kHz Power Save Mode.  PWRSV8K configures the ADC for reduced power \nconsumption when f S = 8kHz. PWRSV8K can be used in conjunction with PWRSV when \nfS = 8kHz for more power savings.\n0 = Normal, high-performance mode.\n1 = Low power mode. \n0 PWRSVPower Save Mode.  PWRSV configures the ADC for reduced power consumption for \nall sample rates. PWRSV can be used in conjunction with PWRSV8K for more power \nsavings.\n0 = Normal, high-performance mode.\n1 = Low-power mode.\n0x4C7 INAENLine Input A Enable\n0 = Disabled\n1 = Enabled\n6 INBENLine Input B Enable\n0 = Disabled\n1 = Enabled\n3 MBENMicrophone Bias Enable\n0 = Disabled\n1 = Enabled\n1 ADLENLeft ADC Enable\n0 = Disabled\n1 = Enabled\n0 ADRENRight ADC Enable\n0 = Disabled\n1 = Enabled\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  68\nMaxim IntegratedTable 2. Power Management Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x4D7 HPLENLeft Headphone Enable\n0 = Disabled\n1 = Enabled\n6 HPRENRight Headphone Enable\n0 = Disabled\n1 = Enabled\n5 SPLENLeft Speaker Enable\n0 = Disabled\n1 = Enabled\n4 SPRENRight Speaker Enable\n0 = Disabled\n1 = Enabled\n3 RECLENReceiver/Left Line Output Enable. Use this bit to enable the differential receiver output \nor left line output.\n0 = Disabled\n1 = Enabled\n2 RECRENRight Line Output Enable. Use this bit to enable the right line output.\n0 = Disabled\n1 = Enabled\n1 DALENLeft DAC Enable\n0 = Disabled\n1 = Enabled\n0 DARENRight DAC Enable\n0 = Disabled\n1 = Enabled\n0x4E7 BGENBandgap Enable. Must be enabled for proper operation of the 2.5V regulator and \nassociated circuitry.\n0 = Disabled\n1 = Enabled\n6 SPREGEN2.5V Regulator Enable.  SPREGEN enables a 2.5V internal regulator required for \nthe ADC, speaker and receiver/line out amplifier. The 2.5V regulator is powered by \nSPKLVDD.\n0 = Disabled\n1 = Enabled\n5 VCMENCommon-Mode Voltage Resistor String Enable.  VCMEN enables the common mode \nvoltage for the input and output amplifiers in the codec.\n0 = Disabled\n1 = Enabled\n4 BIASENChip Bias Enable. BIASEN needs to be set for the codec amplifiers to be enabled.\n0 = Disabled\n1 = Enabled\n0 JDWK See the Jack Detection  section.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  69\nMaxim IntegratedMicrophone Inputs\nThe device includes three differential microphone inputs \nand a low-noise microphone bias for powering the micro -\nphones (Figure 6). One microphone input can also be con -\nfigured as a digital microphone input accepting signals \nfrom up to two digital microphones. Any two microphones, \nanalog or digital, can be recorded simultaneously.\nIn the typical application, one microphone input is used \nfor the handset microphone and the other is used as an \naccessory microphone. In systems using a background \nnoise microphone, INA can be retasked as another \nmicrophone input.\nIn systems where the codec is not the only device \nrecording microphone signals, connect microphones to MIC2P/MIC2N and EXTMICP/EXTMICN. MIC1P/MIC1N \nthen become outputs that route the microphone signals \nto an external device as needed. Two devices can then \nrecord microphone signals without needing external \nanalog switches.\nAnalog microphone signals are amplified by two stages \nof gain and then routed to the ADCs. The first stage offers \nselectable 0dB, 20dB, or 30dB settings. The second \nstage is a programmable-gain amplifier (PGA) adjustable \nfrom 0dB to 20dB in 1dB steps. To maximize the signal-\nto-noise ratio, use the gain in the first stage whenever \npossible. Zero-crossing detection is included on the PGA \nto minimize zipper noise while making gain changes.\nFigure 6. Microphone Input Block DiagramMIC1P/\nDIGMICDATAMICBIAS\nMBENMCLK\nREG\nMIC1N/\nDIGMICCLK\nMIC2BYP\nINABYPEXTMIC PA1EN:\n0/20/30dBPGAM1:\n+20dB TO 0dB\nMIX\nMIXMIXADL\nMIXADRADCL\nEXTMIC PA2EN:\n0/20/30dB\nPGAINA:+20dB TO -6dB\nPGAINA:+20dB TO -6dBMIC2P\nMIC2N\nINA1/EXTMICPPGAM1:+20dB TO 0dBAGC CONTROL\nINADIFFADLEN\nADREN\nINA2/EX TMICNADCRCLOCK\nCONTROL\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  70\nMaxim IntegratedTable 3. Microphone Input Registers\nREGISTER BIT NAME DESCRIPTION\n0x35/0x366\nPA1EN/PA2ENMIC1/MIC2 Preamplifier Gain\nCourse microphone gain adjustment.\n00 = Preamplifier disabled\n01 = 0dB\n10 = 20dB\n11 = 30dB5\n4\nPGAM1/PGAM2MIC1/MIC2 PGA\nFine microphone gain adjustment.\n3VALUE GAIN (dB) VALUE GAIN (dB)\n0x00 +20 0x0B +9\n0x01 +19 0x0C +8\n20x02 +18 0x0D +7\n0x03 +17 0x0E +6\n0x04 +16 0x0F +5\n10x05 +15 0x10 +4\n0x06 +14 0x11 +3\n0x07 +13 0x12 +2\n00x08 +12 0x13 +1\n0x09 +11 0x14 to 0x1F 0\n0x0A +10\n0x487\nMICCLKDigital Microphone Clock Frequency\nSelect a frequency that is within the digital microphone’s clock frequency range. Set \nOSR1 = 1 when using a digital microphone.\n00 = PCLK/8\n01 = PCLK/6\n10 = 64 x LRCLK\n11 = Reserved6\n5 DIGMICLLeft Digital Microphone Enable\nSet PA1EN = 00 for proper operation.\n0 = Disabled\n1 = Enabled\n4 DIGMICRRight Digital Microphone Enable\nSet PA1EN = 00 for proper operation.\n0 = Disabled\n1 = Enabled\n1\nEXTMICExternal Microphone Connection\nRoutes INA_/EXTMIC_ to the microphone preamplifiers. Set INAEN = 0 when using \nINA_/EXTMIC_ as a microphone input.\n00 = Disabled\n01 = MIC1 input\n10 = MIC2 input\n11 = Reserved0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  71\nMaxim IntegratedTable 3. Microphone Input Registers (continued)\nLine Inputs\nThe device includes two sets of line inputs (Figure 7). \nEach set can be configured as a stereo single-ended \ninput or as a mono differential input. Each input includes \nadjustable gain to match a wide range of input signal \nlevels. If a custom gain is needed, the external gain \nmode provides a trimmed feedback resistor. Set the gain by choosing the appropriate input resistor and using the \nfollowing formula:\nAVPGAIN  = 20 x log (20k I/RIN)\nThe external gain mode also allows summing multiple \nsignals into a single input, by connecting multiple input \nresistors as show in Figure 8, and/or inputting signals \nlarger than 1V P-P by adjusting the ration of the 20k I/RIN \nless than 1. \nFigure 7. Line Input Block Diagram Figure 8. Summing Multiple Input Signals into INA/INBINADIFFPGAINA:\n+20dB TO -6dBINABYP\nINBDIFFINA1/\nEXTMICP\nINA2/\nEXTMICN\nINB1\nINB2PGAINA:\n+20dB TO -6dB\nPGAINB:\n+20dB TO -6dBPGAINB:+20dB TO -6dBLEFT\nINPUT 1\nLEFT\nINPUT 2INA1/EXTMICP\nVCM\nINA2/EXTMICN20kI\n1VP-P (max)\n1VP-P (max)RIGHT\nINPUT 1\nRIGHT\nINPUT 2\nVCM20kIREGISTER BIT NAME DESCRIPTION\n0x4A7 INABYPINA_/EXTMIC_ to MIC1_ Bypass Switch\n0 = Disabled\n1 = Enabled\n4 MIC2BYPMIC1_ to MIC2_ Bypass Switch\n0 = Disabled\n1 = Enabled\n1 RECBYP\nSee the Output Bypass Switches  section.\n0 SPKBYP\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  72\nMaxim IntegratedADC Input Mixers\nThe IC’s stereo ADC accepts input from the microphone \namplifiers, line inputs amplifiers, and directly from the \nINA1 and INA2. The ADC mixer routes any combina -\ntion of the eight audio inputs to the left and right ADCs \n(Figure 9).Table 4. Line Input Registers\nFigure 9. ADC Input Mixer Block DiagramINBDIFF\nPGAINB:\n+20dB TO -6dB+PGAINB:+20dB TO -6dBINADIFF\nPGAINA:\n+20dB TO -6dB\n+PGAINA:\n+20dB TO -6dBPGAM2:\n+20dB TO 0dBPGAM1:\n+20dB TO 0dB\nMIXADRADRENADLEN\nMIXMIXADLMIX\nPA2EN:\n0/20/30dBPA1EN:\n0/20/30dB\nADCRADCLREGISTER BIT NAME DESCRIPTION\n0x37/0x386 INAEXT/INBEXTLine Input A/B External Gain\nSwitches out the internal input resistor and selects a trimmed 20k I feedback resistor. \nUse an external input resistor to set the gain of the line input.\n0 = Disabled\n1 = Enabled\n2\nPGAINA/PGAINBLine Input A/B Internal Gain Settings\n000 = +20dB\n001 = +14dB\n010 = +3dB\n011 = 0dB\n100 = -3dB\n101 = -6dB\n110 = -6dB\n111 = -6dB1\n0\n0x477 INADIFFLine Input A Differential Enable\n0 = Stereo single-ended input\n1 = Mono differential input\n6 INBDIFFLine Input B Differential Enable\n0 = Stereo single-ended input\n1 = Mono differential input\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  73\nMaxim IntegratedRecord Path Signal Processing\nThe device’s record signal path includes both automatic \ngain control (AGC) for the microphone inputs and a digi -\ntal noise gate at the output of the ADC (Figure 10).\nMicrophone AGC\nThe IC’s AGC monitors the signal level at the output of the \nADC and then adjusts the MIC1 and MIC2 analog PGA \nsettings automatically. When the signal level is below \nthe predefined threshold, the gain is increased up to its \nmaximum (20dB). If the signal exceeds the threshold, \nthe gain is reduced to prevent the output signal level \nexceeding the threshold. When AGC is enabled, the \nmicrophone PGA is not user programmable. The AGC \nprovides a more constant signal level and improves the \navailable ADC dynamic range.Noise Gate\nSince the AGC increases the levels of all signals below \na user-defined threshold, the noise floor is effectively \nincreased by 20dB. To counteract this, the noise gate \nreduces the gain at low signal levels. Unlike typical noise \ngates that completely silence the output below a defined \nlevel, the noise gate in the IC applies downward expan -\nsion. The noise gate attenuates the output at a rate of \n1dB for each 2dB the signal is below the threshold with a \nmaximum attenuation of 12dB.\nThe noise gate can be used in conjunction with the AGC \nor on its own. When the AGC is enabled, the noise gate \nreduces the output level only when the AGC has set the \ngain to the maximum setting. Figure 11 shows the gain \nresponse resulting from using the AGC and noise gate.Table 5. ADC Input Mixer Register\nFigure 10. Record Path Signal Processing Block Diagram Figure 11. AGC and Noise Gate Input vs. Output GainPGAM2:\n+20dB TO 0dBPGAM1:\n+20dB TO -6dB\nMIXADRMIXPA2EN:\n0/20/30dBPA1EN:\n0/20/30dB\nMIXADLMIX\nADRENADLEN\nADCRADCLAUTOMATIC\nGAIN\nCONTROLNOISE GATE\nMODE1\nAVFLT\nSRMIX_\nMODEAVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6 /\n12/18dB\nAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nSAMPLE RATE\nCONVERTERAGC AND NOISE GATE\nAMPLITUDE RESPONSE\nINPUT AMPLITUDE (dBFS)AGC ONLY\nAGC  AND NOISE GATE\nNOISE GATE ONLYAGC AND NOISE\n GATE DISABLEDOUTPUT AMPLITUDE (dBFS)\n-20 -40 -60 -80 -100-120-100-80-60-40-200\n-120 0REGISTER BIT NAME DESCRIPTION\n0x23/0x247\nMIXADL/MIXADRLeft/Right ADC Input Mixer\nSelects which analog inputs are recorded by the left/right ADC.\n1xxxxxxx = MIC1\nx1xxxxxx = MIC2\nxx1xxxxx = INA1 pin direct\nxxx1xxxx = INA2 pin direct\nxxxx1xxx = INA1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2 - INA1 (INADIFF = 1)\nxxxxxx1x = INB1\nxxxxxxx1 = INB2 (INBDIFF = 0) or INB2 - INB1 (INBDIFF = 1)6\n5\n4\n3\n2\n1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  74\nMaxim IntegratedTable 6. Record Path Signal Processing Registers\nREGISTER BIT NAME DESCRIPTION\n0x017\nNGNoise Gate Attenuation\nReports the current noise gate attenuation.\n000 = 0dB\n001 = 1dB\n010 = 2dB\n011 = 3dB to 5dB\n100 = 6dB to 7dB\n101 = 8dB to 9dB\n110 = 10dB to 11dB\n111 = 12dB6\n5\n4\nAGCAGC Gain\nReports the current AGC gain setting.\nVALUE GAIN (dB) VALUE GAIN (dB)\n30x00 +20 0x0B +9\n0x01 +19 0x0C +8\n0x02 +18 0x0D +7\n20x03 +17 0x0E +6\n0x04 +16 0x0F +5\n0x05 +15 0x10 +4\n10x06 +14 0x11 +3\n0x07 +13 0x12 +2\n0x08 +12 0x13 +1\n00x09 +11 0x14 to 0x1F 0\n0x0A +10\n0x3F7 AGCSRCAGC/Noise Gate Signal Source\nDetermines which ADC channel the AGC and noise gates analyze. Gain is adjusted on \nboth channels regardless of the AGCSRC setting.\n0 = Left ADC output\n1 = Maximum of either the left or right ADC output\n6\nAGCRLSAGC Release Time\nDefined as the duration from start to finish of gain increase in the region shown in Figure \n12.\n000 = 78ms\n001 = 156ms\n010 = 312ms\n011 = 625ms\n100 = 1.25s\n101 = 2.5s\n110 = 5s\n111 = 10s5\n4\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  75\nMaxim IntegratedTable 6. Record Path Signal Processing Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x3F3\nAGCATKAGC Attack Time\nDefined as the time required to reduce gain by 63% of the total gain reduction (one time \nconstant of the exponential response). Attack times are longer for low AGC threshold \nlevels. See Figure 12 for details.\n00 = 2ms\n01 = 7.2ms\n10 = 31ms\n11 = 123ms2\n1\nAGCHLDAGC Hold Time\nThe delay before the AGC release begins. The hold time counter starts whenever the \nsignal drops below the AGC threshold and is reset by any signal that exceeds the \nthreshold. Set AGCHLD to enable the AGC circuit. See Figure 12 for details.\n00 = AGC disabled\n01 = 50ms\n10 = 100ms\n11 = 400ms0\n0x407\nANTHNoise Gate Threshold\nGain is reduced for signals below the threshold to quiet noise. The thresholds are relative \nto the ADC’s full-scale output voltage.\n6VALUETHRESHOLD \n(dBFS)VALUETHRESHOLD \n(dBFS)\n0x0 Noise gate disabled 0x8 -45\n0x1 Reserved 0x9 -41\n50x2 Reserved 0xA -38\n0x3 -64 0xB -34\n0x4 -62 0xC -30\n40x5 -58 0xD -27\n0x6 -53 0xE -22\n0x7 -50 0xF -16\n3\nAGCTHAGC Threshold\nGain is reduced when signals exceed the threshold to prevent clipping. The thresholds \nare relative to the ADC’s full-scale voltage.\n2VALUETHRESHOLD \n(dBFS)VALUETHRESHOLD \n(dBFS)\n0x0 -3 0x8 -11\n0x1 -4 0x9 -12\n10x2 -5 0xA -13\n0x3 -6 0xB -14\n0x4 -7 0xC -15\n00x5 -8 0xD -16\n0x6 -9 0xE -17\n0x7 -10 0xF -18\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  76\nMaxim IntegratedFigure 12. AGC Timing\nADC Record Level Control\nThe IC includes separate digital level control for the left \nand right ADC outputs (Figure 13). To optimize dynamic \nrange, use analog gain to adjust the signal level and set \nFigure 13. ADC Record Level Control Block DiagramATTACK TIME HOLD TIME RELEASE TIME\nADRENADLEN\nADCRADCLAUTOMATIC\nGAIN\nCONTROLNOISE GATE\nMODE1\nAVFLT\nSRMIX_\nMODEAVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6 /\n12/18dB\nAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nSAMPLE RATE\nCONVERTER\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  77\nMaxim IntegratedTable 7. ADC Record Level Control Register\nthe digital level control to 0dB whenever possible. Digital \nlevel control is primarily used when adjusting the record \nlevel for digital microphones.\nSidetoneEnable sidetone during full-duplex operation to add a \nlow-level copy of the recorded audio signal to the play -\nback audio signal (Figure 14) through DAI1 playback \npath. Sidetone is commonly used in telephony to allow \nthe speaker to hear himself speak, providing a more \nFigure 14. Sidetone Block DiagramDSTSSIDETONEDVST:\n0dB TO -60dB\nAUTOMATIC\nGAIN\nCONTROL\nEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1\nDVFLTDALEN\nMIXDARDACL\nDARENDACR+\nNOISE GATE\nMODE1\nAVFLT\nSRMIX_\nMODEAVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6/\n12/18dB\nAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERSMIX\nMIXMIXDALMIX\nADRENADLEN\nADCRADCL\nSAMPLE RATE\nCONVERTERREGISTER BIT NAME DESCRIPTION\n0x33/0x345\nAVLG/AVRGLeft/Right ADC Gain\n00 = 0dB\n01 = 6dB\n10 = 12dB\n11 = 18dB4\n3\nAVL/AVRLeft/Right ADC Level\nVALUE GAIN (dB) VALUE GAIN (dB)\n20x0 +3 0x8 -5\n0x1 +2 0x9 -6\n10x2 +1 0xA -7\n0x3 0 0xB -8\n0x4 -1 0xC -9\n00x5 -2 0xD -10\n0x6 -3 0xE -11\n0x7 -4 0xF -12\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  78\nMaxim IntegratedTable 8. Sidetone Register\nnatural user experience. The IC implements sidetone dig -\nitally. Doing so helps prevent unwanted feedback into the \nplayback signal path and better matches the playback \naudio signal. Sidestone is available in voice mode only.\nDigital Audio Interfaces\nThe IC includes two separate playback signal paths and \none record signal path. Digital audio interface 1 (DAI1) \nis used to transmit the recorded stereo audio signal and \nreceive a stereo audio signal for playback. Digital audio \ninterface 2 (DAI2) is used to receive a second stereo \naudio signal. Use DAI1 for all full-duplex operations and \nfor all voice signals. Use DAI2 for music and to mix two \nplayback audio signals. The digital audio interfaces are \nseparate from the audio ports to enable either interface \nto communicate with any external device connected to \neither audio port.Each audio interface can be configured in a variety of for -\nmats including left justified, I 2S, PCM, and time division \nmultiplexed (TDM). TDM mode supports up to 4 mono \naudio slots in each frame. The IC can use up to 2 mono \nslots per interface, leaving the remaining two slots avail -\nable for another device. Table 9 shows how to configure \nthe device for common digital audio formats. Figures 16 \nand 17 show examples of common audio formats. By \ndefault, SDOUTS1 and SDOUTS2 are set high imped -\nance when the IC is not outputting data to facilitate shar -\ning the bus. Configure the interface in TDM mode using \nonly slot 1 to transmit and receive mono PCM voice data.\nThe IC’s digital audio interfaces support both ADC to DAC \nloop-through and digital loopback. Loop-through allows \nthe signal converted by the ADC to be routed to the DAC \nfor playback. The signal is routed from the record path to REGISTER BIT NAME DESCRIPTION\n0x2E7\nDSTSSidetone Source\nSelects which ADC output is fed back as sidetone. When mixing the left and right ADC \noutputs, each is attenuated by 6dB to prevent full-scale signals from clipping.\n00 = Sidetone disabled\n01 = Left ADC\n10 = Right ADC\n11 = Left + Right ADC6\n4\nDVSTSidetone Level\nAdjusts the sidetone signal level. All levels are referenced to the ADC’s full-scale output.\nVALUE LEVEL (dB) VALUE LEVEL (dB)\n30x00 Sidetone disabled 0x10 -30.5\n0x01 -0.5 0x11 -32.5\n0x02 -2.5 0x12 -34.5\n0x03 -4.5 0x13 -36.5\n20x04 -6.5 0x14 -38.5\n0x05 -8.5 0x15 -40.5\n0x06 -10.5 0x16 -42.5\n0x07 -12.5 0x17 -44.5\n10x08 -14.5 0x18 -46.5\n0x09 -16.5 0x19 -48.5\n0x0A -18.5 0x1A -50.5\n0x0B -20.5 0x1B -52.5\n00x0C -22.5 0x1C -54.5\n0x0D -24.5 0x1D -56.6\n0x0E -26.5 0x1E -58.5\n0x0F -28.5 0x1F -60.5\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  79\nMaxim IntegratedTable 9. Common Digital Audio Formats\nX = Don’t care.Figure 15. Digital Audio Signal Routingthe playback path in the digital audio interface to allow \nthe IC’s full complement of digital signal processing to \nbe used. Loopback allows digital data input to either \nSDINS1 or SDINS2 to be routed from one interface to the \nother for output on SDOUTS2 or SDOUTS1. Both inter -faces must be configured for the same sample rate, but \nthe interface format need not be the same. This allows \nthe IC to route audio data from one device to another, \nconverting the data format as needed. Figure 15 shows \nthe available digital signal routing options.\nMAS1DAI1\nDAI1\nRECORD PATHDAI1\nPLAYBACK PATHDAI2\nPLAYBACK PATHSEL1 SEL2BCLK1BCLKS1\nLRCLK1\nSDOUT1\nSDIN1\nLTEN1LBEN2\n+BIT\nCLOCKFRAME\nCLOCKDATA\nOUTPUTDATA\nINPUTMAS1HIZOFF1\nSDOEN1SDIEN1 SDIEN2 MAS2DAI2\nBCLK2\nLRCLK2\nSDOUT2\nSDIN2\nBIT\nCLOCKFRAME\nCLOCKDATA\nOUTPUTDATA\nINPUTMAS2HIZOFF2SDOEN2LRCLKS1 SDOUTS1 SDINS1 DVDDS1 BCLKS2 LRCLKS2 SDOUTS2 SDINS2 DVDDS2\nMUXLBEN1\nMODE WCI1/WCI2 BCI1/BCI2 DLY1/DLY2 TDM1/TDM2 SLOTL1/SLOTL2 SLOTR1/SLOTR2\nLeft Justified 1 0 0 0 X X\nI2S 0 0 1 0 X X\nPCM X 1 X 1 0 0\nTDM X 1 X 1 Set as desired\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  80\nMaxim IntegratedTable 10. Digital Audio Interface Registers\nREGISTER BIT NAME DESCRIPTION\n0x14/0x1C7 MAS1/MAS2DAI1/DAI2 Master Mode\nIn master mode, DAI1/DAI2 outputs LRCLK and BCLK. In slave mode, DAI1/DAI2 \naccept LRCLK and BCLK as inputs.\n0 = Slave mode\n1 = Master mode\n6 WCI1/WCI2DAI1/DAI2 Word Clock Invert\nTDM1/TDM2 = 0:\n0 = Left-channel data is transmitted while LRCLK is low.\n1 = Right-channel data is transmitted while LRCLK is low.\nTDM1/TDM2 = 1:\nAlways set WCI = 0.\n5 BCI1/BCI2DAI1/DAI2 Bit Clock Invert\nBCI1/BCI2 must be set to 1 when TDM1/TDM2 = 1.\n0 = SDIN is accepted on the rising edge of BCLK.  \nSDOUT is valid on the rising edge of BCLK.\n1 = SDIN is accepted on the falling edge of BCLK.  \nSDOUT is valid on the falling edge of BCLK.\nMaster Mode:\n0 = LRCLK transitions on the falling edge of BCLK.\n1 = LRCLK transitions on the rising edge of BCLK.\n4 DLY1/DLY2DAI1/DAI2 Data Delay\nDLY1/DLY2 has no effect when TDM1/TDM2 = 1.\n0 = The most significant data bit is clocked on the first active BCLK edge after an \nLRCLK transition.\n1 = The most significant data bit is clocked on the second active BCLK edge after an \nLRCLK transition.\n2 TDM1/TDM2DAI1/DAI2 Time-Division Multiplex Mode (TDM Mode)\nSet TDM1/TDM2 when communicating with devices that use a frame synchronization \npulse on LRCLK instead of a square wave.\n0 = Disabled\n1 = Enabled (BCI1/BCI2 must be set to 1)\n1 FSW1/FSW2DAI1/DAI2 Wide Frame Sync Pulse\nIncreases the width of the frame sync pulse to the full data width when TDM1/TDM2 = \n1. FSW1/FSW2 has no effect when TDM1/TDM2 = 0.\n0 = Disabled\n1 = Enabled\n0 WS1/WS2DAI1/DAI2 Audio Data Bit Depth\nDetermines the maximum bit depth of audio being transmitted and received. Data is \nalways 16 bit when TDM1/TMD2 = 0.\n0 = 16 bits\n1 = 24 bits\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  81\nMaxim IntegratedTable 10. Digital Audio Interface Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x15/0x1D7\nOSR1ADC Oversampling Ratio\nUse the higher setting for maximum performance. Use the lower setting for reduced \npower consumption at the expense of performance.\n00 = 96x\n01 = 64x\n10 = Reserved\n11 = Reserved6\n5DAC_OSR1/  \nDAC_OSR2DAC Oversample Clock (Select PCLK/2 for higher performance. Select PCLK/4 for \nlower power consumption.)\n1 = DAC input clock = PCLK/2\n0 = DAC input clock = PCLK/4\n2\nBSEL1/\nBSEL2DAI1/DAI2 BCLK Output Frequency\nWhen operating in master mode, BSEL1/BSEL2 set the frequency of BCLK. When \noperating in slave mode, BSEL1/BSEL2 have no effect. Select the lowest BCLK \nfrequency that clocks all data input to the DAC and output by the ADC.\n000 = BCLK disabled\n001 = 64 x LRCLK\n010 = 48 x LRCLK\n011 = 128 x LRCLK (invalid for DHF1/DHF2 = 1)\n100 = PCLK/2\n101 = PCLK/4\n110 = PCLK/8\n111 = PCLK/161\n0\n0x16/0x1E7\nSEL1/SEL2DAI1/DAI2 Audio Port Selector\nSelects which port is used by DAI1/DAI2.\n00 = None\n01 = Port S1\n10 = Port S2\n11 = Reserved6\n5 LTEN1DAI1 Digital Loopthrough\nConnects the output of the record signal path to the input of the playback path. Data \ninput to DAI1 from an external device is mixed with the recorded audio signal.\n0 = Disabled\n1 = Enabled\n4LBEN1/\nLBEN2DAI1/DAI2 Digital Audio Interface Loopback\nLBEN1 routes the digital audio input to DAI1 back out on DAI2. LBEN2 routes the digital \naudio input to DAI2 back out on DAI1. Selecting LBEN2 disables the ADC output data.\n0 = Disabled\n1 = Enabled\n3DMONO1/\nDMONO2DAI1/DAI2 DAC Mono Mix\nMixes the left and right digital input to mono and routes the combined signal to the left \nand right playback paths. The left and right input data is attenuated by 6dB prior to the \nmono mix.\n0 = Disabled\n1 = Enabled \nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  82\nMaxim IntegratedTable 10. Digital Audio Interface Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x16/0x1E2HIZOFF1/\nHIZOFF2Disable DAI1/DAI2 Output High-Impedance Mode\nNormally SDOUT is set high impedance between data words. Set HIZOFF1/HIZOFF2 to \nforce a level on SDOUT at all times.\n0 = Disabled\n1 = Enabled\n1SDOEN1/\nSDOEN2DAI1/DAI2 Record Path Output Enable\nDAI2 outputs data only if LBEN1 = 1.\n0 = Disabled\n1 = Enabled\n0SDIEN1/\nSDIEN2DAI1/DAI2 Playback Path Input Enable\n0 = Disabled\n1 = Enabled\n0x17/0x1F7\nSLOTL1/\nSLOTL2TDM Left Time Slot\nSelects which of the four slots is used for left data on DAI1/DAI2. If the same slot is \nselected for left and right audio, left audio is placed in the slot.\n00 = Slot 1\n01 = Slot 2\n10 = Slot 3\n11 = Slot 46\n5\nSLOTR1/\nSLOTR2TDM Right Time Slot\nSelects which of the four slots is used for right data on DAI1/DAI2. If the same slot is \nselected for left and right audio, left audio is placed in the slot.\n00 = Slot 1\n01 = Slot 2\n10 = Slot 3\n11 = Slot 44\n3\nSLOTDLY1/\nSLOTDLY2TDM Slot Delay\nAdds 1 BCLK cycle delay to the data in the specified TDM slot.\n1xxx = Slot 4 delayed\nx1xx = Slot 3 delayed\nxx1x = Slot 2 delayed\nxxx1 = Slot 1 delayed2\n1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  83\nMaxim IntegratedFigure 16. Non-TDM Data Format ExamplesWCI_ = 0, BCI_ = 0, DLY_ = 0, TDM_ = 0, FSW_ = 0, WS_ = 0, HI ZOFF_ = 1, SLOTL_ = 0, SLOTR_ = 0\nLRCL K LEFT\nLEFT\nLEFTBCLKSDOUT D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0\nD15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0RIGHT\nRIGHT\nRIGHTSDIN\nWCI_ = 1, BCI_ = 0, DLY_ = 0, TDM_ = 0, FSW_ =  0, WS_ = 0, HI ZOFF_ = 1, SLOTL_ = 0, SLOTR_ = 0\nLRCL K\nBCLKSDOUT\nSDIN\nLRCL K\nBCLKSDOUT\nSDINWCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 0, FSW_ = 0, WS_ = 0, HI ZOFF_ = 1, SLOTL_ = 0, SLOTR_ = 0\nWCI_ = 0, BCI_ = 0, DLY_ = 1, TDM_ = 0, FSW_ = 0, WS_ = 0, HI ZOFF_ = 1, SLOTL_ = 0, SLOTR_ = 0\nLRCL K\nBCLKSDOUTRIGHT LEFT\nSDIN\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  84\nMaxim IntegratedFigure 17. TDM Mode Data Format ExamplesLRCL K\nBCLKSDOU T\nSDIN L15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0WCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 1, FSW_ = 0, WS_ = 0, HIZOFF_ = 0, SLOTL_ = 0, SLOTR_ = 1\nL15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 HI-Z HI-Z\nLRCLK\nBCLKSDOUT\nSDINLRCLK\nBCLKSDOUT\nSDIN\nLRCLK\nBCLKSDOUT\nSDINLRCL K\nBCLKSDOU T\nSDIN L15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0WCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 1, FSW_ = 1, WS_ = 0, HIZOFF_ = 0, SLOTL_ = 0, SLOTR_ = 1\nL15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 HI-Z HI-Z\nL15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0L15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0WCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 1, FSW_ = 0, WS_ = 0, HIZOFF_ = 1, SLOTL_ = 0, SLOTR_ = 1\nWCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 1, FSW_ = 0, WS_ = 0, HIZOFF_ = 0, SLOTL_ = 2, SLOTR_ = 3\nL15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R0 HI-Z HI-Z\nL15 L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 R15 R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1 R032 CYCLES\nL L L L L L L L R R R R R R R R HI-Z\nL L L L L L L L R R R R R R R R HI-ZHI-Z16 CYCLES 16 CYCLES 16 CYCLES 16 CYCLESWCI_ = 0, BCI_ = 1, DLY_ = 0, TDM_ = 1, FSW_ = 0, WS_ = 0, HIZOFF_ = 0, SLOTL_ = 0, SLOTR_ = 1\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  85\nMaxim IntegratedClock Control\nThe digital signal paths in the IC require a master clock \n(MCLK) between 10MHz and 60MHz to function. The \nMAX98089 requires an internal clock between 10MHz \nand 20MHz. A prescaler divides MCLK by 1, 2, or 4 to \ncreate the internal clock (PCLK). PCLK is used to clock \nall portions of the IC.\nThe MAX98089 includes two digital audio signal paths, \nboth capable of supporting any sample rate from 8kHz \nto 96kHz. Each path is independently configured to allow \ndifferent sample rates. To accommodate a wide range \nof system architectures, four main clocking modes are \nsupported:\nU PLL Mode: When operating in slave mode, enable the \nPLL to lock onto any LRCLK input. This mode requires \nthe least configuration, but provides the lowest per -\nformance. Use this mode to simplify initial setup or \nwhen normal mode and exact integer mode cannot \nbe used.U Normal Mode:  This mode uses a 15-bit clock divider \nto set the sample rate relative to PCLK. This allows \nhigh flexibility in both the PCLK and LRCLK frequen -\ncies and can be used in either master or slave mode.\nU Exact Integer Mode (DAI1 only): In both master and \nslave modes, common MCLK frequencies (12MHz, \n13MHz, 16MHz, and 19.2MHz) can be programmed \nto operate in exact integer mode for both 8kHz and \n16kHz sample rates. In these modes, the MCLK and \nLRCLK rates are selected by using the FREQ1 bits \ninstead of the NI, and PLL control bits.\nU DAC Low-Power Mode: This mode bypasses the \nPLL for reduce power consumptions and uses fixed \ncounters to generate the clocks. The DAI__DAC_LP \nbits override the other clock settings.\nTable 11. Clock Control Registers\nREGISTER BIT NAME DESCRIPTION\n0x105\nPSCLKMCLK Prescaler\nGenerates PCLK, which is used by all internal circuitry.\n00 = PCLK disabled\n01 = 10MHz P MCLK P 20MHz (PCLK = MCLK)\n10 = 20MHz P MCLK P 40MHz (PCLK = MCLK/2)\n11 = 40MHz P MCLK P 60MHz (PCLK = MCLK/4)4\n0x11/0x197\nSR1/SR2DAI1/DAI2 Sample Rate\nUsed by the ALC to correctly set the dual-band crossover frequency and the excursion \nlimiter to set the predefined corner frequencies.\n6VALUESAMPLE RATE \n(kHz)VALUESAMPLE RATE \n(kHz)\n0x0 Reserved 0x8 48\n50x1 8 0x9 88.2\n0x2 11.025 0xA 96\n0x3 16 0xB Reserved\n0x4 22.05 0xC Reserved\n40x5 24 0xD Reserved\n0x6 32 0xE Reserved\n0x7 44.1 0xF Reserved\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  86\nMaxim IntegratedTable 11. Clock Control Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x113\nFREQ1Exact Integer Mode\nOverrides PLL1 and NI1 and configures a specific PCLK to LRCLK ratio.\nVALUE SAMPLE RATE VALUE SAMPLE RATE\n0x0 Disabled 0x8PCLK = 12MHz, \nLRCLK = 8kHz\n20x1 Reserved 0x9PCLK = 12MHz, \nLRCLK = 16kHz\n0x2 Reserved 0xAPCLK = 13MHz, \nLRCLK = 8kHz\n0x3 Reserved 0xBPCLK = 13MHz, \nLRCLK = 16kHz\n0x4 Reserved 0xCPCLK = 16MHz, \nLRCLK = 8kHz\n10x5 Reserved 0xDPCLK = 16MHz, \nLRCLK = 16kHz\n0x6 Reserved 0xEPCLK = 19.2MHz, \nLRCLK = 8kHz\n0x7 Reserved 0xFPCLK = 19.2MHz, \nLRCLK = 16kHz\n0x12/0x1A7 PLL1/PLL2PLL Mode Enable (Slave Mode Only)\nPLL1/PLL2 enables a digital PLL that locks on to the externally supplied LRCLK \nfrequency and automatically sets the LRCLK divider (NI1/NI2).\n0 =  Disabled\n1 =  Enabled\n6\nNI1/\nNI2Normal Mode LRCLK Divider\nWhen PLL1/PLL2 = 0, the frequency of LRCLK is determined by NI1/NI2. See Table 12 \nfor common NI values.5\n4\n3SAMPLE RATE DHF1/DHF2 NI1/NI2 FORMULA2\n1\n8kHz P LRCLK P 48kHz 0 0\n0x13/0x1B7\n6\n48kHz < LRCLK P 96kHz 1 5\n4\n3\nfLRCLK  = LRCLK frequency\nfPCLK  = Prescaled MCLK frequency (PCLK)2\n1\n0 NI1[0]/NI2[0]Rapid Lock Mode\nProgram NI1/NI2 to the nearest valid ratio and set NI1[0]/NI2[0] when PLL1/PLL2 = 1 \nto enable rapid lock mode. Normally, the PLL automatically calculates and dynamically \nadjusts NI1/NI2. When rapid lock mode is properly configured, the PLL starting point is \nmuch closer to the correct value, thus speeding up lock time. Wait one LRCLK period \nafter programming NI1/NI2 before setting PLL1/PLL2 = 1.LRCLK\nPCLK65,536 x 48 x fNIf=LRCLK\nPCLK65,536 x 96 x fNIf=\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  87\nMaxim IntegratedTable 11. Clock Control Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x4F7\nDAI2_DAC_LPDAI_ DAC Low Power Select.\nThese bits setup the clocks to be generated from fixed counters that bypass the PLL for \nDAC low power mode.\n6VALUE SETTINGFILTER \nSELECTVALUE SETTINGFILTER \nSELECT\n0x0PLL derived \nclock— 0x8PCLK = 2304 \nx LRCLKVoice\n5 0x1PCLK = 128  \nx LRCLKAudio 96kHz 0x9 Reserved —\n4 0x2PCLK = 192  \nx LRCLKAudio 96kHz 0xA Reserved —\n3\nDAI1_DAC_LP0x3PCLK = 256  \nx LRCLKAudio 48kHz 0xB Reserved —\n0x4PCLK = 384  \nx LRCLKAudio 48kHz 0xC Reserved —\n2 0x5PCLK = 768  \nx LRCLKVoice 0xD Reserved —\n1 0x6PCLK = 1152 \nx LRCLKVoice 0xE Reserved —\n0 0x7PCLK = 1536 \nx LRCLKVoice 0xF Reserved —\n0x503 DAC2DITHENDAI2 DAC Input Dither Enable\nDAC2DITHEN is recommended to be set when DAI2_DAC_LP = 0000.\n0 = Disabled\n1 = Enabled\n2 DAC1DITHENDAI1 DAC Input Dither 1 Enable\nDAC1DITHEN is recommended to be set when DAI1_DAC_LP = 0000.\n0 = Disabled\n1 = Enabled\n1 CGM2_ENDAI2 Clock Gen Module Enable\nCGM1_EN has to be set along with CGM2_EN to enable the clock generation for the \nDAI2 DAC playback path.\n0 = Disabled\n1 = Enabled\n0 CGM1_ENDAI1/Device Clock Gen Module Enable\nCGM1_EN enables the device clock generation, and needs to be set for DAC playback \nor ADC record.\n0 = Disabled\n1 = Enabled \nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  88\nMaxim IntegratedSample Rate Converter\nThe sample rate conversion circuit allows for both sam -\nple rate conversion and mixing of asynchronous audio \ndata from DAI1 (SDIN1) and DAI2 (SDIN2). The resulting audio can be output through DAI1 to either SDOUTS1 or \nSDOUTS2. The sample rate converter can be enabled on \na per channel basis, allowing for one channel of DAI1 to \noutput microphone data while the other channel is outputting \nsample rate converted data.Table 12. Common NI1/NI2 Values\nNote:  Values in bold are exact integers that provide maximum full-scale performance.\nFigure 18. Sample Rate ConverterDSTSSIDETONEDVST:\n0dB TO -60dB\nAUTOMATIC\nGAIN\nCONTROL\nEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1DVFLTDALEN\nMIXDARDACL\nDARENDACR+\nNOISE GATE\nMODE1\nAVFLT\nSRMIX_AVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6/12/18dB\nAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERSMIX\nMIXMIXDALMIX\nADRENADLEN\nADCRADCL\nSAMPLE RATE\nCONVERTERPCLK (MHz)LRCLK (kHz)\nDHF1/2 = 0 DHF1/2 = 1\n8 11.025 12 16 22.05 24 32 44.1 48 64 88.2 96\n10 13A9 1B18 1D7E 2752 3631 3AFB 4EA5 6C61 75F7 4EA5 6C61 75F7\n11 11E0 18A2 1ACF 23BF 3144 359F 477E 6287 6B3E 477E 6287 6B3E\n11.2896 116A 1800 1A1F 22D4 3000 343F 45A9 6000 687D 45A9 6000 687D\n12 1062 1694 1893 20C5 2D29 3127 4189 5A51 624E 4189 5A51 624E\n12.288 1000 160D 1800 2000 2C1A 3000 4000 5833 6000 4000 5833 6000\n13 0F20 14D8 16AF 1E3F 29AF 2D5F 3C7F 535F 5ABE 3C7F 535F 5ABE\n16 0C4A 10EF 126F 1893 21DE 24DD 3127 43BD 49BA 3127 43BD 49BA\n16.9344 0B9C 1000 116A 1738 2000 22D4 2E71 4000 45A9 2E71 4000 45A9\n18.432 0AAB 0EB3 1000 1555 1D66 2000 2AAB 3ACD 4000 2AAB 3ACD 4000\n20 09D5 0D8C 0EBF 13A9 1B18 1D7E 2752 3631 3AFB 2752 3631 3AFB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  89\nMaxim IntegratedPassband Filtering\nEach digital signal path in the IC includes options for \ndefining the path bandwidth (Figure 19). The playback \nand record paths connected to DAI1 support both voice \nand music filtering while the playback path connected to \nDAI2 supports music filtering only.\nThe voice IIR filters provide greater than 70dB stopband \nattenuation at frequencies above f S/2 to reduce aliasing. \nThree selectable highpass filters eliminate unwanted low-\nfrequency signals.Use music mode when processing high-fidelity audio \ncontent. The music FIR filters reduce power consump -\ntion and are linear phase to maintain stereo imaging. \nAn optional DC-blocking filter is available to eliminate \nunwanted DC offset.\nIn music mode, a second set of FIR filters are available to \nsupport sample rates greater than 50kHz. The filters can \nbe independently selected for DAI1 and DAI2 and sup -\nport both the playback and record audio paths.Table 13. Sample Rate Converter Register\nFigure 19. Digital Passband Filtering Block DiagramDSTSSIDETONEDVST:\n0dB TO -60dB\nAUTOMATIC\nGAIN\nCONTROL\nEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1DVFLTDALEN\nMIXDARDACL\nDARENDACR+\nNOISE GATE\nMODE1\nAVFLT\nSRMIX_\nMODEAVLG: 0/6/\n12/18dB\nAVL:0dB\nTO -15dBAVRG: 0/6/12/18dBAVR:0dB\nTO -15dBAUDIO/\nVOICE\nFILTERS\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERSMIX\nMIXMIXDALMIX\nADRENADLEN\nADCRADCL\nSAMPLE RATE\nCONVERTERREGISTER BIT NAME DESCRIPTION\n0x214 SRMIX_MODESample Rate Mix Mode. Sets mixing configuration applied to the sample rate \nconverted channel(s).\n0 = (DAI1 + DAI2)\n1 = (DAI1 + DAI2)/2\n3 SRMIX_ENLSample Rate Mix Enable. If enabled, mixes data on DAI1 and DAI2. If cleared, SCR \ndata source is DAI2 only.\n0 = SRC mix disable\n1 = SRC mix enable2 SRMIX_ENR\n1 SRC_ENLSample Rate Converter Enable. Select if the SRC is enabled on a per channel \nbasis.\n0 = Sample rate converter disable\n1 = Sample rate converter enable0 SRC_ENR\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  90\nMaxim IntegratedTable 14. Passband Filtering Registers\nREGISTER BIT NAME DESCRIPTION\n0x187 MODE1DAI1 Passband Filtering Mode\n0 = Voice filters \n1 = Music filters (recommended for f S > 24kHz)\n6\nAVFLT1DAI1 ADC Highpass Filter Mode\n5 MODE1 AVFLT1\n40 See Table 15.\n1Select a nonzero value to enable  \nthe DC- blocking filter.\n3 DHF1DAI1 High Sample Rate Mode\nSelects the sample rate range.\n0 = 8kHz P LRCLK P 48kHz\n1 = 48kHz P LRCLK P 96kHz\n2\nDVFLT1DAI1 DAC Highpass Filter Mode\n1MODE1 DVFLT1\n0 See Table 15.\n0 1Select a nonzero value to enable the DC-\nblocking filter.\n0x203 DHF2DAI2 High Sample Rate Mode\nSelects the sample rate range.\n0 = 8kHz P LRCLK P 48kHz\n1 = 48kHz < LRCLK P 96kHz\n0 DCB2DAI2 DC Blocking Filter\nEnables a DC-blocking filter on the DAI2 playback audio path.\n0 = Disabled\n1 = Enabled\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  91\nMaxim IntegratedTable 15. Voice Highpass Filters\nFREQUENCY (Hz)AMPLITUDE (dB)\n800 600 400 200-50-40-30-20-10010\n-60\n0 1000\nFREQUENCY (Hz)AMPLITUDE (dB)\n800 600 400 200-50-40-30-20-10010\n-60\n0 1000\nFREQUENCY (Hz)AMPLITUDE (dB)\n800 600 400 200-50-40-30-20-10010\n-60\n0 1000LRCLK = 48kHzAVFTL/DVFLT VALUE INTENDED SAMPLE RATE FILTER RESPONSE\n000 N/A Disabled\n001/011 16kHz/8kHz\n010/100 16kHz/8kHz\n101 8kHz to 48kHz\n110/111 N/A Reserved\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  92\nMaxim IntegratedPlayback Path Signal Processing\nThe IC playback signal path includes automatic level \ncontrol (ALC) and a 5-band parametric equalizer (EQ) \n(Figure 20). The DAI1 and DAI2 playback paths include \nseparate ALCs controlled by a single set of registers. \nTwo completely separate parametric EQs are included \nfor the DAI1 and DAI2 playback paths.\nAutomatic Level Control\nThe automatic level control (ALC) circuit ensures maxi -\nmum signal amplitude without producing audible clip -\nping. This is accomplished by a variable gain stage that \nworks on a sample by sample basis to increase the gain \nup to 12dB. A look-ahead circuit determines if the next \nsample exceeds full scale and reduces the gain so that \nthe sample is exactly full scale.\nA programmable low signal threshold determines the \nminimum signal amplitude that is amplified. Select a \nthreshold that prevents the amplification of background \nnoise. When the signal level drops below the low signal \nthreshold, the ALC reduces the gain to 0dB until the sig -\nnal increases above the threshold. Figure 21 shows an \nexample of ALC input vs. output curves.The ALC can optionally be configured in multiband \nmode. In this mode, the input signal is filtered into two \nbands with a 5kHz center frequency. Each band is \nrouted through independent ALCs and then summed \ntogether. In multiband mode, both bands use the same \nparameters.\nFigure 21. ALC Input vs. Output ExamplesFigure 20. Playback Path Signal Processing Block Diagram0OUTPUT SIGNAL\n(dBFS)\nOUTPUT SIGNAL\n(dBFS)\nOUTPUT SIGNAL\n(dBFS)INPUT\nSIGNAL\n(dBFS)\nINPUT\nSIGNAL\n(dBFS)\nINPUT\nSIGNAL\n(dBFS)LOW -LEVEL\nTHRESHOLD-120\nLOW -LEVEL\nTHRESHOLD-120\nLOW -LEVEL\nTHRESHOLD-1200\n0ALC WITH ALCTH ≠ 000\nALC WITH ALCTH = 000\nALC DISABLEDEQ1ENE Q2ENDVEQ1:0dB TO -15dBDV1G:0/6/12/18dB\nDV2:0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:\n0dB TO -15dBMODE1\nDVFLTDALEN\nMIXDARDACL\nDARENDACR+\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERS\nMIXMIXDALMIX\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  93\nMaxim IntegratedParametric Equalizer\nThe parametric EQ contains five independent biquad \nfilters with programmable gain, center frequency, and \nbandwidth. Each biquad filter has a gain range of Q12dB \nand a center frequency range from 20Hz to 20kHz. Use a \nfilter Q less than that shown in Figure 22 to achieve ideal \nfrequency responses. Setting a higher Q results in non-  \nideal frequency response. The biquad filters are series \nconnected, allowing a total gain of Q60dB.Table 16. Automatic Level Control Registers\nFigure 22. Maximum Recommended Filter Q  vs. FrequencyCENTER FREQUENCY (Hz)MAXIMUM RECOMMENDED FILTER Q\n10,000 10001101001000\n0.1\n100 100,000fs = 8kHz\nfs = 48kHz\nfs = 96kHzREGISTER BIT NAME DESCRIPTION\n0x437 ALCENALC Enable\nEnables ALC on both the DAI1 and DAI2 playback paths.\n0 = Disabled\n1 = Enabled\n6\nALCRLSALC and Excursion Limiter Release Time\nSets the release time for both the ALC and Excursion Limiter. See the Excursion Limiter  \nsection for Excursion Limiter release times. ALC release time is defined as the time \nrequired to adjust the gain from 12dB to 0dB.\nVALUE ALC RELEASE TIME (s)\n5000 8\n001 4\n010 2\n011 1\n4100 0.5\n101 0.25\n110 Reserved\n111 Reserved\n3 ALCMBMultiband Enable\nEnables dual-band processing with a 5kHz center frequency. SR1 and SR2 must be \nconfigured properly to achieve the correct center frequency for each playback path.\n0 = Single-band ALC\n1 = Dual-band ALC\n2\nALCTHLow Signal Threshold\nSelects the minimum signal level to be boosted by the ALC.\n000 = -JdB (low-signal threshold disabled)\n001 = -12dB\n010 = -18dB\n011 = -24dB\n100 = -30dB\n101 = -36dB\n110 = -42dB\n111 = -48dB1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  94\nMaxim IntegratedTable 17. 5-Band Equalizer ParametersThe transfer function for the parametric EQ biquad coef -\nficients is:\n(1 ) (2 )\n2 212 2 2\n(1 ) (2 )\n12 2(1 2[(1 k ) K(1- k )] k (1 k )z 1 2[(1 k ) K(1 k )]z )H(z)\n(1 k (1 k )z k z )−−\n−−++ ++ + +−−=\n++ +\nThe coefficients K, K1, K2, c1, and c2 are sample rate \ndependant and stored in registers 0x52 through 0xB5.  \nSeparate parametric EQ settings can be stored for the DAI1 and DAI2 playback paths. The MAX98089 EV kit \nsoftware includes a graphic interface for generating the \nparametric EQ biquad coefficients.he parameters for the \n5-band equalizer must be calculated by software, then \nprogrammed into the I 2C registers. Hardware calculates \nthe final parameters based on the I 2C bits. Table 17  \nshows the parameter calculations.\nINPUT PARAMETER INTERMEDIATE PARAMETER OUTPUT PARAMETER\nSoftwareCenter Freq = cenf (Hz)\nCutoff Freq = cutf (Hz)\nGain = G (dB)\nSampling Rate = fs (Hz)()  cutf - cenfBW  fsπ×=\n02  cenf\nfsπ×Ω=\nBWy  K  tan2\uf8eb\uf8f6=\uf8ec\uf8f7\uf8ed\uf8f8G\n20dB K 10=\n() 10k  -cos= Ω\n2y1\nKk y1\nK−\n=\n+\n2\n11c 1k= −\n2\n22c 1k= −\nHardwareK\nk1\nk2\nc1\nc2K1 = ½ [1+K]\nK2 = ½ [1-K]K1\nK2\nk1\nk2\nc1\nc2\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  95\nMaxim IntegratedUse the attenuator at the EQ’s input to avoid clipping \nthe signal. The attenuator can be programmed for fixed \nattenuation or dynamic attenuation based on signal level. \nIf the dynamic EQ clip detection is enabled, the signal \nlevel from the EQ is fed back to the attenuator circuit to \ndetermine the amount of gain reduction necessary to \navoid clipping.The MAX98089 EV kit software includes a graphical inter -\nface for generating the EQ coefficients. The coefficients \nare sample rate dependent and stored in registers 0x52 \nthrough 0xB5.\nTable 18. EQ Registers\nREGISTER BIT NAME DESCRIPTION\n0x30/0x324EQCLP1 /\nEQCLP2DAI1/DAI2 EQ Clip Detection\nAutomatically controls the EQ attenuator to prevent clipping in the EQ.\n0 = Enabled\n1 = Disabled\n3\nDVEQ1/DVEQ2DAI1/DAI2 EQ Attenuator\nProvides attenuation to prevent clipping in the EQ when full-scale signals are \nboosted. DVEQ1/DVEQ2 operates only when EQ1EN/EQ2EN = 1 and EQCLP1 /\nEQCLP2  = 1.\n2VALUE GAIN (dB) VALUE GAIN (dB)\n0x0 0 0x8 -8\n0x1 -1 0x9 -9\n10x2 -2 0xA -10\n0x3 -3 0xB -11\n0x4 -4 0xC -12\n00x5 -5 0xD -13\n0x6 -6 0xE -14\n0x7 -7 0xF -15\n0x497 VS2EN\nSee the Click-and-Pop Reduction  section. 6 VSEN\n5 ZDEN\n1 EQ2ENDAI2 EQ Enable\n0 = Disabled\n1 = Enabled\n0 EQ1ENDAI1 EQ Enable\n0 = Disabled\n1 = Enabled\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  96\nMaxim IntegratedPlayback Level Control\nThe IC includes separate digital level control for the DAI1 \nand DAI2 playback audio paths. The DAI1 signal path allows boost when MODE1 = 0 and attenuation in any \nmode. The DAI2 signal path allows attenuation only.\nTable 19. DAC Playback Level Control RegisterFigure 23. Playback Level Control Block DiagramEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1\nDVFLTDALEN\nMIXDARDACL\nDARENDACR+\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERS\nMIXMIXDALMIX\nREGISTER BIT NAME DESCRIPTION\n0x2F/0x317 DV1M/DV2MDAI1/DAI2 Mute\n0 = Disabled\n1 = Enabled\n5\nDV1GDAI1 Voice Mode Gain\nDV1G only applies when MODE1 = 0.\n00 = 0dB\n01 = 6dB\n10 = 12dB\n11 = 18dB4\n3\nDV1/DV2DAI1/DAI2 Attenuation\nVALUE GAIN (dB) VALUE GAIN (dB)\n20x0 0 0x8 -8\n0x1 -1 0x9 -9\n0x2 -2 0xA -10\n10x3 -3 0xB -11\n0x4 -4 0xC -12\n0x5 -5 0xD -13\n00x6 -6 0xE -14\n0x7 -7 0xF -15\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  97\nMaxim IntegratedDAC Input Mixers\nThe IC’s stereo DAC accepts input from two digital audio paths. The DAC mixer routes any audio path to the left and \nright DACs (Figure 24).\nFigure 24. DAC Input Mixer Block Diagram\nTable 20. DAC Input Mixer RegisterEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:0dB TO -15dB\nMODE1\nDVFLTDALEN\nMIXDARDACL\nDARENDACR+\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERS\nMIXMIXDALMIX\nREGISTER BIT NAME DESCRIPTION\n0x227\nMIXDALLeft DAC Input Mixer\n1xxx = DAI1 left channel\nx1xx = DAI1 right channel\nxx1x = DAI2 left channel\nxxx1 = DAI2 right channel6\n5\n4\n3\nMIXDARRight DAC Input Mixer\n1xxx = DAI1 left channel\nx1xx = DAI1 right channel\nxx1x = DAI2 left channel\nxxx1 = DAI2 right channel2\n1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  98\nMaxim IntegratedReceiver Amplifier\nThe IC includes a single differential receiver amplifier. The receiver amplifier is designed to drive a 32 I earpiece \nspeaker. In cases where a single transducer is used for the loudspeaker and receiver, use the SPKBYP switch to route \nthe receiver amplifier output to the left speaker outputs. The receiver amplifier can also be configured as stereo single-\nended line outputs using the I 2C interface.\nFigure 25. Receiver Amplifier Block DiagramDALENDACL\nDARENDACRMIXRECRMIXMIXRECLMIX 0dB\n0dBRECVOLL:\n+8dB TO -62dB\nRECLEN\nRECRENRECVOLR:\n+8dB TO -62dBRECBYP\nSPKBYPRECP/\nLOUTL/\nRXINP\nRECN/\nLOUTR/\nRXINN\nSPKLP\nSPKLNLINEMODE\nSPLEN+6dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  99\nMaxim IntegratedReceiver Output Mixer\nThe IC’s receiver amplifier accepts input from the stereo DAC, the line inputs (single-ended or differential), and the MIC \ninputs. Configure the mixer to mix any combination of the available sources. When more than one signal is selected, the \nmixed signal can be configured to attenuate 6dB, 9dB, or 12dB.\nTable 21. Receiver Output Mixer Register\nREGISTER BIT NAME DESCRIPTION\n0x287\nMIXRECLLeft Receiver Output Mixer\n1xxxxxxx = Right DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INADIFF = 1)\nxxxx1xxx = INB1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Left DAC6\n5\n4\n3\n2\n1\n0\n0x297\nMIXRECRRight Receiver Output Mixer\n1xxxxxxx = Left DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1)\nxxxx1xxx = INA1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Right DAC6\n5\n4\n3\n2\n1\n0\n0x2A7 LINE_MODEReceiver Output Mode . Configures receive path output mode between BTL and \nstereo line output.\n0 = BTL\n1 = Stereo line output\n3\nMIXRECR\n_GAINRight Receiver Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB2\n1\nMIXRECL\n_GAINLeft Receiver Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB0\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  100\nMaxim IntegratedTable 22. Receiver Output Level RegisterReceiver Output Volume\nREGISTER BIT NAME DESCRIPTION\n0x3B/0x3C7RECLM/\nRECRMReceiver Output Mute\n0 = Disabled\n1 = Enabled\n4\nRECVOLL/\nRECVOLRReceiver Output Volume Level\nVALUE VOLUME (dB) VALUE VOLUME (dB)\n30x00 -62 0x10 -10\n0x01 -58 0x11 -8\n0x02 -54 0x12 -6\n0x03 -50 0x13 -4\n20x04 -46 0x14 -2\n0x05 -42 0x15 0\n0x06 -38 0x16 +1\n0x07 -35 0x17 +2\n10x08 -32 0x18 +3\n0x09 -29 0x19 +4\n0x0A -26 0x1A +5\n0x0B -23 0x1B +6\n00x0C -20 0x1C +6.5\n0x0D -17 0x1D +7\n0x0E -14 0x1E +7.5\n0x0F -12 0x1F +8\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  101\nMaxim IntegratedSpeaker Amplifiers\nThe IC integrates a stereo filterless Class D amplifier that \noffers much higher efficiency than Class AB without the \ntypical disadvantages.\nThe high efficiency of a Class D amplifier is due to the \nswitching operation of the output stage transistors. In a \nClass D amplifier, the output transistors act as current \nsteering switches and consume negligible additional \npower. Any power loss associated with the Class D out -\nput stage is mostly due to the I 2R loss of the MOSFET \non-resistance, and quiescent current overhead.The theoretical best efficiency of a linear amplifier is 78%, \nhowever, that efficiency is only exhibited at peak output \npower. Under normal operating levels (typical music \nreproduction levels), efficiency falls below 30%, whereas \nthe IC’s Class D amplifier still exhibits 80% efficiency \nunder the same conditions.\nTraditional Class D amplifiers require the use of exter -\nnal LC filters or shielding to meet EN55022B and FCC \nelectromagnetic-interference (EMI) regulation standards. \nMaxim’s patented active emissions limiting edge-rate \ncontrol circuitry reduces EMI emissions, allowing opera -\ntion without any output filtering in typical applications.\nFigure 26. Speaker Amplifier Path Block DiagramDALENDACL\nDARENDACR\nMIXSPRMIXMIXSPLMIXSPKLP\nSPKLNSPVOLL:\n+8dB TO -62dBSPKLVDD\nSPKLGND\nSPKRVDD\nSPKRP\nSPKRNSPLEN\nSPRENPOWER/\nDISTORTION LIMITER\nSPVOLR:\n+8dB TO -62dBSPKRGND+6dB+6dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  102\nMaxim IntegratedSpeaker Output Mixers\nThe IC’s speaker amplifiers accept input from the stereo DAC, the line inputs (single-ended ore differential), and the MIC inputs. \nConfigure the mixer to mix any combination of the available sources. When more than one signal is selected, the mixer can \nbe configured to attenuate the signal by 6dB, 9dB or 12dB.\nTable 23. Speaker Output Mixer Register\nREGISTER BIT NAME DESCRIPTION\n0x2B7\nMIXSPL Left Speaker Output Mixer\n1xxxxxxx = Right DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1)\nxxxx1xxx = INB1\nxxxxx1xx = INA2 (INBDIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Left DAC6\n5\n4\n3\n2\n1\n0\n0x2C7\nMIXSPRRight Speaker Output Mixer\n1xxxxxxx = Left DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1)\nxxxx1xxx = INB1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Right DAC6\n5\n4\n3\n2\n1\n0\n0x2D3\nMIXSPR\n_GAINRight Speaker Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB2\n1\nMIXSPL\n_GAINLeft Speaker Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  103\nMaxim IntegratedTable 24. Speaker Output Level RegisterSpeaker Output Volume\nSpeaker Amplifier Signal Processing\nThe IC includes signal processing to improve the sound \nquality of the speaker output and protect transducers \nfrom damage. An excursion limiter dynamically adjusts \nthe highpass corner frequency, while a power limiter and \ndistortion limiter prevent the amplifier from outputting too \nmuch distortion or power. The excursion limiter is located \nin the DSP while the distortion limiter and power limiter \ncontrol the analog volume control (Figure 28). All three \nlimiters analyze the speaker amplifier’s output signal to \ndetermine when to take action.\nExcursion Limiter\nThe excursion limiter is a dynamic highpass filter that \nmonitors the speaker outputs and increases the highpass \ncorner frequency when the speaker amplifier’s output \nexceeds a predefined threshold. The filter smoothly transitions between the high and low corner frequency to \nprevent unwanted artifacts. The filter can operate in four \ndifferent modes:\nU Fixed-Frequency Preset Mode. The highpass corner \nfrequency is fixed at the upper corner frequency and \ndoes not change with signal level.\nU Fixed-Frequency Programmable Mode.  The high -\npass corner frequency is fixed to that specified by the \nprogrammable biquad filter.\nU Preset Dynamic Mode.  The highpass filter automati -\ncally slides between a preset upper and lower corner \nfrequency based on output signal level.\nU User-Programmable Dynamic Mode.  The highpass \nfilter slides between a user-programmed biquad filter \non the low side to a predefined corner frequency on \nthe high side.REGISTER BIT NAME DESCRIPTION\n0x3D/0x3E7 SPLM/SPRMLeft/Right Speaker Output Mute\n0 = Disabled\n1 = Enabled\n4\nSPVOLL/SPVOLRLeft/Right Speaker Output Volume Level\nVALUE VOLUME (dB) VALUE VOLUME (dB)\n0x00 -62 0x10 -10\n0x01 -58 0x11 -8\n30x02 -54 0x12 -6\n0x03 -50 0x13 -4\n0x04 -46 0x14 -2\n0x05 -42 0x15 0\n0x06 -38 0x16 +1\n0x07 -35 0x17 +2\n20x08 -32 0x18 +3\n0x09 -29 0x19 +4\n0x0A -26 0x1A +5\n0x0B -23 0x1B +6\n10x0C -20 0x1C +6.5\n0x0D -17 0x1D +7\n0x0E -14 0x1E +7.5\n0x0F -12 0x1F +8\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  104\nMaxim IntegratedFigure 27. Speaker Amplifier Signal Processing Block DiagramThe transfer function for the user-programmable biquad  is:\n-1 -2\n01 2\n-1 -2\n12b bz b zH(z)\n1 az a z++=\n++\n The coefficients b 0, b1, b2, a1, and a 2 are sample \nrate dependent and stored in registers 0xB4 through \n0xC7. Store b 0, b1, and b 2 as positive numbers. Store \na1 and a 2 as negated two’s complement numbers. \nSeparate filters can be stored for the DAI1 and DAI2 \nplayback paths.The MAX98089 EV kit software includes a graphic interface \nfor generating the user-programmable biquad coefficients.\nNote: Only change the excursion limiter settings when \nthe signal path is disabled to prevent undesired artifacts.\nEQ1ENE Q2ENDVEQ1:\n0dB TO -15dBDV1G:\n0/6/12/18dB\nDV2:\n0dB TO -15dB DCB25-BAND\nPARAMETRIC\nEQ5-BAND\nPARAMETRIC\nEQDVEQ2:\n0dB TO -15dBMULTI BAND ALC\nEXCURSION LIMITER\nDV1:\n0dB TO -15dBMODE1DVFLTDALEN\nMIXDARDACL\nDARENDACR+\nAUDIO/\nFILTERS\nAUDIO/\nVOICE\nFILTERS\nMIXMIXDALMIX\nMIXSPRMIXMIXSPLMIXSPKLP\nSPKLNSPVOLL:+8dB TO -62dBSPKLVDD\nSPKLGND\nSPKRVDD\nSPKRP\nSPKRNSPLEN\nSPRENPOWER/\nDISTORTION LIMITER\nSPVOLR:\n+8dB TO -62dBSPKRGND+6dB+6dB\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  105\nMaxim IntegratedTable 25. Excursion Limiter Registers\nREGISTER BIT NAME DESCRIPTION\n0x416\nDHPUCFExcursion Limiter Corner Frequency\nThe excursion limiter has limited sliding range and minimum corner frequencies. Listed \nbelow are all the valid filter combinations.\n5LOWER CORNER \nFREQUENCY UPPER CORNER \nFREQUENCYMINIMUM BIQUAD \nCORNER FREQUENCYDHPUCF DHPLCF\nExcursion limiter disabled — 000 00\n4400Hz — 001 00\n600Hz — 010 00\n800Hz — 011 00\n1kHz — 100 00\n1\nDHPLCFProgrammable using biquad 100Hz 000 11\n200Hz 400Hz — 001 01\n400Hz 600Hz — 010 10\n400Hz 800Hz — 011 10\n0Programmable \nusing biquad400Hz 200Hz 001 11\nProgrammable \nusing biquad600Hz 300Hz 010 11\nProgrammable \nusing biquad800Hz 400Hz 011 11\nProgrammable \nusing biquad1kHz 500Hz 100 11\n0x436\nALCRLSALC and Excursion Limiter Release Time\nSets the release time for both the ALC and Excursion Limiter. See the Automatic Level \nControl  section for ALC release times. Excursion limiter release time is defined as the \ntime required to slide from the high corner frequency to the low corner frequency.\nVALUE EXCURSION LIMITER RELEASE TIME (s)\n5000 4\n001 2\n010 1\n011 0.5\n4100 0.25\n101 0.25\n110 Reserved\n111 Reserved\n0x423\nDHPTHExcursion Limiter Threshold\nMeasured at the Class D speaker amplifier outputs. Signals above the threshold \nuse the upper corner frequency. Signals below the threshold use the lower corner \nfrequency. VBAT must correctly reflect the voltage of SPKLVDD to achieve accurate \nthresholds.\n000 = 0.34V P\n001 = 0.71V P\n010 = 1.30V P\n011 = 1.77V P\n100 = 2.33V P\n101 = 3.25V P\n110 = 4.25V P\n111 = 4.95V P2\n1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  106\nMaxim IntegratedTable 26. Power Limiter RegistersPower Limiter\nThe IC’s power limiter tracks the continuous power deliv -\nered to the loudspeaker and briefly mutes the speaker \namplifier output if the speaker is at risk of sustaining \npermanent damage.\nLoudspeakers are typically damaged when the voice coil \noverheats due to extended operation above the rated \npower. During normal operation, heat generated in the \nvoice coil is transferred to the speaker’s magnet, which \ntransfers heat to the surrounding air. For the voice coil \nto overheat, both the voice coil and the magnet must \noverheat. The result is that a loudspeaker can operate \nabove its rated power for a significant time before it heats \nsufficiently to cause damage.The IC’s power limiter includes user-programmable time \nconstants and power thresholds to match a wide range \nof loudspeakers. Program the power limiter’s threshold to \nmatch the loudspeaker’s rated power handling. This can \nbe determined through measurement or the loudspeak -\ner’s specification. Program time constant 1 to match the \nvoice coil’s thermal time constant. Program time constant \n2 to match the magnet’s thermal time constant. The time \nconstants can be determined by plotting the voice coil’s \nresistance vs. time as power is applied to the speaker.\nREGISTER BIT NAME DESCRIPTION\n0x447\nPWRTHPower Limiter Threshold\nIf the continuous output power from the speaker amplifiers exceeds this threshold, \nthe output is briefly muted to protect the speaker. The threshold is measured in watts \nassuming an 8 I load. VBAT must correctly reflect the voltage of SPKLVDD/\nSPKRVDD to achieve accurate thresholds.\n6VALUETHRESHOLD  \n(W)VALUETHRESHOLD \n(W)\n0x0Power limiter  \ndisabled0x8 0.27\n50x1 0.05 0x9 0.35\n0x2 0.06 0xA 0.48\n0x3 0.09 0xB 0.72\n0x4 0.11 0xC 1.00\n40x5 0.13 0xD 1.43\n0x6 0.18 0xE 1.57\n0x7 0.22 0xF 1.80\n2\nPWRKPower Limiter Weighting Factor\nDetermines the balance between time constant 1 and 2 to match the dominance of \neach time constant in the loudspeaker.\n1VALUE T1 (%) T2 (%)\n000 50 50\n001 62.5 37.5\n010 75 25\n011 87.5 12.5\n0100 100 0\n101 12.5 87.5\n110 25 75\n111 37.5 62.5\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  107\nMaxim IntegratedTable 26. Power Limiter Registers (continued)\nDistortion Limiter\nThe IC’s distortion limiter ensures that the speaker amplifier’s output does not exceed the programmed THD+N limit. \nThe distortion limiter analyzes the Class D output duty cycle to determine the percentage of the waveform that is \nclipped. If the distortion exceeds the programmed threshold, the output gain is reduced.REGISTER BIT NAME DESCRIPTION\n0x457\nPWRT2Power Limiter Time Constant 2\nSelect a value that matches the thermal time constant of the loudspeaker’s magnet.\n6VALUETIME CONSTANT \n(min)VALUETIME CONSTANT \n(min)\n0x0 Disabled 0x8 3.75\n0x1 0.50 0x9 5.00\n50x2 0.67 0xA 6.66\n0x3 0.89 0xB 8.88\n0x4 1.19 0xC Reserved\n40x5 1.58 0xD Reserved\n0x6 2.11 0xE Reserved\n0x7 2.81 0xF Reserved\n3\nPWRT1Power Limiter Time Constant 1\nSelect a value that matches the thermal time constant of the loudspeaker’s voice coil.\n2VALUETIME CONSTANT \n(s)VALUETIME CONSTANT \n(s)\n0x0 Disabled 0x8 3.75\n0x1 0.50 0x9 5.00\n10x2 0.67 0xA 6.66\n0x3 0.89 0xB 8.88\n0x4 1.19 0xC Reserved\n00x5 1.58 0xD Reserved\n0x6 2.11 0xE Reserved\n0x7 2.81 0xF Reserved\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  108\nMaxim IntegratedHeadphone\nDirectDrive Headphone Amplifier\nTraditional single-supply headphone amplifiers have \noutputs biased at a nominal DC voltage (typically half \nthe supply). Large coupling capacitors are needed to \nblock this DC bias from the headphone. Without these \ncapacitors, a significant amount of DC current flows to \nthe headphone, resulting in unnecessary power dis -\nsipation and possible damage to both headphone and \nheadphone amplifier.\nMaxim’s second-generation DirectDrive architecture \nuses a charge pump to create an internal negative sup -\nply voltage. This allows the headphone outputs of the ICs \nto be biased at GND while operating from a single supply \n(Figure 1). Without a DC component, there is no need for \nthe large DC-blocking capacitors. Instead of two large \n(220µF typ) capacitors, the IC’s charge pump requires \n3 small ceramic capacitors, conserving board space, \nreducing cost, and improving the frequency response of \nthe headphone amplifier.\nCharge Pump\nThe dual-mode charge pump generates both the positive \nand negative power supply for the headphone amplifier. To \nmaximize efficiency, both the charge pump’s switching fre -\nquency and output voltage change based on signal level.When the input signal level is less than 10% of PVDD, \nthe switching frequency is reduced to a low rate. This \nminimizes switching losses in the charge pump. When \nthe input signal exceeds 10% of PVDD, the switching fre-\nquency increases to support the load current.\nFor input signals below 25% of PVDD, the charge pump \ngenerates Q(PVDD/2) to minimize the voltage drop \nacross the amplifier’s power stage and thus improve \nefficiency. Input signals that exceed 25% of PVDD cause \nthe charge pump to output QPVDD. The higher output \nvoltage allows for full output power from the headphone \namplifier.\nTo prevent audible gliches when transitioning from the \nQ(PVDD/2) output mode to the QPVDD output mode, the \ncharge pump transitions very quickly. This quick change \ndraws significant current from PVDD for the duration of \nthe transition. The bypass capacitor on PVDD supplies \nthe required current and prevents droop on PVDD.\nThe charge pump’s dynamic switching mode can be \nturned off through the I 2C interface. The charge pump \ncan then be forced to output either Q(PVDD/2) or QPVDD \nregardless of input signal level.Table 27. Distortion Limiter Registers\nREGISTER BIT NAME DESCRIPTION\n0x467\nTHDCLPDistortion Limit\nMeasured in % THD+N.\n6VALUE THD+N LIMIT (%) VALUE THD+N LIMIT (%)\n0x0 Limiter disabled 0x8 12\n50x1 < 1 0x9 14\n0x2 1 0xA 16\n0x3 2 0xB 18\n40x4 4 0xC 20\n0x5 6 0xD 21\n0x6 8 0xE 22\n0x7 10 0xF 24\n0 THDT1Distortion Limiter Release Time Constant\nDuration of time required for the speaker amplifier’s output gain to adjust back to the \nnominal level after a large signal has passed.\n0 = 1.4s\n1 = 2.8s\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  109\nMaxim IntegratedClass H Operation\nA Class H amplifier uses a Class AB output stage with \npower supplies that are modulated by the output signal. \nIn the case of the ICs, two nominal power-supply differ -\nentials of 1.8V (+0.9V to -0.9V) and 3.6V (+1.8V to -1.8V) \nare available from the charge pump. Figure 29 shows the \noperation of the output-voltage-dependent power supply.\nHeadphone Ground Sense (HPSNS)\nHPSNS senses the ground return for the headphone \nload.  For optimal performance, connect HPSNS to the \nground pole of the jack through an isolated trace, as \nshown in Figure 30. If HPSNS is not used, connect to the \nanalog ground plane.\nFigure 28. Traditional Amplifier Output vs. DirectDrive Output\nFigure 29. Class H Operation Figure 30. HPSNS ConfigurationsVDD\nVDD/2\nGND\nCONVENTIONAL AMPLIFIER BIASING SCHEME\nDirectDrive AMPLIFIER BIASING SCHEME+VDD\nGND\n-VDD\n(VSS)HPL\nHPRHPSNSCONFIGURATION FOR OPTIMAL PERFORMANCE\nHEADPHONE\nJACK\nHPL\nHPRHPSNSCONFIGURATION FOR WHEN NOT USING HPSNS\nHEADPHONE\nJACK 32ms\n32ms1.8V\n0.9V\nVTH_H\nVTH_L\n-0.9V\n-1.8VHPVDD\nHPVSSOUTPUT\nVOLTAGE\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  110\nMaxim IntegratedFigure 31. Headphone Amplifier Block DiagramDALENDACL\nDARENDACR\nMIXHPRMIXMIXHPLMIXMIXHPL_\nPATH SEL\nMIXHPR_\nPATH SELHPVOLL:+3dB TO -67dB\nHPL\nHPSNSHPLEN\nHPVOLR:+3dB TO -67dB\nHPR\nHPREN\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  111\nMaxim IntegratedHeadphone Output Mixers\nThe headphone amplifier mixer accepts input from the \nstereo DAC, the line inputs (single-ended or differential), \nand the MIC inputs. Configure the mixer to mix any com -\nbination of the available sources. When more than one signal is selected, the mixer can be configured to attenu -\nate the signal by 6dB, 9dB, or 12dB. The stereo DAC \ncan bypass the headphone mixers, and be connected \ndirectly to the headphone amplifiers to provide lower \npower consumption.\nTable 28. Headphone Output Mixer Register\nREGISTER BIT NAME DESCRIPTION\n0x257\nMIXHPLLeft Headphone Output Mixer\n1xxxxxxx = Right DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INADIFF = 1)\nxxxx1xxx = INB1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Left DAC6\n5\n4\n3\n2\n1\n0\n0x267\nMIXHPRRight Headphone Output Mixer\n1xxxxxxx = Left DAC\nx1xxxxxx = MIC2\nxx1xxxxx = MIC1\nxxx1xxxx = INB2 (INBDIFF = 0) or INB2-INB1 (INBDIFF = 1)\nxxxx1xxx = INB1\nxxxxx1xx = INA2 (INADIFF = 0) or INA2-INA1 (INADIFF = 1)\nxxxxxx1x = INA1\nxxxxxxx1 = Right DAC6\n5\n4\n3\n2\n1\n0\n0x275MIXHPR_ PATH \nSELRight Headphone Mixer Path Select\n0 = Directly connect to the right DAC (bypass right headphone output mixer)\n1 = Right headphone output mixer\n4MIXHPL_ PATH \nSELLeft Headphone Mixer Path Select\n0 = Directly connect to the left DAC (bypass left headphone output mixer)\n1 = Left headphone output mixer\n3\nMIXHPR\n_GAINRight Headphone Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB2\n1\nMIXHPL\n_GAINLeft Headphone Mixer Gain Select\n00 = 0dB\n01 = -6dB\n10 = -9dB\n11 = -12dB0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  112\nMaxim IntegratedTable 29. Headphone Output Level RegisterHeadphone Output Volume\nREGISTER BIT NAME DESCRIPTION\n0x39/0x3A7 HPLM/HPRMHeadphone Output Mute\n0 = Disabled\n1 = Enabled\n4\nHPVOLL/HPVOLRLeft/Right Headphone Output Volume Level\nVALUE VOLUME (dB) VALUE VOLUME (dB)\n0x00 -67 0x10 -15\n0x01 -63 0x11 -13\n0x02 -59 0x12 -11\n30x03 -55 0x13 -9\n0x04 -51 0x14 -7\n0x05 -47 0x15 -5\n0x06 -43 0x16 -4\n20x07 -40 0x17 -3\n0x08 -37 0x18 -2\n0x09 -34 0x19 -1\n10x0A -31 0x1A 0\n0x0B -28 0x1B +1\n0x0C -25 0x1C +1.5\n00x0D -22 0x1D +2\n0x0E -19 0x1E +2.5\n0x0F -17 0x1F +3\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  113\nMaxim IntegratedOutput Bypass Switches\nThe IC’s includes two output bypass switches that solve \ncommon applications problems. When a single trans -\nducer is used for the loudspeaker and receiver, the need \nexists for two amplifiers to power the same transducer. \nBypass switches connect the IC’s receiver amplifier \noutput to the speaker amplifier’s output, allowing either \namplifier to power the same transducer. In systems where an external receiver amplifier is used, route its output to \nthe left speaker through RECP/RXINP and RECN/RXINN, \nbypassing the Class D amplifier. In systems where an \nexternal amplifier drives both the receiver and the IC’s \nline input, one of the differential signals can be discon -\nnected from the receiver when not needed by passing it \nthrough the analog switch that connects RECP/RXINP to \nRECN/RXINN.\nFigure 32. Output Bypass Switch Block Diagrams\nTable 30. Output Bypass Switches RegisterEXTERNAL\nRECEIVER\nAMPRECP/ RXINP\nSPLEN\nPOWER/DISTORTION\nLIMITERSPKBYP10I*\n10I*RECN/ RXINN\nSPKLVDD\nSPKLP\nSPKLN\nSPKLGND+6dB\n*OPTIONAL 10I RESISTORS IMPROVE DISTORTION\nTHROUGH THE ANALOG SWITCH.\nSPEAKER AMPLIFIER BYPASS USING AN\nEXTERNAL RECEIVER AMPLIFIERRECBYP\nRECRENRECLEN0dB\n0dBRECP/ RXINP\nSPLEN\nPOWER/DISTORTION\nLIMITERSPKBYPRECN/ RXINN\nSPKLVDD\nSPKLP\nSPKLN\nSPKLGND+6dB\nSPEAKER AMPLIFIER BYPASS USING THE\nINTERNAL RECEIVER AMPLIFIERRECBYP\nRECRENRECLEN0dB\n0dBRECP/ RXINP\nSPLEN\nPOWER/DISTORTION\nLIMITERSPKBYPRECN/ RXINN\nSPKLVDD\nSPKLP\nSPKLN\nSPKLGND+6dB\nCONTROLLING AN EXTERNAL RECEIVE\n AMPLIFIER AND SPEAKERRECBYP\nRECRENRECLEN0dB\n0dBEXTERNAL\nRECEIVER\nAMP\nREGISTER BIT NAME DESCRIPTION\n0x4A7 INABYPSee the Microphone Inputs  section.4 MIC2BYP\n1 RECBYPRXINP to RXINN Bypass Switch\nShorts RXINP to RXINN allowing a signal to pass through the ICs. Disable the receiver \namplifier when RECBYP = 1.\n0 = Disabled\n1 = Enabled\n0 SPKBYPRXIN to SPKL Bypass Switch\nShorts RXINP/RXINN to SPKLP/SPKLN allowing either the internal or an external \nreceiver amplifier to power the left speaker. Disable the left speaker amplifier when \nSPKBYP = 1.\n0 = Disabled\n1 = Enabled\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  114\nMaxim IntegratedClick-and-Pop Reduction\nThe IC includes extensive click-and-pop reduction cir -\ncuitry. The circuitry minimizes clicks and pops at turn-on, \nturn-off, and during volume changes.\nZero-crossing detection is implemented on all analog \nPGAs and volume controls to prevent large glitches when \nvolume changes are made. Instead of making a volume \nchange immediately, the change is made when the audio \nsignal crosses the midpoint. If no zero-crossing occurs \nwithin the timeout window, the change is forced.\nVolume slewing breaks up large volume changes into the \nsmallest available step size and the steps through each \nstep between the initial and final volume setting. When enabled, volume slewing also occurs at device turn-on \nand turn-off. During turn-on the volume is set to mute \nbefore the output is enabled. Once the output is on, the \nvolume ramps to the desired level. At turn-off the volume \nis ramped to mute before the outputs are disabled.\nWhen there is no audio signal zero-crossing detection \ncan prevent volume slewing from occurring. Enable \nenhanced volume slewing to prevent the volume control -\nler from requesting another volume level until the previ -\nous one has been set. Each step in the volume ramp then \noccurs after a zero crossing has occurred in the audio \nsignal or the timeout window has expired. During turn-off, \nenhance volume slewing is always disabled.\nTable 31. Click-and-Pop Reduction Register\nREGISTER BIT NAME DESCRIPTION\n0x477 VS2ENEnhanced Volume Smoothing\nDuring volume slewing, the controller waits for each step in the ramp to be applied \nbefore sending the next step. When zero-crossing detection is enabled this prevents \nlarge steps in the output volume when no zero crossings are detected.\n0 = Enabled\n1 = Disabled\nApplies to volume changes in HPVOLL, HPVOLR, RECVOL, SPVOLL, and SPVOLR.\n6 VSENVolume Adjustment Smoothing\nVolume changes are smoothed by stepping through intermediate steps. Also ramps \nthe volume from minimum to the programmed value at turn-on and back to minimum at \nturn-off.\n0 = Enabled\n1 = Disabled\nApplies to volume changes in HPVOLL, HPVOLR, RECVOL, SPVOLL, and SPVOLR.\n5 ZDENZero-Crossing Detection\nHolds volume changes until there is a zero crossing in the audio signal. This reduces \nclick and pop during volume changes (zipper noise). If no zero crossing is detected \nwithin 100ms, the volume change is forced.\n0 = Enabled\n1 = Disabled\nApplies to volume changes in PGAM1, PGAM2, PGAOUTA, PGAOUTB, PGAOUTC, \nHPVOLL, HPVOLR, RECVOL, SPVOLL, and SPVOLR.\n1 EQ2ENSee the 5-Band Parametric EQ  section.0 EQ1EN\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  115\nMaxim IntegratedJack Detection\nThe IC features jack detection that can detect the insertion \nand removal of a jack a s well as the load type. When a jack \nis detected, an interrupt on IRQ can be triggered (by set -\nting IJDET) to alert the microcontroller of the event. Figure \n33 shows the typical configuration for jack detection.\nJack Insertion\nTo detect a jack insertion, the IC must have a power sup -\nply. Set JDETEN to enable jack detection circuitry and \napply a pullup current to JACKSNS. Set JDWK to mini -\nmize supply current. Jack insertion can be performed in \nshutdown or out of shutdown. Clear JDWK to differentiate \nbetween headsets with a microphone and headphones \nwithout a microphone. The voltage on JACKSNS is equal \nto SPKLVDD as long as no load is applied to JACKSNS \nand MICBIAS is disabled. Table 32 shows the change in \nJKSNS that occurs when a jack is inserted.Accessory Button Detection\nAfter jack insertion, the MAX98089 can detect button \npresses on accessories that include a microphone and \na switch that shorts the microphone signal to ground. \nSet JDETEN to enable jack detection circuitry. Button \npresses can be detected both when MICBIAS is enabled \nand disabled. Table 33 shows the change in JKSNS that \noccurs when the accessory button is pressed.\nJack Removal\nThe IC detects jack removal by monitoring JACKSNS for \ntransitions to the 11 state. Set JDETEN to enable jack \ndetection circuitry. Set JDWK to minimize supply current \nif button detection is not required. Table 34 shows the \nchange in JKSNS that occurs when a jack is removed. \nJack removal can be done in shutdown or out of shutdown.\nFigure 33. Typical Configuration for Jack Detection\nTable 32. Change in JKSNS Upon Jack Insertion\nTable 33. Change in JKSNS Upon Button PressJACKSENSE\nMICBIAS\nMIC1P OR MIC2P\nHPL\nHPR2.2kI\nHPL GND HPR\nMIC HPL GND HPR\nHPL GND HPRJACK TYPE JDWK = 1 JDWK = 0\nJKSNS: 11 è 00 JKSNS: 11 è 00\nJKSNS: 11 è 00 JKSNS: 11 è 01\nJACK TYPE MICBIAS ENABLED OR DISABLED\nJKSNS: 01 è 00\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  116\nMaxim IntegratedTable 35. Jack Detection RegistersTable 34. Change in JKSNS Upon Jack Removal\nREGISTER BIT NAME DESCRIPTION\n0x02\n(Read Only)7\nJKSNSJACKSNS State\nReports the status of JACKSNS when JDETEN = 1.\nVALUE MODE DESCRIPTION\n00MBEN = 1 VJACKSNS  < 0.1V x V MICBIAS\nMBEN = 0 VJACKSNS  < 0.1V x V SPKLVDD\n01MBEN = 10.1V x V MICBIAS  < VJACKSNS  < \n0.95V x V MICBIAS\n6MBEN = 00.1V x V SPKLVDD  < VJACKSNS  < \n0.95V x V SPKLVDD\n10MBEN = 1 Reserved\nMBEN = 0 Reserved\n11MBEN = 1 0.95V x V MICBIAS  < VJACKSNS\nMBEN = 0 0.95V x V SPKLVDD  < VJACKSNS\n0x4B7 JDETENJack Detection Enable\n0 = Disabled\n1 = Enabled\n1\nJDEBJack Detection Debounce\nConfigures the debounce time for setting JDET.\n00 = 25ms\n01 = 50ms\n10 = 100ms\n11 = 200ms0HPL GND HPR\nMIC HPL GND HPRJACK TYPE JDWK = 1 AND MICBIAS DISABLED JDWK = 0 OR MICBIAS ENABLED\nJKSNS: 00 è 11 JKSNS: 00 è 11\nJKSNS: 00 è 11 JKSNS: 01 è 11\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  117\nMaxim IntegratedTable 36. Battery Measurement RegistersBattery Measurement\nThe IC measures the voltage applied to SPKLVDD (typically the battery voltage) and reports the value in register 0x03. \nThis value is also used by the speaker limiter circuitry to set accurate thresholds. When the battery measurement func -\ntion is disabled, the battery voltage is user programmable.Table 35. Jack Detection Registers (continued)\nREGISTER BIT NAME DESCRIPTION\n0x034\nVBATBattery Voltage\nRead VBAT when VBATEN = 1 to determine V SPKLVDD . Program VBAT when VBATEN \n= 0 to allow proper speaker amplifier signal processing. Calculate/program the battery \nvoltage using the following formula:\nVBATTERY  = 2.55V + [VBAT/10]3\n2\n1\n0\n0x517 SHDN See the Power Management  section.\n6 VBATENBattery Measurement Enable. Enables an internal ADC to measure V SPKLVDD .\n0 = Disabled (register 0x03 readable and writeable)\n1 = Enabled (register 0x03 read only)\n3 PERFMODE See the Power Management  section.\n2 HPPLYBCK See the Power Management  section.\n1 PWRSV8K See the Power Management  section.\n0 PWRSV See the Power Management  section.REGISTER BIT NAME DESCRIPTION\n0x4E7 BGEN See the Power Management section.\n6 SPREGEN See the Power Management section.\n5 VCMEN See the Power Management section.\n4 BIASEN See the Power Management section.\n0 JDWKJACKSNS Pullup\nWhen JDWK = 1, JACKSNS is slow to increase in voltage. Set JDWK = 0 before setting \nJDETEN = 1 to prevent false detection.\nValid when MBIAS = 0.\n0 = 2.4kI to SPKLVDD (allows microphone detection)\n1 = 5FA to SPKLVDD (minimizes supply current)\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  118\nMaxim IntegratedTable 37. Status and Interrupt RegistersDevice Status\nThe IC uses register 0x00 and IRQ to report the status of \nvarious device functions. The status register bits are set \nwhen their respective events occur, and cleared upon \nreading the register. Device status can be determined either by poling register 0x00 or configuring the IRQ to \npull low when specific events occur. IRQ is an open-drain \noutput that requires a pullup resistor for proper operation. \nRegister 0x0F determines which bits in the status register \ntrigger IRQ to pull low.\nREGISTER BIT NAME DESCRIPTION\n0x00\n(Read Only)7 CLDFull Scale\n0 = All digital signals are less than full scale.\n1 = The DAC or ADC signal path has reached or exceeded full scale. This typically \nindicates clipping.\n6 SLDVolume Slew Complete\nSLD reports that any of the programmable-gain arrays or volume controllers has \ncompleted slewing from a previous setting to a new programmed setting. If multiple \ngain arrays or volume controllers are changed at the same time, the SLD flag is set after \nthe last volume slew completes. SLD also reports when the digital audio interface soft-\nstart or soft-stop process has completed. MCLK is required for proper SLD operation.\n0 = No volume slewing sequences have completed since the status register was last \nread.\n1 = Volume slewing complete.\n5 ULKDigital Audio Interface Unlocked\n0 = Both digital audio interfaces are operating normally.\n1 = Either digital audio interface is configured incorrectly or receiving invalid clocks.\n1 JDETJack Configuration Change\nJDET reports changes to any bit in the Jack Status register (0x02). Changes to the Jack \nStatus bits are debounced before setting JDET. The debounce period is programmable \nusing the JDEB bits. JDET is always set the first time JDETEN or SHDN  is set the first time \npower is applied to the IC. Read the status register following such an event to clear JDET \nand allow for proper jack detection.\n0 = No change in jack configuration.\n1 = Jack configuration has changed.\n0x0F7 ICLDFull-Scale Interrupt Enable\n0 = Disabled\n1 = Enabled\n6 ISLDVolume Slew Complete Interrupt Enable\n0 = Disabled\n1 = Enabled\n5 IULKDigital Audio Interface Unlocked Interrupt Enable\n0 = Disabled\n1 = Enabled\n1 IJDETJack Configuration Change  Interrupt Enable\n0 = Disabled\n1 = Enabled\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  119\nMaxim IntegratedI2C Serial Interface\nThe IC features an I 2C/SMBus K-compatible, 2-wire \nserial interface comprising a serial-data line (SDA) and \na serial-clock line (SCL). SDA and SCL facilitate com -\nmunication between the IC and the master at clock rates \nup to 400kHz. Figure 5 shows the 2-wire interface timing \ndiagram. The master generates SCL and initiates data \ntransfer on the bus. The master device writes data to the \nIC by transmitting the proper slave address followed by \nthe register address and then the data word. Each trans -\nmit sequence is framed by a START (S) or REPEATED \nSTART (Sr) condition and a STOP (P) condition. Each \nword transmitted to the IC is 8 bits long and is followed \nby an acknowledge clock pulse. A master reading data \nfrom the IC transmits the proper slave address followed \nby a series of nine SCL pulses. The IC transmits data on \nSDA in sync with the master-generated SCL pulses. The \nmaster acknowledges receipt of each byte of data. Each \nread sequence is framed by a START or REPEATED \nSTART condition, a not acknowledge, and a STOP condi -\ntion. SDA operates as both an input and an open-drain \noutput. A pullup resistor, typically greater than 500 I, is \nrequired on SDA. SCL operates only as an input. A pullup \nresistor, typically greater than 500 I, is required on SCL \nif there are multiple masters on the bus, or if the single \nmaster has an open-drain SCL output. Series resistors in \nline with SDA and SCL are optional. Series resistors pro -tect the digital inputs of the IC from high voltage spikes \non the bus lines, and minimize crosstalk and undershoot \nof the bus signals.\nBit Transfer\nOne data bit is transferred during each SCL cycle. The \ndata on SDA must remain stable during the high period of \nthe SCL pulse. Changes in SDA while SCL is high are con -\ntrol signals (see the START and STOP Conditions  section).\nSTART and STOP Conditions\nSDA and SCL idle high when the bus is not in use. A mas -\nter initiates communication by issuing a START condition. \nA START condition is a high-to-low transition on SDA with \nSCL high. A STOP condition is a low-to-high transition on \nSDA while SCL is high (Figure 33). A START condition \nfrom the master signals the beginning of a transmission \nto the IC. The master terminates transmission, and frees \nthe bus, by issuing a STOP condition. The bus remains \nactive if a REPEATED START condition is generated \ninstead of a STOP condition.\nEarly STOP Conditions\nThe IC recognizes a STOP condition at any point during \ndata transmission except if the STOP condition occurs in \nthe same high pulse as a START condition. For proper \noperation, do not send a STOP condition during the same \nSCL high pulse as the START condition.Table 38. Device Revision RegisterDevice Revision\nFigure 34. START, STOP, and REPEATED START Conditions\nSMBus is a trademark of Intel Corp.SCL\nSDASS rPREGISTER BIT NAME DESCRIPTION\n0xFF\n(Read Only)7\nREVDevice Revision Code\nREV is always set to 0x40.6\n5\n4\n3\n2\n1\n0\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  120\nMaxim IntegratedSlave Address\nThe slave address is defined as the seven most signifi -\ncant bits (MSBs) followed by the read/write bit. For the \nIC, the seven most significant bits are 0010000. Setting \nthe read/write bit to 1 (slave address = 0x21) configures \nthe IC for read mode. Setting the read/write bit to 0 (slave \naddress = 0x20) configures the ICs for write mode. The \naddress is the first byte of information sent to the IC after \nthe START condition.\nAcknowledge\nThe acknowledge bit (ACK) is a clocked 9th bit that the \nIC uses to handshake receipt each byte of data when \nin write mode (Figure 35). The IC pulls down SDA dur -\ning the entire master-generated 9th clock pulse if the \nprevious byte is successfully received. Monitoring ACK \nallows for detection of unsuccessful data transfers. An \nunsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event \nof an unsuccessful data transfer, the bus master retries \ncommunication. The master pulls down SDA during the \n9th clock cycle to acknowledge receipt of data when the \nIC is in read mode. An acknowledge is sent by the master \nafter each read byte to allow data transfer to continue. A \nnot acknowledge is sent when the master reads the final \nbyte of data from the IC, followed by a STOP condition.\nWrite Data Format\nA write to the IC includes transmission of a START condi -\ntion, the slave address with the R/ W bit set to 0, one byte \nof data to configure the internal register address pointer, \none or more bytes of data, and a STOP condition. Figure \n36 illustrates the proper frame format for writing one byte \nof data to the IC. Figure 37 illustrates the frame format for \nwriting n-bytes of data to the IC.\nFigure 35. Acknowledge\nFigure 36. Writing One Byte of Data to the ICs\nFigure 37. Writing n-Bytes of Data to the ICs1SCLSTART\nCONDITION\nSDA28 9CLOCK PULSE FOR\nACKNOWLEDGMENT\nACKNOWLEDGENOT ACKNOWLEDGE\n1 BYTE\nAUTOINCREMENT INTERNAL REGISTER ADDRESS POINTERACKNOWLEDGE FROM MAX98089\nB7 B6 B5 B4 B3 B2 B1 B0\nACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089\nS O A A AP SLAVE ADDRESS\nR/WREGISTER ADDRES S DATA BYTE\nACKNOWLEDGE FROM MAX98089\nSLAVE ADDRESS REGISTER ADDRESS DATA BYTE 1\nAUTOINCREMENT INTERNAL REGISTER ADDRESS POINTER1 BYTEACKNOWLEDGE FROM MAX98089ACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089\nB7 B6 B5 B4 B3 B2B1 B0 B7 B6 B5 B4 B3 B2B1 B0\nS O A A A DATA BYTE n\n1 BYTEP A\nR/W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  121\nMaxim IntegratedThe slave address with the R/ W bit set to 0 indicates \nthat the master intends to write data to the ICs. The ICs \nacknowledge receipt of the address byte during the \nmaster-generated 9th SCL pulse.\nThe second byte transmitted from the master configures \nthe IC’s internal register address pointer. The pointer tells \nthe IC where to write the next byte of data. An acknowl -\nedge pulse is sent by the ICs upon receipt of the address \npointer data.\nThe third byte sent to the ICs contains the data that is writ -\nten to the chosen register. An acknowledge pulse from the \nICs signals receipt of the data byte. The address pointer \nautoincrements to the next register address after each \nreceived data byte. This autoincrement feature allows a \nmaster to write to sequential registers within one continu -\nous frame. The master signals the end of transmission by \nissuing a STOP condition. Register addresses greater \nthan 0xC7 are reserved. Do not write to these addresses.\nRead Data Format\nSend the slave address with the R/ W bit set to 1 to initi -\nate a read operation. The IC acknowledges receipt of \nits slave address by pulling SDA low during the 9th SCL \nclock pulse. A START command followed by a read com -\nmand resets the address pointer to register 0x00.The first byte transmitted from the ICs is the content of \nregister 0x00. Transmitted data is valid on the rising \nedge of SCL. The address pointer autoincrements after \neach read data byte. This autoincrement feature allows \nall registers to be read sequentially within one continuous \nframe. A STOP condition can be issued after any number \nof read data bytes. If a STOP condition is issued followed \nby another read operation, the first data byte to be read \nis from register 0x00.\nThe address pointer can be preset to a specific register \nbefore a read command is issued. The master presets the \naddress pointer by first sending the IC’s slave address \nwith the R/ W bit set to 0 followed by the register address. \nA REPEATED START condition is then sent followed by the \nslave address with the R/ W bit set to 1. The IC then trans -\nmits the contents of the specified register. The address \npointer autoincrements after transmitting the first byte.\nThe master acknowledges receipt of each read byte \nduring the acknowledge clock pulse. The master must \nacknowledge all correctly received bytes except the last \nbyte. The final byte must be followed by a not acknowl -\nedge from the master and then a STOP condition. Figure \n38 illustrates the frame format for reading one byte from \nthe IC. Figure 39 illustrates the frame format for reading \nmultiple bytes from the ICs.\nFigure 38. Reading One Byte of Data from the ICs\nFigure 39. Reading n Bytes of Data from the ICsACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089 NOT ACKNOWLEDGE FROM MASTER\nAUTOINCREMENT INTERNAL REGISTER ADDRESS POINTER1 BYTEP\nREPEATED STARTS OA ASr 1A A SLAVE ADDRESS REGISTER ADDRESS SLAVE ADDRESS DATA BYTE\nR/W R/W\nACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089 ACKNOWLEDGE FROM MAX98089\nAUTOINCREMENT INTERNAL REGISTER ADDRESS POINTER1 BYTE REPEATED STARTS O A A Sr 1A A SLAVE ADDRESS REGISTER ADDRESS SLAVE ADDRESS DATA BYTE\nR/W R/W\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  122\nMaxim IntegratedApplications Information\nTypical Operating Circuits\nFigures 40 and 41 provide example operating circuits for the ICs. The external components shown are the minimum \nrequired for the ICs to operate. Additional components may be required by the application.\nFigure 40. Typical Application Circuit Using Analog Microphone Inputs and the Bypass Switch2.2kI\n1kI1kIIRQ1.8V TO\n 5.5V\n10kI\nTO MICROCONTROLLER\n10MHz TO 60MHz CLOCK INPUT\nDIGITAL AUDIO\nPORT 1\nI2C CONTROL\nPORT\nMICROPHONE\nOUTPUT TO\nBASEBAND\nJACKSNS\nHEADSET\nMICROPHONE1FF1FF\n1FF 2.2FF1FF\nHANDSET\nMICROPHONE1FF\n1FFDIGITAL\nAUDIOPORT 2\nJACKSNS\nBYPASSSWITCHINPUTLRCLKS2BCLKS2\nSDINS2\nSDOUTS2\nJACKSNS\nRECP /RXINP\nRECN/RXINN\nSPKLP\nSPKLN\nSPKRP\nSPKRN\nHPR\nHPL\nHPSNS\nREF\nREGMCLK\nBCLKS1\nLRCLKS1\nSDINS1\nSDOUTS1\nSDA\nSCL\nMIC1P/ DIGMICDATA\nMIC1N/DIGMICCLK\nMICBIAS\nMIC2P\nMIC2N\nINA1/EXTMICP\nINA2/EXTMICN\nINB1\nINB2LINE INPUT\n1FF\n1FF\n1FF\n1FFAGND HPGND SPKRGND SPKLGND C1N HPVSS\n1FFHPVDD C1P DGND4I–8I\n4I–8IMAX98089DVDDS10.1µF1.8V TO 3.6V 1.8V TO 3.6V2.8V TO 5.5V\n1.8V\n10µF10µF\n1µF 1µF 1µF 1µF 1µF 0.1µF\nPVDD DVDD AVDD SPKLVDD SPKRVDD DVDDS2\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  123\nMaxim IntegratedFigure 41. Typical Application Circuit Using the Digital Microphone Input and Receiver AmplifierIRQ10kI\nTO MICROCONTROLLER\n10MHz TO 60MHz\nCLOCK INPUT\nDIGITAL AUDIO\nPORT 1\nI2C CONTROL\nPORT\n1FF 2.2FFDIGITAL\nAUDIOPORT 2\nJACKSNSLRCLKS2BCLKS2\nSDINS2\nSDOUTS2\nJACKSNS\nRECP /RXINP\nRECN/RXINN\nSPKLP\nSPKLN\nSPKRP\nSPKRN\nHPR\nHPL\nHPSNS\nREF\nREGMCLK\nBCLKS1\nLRCLKS1\nSDINS1\nSDOUTS1\nSDASCLMIC1P/ DIGMICDATA\nMIC1N/DIGMICCLK\nMICBIAS\nMIC2P\nMIC2N\nINA1 /EXTMICP\nINA2 /EXTMICN\nINB1\nINB22.2kIDIGITAL\nMIC 1\nDIGITAL\nMIC 2\nJACKSNS\nHEADSET\nMICROPHONE1FF1FF\n1FFDATA\nCLOCK\nDATA\nCLOCK\nLINE INPUT 1FF\n1FF\nLINE INPUT 1FF\n1FF32I1.8V TO\n 5.5V\nMAX980894I–8I\n4I–8I\n1FF\n1FFAGND HPGND SPKRGND SPKLGND C1N HPVSS\n1FFHPVDD C1P DGNDDVDDS10.1µF1.8V TO 3.6V 1.8V TO 3.6V2.8V TO 5.5V\n1.8V\n10µF10µF\n1µF 1µF 1µF 1µF 1µF 0.1µF\nPVDD DVDD AVDD SPKLVDD SPKRVDD DVDDS2\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  124\nMaxim IntegratedFilterless Class D Operation\nTraditional Class D amplifiers require an output filter to \nrecover the audio signal from the amplifier’s output. The \nfilters add cost, increase the solution size of the amplifier, \nand can decrease efficiency and THD+N performance. \nThe traditional PWM scheme uses large differential output \nswings (2 x V DD peak to peak) and causes large ripple \ncurrents. Any parasitic resistance in the filter components \nresults in a loss of power, lowering the efficiency.\nThe IC does not require an output filter. The device relies \non the inherent inductance of the speaker coil and the \nnatural filtering of both the speaker and the human ear \nto recover the audio component of the square-wave out -\nput. Eliminating the output filter results in a smaller, less \ncostly, more efficient solution.\nBecause the frequency of the IC’s output is well beyond \nthe bandwidth of most speakers, voice coil movement \ndue to the square-wave frequency is very small. Although \nthis movement is small, a speaker not designed to handle \nthe additional power can be damaged. For optimum \nresults, use a speaker with a series inductance > 10 FH. \nTypical 8 I speakers exhibit series inductances in the \n20FH to 100 FH range.\nRF Susceptibility\nGSM radios transmit using time-division multiple access \n(TDMA) with 217Hz intervals. The result is an RF signal \nwith strong amplitude modulation at 217Hz and its har -\nmonics that is easily demodulated by audio amplifiers. \nThe IC is designed specifically to reject RF signals; how -\never, PCB layout has a large impact on the susceptibility \nof the end product.In RF applications, improvements to both layout and com -\nponent selection decrease the IC’s susceptibility to RF \nnoise and prevent RF signals from being demodulated into \naudible noise. Trace lengths should be kept below 1/4 of \nthe wavelength of the RF frequency of interest. Minimizing \nthe trace lengths prevents them from functioning as anten -\nnas and coupling RF signals into the IC. The wavelength \n(l) in meters is given by: l = c/f where c = 3 x 10 8 m/s, and \nf = the RF frequency of interest.\nRoute audio signals on middle layers of the PCB to allow \nground planes above and below to shield them from RF \ninterference. Ideally, the top and bottom layers of the \nPCB should primarily be ground planes to create effec -\ntive shielding.\nAdditional RF immunity can also be obtained by rely -\ning on the self-resonant frequency of capacitors as it \nexhibits a frequency response similar to a notch filter. \nDepending on the manufacturer, 10pF to 20pF capaci -\ntors typically exhibit self resonance at the RF frequencies \nof interest. These capacitors, when placed at the input \npins, can effectively shunt the RF noise to ground. For \nthese capacitors to be effective, they must have a low-\nimpedance, low-inductance path to the ground plane. \nAvoid using microvias to connect to the ground plane \nwhenever possible as these vias do not conduct well at \nRF frequencies.\nStartup/Shutdown Sequencing\nTo ensure proper device initialization and minimal click-\nand-pop, program the IC’s SHDN  = 1 after configuring all \nregisters. Table 39 lists an example startup sequence for \nthe device. To shut down the IC, simply set SHDN  = 0.\nTable 39. Example Startup Sequence\nSEQUENCE DESCRIPTION REGISTERS\n1 Ensure SHDN  = 0 0x51\n2 Configure clocks 0x10 to 0x13, 0x19 to 0x1B\n3 Configure digital audio interface 0x14 to 0x17, 0x1C to 0x1F\n4 Configure digital signal processing 0x18, 0x20, 0x3F to 0x46\n5 Load coefficients 0x52 to 0xC9\n6 Configure mixers 0x22 to 0x2D\n7 Configure gain and volume controls 0x2E to 0x3E\n8 Configure miscellaneous functions 0x47 to 0x4B\n9 Enable desired functions 0x4C, 0x50\n10 Set SHDN  = 1 0x51\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  125\nMaxim IntegratedMany configuration options in the ICs can be made \nwhile the devices are operating, however, some regis -\nters should only be adjusted when the corresponding \naudio path is disabled. Table 40 lists the registers that \nare sensitive during operation. Either disable the cor -\nresponding audio path or set SHDN  = 0 while changing \nthese registers.\nComponent Selection\nOptional Ferrite Bead Filter\nIn applications where speaker leads exceed 20mm, \nadditional EMI suppression can be achieved by using a \nfilter constructed from a ferrite bead and a capacitor to \nground (Figure 42). Use a ferrite bead with low DC resis -\ntance, high-frequency (> 600MHz) impedance between \n100I and 600 I, and rated for at least 1A. The capacitor \nvalue varies based on the ferrite bead chosen and the \nactual speaker lead length. Select a capacitor less than \n1nF based on EMI performance.\nInput Capacitor\nAn input capacitor, C IN, in conjunction with the input \nimpedance of the IC line inputs forms a highpass filter that removes the DC bias from an incoming analog \nsignal. The AC coupling capacitor allows the amplifier \nto automatically bias the signal to an optimum DC level. \nAssuming zero-source impedance, the -3dB point of the \nhighpass filter is given by:\n-3dB\nIN IN1f2R C=π\nChoose C IN so that f -3dB is well below the lowest fre -\nquency of interest. For best audio quality use capacitors \nwhose dielectrics have low-voltage coefficients, such as \ntantalum or aluminum electrolytic. Capacitors with high-\nvoltage coefficients, such as ceramics, may result in \nincreased distortion at low frequencies.\nCharge-Pump Capacitor Selection\nUse capacitors with an ESR less than 100m I for optimum \nperformance. Low-ESR ceramic capacitors minimize the \noutput resistance of the charge pump. Most surface- \nmount ceramic capacitors satisfy the ESR requirement. \nFor best performance over the extended temperature \nrange, select capacitors with an X7R dielectric.\nTable 40. Registers That Are Sensitive to Changes During Operation\nFigure 42. Optional Class D Ferrite Bead FilterMAX98089SPK_P\nSPK_NREGISTER DESCRIPTION\n0x10 to 0x13, 0x19 to 0x1B Clock Control Registers\n0x14 to 0x17, 0x1C to 0x1F Digital Audio Interface Configuration\n0x18, 0x20 Digital Passband Filters\n0x25 to 0x2D Analog Mixers\n0x52 to 0xC9 Digital Signal Processing Coefficients\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  126\nMaxim IntegratedTable 41. Unused PinsCharge-Pump Flying Capacitor\nThe value of the flying capacitor (connected between \nC1N and C1P) affects the output resistance of the charge \npump. A value that is too small degrades the device’s \nability to provide sufficient current drive, which leads to a \nloss of output voltage. Increasing the value of the flying \ncapacitor reduces the charge-pump output resistance to \nan extent. Above 1 FF, the on-resistance of the internal \nswitches and the ESR of external charge- pump capaci -\ntors dominate.Charge-Pump Holding Capacitors\nThe holding capacitors (bypassing HPVSS to HPGND \nand HPVDD to HPGND) value and ESR directly affect the \nripple at HPVSS and HPVDD. Increasing the capacitor’s \nvalue reduces output ripple. Likewise, decreasing the \nESR reduces both ripple and output resistance. Lower \ncapacitance values can be used in systems with low \nmaximum output power levels. \nUnused Pins\nTable 41 shows how to connect the IC’s pins when circuit \nblocks are unused.\nNAME CONNECTION NAME CONNECTION\nSPKRP Unconnected INB1 Unconnected\nSPKRVDD Always connect INA2/MICEXTN Unconnected\nSPKLVDD Always connect LRCLKS2 Unconnected\nSPKLP Unconnected MCLK Always connect\nRECN/RXINN Unconnected SDINS2 AGND\nHPVDD Unconnected IRQ Unconnected\nC1P Unconnected MIC1P/DIGMICDATA Unconnected\nHPGND AGND INA1/MICEXTP Unconnected\nSPKRN Unconnected DGND Always connect\nSPKRGND Always connect BCLKS2 Unconnected\nSPKLGND Always connect SDA Always connect\nSPKLN Unconnected SCL Always connect\nRECP/RXINP Unconnected REG Always connect\nC1N Unconnected REF Always connect\nHPL Unconnected MIC1N/DIGMICCLK Unconnected\nHPVSS Unconnected MIC2P Unconnected\nSDINS1 AGND SDOUTS2 Unconnected\nLRCLKS1 Unconnected DVDDS2 DVDD\nHPSNS AGND DVDD Always connect\nINB2 Unconnected AVDD Always connect\nHPR Unconnected PVDD Always connect\nDVDDS1 DVDD AGND Always connect\nSDOUTS1 Unconnected MICBIAS Unconnected\nBCLKS1 Unconnected MIC2N Unconnected\nJACKSNS Unconnected\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  127\nMaxim IntegratedRecommended PCB Routing\nThe MAX98089EWY uses a 63-bump WLP package. \nFigure 43 provides an example of how to connect to all \nactive bumps using 3 layers of the PCB. To ensure unin -\nterrupted ground returns, use layer 2 as a connecting \nlayer between layer 1 and layer 3 and flood the remaining \narea with ground.Supply Bypassing, Layout, and Grounding\nProper layout and grounding are essential for optimum \nperformance. When designing a PCB for the ICs, parti -\ntion the circuitry so that the analog sections of the IC are \nseparated from the digital sections. This ensures that the \nanalog audio traces are not routed near digital traces.\nUse a large continuous ground plane on a dedicated \nlayer of the PCB to minimize loop areas. Connect AGND, \nDGND, HPGND, SPKLGND, and SPKRGND directly to \nthe ground plane using the shortest trace length possible. \nProper grounding improves audio performance, minimizes \ncrosstalk between channels, and prevents any digital \nnoise from coupling into the analog audio signals.\nGround the bypass capacitors on MICBIAS, REG, and \nREF directly to the ground plane with minimum trace \nlength. Also be sure to minimize the path length to \nAGND. Bypass AVDD directly to AGND.\nConnect all digital I/O termination to the ground plane \nwith minimum path length to DGND. Bypass DVDD, \nDVDDS1, and DVDDS2 directly to DGND.\nPlace the capacitor between C1P and C1N as close as \npossible to the ICs to minimize trace length from C1P to \nC1N. Inductance and resistance added between C1P and \nC1N reduce the output power of the headphone ampli -\nfier. Bypass HPVDD and HPVSS with a capacitor located \nclose to HPVSS with a short trace length to HPGND. Close \ndecoupling of HPVSS minimizes supply ripple and maxi -\nmizes output power from the headphone amplifier.\nHPSNS senses ground noise on the headphone jack and \nadds the same noise to the output audio signal, thereby \nmaking the output (headphone output minus ground) \nnoise free. Connect HPSNS to the headphone jack shield \nto ensure accurate pickup of headphone ground noise.\nBypass SPKLVDD and SPKRVDD to SPKLGND and \nSPKRGND, respectively, with as little trace length as \npossible. Connect SPKLP, SPKLN, SPKRP, and SPKRN \nto the stereo speakers using the shortest traces pos -\nsible. Reducing trace length minimizes radiated EMI. \nRoute SPKLP/SPKLN and SPKRP/SPKRN as differential \npairs on the PCB to minimize loop area, thereby the \ninductance of the circuit. If filter components are used \non the speaker outputs, be sure to locate them as close \nas possible to the IC to ensure maximum effectiveness. \nMinimize the trace length from any ground-connected \npassive components to SPKLGND and SPKRGND to \nfurther minimize radiated EMI.Figure 43. Suggested Routing for the MAX98089EWYLAYER 1\nLAYER 2\nLAYER 3\n\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  128\nMaxim IntegratedRoute microphone signals from the microphone to the ICs \nas a differential pair, ensuring that the positive and nega -\ntive signals follow the same path as closely as possible \nwith equal trace length. When using single-ended micro -\nphones or other single-ended audio sources, ground the \nnegative microphone input as close as possible to the \naudio source and then treat the positive and negative \ntraces as differential pairs.\nAn evaluation kit (EV kit) is available to provide an exam -\nple layout for the IC. The EV kit allows quick setup of the \nIC and includes easy-to-use software allowing all internal \nregisters to be controlled.\nWLP Applications Information\nFor the latest application details on WLP construction, \ndimensions, tape carrier information, PCB techniques, \nbump-pad layout, and recommended reflow temperature \nprofile, as well as the latest information on reliability test -\ning results, refer to the Application Note 1891:  Wafer-\nLevel Packaging (WLP) and Its Applications . Figure 44 \nshows the dimensions of the WLP balls used on the \nMAX98089EWY.Figure 44. MAX98089EWY WLP Ball Dimensions\nT = Tape and reel.  \n+Denotes lead(Pb)-free/RoHS-compliant package.  \n*EP = Exposed pad.Ordering Information0.24m m\n0.21m m\nPART TEMP RANGE PIN-PACKAGE\nMAX98089EWY+T -40NC to +85 NC 63 WLP\nMAX98089ETN+T -40NC to +85 NC 56 TQFN-EP*\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  129\nMaxim IntegratedPackage Information\nFor the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages . Note that a \n“+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the \ndrawing pertains to the package regardless of RoHS status.\nPACKAGE TYPE PACKAGE CODE OUTLINE NO. LAND PATTERN NO.\n56 TQFN T5677+1 21-0144 90-0042\n63 WLP W633A3+1 21-0462 —\nmaxim integrated TM\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  130\nMaxim IntegratedPackage Information (continued)\nFor the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages . Note that a \n“+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the \ndrawing pertains to the package regardless of RoHS status.\nmaxim integrated TM\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  131\nMaxim IntegratedPackage Information (continued)\nFor the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages . Note that a \n“+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the \ndrawing pertains to the package regardless of RoHS status.\nmaxim integrated TM\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound Technology  132\nMaxim IntegratedPackage Information (continued)\nFor the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages . Note that a \n“+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the \ndrawing pertains to the package regardless of RoHS status.\nMAX98089\nLow-Power, Stereo Audio Codec\nwith FlexSound TechnologyMaxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent \nlicenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max \nlimits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.\nMaxim Integrated  160 Rio Robles, San Jose, CA 95134 USA  1-408-601-1000 133\n© 2019 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.Revision History\nREVISION\nNUMBERREVISION\nDATEDESCRIPTIONPAGES\nCHANGED\n0 6/11 Initial release —\n1 3/12Added output offset voltage row to the DAC to Receiver Amplifier Path section in the \nElectrical Characteristics  table, updated the sidetone functions13, 14, 77,  \n78, 114\n2 11/18Updated Parametric Equalizer  section, added new Table 17, and renumbered \nsubsequent tables94–97, 99, 100, \n102, 103, 105–\n108, 111–119, \n124–126\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Maxim Integrated:   \n\xa0 MAX98089ETN+\xa0 MAX98089ETN+T\xa0 MAX98089EWY+T\n'}]
!==============================================================================!
### MAX98089EWY+T - Low-Power, Stereo Audio Codec with FlexSound Technology

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage Range: 1.65V to 5.5V for analog and digital supplies.
  - Speaker Supply Voltage: 2.8V to 5.5V.
  
- **Current Ratings:**
  - Total Supply Current: 
    - Analog: 4.5mA to 8mA (full-duplex 8kHz mono).
    - Speaker: 1.6mA to 2.3mA.
    - Digital: 1.3mA to 2mA.
  
- **Power Consumption:**
  - Power consumption as low as 5.6mW (DAC to headphone at 97dB dynamic range).
  
- **Operating Temperature Range:**
  - -40°C to +85°C.
  
- **Package Type:**
  - Available in 63-Bump WLP (3.80mm x 3.30mm, 0.4mm Pitch) and 56-Pin TQFN (7mm x 7mm x 0.75mm).
  
- **Special Features:**
  - Integrated Class D speaker amplifiers with filterless operation.
  - Stereo Class H headphone amplifier.
  - Supports multiple microphone inputs (analog and digital).
  - FlexSound technology for enhanced audio performance.
  - Automatic gain control (AGC) and noise gate for optimal signal levels.
  - Dual I2S/PCM/TDM digital audio interfaces.
  - Extensive click-and-pop reduction circuitry.
  
- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E.

#### Description:
The MAX98089 is a low-power stereo audio codec designed for portable applications, featuring high performance and low power consumption. It integrates a stereo Class D amplifier, a Class H headphone amplifier, and multiple microphone inputs, making it suitable for a variety of audio applications. The device employs FlexSound technology to optimize audio output, ensuring high-quality sound reproduction while protecting speakers from damage through built-in limiters.

#### Typical Applications:
- **Portable Audio Devices:** Ideal for smartphones, tablets, and other handheld devices requiring high-quality audio playback and recording.
- **Voice-Activated Systems:** Suitable for applications involving voice recognition and processing, thanks to its multiple microphone inputs and AGC features.
- **Consumer Electronics:** Can be used in various consumer electronics that require efficient audio amplification and processing, such as smart speakers and audio accessories.
- **Telecommunications:** Useful in devices that require clear audio transmission and reception, such as headsets and hands-free kits.

This codec is particularly advantageous in applications where space and power efficiency are critical, while still delivering high-quality audio performance.