// Seed: 2622893330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1 + id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_3),
      .id_1(1'd0 == id_1),
      .id_2(1),
      .id_3(1 ** 1'b0),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(id_4 == id_3),
      .id_10(1)
  );
  reg id_6;
  always @(posedge 1 == 1 or id_4) id_1 <= #1 id_6;
  module_0(
      id_3, id_2, id_2, id_2
  );
endmodule
