Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Apr 08 06:15:51 2016

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |   1305
    Number of guided Components               |   1302 out of   1305  99.8%
    Number of re-implemented Components       |      2 out of   1305   0.2%
    Number of new/changed Components          |      1 out of   1305   0.1%
  Number of Nets in the input design          |   4255
    Number of guided Nets                     |   4220 out of   4255  99.2%
    Number of partially guided Nets           |     14 out of   4255   0.3%
    Number of re-routed Nets                  |     21 out of   4255   0.5%
    Number of new/changed Nets                |      0 out of   4255   0.0%


The following Components were re-implemented.
---------------------------------------------
 u_input_to_ddr_controller/input_0.count_num_I0<5> : SLICE_X0Y67.
 DDR_p2_cmd_byte_addr<12> : SLICE_X1Y69.


The following Components are new/changed.
-----------------------------------------
 u_input_to_ddr_controller/_n0188 : SLICE_X3Y67.


The following Nets were re-routed.
----------------------------------
 u_input_to_ddr_controller/_n0212_inv.
 reset_btn_IBUF_1.
 DDR_p2_cmd_byte_addr<11>.
 DDR_p2_cmd_byte_addr<10>.
 u_input_to_ddr_controller/v_count_I0_p1<1>.
 u_input_to_ddr_controller/input_0.count_num_I0<5>.
 u_input_to_ddr_controller/input_0.address_count<5>.
 u_input_to_ddr_controller/input_0.count_num_I0<0>.
 u_input_to_ddr_controller/input_0.count_num_I0<1>.
 u_input_to_ddr_controller/input_0.count_num_I0<2>.
 u_input_to_ddr_controller/input_0.count_num_I0<3>.
 u_input_to_ddr_controller/input_0.count_num_I0<4>.
 DDR_p2_cmd_byte_addr<7>.
 DDR_p2_cmd_byte_addr<9>.
 u_input_to_ddr_controller/v_count_I1_p1<3>.
 u_input_to_ddr_controller/v_count_I1_p1<4>.
 u_input_to_ddr_controller/_n0218_inv.
 DDR_p2_wr_en.
 u_input_to_ddr_controller/_n0188.
 DDR_p2_cmd_byte_addr<12>.
 DDR_p2_cmd_byte_addr<6>.


The following Nets are new/changed.
-----------------------------------


The following Nets were partially guided.
-----------------------------------------
 global_pixel_clock.
 reset_btn_IBUF.
 u_input_to_ddr_controller/input_0.address_count<9>.
 u_input_to_ddr_controller/input_0.address_count<8>.
 u_input_to_ddr_controller/mux1041.
 u_input_to_ddr_controller/input_0.address_count<6>.
 DDR_p2_cmd_empty.
 u_input_to_ddr_controller/Mmux_GND_1409_o_input_0.count_num_I0[5]_mux_40_OUT61.
 u_input_to_ddr_controller/input_0.address_count<7>.
 u_input_to_ddr_controller/gearbox_I0_s_inv.
 simulator_active_video.
 u_input_to_ddr_controller/gearbox_I0_s.
 P0_BRAM_I_selector.
 DDR_p2_wr_empty.
