# System Verilog Projects
 Asorted UVM & General SV Projects , cloned from my EDAPlayground account
 as the EDA account s on institution ID, it will be suspended after my graduation. Its a backup file in GIT
