=========================================================================
Time: Tue Apr 08 15:28:37 Московское время (зима) 2014
Running: run_batch_mode 175551744
{COLLECTING:  INSTANCE DDR3_SDRAM    }
{COLLECTING:  C_INTERCONNECT_S_AXI_MASTERS microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_dma_0.M_AXI_S2MM OPTIONAL string none microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_dma_0.M_AXI_S2MM}
{COLLECTING:  C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC 0 OPTIONAL_UPDATE integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_ACLK_RATIO 100000000 UPDATE integer 1 }
{COLLECTING:  C_INTERCONNECT_S_AXI_SECURE 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_AW_REGISTER 8 OPTIONAL integer 0 8}
{COLLECTING:  C_INTERCONNECT_S_AXI_AR_REGISTER 8 OPTIONAL integer 0 8}
{COLLECTING:  C_INTERCONNECT_S_AXI_W_REGISTER 8 OPTIONAL integer 0 8}
{COLLECTING:  C_INTERCONNECT_S_AXI_R_REGISTER 8 OPTIONAL integer 0 8}
{COLLECTING:  C_INTERCONNECT_S_AXI_B_REGISTER 8 OPTIONAL integer 0 8}
{COLLECTING:  C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_READ_FIFO_DELAY 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE 4 OPTIONAL INTEGER 4 }
{COLLECTING:  C_INTERCONNECT_S_AXI_READ_ACCEPTANCE 4 OPTIONAL INTEGER 4 }
{COLLECTING:  C_S_AXI_ADDED_AXI_PARAMS TRUE CONSTANT   }
{COLLECTING:  C_S_AXI_AXI_VER 1.06.a CONSTANT   }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_MASTERS none OPTIONAL string none }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC 0 OPTIONAL_UPDATE integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO 1 UPDATE integer 1 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_SECURE 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_W_REGISTER 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_R_REGISTER 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_B_REGISTER 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH 0 OPTIONAL integer 0 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE 1 OPTIONAL_UPDATE integer 1 }
{COLLECTING:  C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE 1 OPTIONAL_UPDATE integer 1 }
{COLLECTING:  C_S_AXI_CTRL_ADDED_AXI_PARAMS TRUE CONSTANT   }
{COLLECTING:  C_S_AXI_CTRL_AXI_VER 1.01.a CONSTANT   }
{COLLECTING:  C_MEM_PARTNO MT8JTF12864HZ-1G6 REQUIRE STRING NOT_SET MT8JTF12864HZ-1G6}
{COLLECTING:  C_MEM_BASEPARTNO NOT_SET OPTIONAL STRING NOT_SET }
{COLLECTING:  C_ADDR_CMD_MODE 1T UPDATE STRING 1T }
{COLLECTING:  C_BANK_WIDTH 3 OPTIONAL_UPDATE INTEGER 3 }
{COLLECTING:  C_BURST_MODE 8 OPTIONAL STRING 8 }
{COLLECTING:  C_BURST_TYPE SEQ OPTIONAL STRING SEQ }
{COLLECTING:  C_CA_MIRROR OFF OPTIONAL_UPDATE STRING OFF }
{COLLECTING:  C_CK_WIDTH 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_CL 6 UPDATE INTEGER 6 }
{COLLECTING:  C_COL_WIDTH 10 OPTIONAL_UPDATE INTEGER 10 }
{COLLECTING:  C_CMD_PIPE_PLUS1 ON OPTIONAL STRING ON }
{COLLECTING:  C_CS_WIDTH 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_CKE_WIDTH 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_CWL 5 UPDATE INTEGER 5 }
{COLLECTING:  C_DATA_BUF_ADDR_WIDTH 5 UPDATE INTEGER 5 }
{COLLECTING:  C_PHY_CONTROL_MASTER_BANK 0 UPDATE INTEGER 0 }
{COLLECTING:  C_DM_WIDTH 8 OPTIONAL_UPDATE INTEGER 8 8}
{COLLECTING:  C_DDR2_DQSN_ENABLE YES OPTIONAL_UPDATE STRING YES }
{COLLECTING:  C_DQ_WIDTH 64 OPTIONAL_UPDATE INTEGER 64 64}
{COLLECTING:  C_DQS_WIDTH 8 OPTIONAL_UPDATE INTEGER 8 8}
{COLLECTING:  C_DRAM_TYPE DDR3 OPTIONAL STRING DDR3 }
{COLLECTING:  C_DRAM_WIDTH 8 OPTIONAL INTEGER 8 }
{COLLECTING:  C_ECC OFF OPTIONAL STRING OFF }
{COLLECTING:  C_ECC_TEST OFF OPTIONAL STRING OFF }
{COLLECTING:  C_NBANK_MACHS 4 OPTIONAL INTEGER 4 }
{COLLECTING:  C_NCK_PER_CLK 4 OPTIONAL_UPDATE INTEGER 4 }
{COLLECTING:  C_NCS_PER_RANK 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_ORDERING NORM OPTIONAL STRING NORM }
{COLLECTING:  C_IODELAY_HP_MODE ON OPTIONAL STRING ON }
{COLLECTING:  C_BANK_TYPE HP_IO OPTIONAL_UPDATE STRING HP_IO }
{COLLECTING:  C_DATA_IO_PRIM_TYPE DEFAULT OPTIONAL_UPDATE STRING DEFAULT }
{COLLECTING:  C_DATA_IO_IDLE_PWRDWN ON OPTIONAL STRING ON }
{COLLECTING:  C_IODELAY_GRP IODELAY_MIG OPTIONAL_UPDATE STRING IODELAY_MIG }
{COLLECTING:  C_OUTPUT_DRV HIGH OPTIONAL STRING HIGH }
{COLLECTING:  C_REG_CTRL OFF OPTIONAL STRING OFF }
{COLLECTING:  C_RTT_NOM 40 OPTIONAL STRING 40 }
{COLLECTING:  C_RTT_WR OFF OPTIONAL STRING OFF }
{COLLECTING:  C_TCK_EDK 2500 OPTIONAL_UPDATE INTEGER 0 }
{COLLECTING:  C_TCK 2500.0 OPTIONAL_UPDATE INTEGER 0 }
{COLLECTING:  C_TCKE -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TFAW -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TPRDI -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRAS -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRCD -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TREFI -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRFC -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRP -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRRD -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TRTP -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TWTR -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TZQI -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_TZQCS -1 OPTIONAL_UPDATE INTEGER -1 }
{COLLECTING:  C_MEM_ADDR_ORDER BANK_ROW_COLUMN OPTIONAL STRING BANK_ROW_COLUMN }
{COLLECTING:  C_CAL_WIDTH HALF CONSTANT STRING HALF }
{COLLECTING:  C_RANKS 1 UPDATE INTEGER 1 }
{COLLECTING:  C_ODT_WIDTH 1 UPDATE INTEGER 1 }
{COLLECTING:  C_ROW_WIDTH 14 OPTIONAL_UPDATE INTEGER 13 14}
{COLLECTING:  C_BYTE_LANES_B0 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_BYTE_LANES_B1 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_BYTE_LANES_B2 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_BYTE_LANES_B3 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_BYTE_LANES_B4 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_DATA_CTL_B0 0xc OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xc }
{COLLECTING:  C_DATA_CTL_B1 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_DATA_CTL_B2 0xF OPTIONAL_UPDATE STD_LOGIC_VECTOR 0xF }
{COLLECTING:  C_DATA_CTL_B3 0x0 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x0 }
{COLLECTING:  C_DATA_CTL_B4 0x0 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x0 }
{COLLECTING:  C_PHY_0_BITLANES 0x0000_0000_0000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x0000_0000_0000 }
{COLLECTING:  C_PHY_1_BITLANES 0x0000_0000_0000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x0000_0000_0000 }
{COLLECTING:  C_PHY_2_BITLANES 0x0000_0000_0000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x0000_0000_0000 }
{COLLECTING:  C_CK_BYTE_MAP 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 }
{COLLECTING:  C_ADDR_MAP 0x000_000_000_000_000_000_000_000_000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000_000_000_000_000_000_000_000_000 }
{COLLECTING:  C_BANK_MAP 0x000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000 }
{COLLECTING:  C_CAS_MAP 0x000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000 }
{COLLECTING:  C_CKE_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_ODT_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_CKE_ODT_AUX FALSE OPTIONAL_UPDATE STRING FALSE }
{COLLECTING:  C_CS_MAP 0x000_000_000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000_000_000 }
{COLLECTING:  C_PARITY_MAP 0x000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000 }
{COLLECTING:  C_RAS_MAP 0x000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000 }
{COLLECTING:  C_WE_MAP 0x000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000 }
{COLLECTING:  C_DQS_BYTE_MAP 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 }
{COLLECTING:  C_DATA0_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA1_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA2_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA3_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA4_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA5_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA6_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA7_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA8_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA9_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA10_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA11_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA12_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA13_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA14_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA15_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA16_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_DATA17_MAP 0x000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000 }
{COLLECTING:  C_MASK0_MAP 0x000_000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000_000 }
{COLLECTING:  C_MASK1_MAP 0x000_000_000_000_000_000_000_000_000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0x000_000_000_000_000_000_000_000_000 }
{COLLECTING:  C_SLOT_0_CONFIG 0b00000001 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0b00000001 }
{COLLECTING:  C_SLOT_1_CONFIG 0b00000000 OPTIONAL_UPDATE STD_LOGIC_VECTOR 0b00000000 }
{COLLECTING:  C_SIM_BYPASS_INIT_CAL FAST OPTIONAL STRING FAST }
{COLLECTING:  C_REFCLK_FREQ_EDK 200.000000 OPTIONAL_UPDATE REAL 200.0 }
{COLLECTING:  C_REFCLK_FREQ 5000.0 OPTIONAL_UPDATE REAL 200.0 }
{COLLECTING:  C_USE_CS_PORT 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_USE_DM_PORT 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_USE_ODT_PORT 1 OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_XC7K325T_REV_1X FALSE OPTIONAL STRING FALSE }
{COLLECTING:  C_PART_REV STANDARD OPTIONAL STRING STANDARD }
{COLLECTING:  C_USE_EXTERNAL_XADC 0 UPDATE INTEGER 0 }
{COLLECTING:  C_USE_EXTERNAL_IODELAY_CTRL 0 UPDATE INTEGER 0 }
{COLLECTING:  C_S_AXI_ID_WIDTH 2 UPDATE INTEGER 4 }
{COLLECTING:  C_S_AXI_ADDR_WIDTH 32 CONSTANT INTEGER 32 }
{COLLECTING:  C_S_AXI_DATA_WIDTH 512 OPTIONAL INTEGER 32 512}
{COLLECTING:  C_S_AXI_SUPPORTS_NARROW_BURST Auto OPTIONAL_UPDATE INTEGER 1 }
{COLLECTING:  C_RD_WR_ARB_ALGORITHM RD_PRI_REG OPTIONAL STRING RD_PRI_REG }
{COLLECTING:  C_S_AXI_REG_EN0 0x00000 OPTIONAL STD_LOGIC_VECTOR 0x00000 }
{COLLECTING:  C_S_AXI_REG_EN1 0x01000 OPTIONAL STD_LOGIC_VECTOR 0x01000 }
{COLLECTING:  C_S_AXI_BASEADDR 0xc0000000 OPTIONAL STD_LOGIC_VECTOR 0xFFFFFFFF 0xc0000000}
{COLLECTING:  C_S_AXI_HIGHADDR 0xffffffff OPTIONAL STD_LOGIC_VECTOR 0x00000000 0xffffffff}
{COLLECTING:  C_S_AXI_PROTOCOL AXI4 CONSTANT STRING AXI4 }
{COLLECTING:  C_S_AXI_CTRL_PROTOCOL AXI4LITE CONSTANT STRING AXI4LITE }
{COLLECTING:  C_S_AXI_CTRL_ADDR_WIDTH 32 CONSTANT INTEGER 32 }
{COLLECTING:  C_S_AXI_CTRL_DATA_WIDTH 32 CONSTANT INTEGER 32 }
{COLLECTING:  C_S_AXI_CTRL_BASEADDR 0xFFFFFFFF OPTIONAL STD_LOGIC_VECTOR 0xFFFFFFFF }
{COLLECTING:  C_S_AXI_CTRL_HIGHADDR 0x00000000 OPTIONAL STD_LOGIC_VECTOR 0x00000000 }
{COLLECTING:  C_ECC_ONOFF_RESET_VALUE 1 OPTIONAL INTEGER 1 }
{COLLECTING:  C_PLLE2_EXT_LOC NOT_SET OPTIONAL_UPDATE STRING NOT_SET }
{COLLECTING:  C_CLKOUT0_PHASE NOT_SET OPTIONAL_UPDATE STRING NOT_SET }
{COLLECTING:  HW_VER 1.08.a    }
{SENDING PARAMETER: C_ADDR_CMD_MODE : 1T STRING UPDATE}
{SENDING PARAMETER: C_ADDR_MAP : 0x000_000_000_000_000_000_000_000_000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BANK_MAP : 0x000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BANK_TYPE : HP_IO STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BANK_WIDTH : 3 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BURST_MODE : 8 STRING OPTIONAL}
{SENDING PARAMETER: C_BURST_TYPE : SEQ STRING OPTIONAL}
{SENDING PARAMETER: C_BYTE_LANES_B0 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BYTE_LANES_B1 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BYTE_LANES_B2 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BYTE_LANES_B3 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_BYTE_LANES_B4 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CA_MIRROR : OFF STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CAL_WIDTH : HALF STRING CONSTANT}
{SENDING PARAMETER: C_CAS_MAP : 0x000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CK_BYTE_MAP : 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CK_WIDTH : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CKE_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CKE_ODT_AUX : FALSE STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CKE_WIDTH : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CL : 6 INTEGER UPDATE}
{SENDING PARAMETER: C_CLKOUT0_PHASE : NOT_SET STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CMD_PIPE_PLUS1 : ON STRING OPTIONAL}
{SENDING PARAMETER: C_COL_WIDTH : 10 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CS_MAP : 0x000_000_000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CS_WIDTH : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_CWL : 5 INTEGER UPDATE}
{SENDING PARAMETER: C_DATA0_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA1_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA2_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA3_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA4_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA5_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA6_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA7_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA8_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA9_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA10_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA11_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA12_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA13_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA14_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA15_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA16_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA17_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_BUF_ADDR_WIDTH : 5 INTEGER UPDATE}
{SENDING PARAMETER: C_DATA_CTL_B0 : 0xc STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_CTL_B1 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_CTL_B2 : 0xF STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_CTL_B3 : 0x0 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_CTL_B4 : 0x0 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DATA_IO_IDLE_PWRDWN : ON STRING OPTIONAL}
{SENDING PARAMETER: C_DATA_IO_PRIM_TYPE : DEFAULT STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DDR2_DQSN_ENABLE : YES STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DM_WIDTH : 8 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DQ_WIDTH : 64 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DQS_BYTE_MAP : 0x00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DQS_WIDTH : 8 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_DRAM_TYPE : DDR3 STRING OPTIONAL}
{SENDING PARAMETER: C_DRAM_WIDTH : 8 INTEGER OPTIONAL}
{SENDING PARAMETER: C_ECC : OFF STRING OPTIONAL}
{SENDING PARAMETER: C_ECC_ONOFF_RESET_VALUE : 1 INTEGER OPTIONAL}
{SENDING PARAMETER: C_ECC_TEST : OFF STRING OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_ACLK_RATIO : 100000000 integer UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_AR_REGISTER : 8 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_AW_REGISTER : 8 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_B_REGISTER : 8 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_ACLK_RATIO : 1 integer UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_AR_REGISTER : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_AW_REGISTER : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_B_REGISTER : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_IS_ACLK_ASYNC : 0 integer OPTIONAL_UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_MASTERS : none string OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_R_REGISTER : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_READ_ACCEPTANCE : 1 integer OPTIONAL_UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_READ_FIFO_DEPTH : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_SECURE : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_W_REGISTER : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_WRITE_ACCEPTANCE : 1 integer OPTIONAL_UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_CTRL_WRITE_FIFO_DEPTH : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC : 0 integer OPTIONAL_UPDATE}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_MASTERS : {microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_dma_0.M_AXI_S2MM} string OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_R_REGISTER : 8 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_READ_ACCEPTANCE : 4 INTEGER OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_READ_FIFO_DELAY : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_SECURE : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_W_REGISTER : 8 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE : 4 INTEGER OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_WRITE_FIFO_DELAY : 0 integer OPTIONAL}
{SENDING PARAMETER: C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH : 0 integer OPTIONAL}
{SENDING PARAMETER: C_IODELAY_GRP : IODELAY_MIG STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_IODELAY_HP_MODE : ON STRING OPTIONAL}
{SENDING PARAMETER: C_MASK0_MAP : 0x000_000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_MASK1_MAP : 0x000_000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_MEM_ADDR_ORDER : BANK_ROW_COLUMN STRING OPTIONAL}
{SENDING PARAMETER: C_MEM_BASEPARTNO : NOT_SET STRING OPTIONAL}
{SENDING PARAMETER: C_MEM_PARTNO : MT8JTF12864HZ-1G6 STRING REQUIRE}
{SENDING PARAMETER: C_NBANK_MACHS : 4 INTEGER OPTIONAL}
{SENDING PARAMETER: C_NCK_PER_CLK : 4 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_NCS_PER_RANK : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_ODT_MAP : 0x000_000_000_000_000_000_000_000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_ODT_WIDTH : 1 INTEGER UPDATE}
{SENDING PARAMETER: C_ORDERING : NORM STRING OPTIONAL}
{SENDING PARAMETER: C_OUTPUT_DRV : HIGH STRING OPTIONAL}
{SENDING PARAMETER: C_PARITY_MAP : 0x000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_PART_REV : STANDARD STRING OPTIONAL}
{SENDING PARAMETER: C_PHY_0_BITLANES : 0x0000_0000_0000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_PHY_1_BITLANES : 0x0000_0000_0000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_PHY_2_BITLANES : 0x0000_0000_0000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_PHY_CONTROL_MASTER_BANK : 0 INTEGER UPDATE}
{SENDING PARAMETER: C_PLLE2_EXT_LOC : NOT_SET STRING OPTIONAL_UPDATE}
{SENDING PARAMETER: C_RANKS : 1 INTEGER UPDATE}
{SENDING PARAMETER: C_RAS_MAP : 0x000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_RD_WR_ARB_ALGORITHM : RD_PRI_REG STRING OPTIONAL}
{SENDING PARAMETER: C_REFCLK_FREQ : 5000.0 REAL OPTIONAL_UPDATE}
{SENDING PARAMETER: C_REFCLK_FREQ_EDK : 0 REAL OPTIONAL_UPDATE}
{SENDING PARAMETER: C_REG_CTRL : OFF STRING OPTIONAL}
{SENDING PARAMETER: C_ROW_WIDTH : 14 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_RTT_NOM : 40 STRING OPTIONAL}
{SENDING PARAMETER: C_RTT_WR : OFF STRING OPTIONAL}
{SENDING PARAMETER: C_S_AXI_ADDED_AXI_PARAMS : TRUE {} CONSTANT}
{SENDING PARAMETER: C_S_AXI_ADDR_WIDTH : 32 INTEGER CONSTANT}
{SENDING PARAMETER: C_S_AXI_AXI_VER : 1.06.a {} CONSTANT}
{SENDING PARAMETER: C_S_AXI_BASEADDR : 0xc0000000 STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_CTRL_ADDED_AXI_PARAMS : TRUE {} CONSTANT}
{SENDING PARAMETER: C_S_AXI_CTRL_ADDR_WIDTH : 32 INTEGER CONSTANT}
{SENDING PARAMETER: C_S_AXI_CTRL_AXI_VER : 1.01.a {} CONSTANT}
{SENDING PARAMETER: C_S_AXI_CTRL_BASEADDR : 0xFFFFFFFF STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_CTRL_DATA_WIDTH : 32 INTEGER CONSTANT}
{SENDING PARAMETER: C_S_AXI_CTRL_HIGHADDR : 0x00000000 STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_CTRL_PROTOCOL : AXI4LITE STRING CONSTANT}
{SENDING PARAMETER: C_S_AXI_DATA_WIDTH : 512 INTEGER OPTIONAL}
{SENDING PARAMETER: C_S_AXI_HIGHADDR : 0xffffffff STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_ID_WIDTH : 2 INTEGER UPDATE}
{SENDING PARAMETER: C_S_AXI_PROTOCOL : AXI4 STRING CONSTANT}
{SENDING PARAMETER: C_S_AXI_REG_EN0 : 0x00000 STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_REG_EN1 : 0x01000 STD_LOGIC_VECTOR OPTIONAL}
{SENDING PARAMETER: C_S_AXI_SUPPORTS_NARROW_BURST : Auto INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_SIM_BYPASS_INIT_CAL : FAST STRING OPTIONAL}
{SENDING PARAMETER: C_SLOT_0_CONFIG : 0b00000001 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_SLOT_1_CONFIG : 0b00000000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TCK : 2500.0 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TCK_EDK : 0 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TCKE : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TFAW : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TPRDI : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRAS : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRCD : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TREFI : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRFC : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRP : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRRD : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TRTP : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TWTR : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TZQCS : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_TZQI : -1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_USE_CS_PORT : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_USE_DM_PORT : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_USE_EXTERNAL_IODELAY_CTRL : 0 INTEGER UPDATE}
{SENDING PARAMETER: C_USE_EXTERNAL_XADC : 0 INTEGER UPDATE}
{SENDING PARAMETER: C_USE_ODT_PORT : 1 INTEGER OPTIONAL_UPDATE}
{SENDING PARAMETER: C_WE_MAP : 0x000 STD_LOGIC_VECTOR OPTIONAL_UPDATE}
{SENDING PARAMETER: C_XC7K325T_REV_1X : FALSE STRING OPTIONAL}
{SENDING PARAMETER: HW_VER : 1.08.a {} {}}
{SENDING PARAMETER: INSTANCE : DDR3_SDRAM {} {}}
{Executing C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v1_9/bin/nt64/mig.exe -cg_exc_inp mig_input.txt -cg_exc_out mig_output.txt}
{SET: IGNORE C_S_AXI_HIGHADDR = 0xffffffff (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: UPDATE C_DATA_CTL_B1 = 0b0000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_CA_MIRROR = OFF (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:MPDVAL)}
{SET: UPDATE C_DATA_CTL_B2 = 0b1111 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_CL = 6 (BATCH:UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_DATA_CTL_B3 = 0b0000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_USE_DM_PORT = 1 (BATCH:OPTIONAL_UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_DATA_CTL_B4 = 0b0000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_BANK_MAP = 0x12512A12B (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_MASK1_MAP = 0x000000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_AW_REGISTER = 8 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: CHECK C_CKE_WIDTH = 1 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: UPDATE C_PHY_2_BITLANES = 0x3FE3FE3FE2FF (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: CHECK C_NCK_PER_CLK = 4 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: UPDATE C_CS_MAP = 0x000000000000000000000000000114 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TRRD = 6000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_R_REGISTER = 8 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: IGNORE C_BURST_MODE = 8 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_S_AXI_ADDR_WIDTH = 32 (BATCH:CONSTANT::MPD:MPDVAL)}
{SET: IGNORE C_DRAM_TYPE = DDR3 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_CMD_PIPE_PLUS1 = ON (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDREM C_USE_CS_PORT = 1 (BATCH:OPTIONAL_UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_TCKE = 5000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: IGNORE C_IODELAY_GRP = IODELAY_MIG (BATCH:OPTIONAL_UPDATE:SKIP:MPD:MPDVAL)}
{SET: CHECK C_DQS_WIDTH = 8 (BATCH:OPTIONAL_UPDATE:CHECK:MHS:MPDVAL)}
{SET: UPDATE C_BYTE_LANES_B0 = 0b1111 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TZQI = 128000000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: IGNORE C_RD_WR_ARB_ALGORITHM = RD_PRI_REG (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_BYTE_LANES_B1 = 0b1110 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA_IO_PRIM_TYPE = HR_LP (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_BURST_TYPE = SEQ (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_BYTE_LANES_B2 = 0b1111 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA11_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_ADDR_CMD_MODE = 1T (BATCH:UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_BYTE_LANES_B3 = 0b0000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TPRDI = 1000000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_BYTE_LANES_B4 = 0b0000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA13_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_SIM_BYPASS_INIT_CAL = OFF (BATCH:OPTIONAL:SKIP:MPD:COMPVAL)}
{SET: UPDREM C_REFCLK_FREQ = 200.0 (BATCH:OPTIONAL_UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_DATA15_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: CHECK C_CK_WIDTH = 1 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: UPDREM C_PARITY_MAP = 0x000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:MPDVAL)}
{SET: UPDREM C_DATA_BUF_ADDR_WIDTH = 5 (BATCH:UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_DATA17_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA1_MAP = 0x219218217216215214213212 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA3_MAP = 0x239238237236235234233232 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_DRAM_WIDTH = 8 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_PLLE2_EXT_LOC = X1Y2 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_DATA5_MAP = 0x019018017016015014013012 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_CAS_MAP = 0x115 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: CHECK C_NCS_PER_RANK = 1 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_AR_REGISTER = 8 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: CHECK C_CS_WIDTH = 1 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: UPDATE C_DATA7_MAP = 0x039038037036035034033032 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TRFC = 110000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDREM C_SLOT_1_CONFIG = 0b00000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:MPDVAL)}
{SET: UPDREM C_RANKS = 1 (BATCH:UPDATE::MPD:MPDVAL)}
{SET: IGNORE C_DATA_IO_IDLE_PWRDWN = ON (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_DQS_BYTE_MAP = 0x000000000000000000000302010023222120 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA9_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_REG_CTRL = OFF (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_ECC = OFF (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_SECURE = 0 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDREM C_SLOT_0_CONFIG = 0b00000001 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:MPDVAL)}
{SET: UPDREM C_ODT_WIDTH = 1 (BATCH:UPDATE::MPD:MPDVAL)}
{SET: IGNORE C_CAL_WIDTH = HALF (BATCH:CONSTANT::MPD:MPDVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_READ_ACCEPTANCE = 4 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_CKE_MAP = 0x000000000000000000000117 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_MASK0_MAP = 0x000031021011000231221211200 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_READ_FIFO_DEPTH = 0 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_TRTP = 7500 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: IGNORE C_TCK = 0 (BATCH:OPTIONAL_UPDATE:SKIP_BATCH:MPD:DEFVAL)}
{SET: IGNORE C_IODELAY_HP_MODE = ON (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_CLKOUT0_PHASE = 337.5 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_BANK_TYPE = HR_IO (BATCH:OPTIONAL_UPDATE:SKIP_GUI //:MPD:COMPVAL)}
{SET: UPDREM C_USE_ODT_PORT = 1 (BATCH:OPTIONAL_UPDATE::MPD:MPDVAL)}
{SET: CHECK C_ROW_WIDTH = 14 (BATCH:OPTIONAL_UPDATE:CHECK:MHS:COMPVAL)}
{SET: IGNORE C_ECC_ONOFF_RESET_VALUE = 1 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_DM_WIDTH = 8 (BATCH:OPTIONAL_UPDATE::MHS:MPDVAL)}
{SET: UPDATE C_ADDR_MAP = 0x00000013213613513313912413112913713413A12813813B (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA10_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_WE_MAP = 0x11B (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_S_AXI_BASEADDR = 0xc0000000 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: IGNORE C_ORDERING = NORM (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_ECC_TEST = OFF (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_DATA12_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_RTT_NOM = 40 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_S_AXI_DATA_WIDTH = 512 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: IGNORE C_OUTPUT_DRV = HIGH (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: CHECK C_DQ_WIDTH = 64 (BATCH:OPTIONAL_UPDATE:CHECK:MHS:MPDVAL)}
{SET: UPDATE C_DATA14_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_NBANK_MACHS = 4 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_TRP = 13125 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_DATA16_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_CKE_ODT_AUX = FALSE (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:MPDVAL)}
{SET: UPDATE C_CK_BYTE_MAP = 0x000000000000000000000000000000000012 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE = 4 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_DATA0_MAP = 0x209207206205204203202201 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_WRITE_FIFO_DEPTH = 0 (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_PHY_0_BITLANES = 0x3FE3FE3FE2FF (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_W_REGISTER = 8 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: UPDATE C_DATA2_MAP = 0x229228227226225224223222 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TREFI = 7800000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_TFAW = 30000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: IGNORE C_S_AXI_SUPPORTS_NARROW_BURST = Auto (BATCH:OPTIONAL_UPDATE::MPD:DEFVAL)}
{SET: IGNORE C_RTT_WR = OFF (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: UPDATE C_RAS_MAP = 0x11A (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_DATA4_MAP = 0x009007006005004003002001 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: CHECK C_BANK_WIDTH = 3 (BATCH:OPTIONAL_UPDATE:CHECK:MPD:MPDVAL)}
{SET: IGNORE C_MEM_ADDR_ORDER = BANK_ROW_COLUMN (BATCH:OPTIONAL::MPD:MPDVAL)}
{SET: IGNORE C_INTERCONNECT_S_AXI_B_REGISTER = 8 (BATCH:OPTIONAL::MHS:COMPVAL)}
{SET: UPDATE C_TZQCS = 64 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_DATA6_MAP = 0x029028027026025024023022 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_CWL = 5 (BATCH:UPDATE::MPD:MPDVAL)}
{SET: UPDATE C_PHY_CONTROL_MASTER_BANK = 1 (BATCH:UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_DATA8_MAP = 0x000000000000000000000000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TWTR = 7500 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_TRAS = 35000 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_PHY_1_BITLANES = 0xFFEF30CB4000 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: IGNORE C_MEM_PARTNO = MT8JTF12864HZ-1G6 (BATCH:REQUIRE::MHS:COMPVAL)}
{SET: UPDATE C_ODT_MAP = 0x000000000000000000000112 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDATE C_TRCD = 13125 (BATCH:OPTIONAL_UPDATE::MPD:COMPVAL)}
{SET: UPDATE C_DATA_CTL_B0 = 0b1111 (BATCH:OPTIONAL_UPDATE:SKIP_GUI:MPD:COMPVAL)}
{SET: UPDREM C_COL_WIDTH = 10 (BATCH:OPTIONAL_UPDATE::MPD:MPDVAL)}
RETURN: 0
=========================================================================
Time: Tue Apr 08 15:28:46 Московское время (зима) 2014
Running: generate_corelevel_constraints 175551744
RETURN: 
