IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 23.99        
Core2: 26.67        Core3: 25.31        
Core4: 36.93        Core5: 32.02        
Core6: 24.97        Core7: 21.37        
Core8: 25.54        Core9: 32.60        
Core10: 34.62        Core11: 29.63        
Core12: 36.28        Core13: 22.55        
Core14: 31.26        Core15: 37.04        
Core16: 39.77        Core17: 33.55        
Core18: 46.97        Core19: 30.10        
Core20: 42.30        Core21: 27.96        
Core22: 37.12        Core23: 13.95        
Core24: 37.87        Core25: 35.85        
Core26: 30.94        Core27: 35.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.47
Socket1: 27.09
DDR read Latency(ns)
Socket0: 2109.74
Socket1: 1839.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.22        Core1: 23.75        
Core2: 26.16        Core3: 22.31        
Core4: 37.23        Core5: 32.03        
Core6: 25.44        Core7: 20.90        
Core8: 25.27        Core9: 32.84        
Core10: 34.35        Core11: 32.69        
Core12: 35.88        Core13: 22.75        
Core14: 33.68        Core15: 37.07        
Core16: 39.40        Core17: 33.62        
Core18: 46.98        Core19: 30.19        
Core20: 42.48        Core21: 27.91        
Core22: 37.13        Core23: 14.08        
Core24: 34.83        Core25: 35.87        
Core26: 30.61        Core27: 35.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.23
Socket1: 26.88
DDR read Latency(ns)
Socket0: 2121.27
Socket1: 1842.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 19.25        
Core2: 26.74        Core3: 17.79        
Core4: 37.71        Core5: 31.82        
Core6: 25.24        Core7: 20.38        
Core8: 26.35        Core9: 32.72        
Core10: 35.02        Core11: 30.51        
Core12: 35.95        Core13: 21.82        
Core14: 34.97        Core15: 36.90        
Core16: 40.32        Core17: 34.61        
Core18: 47.12        Core19: 27.65        
Core20: 42.47        Core21: 27.71        
Core22: 37.16        Core23: 14.39        
Core24: 34.35        Core25: 35.90        
Core26: 30.62        Core27: 35.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.55
Socket1: 26.27
DDR read Latency(ns)
Socket0: 2135.99
Socket1: 1863.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 23.08        
Core2: 27.22        Core3: 12.82        
Core4: 39.25        Core5: 31.83        
Core6: 24.31        Core7: 22.85        
Core8: 26.32        Core9: 33.81        
Core10: 35.93        Core11: 39.82        
Core12: 36.75        Core13: 26.21        
Core14: 38.32        Core15: 36.78        
Core16: 41.84        Core17: 38.96        
Core18: 47.33        Core19: 24.60        
Core20: 42.56        Core21: 28.01        
Core22: 37.19        Core23: 14.58        
Core24: 31.67        Core25: 36.19        
Core26: 30.35        Core27: 35.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.27
Socket1: 25.73
DDR read Latency(ns)
Socket0: 2171.52
Socket1: 1860.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 24.18        
Core2: 27.22        Core3: 12.93        
Core4: 37.00        Core5: 31.46        
Core6: 24.72        Core7: 23.82        
Core8: 25.98        Core9: 33.67        
Core10: 35.94        Core11: 42.74        
Core12: 37.29        Core13: 23.84        
Core14: 37.99        Core15: 37.11        
Core16: 42.54        Core17: 39.22        
Core18: 48.31        Core19: 25.78        
Core20: 42.33        Core21: 33.00        
Core22: 37.17        Core23: 14.69        
Core24: 35.02        Core25: 36.37        
Core26: 30.21        Core27: 34.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.94
Socket1: 26.89
DDR read Latency(ns)
Socket0: 2163.72
Socket1: 1776.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 24.29        
Core2: 27.30        Core3: 13.25        
Core4: 37.24        Core5: 30.99        
Core6: 24.79        Core7: 27.22        
Core8: 24.43        Core9: 33.96        
Core10: 35.92        Core11: 38.20        
Core12: 37.35        Core13: 23.92        
Core14: 37.57        Core15: 37.33        
Core16: 42.78        Core17: 39.46        
Core18: 49.44        Core19: 26.06        
Core20: 42.09        Core21: 36.88        
Core22: 37.22        Core23: 14.79        
Core24: 34.92        Core25: 36.23        
Core26: 30.23        Core27: 33.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.93
Socket1: 28.14
DDR read Latency(ns)
Socket0: 2158.34
Socket1: 1692.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 27.12        
Core2: 36.35        Core3: 20.56        
Core4: 31.70        Core5: 24.54        
Core6: 22.70        Core7: 26.25        
Core8: 28.97        Core9: 39.87        
Core10: 30.55        Core11: 30.69        
Core12: 29.63        Core13: 20.15        
Core14: 34.61        Core15: 31.10        
Core16: 33.67        Core17: 22.83        
Core18: 34.48        Core19: 22.98        
Core20: 33.04        Core21: 27.13        
Core22: 32.23        Core23: 26.33        
Core24: 36.25        Core25: 35.07        
Core26: 37.87        Core27: 33.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.72
Socket1: 25.13
DDR read Latency(ns)
Socket0: 1712.37
Socket1: 3336.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 27.00        
Core2: 34.90        Core3: 20.02        
Core4: 31.39        Core5: 24.60        
Core6: 22.54        Core7: 26.12        
Core8: 28.98        Core9: 39.76        
Core10: 30.29        Core11: 28.98        
Core12: 29.42        Core13: 20.14        
Core14: 32.89        Core15: 30.45        
Core16: 33.52        Core17: 22.64        
Core18: 34.02        Core19: 22.37        
Core20: 32.93        Core21: 27.61        
Core22: 32.07        Core23: 25.25        
Core24: 35.82        Core25: 33.41        
Core26: 38.65        Core27: 33.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.46
Socket1: 24.97
DDR read Latency(ns)
Socket0: 1723.42
Socket1: 3367.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.73        Core1: 26.37        
Core2: 37.29        Core3: 20.46        
Core4: 31.82        Core5: 24.66        
Core6: 22.64        Core7: 26.32        
Core8: 28.63        Core9: 39.92        
Core10: 30.62        Core11: 28.84        
Core12: 29.42        Core13: 20.22        
Core14: 30.36        Core15: 28.90        
Core16: 33.74        Core17: 22.81        
Core18: 34.18        Core19: 22.46        
Core20: 33.01        Core21: 28.57        
Core22: 33.85        Core23: 25.16        
Core24: 35.55        Core25: 33.35        
Core26: 37.07        Core27: 33.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 25.27
DDR read Latency(ns)
Socket0: 1718.26
Socket1: 3305.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.51        Core1: 26.81        
Core2: 36.88        Core3: 21.23        
Core4: 31.98        Core5: 24.25        
Core6: 22.62        Core7: 26.57        
Core8: 28.30        Core9: 39.97        
Core10: 30.70        Core11: 29.16        
Core12: 29.74        Core13: 20.41        
Core14: 30.03        Core15: 28.56        
Core16: 33.72        Core17: 22.98        
Core18: 34.43        Core19: 22.77        
Core20: 33.12        Core21: 28.97        
Core22: 33.78        Core23: 26.80        
Core24: 36.26        Core25: 32.70        
Core26: 37.95        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.04
Socket1: 25.65
DDR read Latency(ns)
Socket0: 1707.23
Socket1: 3306.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.89        Core1: 27.25        
Core2: 37.45        Core3: 21.43        
Core4: 32.56        Core5: 25.07        
Core6: 22.92        Core7: 26.44        
Core8: 28.62        Core9: 34.87        
Core10: 29.73        Core11: 28.62        
Core12: 28.68        Core13: 21.91        
Core14: 31.87        Core15: 29.23        
Core16: 35.76        Core17: 25.06        
Core18: 31.59        Core19: 22.63        
Core20: 33.70        Core21: 27.49        
Core22: 33.57        Core23: 24.51        
Core24: 38.43        Core25: 31.09        
Core26: 39.37        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.07
Socket1: 26.02
DDR read Latency(ns)
Socket0: 1755.94
Socket1: 2855.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 26.63        
Core2: 37.56        Core3: 21.29        
Core4: 32.19        Core5: 24.54        
Core6: 22.90        Core7: 25.91        
Core8: 28.52        Core9: 34.58        
Core10: 29.75        Core11: 28.83        
Core12: 28.53        Core13: 22.29        
Core14: 31.95        Core15: 29.05        
Core16: 35.78        Core17: 25.66        
Core18: 32.91        Core19: 23.06        
Core20: 33.92        Core21: 27.19        
Core22: 33.77        Core23: 24.73        
Core24: 38.62        Core25: 30.58        
Core26: 39.22        Core27: 30.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 25.95
DDR read Latency(ns)
Socket0: 1763.34
Socket1: 2854.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 23.87        
Core2: 25.41        Core3: 23.57        
Core4: 32.69        Core5: 29.76        
Core6: 26.69        Core7: 24.34        
Core8: 47.81        Core9: 26.57        
Core10: 36.16        Core11: 37.73        
Core12: 19.79        Core13: 35.53        
Core14: 25.85        Core15: 34.10        
Core16: 27.25        Core17: 22.13        
Core18: 43.58        Core19: 22.89        
Core20: 45.57        Core21: 31.54        
Core22: 49.95        Core23: 36.58        
Core24: 29.19        Core25: 35.57        
Core26: 38.98        Core27: 33.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.56
Socket1: 30.79
DDR read Latency(ns)
Socket0: 2382.25
Socket1: 1445.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 24.10        
Core2: 25.32        Core3: 23.47        
Core4: 32.40        Core5: 29.50        
Core6: 26.68        Core7: 24.36        
Core8: 47.94        Core9: 26.80        
Core10: 36.00        Core11: 39.34        
Core12: 20.98        Core13: 35.42        
Core14: 25.09        Core15: 33.28        
Core16: 26.93        Core17: 21.67        
Core18: 43.54        Core19: 22.84        
Core20: 45.25        Core21: 31.59        
Core22: 49.85        Core23: 36.55        
Core24: 29.00        Core25: 35.69        
Core26: 38.38        Core27: 34.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.34
Socket1: 30.77
DDR read Latency(ns)
Socket0: 2386.65
Socket1: 1442.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.11        Core1: 24.88        
Core2: 25.47        Core3: 24.56        
Core4: 33.31        Core5: 27.15        
Core6: 26.44        Core7: 23.74        
Core8: 46.46        Core9: 26.66        
Core10: 35.79        Core11: 35.99        
Core12: 21.49        Core13: 35.46        
Core14: 25.80        Core15: 32.95        
Core16: 27.34        Core17: 21.18        
Core18: 43.88        Core19: 23.13        
Core20: 45.80        Core21: 31.73        
Core22: 49.88        Core23: 36.61        
Core24: 29.06        Core25: 35.82        
Core26: 39.15        Core27: 32.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.65
Socket1: 30.74
DDR read Latency(ns)
Socket0: 2381.60
Socket1: 1447.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.07        Core1: 24.42        
Core2: 25.52        Core3: 27.01        
Core4: 34.21        Core5: 29.31        
Core6: 25.96        Core7: 24.34        
Core8: 47.92        Core9: 27.21        
Core10: 35.55        Core11: 36.68        
Core12: 20.99        Core13: 35.48        
Core14: 25.12        Core15: 33.29        
Core16: 27.40        Core17: 21.74        
Core18: 44.26        Core19: 23.96        
Core20: 45.54        Core21: 31.87        
Core22: 49.88        Core23: 36.65        
Core24: 29.05        Core25: 35.94        
Core26: 38.91        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 31.27
DDR read Latency(ns)
Socket0: 2377.47
Socket1: 1426.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 25.18        
Core2: 25.40        Core3: 24.58        
Core4: 33.53        Core5: 29.41        
Core6: 25.91        Core7: 24.27        
Core8: 48.01        Core9: 27.09        
Core10: 35.84        Core11: 35.61        
Core12: 21.07        Core13: 33.87        
Core14: 24.96        Core15: 32.73        
Core16: 27.31        Core17: 21.89        
Core18: 44.22        Core19: 23.40        
Core20: 45.77        Core21: 32.37        
Core22: 49.62        Core23: 36.67        
Core24: 29.83        Core25: 35.77        
Core26: 39.21        Core27: 26.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.78
Socket1: 30.24
DDR read Latency(ns)
Socket0: 2411.92
Socket1: 1462.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.98        Core1: 24.88        
Core2: 25.37        Core3: 21.98        
Core4: 32.07        Core5: 29.80        
Core6: 26.15        Core7: 24.55        
Core8: 48.72        Core9: 27.47        
Core10: 35.68        Core11: 37.51        
Core12: 21.09        Core13: 31.38        
Core14: 25.42        Core15: 32.04        
Core16: 27.09        Core17: 22.23        
Core18: 44.17        Core19: 22.94        
Core20: 45.55        Core21: 33.12        
Core22: 49.09        Core23: 36.78        
Core24: 31.49        Core25: 35.65        
Core26: 38.86        Core27: 18.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.59
Socket1: 28.53
DDR read Latency(ns)
Socket0: 2497.87
Socket1: 1519.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 24.99        
Core2: 35.41        Core3: 41.81        
Core4: 35.53        Core5: 45.20        
Core6: 26.66        Core7: 24.07        
Core8: 46.66        Core9: 26.80        
Core10: 39.67        Core11: 29.27        
Core12: 30.39        Core13: 35.97        
Core14: 31.47        Core15: 26.40        
Core16: 44.94        Core17: 23.90        
Core18: 46.39        Core19: 30.42        
Core20: 38.59        Core21: 27.68        
Core22: 35.48        Core23: 40.96        
Core24: 39.65        Core25: 23.64        
Core26: 37.72        Core27: 21.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.13
Socket1: 30.77
DDR read Latency(ns)
Socket0: 2077.63
Socket1: 1689.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.55        Core1: 24.93        
Core2: 35.77        Core3: 41.74        
Core4: 35.41        Core5: 40.50        
Core6: 26.65        Core7: 23.57        
Core8: 46.87        Core9: 26.43        
Core10: 39.64        Core11: 29.46        
Core12: 30.58        Core13: 35.94        
Core14: 31.45        Core15: 26.42        
Core16: 44.91        Core17: 23.82        
Core18: 46.13        Core19: 30.53        
Core20: 38.12        Core21: 27.39        
Core22: 35.27        Core23: 40.94        
Core24: 39.31        Core25: 23.55        
Core26: 35.83        Core27: 21.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.00
Socket1: 30.63
DDR read Latency(ns)
Socket0: 2086.14
Socket1: 1690.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.51        Core1: 25.01        
Core2: 35.32        Core3: 41.30        
Core4: 35.76        Core5: 40.88        
Core6: 26.86        Core7: 23.93        
Core8: 42.81        Core9: 26.86        
Core10: 39.72        Core11: 29.53        
Core12: 29.05        Core13: 35.76        
Core14: 31.48        Core15: 26.31        
Core16: 44.83        Core17: 22.81        
Core18: 46.33        Core19: 30.67        
Core20: 38.17        Core21: 27.71        
Core22: 35.27        Core23: 41.09        
Core24: 37.32        Core25: 23.44        
Core26: 37.83        Core27: 21.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.05
Socket1: 30.54
DDR read Latency(ns)
Socket0: 2082.11
Socket1: 1690.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.62        Core1: 24.98        
Core2: 36.02        Core3: 41.66        
Core4: 35.76        Core5: 44.64        
Core6: 27.62        Core7: 23.81        
Core8: 46.90        Core9: 26.80        
Core10: 39.83        Core11: 29.42        
Core12: 30.55        Core13: 35.84        
Core14: 31.81        Core15: 26.43        
Core16: 44.89        Core17: 23.94        
Core18: 46.28        Core19: 30.54        
Core20: 37.82        Core21: 27.39        
Core22: 35.53        Core23: 40.98        
Core24: 39.44        Core25: 23.18        
Core26: 36.47        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.10
Socket1: 30.53
DDR read Latency(ns)
Socket0: 2090.48
Socket1: 1689.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 24.91        
Core2: 35.31        Core3: 41.66        
Core4: 35.43        Core5: 40.74        
Core6: 27.54        Core7: 23.82        
Core8: 46.79        Core9: 26.69        
Core10: 39.74        Core11: 29.20        
Core12: 30.32        Core13: 35.95        
Core14: 31.32        Core15: 26.43        
Core16: 44.93        Core17: 24.10        
Core18: 46.23        Core19: 30.68        
Core20: 38.64        Core21: 28.31        
Core22: 35.44        Core23: 41.00        
Core24: 39.07        Core25: 23.66        
Core26: 34.85        Core27: 20.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.14
Socket1: 30.81
DDR read Latency(ns)
Socket0: 2065.31
Socket1: 1688.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.86        Core1: 23.86        
Core2: 30.70        Core3: 42.11        
Core4: 35.93        Core5: 38.59        
Core6: 26.83        Core7: 23.98        
Core8: 46.76        Core9: 26.16        
Core10: 39.44        Core11: 28.57        
Core12: 30.39        Core13: 35.92        
Core14: 30.65        Core15: 26.68        
Core16: 44.79        Core17: 27.39        
Core18: 46.12        Core19: 30.38        
Core20: 39.82        Core21: 29.83        
Core22: 35.40        Core23: 41.08        
Core24: 39.56        Core25: 26.26        
Core26: 30.37        Core27: 21.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.28
Socket1: 31.89
DDR read Latency(ns)
Socket0: 2030.10
Socket1: 1664.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 26.28        
Core2: 22.70        Core3: 16.42        
Core4: 32.00        Core5: 25.62        
Core6: 26.74        Core7: 24.84        
Core8: 30.43        Core9: 33.05        
Core10: 34.87        Core11: 29.94        
Core12: 26.16        Core13: 37.74        
Core14: 22.23        Core15: 37.84        
Core16: 25.43        Core17: 34.71        
Core18: 33.11        Core19: 22.58        
Core20: 25.95        Core21: 35.87        
Core22: 46.12        Core23: 27.92        
Core24: 40.26        Core25: 36.79        
Core26: 39.34        Core27: 45.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.78
Socket1: 33.06
DDR read Latency(ns)
Socket0: 1600.83
Socket1: 1926.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.30        Core1: 26.66        
Core2: 22.69        Core3: 15.94        
Core4: 32.01        Core5: 25.68        
Core6: 26.54        Core7: 22.92        
Core8: 30.39        Core9: 33.34        
Core10: 34.14        Core11: 29.69        
Core12: 25.97        Core13: 37.71        
Core14: 22.17        Core15: 37.81        
Core16: 25.20        Core17: 34.70        
Core18: 33.21        Core19: 22.51        
Core20: 25.41        Core21: 36.08        
Core22: 46.16        Core23: 28.04        
Core24: 40.43        Core25: 36.75        
Core26: 39.06        Core27: 46.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.55
Socket1: 32.81
DDR read Latency(ns)
Socket0: 1606.51
Socket1: 1940.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.39        Core1: 26.56        
Core2: 22.86        Core3: 15.16        
Core4: 31.77        Core5: 23.80        
Core6: 26.68        Core7: 23.78        
Core8: 30.17        Core9: 33.18        
Core10: 31.36        Core11: 28.40        
Core12: 25.57        Core13: 38.22        
Core14: 22.07        Core15: 37.06        
Core16: 25.34        Core17: 34.98        
Core18: 33.46        Core19: 21.69        
Core20: 25.77        Core21: 35.31        
Core22: 46.42        Core23: 27.89        
Core24: 40.06        Core25: 36.81        
Core26: 36.68        Core27: 46.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.43
Socket1: 32.39
DDR read Latency(ns)
Socket0: 1626.91
Socket1: 1900.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 26.41        
Core2: 23.08        Core3: 13.39        
Core4: 31.30        Core5: 25.03        
Core6: 26.04        Core7: 24.32        
Core8: 31.23        Core9: 32.65        
Core10: 27.00        Core11: 25.45        
Core12: 26.03        Core13: 39.78        
Core14: 22.33        Core15: 37.31        
Core16: 24.90        Core17: 35.85        
Core18: 34.01        Core19: 20.38        
Core20: 26.46        Core21: 34.06        
Core22: 46.86        Core23: 28.47        
Core24: 41.18        Core25: 36.82        
Core26: 39.03        Core27: 45.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.83
Socket1: 31.30
DDR read Latency(ns)
Socket0: 1691.18
Socket1: 1812.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 26.55        
Core2: 23.02        Core3: 13.39        
Core4: 30.97        Core5: 24.22        
Core6: 26.90        Core7: 23.57        
Core8: 31.15        Core9: 32.64        
Core10: 26.96        Core11: 25.55        
Core12: 25.89        Core13: 39.66        
Core14: 22.44        Core15: 37.51        
Core16: 24.80        Core17: 35.88        
Core18: 33.92        Core19: 20.29        
Core20: 26.47        Core21: 34.03        
Core22: 46.79        Core23: 28.51        
Core24: 40.29        Core25: 36.76        
Core26: 39.36        Core27: 45.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.74
Socket1: 31.21
DDR read Latency(ns)
Socket0: 1693.73
Socket1: 1818.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 26.51        
Core2: 23.06        Core3: 13.31        
Core4: 30.85        Core5: 25.57        
Core6: 26.75        Core7: 23.63        
Core8: 31.14        Core9: 32.60        
Core10: 27.11        Core11: 25.48        
Core12: 25.92        Core13: 39.75        
Core14: 22.35        Core15: 37.40        
Core16: 25.13        Core17: 35.83        
Core18: 34.08        Core19: 20.22        
Core20: 26.48        Core21: 34.14        
Core22: 46.88        Core23: 28.42        
Core24: 41.15        Core25: 36.80        
Core26: 38.82        Core27: 45.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.86
Socket1: 31.23
DDR read Latency(ns)
Socket0: 1692.65
Socket1: 1817.60
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.74        Core1: 21.92        
Core2: 34.60        Core3: 29.55        
Core4: 34.86        Core5: 36.28        
Core6: 34.23        Core7: 13.31        
Core8: 24.50        Core9: 33.37        
Core10: 35.08        Core11: 22.94        
Core12: 22.74        Core13: 16.91        
Core14: 24.83        Core15: 26.03        
Core16: 30.44        Core17: 13.21        
Core18: 30.31        Core19: 22.53        
Core20: 37.65        Core21: 21.71        
Core22: 32.79        Core23: 21.68        
Core24: 25.27        Core25: 20.21        
Core26: 43.01        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.00
Socket1: 20.09
DDR read Latency(ns)
Socket0: 2962.52
Socket1: 2235.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.69        Core1: 22.01        
Core2: 35.27        Core3: 29.26        
Core4: 34.81        Core5: 38.70        
Core6: 33.51        Core7: 13.14        
Core8: 24.43        Core9: 32.75        
Core10: 35.28        Core11: 23.10        
Core12: 22.58        Core13: 16.88        
Core14: 24.84        Core15: 25.77        
Core16: 30.71        Core17: 13.02        
Core18: 30.17        Core19: 22.38        
Core20: 36.82        Core21: 21.91        
Core22: 32.39        Core23: 20.86        
Core24: 29.33        Core25: 20.21        
Core26: 42.73        Core27: 24.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.91
Socket1: 19.85
DDR read Latency(ns)
Socket0: 2973.93
Socket1: 2268.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.77        Core1: 21.86        
Core2: 35.73        Core3: 27.36        
Core4: 34.86        Core5: 23.66        
Core6: 33.39        Core7: 13.29        
Core8: 24.57        Core9: 32.61        
Core10: 35.40        Core11: 23.29        
Core12: 21.38        Core13: 16.80        
Core14: 25.07        Core15: 25.47        
Core16: 30.84        Core17: 13.27        
Core18: 29.97        Core19: 22.02        
Core20: 34.82        Core21: 22.04        
Core22: 32.62        Core23: 19.69        
Core24: 29.33        Core25: 19.95        
Core26: 42.59        Core27: 22.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.71
Socket1: 19.43
DDR read Latency(ns)
Socket0: 2954.87
Socket1: 2355.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.76        Core1: 21.70        
Core2: 33.77        Core3: 29.13        
Core4: 34.77        Core5: 34.07        
Core6: 33.71        Core7: 13.31        
Core8: 24.41        Core9: 33.34        
Core10: 35.30        Core11: 23.31        
Core12: 22.63        Core13: 16.83        
Core14: 25.57        Core15: 25.59        
Core16: 30.64        Core17: 13.26        
Core18: 30.26        Core19: 22.25        
Core20: 34.48        Core21: 22.11        
Core22: 32.87        Core23: 19.78        
Core24: 29.59        Core25: 20.03        
Core26: 42.53        Core27: 22.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.72
Socket1: 19.62
DDR read Latency(ns)
Socket0: 2956.81
Socket1: 2332.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.83        Core1: 21.97        
Core2: 35.77        Core3: 29.08        
Core4: 34.92        Core5: 32.83        
Core6: 33.69        Core7: 13.33        
Core8: 24.66        Core9: 33.21        
Core10: 35.36        Core11: 23.35        
Core12: 22.71        Core13: 16.75        
Core14: 25.34        Core15: 25.60        
Core16: 30.77        Core17: 13.29        
Core18: 29.88        Core19: 22.10        
Core20: 34.68        Core21: 22.14        
Core22: 32.72        Core23: 19.64        
Core24: 28.85        Core25: 19.82        
Core26: 42.74        Core27: 22.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.74
Socket1: 19.58
DDR read Latency(ns)
Socket0: 2950.78
Socket1: 2346.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 21.73        
Core2: 35.82        Core3: 28.94        
Core4: 34.96        Core5: 36.10        
Core6: 33.29        Core7: 13.32        
Core8: 24.65        Core9: 32.94        
Core10: 35.44        Core11: 23.40        
Core12: 22.71        Core13: 16.76        
Core14: 25.82        Core15: 25.54        
Core16: 30.78        Core17: 13.30        
Core18: 29.99        Core19: 22.21        
Core20: 34.77        Core21: 22.35        
Core22: 32.77        Core23: 19.72        
Core24: 28.82        Core25: 19.93        
Core26: 42.78        Core27: 22.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.78
Socket1: 19.62
DDR read Latency(ns)
Socket0: 2945.18
Socket1: 2345.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 25.74        
Core2: 38.46        Core3: 25.40        
Core4: 33.77        Core5: 23.45        
Core6: 24.46        Core7: 12.83        
Core8: 38.03        Core9: 33.52        
Core10: 33.53        Core11: 38.84        
Core12: 23.94        Core13: 20.69        
Core14: 32.16        Core15: 36.76        
Core16: 30.82        Core17: 25.08        
Core18: 36.94        Core19: 23.08        
Core20: 36.70        Core21: 31.82        
Core22: 36.97        Core23: 21.90        
Core24: 25.32        Core25: 36.29        
Core26: 42.89        Core27: 22.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.20
Socket1: 24.01
DDR read Latency(ns)
Socket0: 1702.17
Socket1: 3092.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 25.37        
Core2: 38.66        Core3: 25.09        
Core4: 33.43        Core5: 23.35        
Core6: 24.41        Core7: 12.66        
Core8: 35.41        Core9: 32.80        
Core10: 33.60        Core11: 38.29        
Core12: 23.81        Core13: 20.79        
Core14: 32.12        Core15: 36.87        
Core16: 30.47        Core17: 25.25        
Core18: 36.93        Core19: 22.69        
Core20: 36.66        Core21: 31.79        
Core22: 36.98        Core23: 21.84        
Core24: 25.22        Core25: 36.24        
Core26: 42.31        Core27: 22.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.10
Socket1: 23.91
DDR read Latency(ns)
Socket0: 1703.27
Socket1: 3117.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.70        Core1: 20.12        
Core2: 36.26        Core3: 24.77        
Core4: 34.04        Core5: 23.41        
Core6: 24.38        Core7: 12.81        
Core8: 33.38        Core9: 31.92        
Core10: 33.71        Core11: 35.73        
Core12: 23.81        Core13: 20.86        
Core14: 31.73        Core15: 34.79        
Core16: 31.23        Core17: 25.05        
Core18: 36.95        Core19: 22.49        
Core20: 36.72        Core21: 31.49        
Core22: 36.87        Core23: 21.86        
Core24: 25.19        Core25: 36.30        
Core26: 42.86        Core27: 22.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.30
Socket1: 23.85
DDR read Latency(ns)
Socket0: 1702.75
Socket1: 3124.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 25.25        
Core2: 38.48        Core3: 24.87        
Core4: 33.94        Core5: 23.38        
Core6: 24.51        Core7: 12.82        
Core8: 36.48        Core9: 30.45        
Core10: 34.19        Core11: 36.94        
Core12: 23.59        Core13: 21.73        
Core14: 31.96        Core15: 36.96        
Core16: 31.18        Core17: 25.12        
Core18: 36.95        Core19: 22.71        
Core20: 36.65        Core21: 31.52        
Core22: 36.87        Core23: 21.82        
Core24: 25.40        Core25: 36.30        
Core26: 42.89        Core27: 22.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.39
Socket1: 23.95
DDR read Latency(ns)
Socket0: 1710.67
Socket1: 3115.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 25.93        
Core2: 38.73        Core3: 24.47        
Core4: 34.03        Core5: 23.52        
Core6: 24.43        Core7: 12.88        
Core8: 40.90        Core9: 31.08        
Core10: 34.00        Core11: 38.81        
Core12: 23.90        Core13: 21.28        
Core14: 32.12        Core15: 37.19        
Core16: 31.16        Core17: 24.72        
Core18: 36.97        Core19: 22.53        
Core20: 36.69        Core21: 31.46        
Core22: 37.01        Core23: 21.94        
Core24: 25.33        Core25: 36.19        
Core26: 42.70        Core27: 22.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.36
Socket1: 23.84
DDR read Latency(ns)
Socket0: 1709.33
Socket1: 3139.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 25.72        
Core2: 38.11        Core3: 24.98        
Core4: 33.98        Core5: 23.42        
Core6: 24.51        Core7: 12.87        
Core8: 33.27        Core9: 31.40        
Core10: 33.96        Core11: 38.42        
Core12: 23.26        Core13: 21.34        
Core14: 31.59        Core15: 37.26        
Core16: 30.78        Core17: 25.42        
Core18: 36.97        Core19: 22.88        
Core20: 36.68        Core21: 31.48        
Core22: 36.97        Core23: 21.86        
Core24: 25.13        Core25: 36.35        
Core26: 41.62        Core27: 22.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.30
Socket1: 23.98
DDR read Latency(ns)
Socket0: 1704.83
Socket1: 3116.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.04        Core1: 24.76        
Core2: 38.03        Core3: 23.01        
Core4: 43.76        Core5: 34.76        
Core6: 41.35        Core7: 39.56        
Core8: 30.85        Core9: 26.27        
Core10: 36.47        Core11: 35.94        
Core12: 23.04        Core13: 24.16        
Core14: 31.46        Core15: 33.84        
Core16: 32.25        Core17: 34.33        
Core18: 37.48        Core19: 23.04        
Core20: 47.18        Core21: 29.05        
Core22: 40.34        Core23: 37.97        
Core24: 32.81        Core25: 45.98        
Core26: 39.28        Core27: 45.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.25
Socket1: 34.37
DDR read Latency(ns)
Socket0: 1730.60
Socket1: 1678.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.48        Core1: 24.22        
Core2: 38.22        Core3: 23.00        
Core4: 43.85        Core5: 34.75        
Core6: 41.30        Core7: 39.55        
Core8: 31.02        Core9: 25.62        
Core10: 36.47        Core11: 36.48        
Core12: 22.00        Core13: 25.11        
Core14: 31.51        Core15: 33.51        
Core16: 32.54        Core17: 34.30        
Core18: 37.46        Core19: 22.77        
Core20: 47.19        Core21: 29.25        
Core22: 40.58        Core23: 37.96        
Core24: 31.54        Core25: 45.82        
Core26: 38.71        Core27: 45.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.37
Socket1: 34.48
DDR read Latency(ns)
Socket0: 1743.20
Socket1: 1676.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.05        Core1: 25.16        
Core2: 38.35        Core3: 22.52        
Core4: 43.81        Core5: 23.77        
Core6: 40.84        Core7: 39.62        
Core8: 31.11        Core9: 25.63        
Core10: 36.49        Core11: 35.75        
Core12: 22.86        Core13: 25.30        
Core14: 30.69        Core15: 32.79        
Core16: 32.85        Core17: 34.44        
Core18: 37.46        Core19: 22.89        
Core20: 47.17        Core21: 29.04        
Core22: 40.25        Core23: 37.95        
Core24: 31.05        Core25: 45.85        
Core26: 38.88        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.44
Socket1: 34.45
DDR read Latency(ns)
Socket0: 1737.96
Socket1: 1686.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.82        Core1: 24.87        
Core2: 38.68        Core3: 24.22        
Core4: 43.74        Core5: 33.53        
Core6: 41.05        Core7: 39.55        
Core8: 30.92        Core9: 26.69        
Core10: 36.51        Core11: 38.94        
Core12: 20.66        Core13: 22.47        
Core14: 31.30        Core15: 34.13        
Core16: 33.60        Core17: 34.53        
Core18: 37.49        Core19: 22.94        
Core20: 47.25        Core21: 29.12        
Core22: 40.48        Core23: 38.00        
Core24: 37.26        Core25: 46.04        
Core26: 39.57        Core27: 45.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.32
Socket1: 34.39
DDR read Latency(ns)
Socket0: 1736.47
Socket1: 1685.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.94        Core1: 24.85        
Core2: 38.33        Core3: 25.35        
Core4: 43.83        Core5: 33.50        
Core6: 41.38        Core7: 39.68        
Core8: 30.93        Core9: 25.82        
Core10: 36.55        Core11: 38.69        
Core12: 21.66        Core13: 22.96        
Core14: 31.59        Core15: 34.05        
Core16: 33.24        Core17: 34.60        
Core18: 37.45        Core19: 22.96        
Core20: 47.27        Core21: 29.12        
Core22: 40.77        Core23: 37.98        
Core24: 35.86        Core25: 46.04        
Core26: 39.10        Core27: 45.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 34.59
DDR read Latency(ns)
Socket0: 1734.88
Socket1: 1679.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 25.32        
Core2: 38.85        Core3: 23.95        
Core4: 43.80        Core5: 36.04        
Core6: 41.12        Core7: 39.56        
Core8: 30.88        Core9: 26.54        
Core10: 36.51        Core11: 38.91        
Core12: 22.99        Core13: 22.32        
Core14: 31.45        Core15: 34.16        
Core16: 33.02        Core17: 34.43        
Core18: 37.42        Core19: 22.89        
Core20: 47.17        Core21: 29.36        
Core22: 40.80        Core23: 37.95        
Core24: 37.29        Core25: 45.89        
Core26: 39.58        Core27: 45.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.31
Socket1: 34.38
DDR read Latency(ns)
Socket0: 1734.94
Socket1: 1686.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.58        Core1: 32.65        
Core2: 25.27        Core3: 23.37        
Core4: 31.80        Core5: 28.17        
Core6: 25.59        Core7: 21.12        
Core8: 24.05        Core9: 26.86        
Core10: 31.50        Core11: 27.35        
Core12: 31.81        Core13: 27.01        
Core14: 27.12        Core15: 23.70        
Core16: 33.22        Core17: 27.97        
Core18: 43.74        Core19: 23.13        
Core20: 25.12        Core21: 34.18        
Core22: 44.68        Core23: 46.21        
Core24: 34.14        Core25: 13.40        
Core26: 31.38        Core27: 46.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.14
Socket1: 28.55
DDR read Latency(ns)
Socket0: 1503.62
Socket1: 2966.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.64        Core1: 32.32        
Core2: 25.45        Core3: 23.20        
Core4: 31.70        Core5: 28.19        
Core6: 25.60        Core7: 20.95        
Core8: 24.23        Core9: 26.71        
Core10: 31.33        Core11: 27.74        
Core12: 37.14        Core13: 27.73        
Core14: 27.40        Core15: 23.53        
Core16: 33.31        Core17: 27.54        
Core18: 43.60        Core19: 23.06        
Core20: 24.74        Core21: 34.38        
Core22: 44.69        Core23: 45.99        
Core24: 32.06        Core25: 13.17        
Core26: 31.99        Core27: 46.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.09
Socket1: 28.47
DDR read Latency(ns)
Socket0: 1507.56
Socket1: 2969.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.30        Core1: 30.21        
Core2: 25.42        Core3: 24.05        
Core4: 32.43        Core5: 28.06        
Core6: 25.29        Core7: 20.58        
Core8: 24.36        Core9: 26.75        
Core10: 31.47        Core11: 27.41        
Core12: 38.11        Core13: 29.97        
Core14: 27.62        Core15: 23.65        
Core16: 33.97        Core17: 27.03        
Core18: 43.53        Core19: 22.99        
Core20: 25.06        Core21: 34.34        
Core22: 44.70        Core23: 46.15        
Core24: 28.76        Core25: 13.31        
Core26: 32.35        Core27: 46.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 28.73
DDR read Latency(ns)
Socket0: 1491.30
Socket1: 2977.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 31.78        
Core2: 25.47        Core3: 25.31        
Core4: 33.35        Core5: 27.98        
Core6: 25.89        Core7: 21.10        
Core8: 23.57        Core9: 26.83        
Core10: 31.54        Core11: 27.73        
Core12: 35.91        Core13: 29.48        
Core14: 27.62        Core15: 23.67        
Core16: 33.78        Core17: 27.52        
Core18: 43.51        Core19: 22.91        
Core20: 25.26        Core21: 34.35        
Core22: 44.69        Core23: 46.32        
Core24: 30.27        Core25: 13.50        
Core26: 33.00        Core27: 46.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.58
Socket1: 29.01
DDR read Latency(ns)
Socket0: 1490.36
Socket1: 2973.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 32.02        
Core2: 25.60        Core3: 24.97        
Core4: 33.25        Core5: 27.94        
Core6: 26.21        Core7: 20.88        
Core8: 23.08        Core9: 26.90        
Core10: 31.39        Core11: 27.57        
Core12: 36.40        Core13: 29.34        
Core14: 27.79        Core15: 23.72        
Core16: 33.71        Core17: 27.16        
Core18: 43.50        Core19: 22.84        
Core20: 25.29        Core21: 34.31        
Core22: 44.63        Core23: 46.15        
Core24: 31.05        Core25: 13.47        
Core26: 33.59        Core27: 46.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.54
Socket1: 28.87
DDR read Latency(ns)
Socket0: 1494.67
Socket1: 2978.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 32.19        
Core2: 25.45        Core3: 24.68        
Core4: 32.65        Core5: 27.79        
Core6: 25.85        Core7: 21.33        
Core8: 24.04        Core9: 26.68        
Core10: 31.91        Core11: 27.54        
Core12: 37.45        Core13: 30.67        
Core14: 27.58        Core15: 23.77        
Core16: 34.07        Core17: 27.77        
Core18: 43.60        Core19: 23.12        
Core20: 25.28        Core21: 34.35        
Core22: 44.78        Core23: 46.35        
Core24: 29.34        Core25: 13.45        
Core26: 31.56        Core27: 46.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.67
Socket1: 29.12
DDR read Latency(ns)
Socket0: 1487.90
Socket1: 2970.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 27.21        
Core2: 51.80        Core3: 33.21        
Core4: 41.26        Core5: 41.23        
Core6: 37.08        Core7: 20.70        
Core8: 25.11        Core9: 33.74        
Core10: 38.68        Core11: 39.69        
Core12: 24.32        Core13: 22.62        
Core14: 30.95        Core15: 38.58        
Core16: 38.41        Core17: 35.41        
Core18: 47.92        Core19: 25.01        
Core20: 47.94        Core21: 43.02        
Core22: 47.81        Core23: 44.98        
Core24: 43.25        Core25: 37.59        
Core26: 38.93        Core27: 46.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.10
Socket1: 35.89
DDR read Latency(ns)
Socket0: 1661.16
Socket1: 1728.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.94        Core1: 27.10        
Core2: 51.80        Core3: 33.24        
Core4: 41.24        Core5: 41.01        
Core6: 37.21        Core7: 19.67        
Core8: 25.42        Core9: 33.24        
Core10: 38.93        Core11: 39.41        
Core12: 24.86        Core13: 22.76        
Core14: 30.82        Core15: 38.64        
Core16: 38.34        Core17: 35.35        
Core18: 47.86        Core19: 25.23        
Core20: 47.87        Core21: 42.85        
Core22: 47.85        Core23: 45.00        
Core24: 42.50        Core25: 37.61        
Core26: 38.71        Core27: 46.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.17
Socket1: 35.70
DDR read Latency(ns)
Socket0: 1666.83
Socket1: 1737.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 26.82        
Core2: 51.20        Core3: 31.17        
Core4: 41.67        Core5: 26.03        
Core6: 37.32        Core7: 20.47        
Core8: 25.15        Core9: 32.31        
Core10: 38.97        Core11: 36.78        
Core12: 23.45        Core13: 22.57        
Core14: 29.71        Core15: 38.25        
Core16: 38.54        Core17: 33.85        
Core18: 47.79        Core19: 25.21        
Core20: 47.66        Core21: 42.99        
Core22: 47.74        Core23: 45.07        
Core24: 43.32        Core25: 37.56        
Core26: 38.28        Core27: 46.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.21
Socket1: 35.24
DDR read Latency(ns)
Socket0: 1650.96
Socket1: 1810.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 27.37        
Core2: 51.81        Core3: 27.25        
Core4: 40.96        Core5: 40.49        
Core6: 37.47        Core7: 20.39        
Core8: 25.30        Core9: 31.38        
Core10: 38.80        Core11: 39.15        
Core12: 25.24        Core13: 22.35        
Core14: 29.32        Core15: 38.71        
Core16: 38.18        Core17: 31.93        
Core18: 46.84        Core19: 25.19        
Core20: 46.84        Core21: 43.10        
Core22: 46.90        Core23: 45.14        
Core24: 43.24        Core25: 37.33        
Core26: 37.97        Core27: 46.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.54
Socket1: 34.23
DDR read Latency(ns)
Socket0: 1596.60
Socket1: 2138.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 27.44        
Core2: 51.88        Core3: 32.78        
Core4: 41.16        Core5: 39.63        
Core6: 36.80        Core7: 20.18        
Core8: 25.42        Core9: 33.16        
Core10: 38.86        Core11: 39.36        
Core12: 24.18        Core13: 22.59        
Core14: 30.77        Core15: 38.88        
Core16: 38.13        Core17: 35.21        
Core18: 47.87        Core19: 25.17        
Core20: 47.89        Core21: 42.98        
Core22: 47.85        Core23: 44.90        
Core24: 43.47        Core25: 37.62        
Core26: 39.20        Core27: 46.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.08
Socket1: 35.72
DDR read Latency(ns)
Socket0: 1666.12
Socket1: 1733.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.68        Core1: 27.63        
Core2: 51.77        Core3: 33.08        
Core4: 41.26        Core5: 40.60        
Core6: 37.15        Core7: 20.60        
Core8: 25.30        Core9: 33.19        
Core10: 38.69        Core11: 39.36        
Core12: 24.09        Core13: 22.82        
Core14: 31.08        Core15: 38.29        
Core16: 38.36        Core17: 35.41        
Core18: 47.94        Core19: 25.01        
Core20: 47.88        Core21: 42.95        
Core22: 47.81        Core23: 44.99        
Core24: 43.33        Core25: 37.58        
Core26: 38.72        Core27: 46.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.12
Socket1: 35.89
DDR read Latency(ns)
Socket0: 1666.86
Socket1: 1734.40
