[verilog]
include_paths = ["adders.srcs"]

[option]
linter = true
