/// Auto-generated register definitions for WDT
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::wdt {

// ============================================================================
// WDT - Watchdog Timer
// Base Address: 0x40001000
// ============================================================================

/// WDT Register Structure
struct WDT_Registers {

    /// Control
    /// Offset: 0x0000
    volatile uint8_t CTRL;

    /// Configuration
    /// Offset: 0x0001
    /// Reset value: 0x000000BB
    volatile uint8_t CONFIG;

    /// Early Warning Interrupt Control
    /// Offset: 0x0002
    /// Reset value: 0x0000000B
    volatile uint8_t EWCTRL;
    uint8_t RESERVED_0003[1]; ///< Reserved

    /// Interrupt Enable Clear
    /// Offset: 0x0004
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x0005
    volatile uint8_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0006
    volatile uint8_t INTFLAG;

    /// Status
    /// Offset: 0x0007
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Clear
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint8_t CLEAR;
};

static_assert(sizeof(WDT_Registers) >= 9, "WDT_Registers size mismatch");

/// WDT peripheral instance
inline WDT_Registers* WDT() {
    return reinterpret_cast<WDT_Registers*>(0x40001000);
}

}  // namespace alloy::hal::atmel::samd21::wdt
