#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_test
.inputs $auto$clkbufmap.cc:339:execute$439 $iopadmap$clk $iopadmap$en 
.outputs $iopadmap$data_o $auto$rs_design_edit.cc:885:execute$448 $auto$rs_design_edit.cc:885:execute$449 

#IO assignments
.names $iopadmap$data_o_input_0_0 $iopadmap$data_o
1 1
.names $auto$rs_design_edit.cc:885:execute$448_input_0_0 $auto$rs_design_edit.cc:885:execute$448
1 1
.names $auto$rs_design_edit.cc:885:execute$449_input_0_0 $auto$rs_design_edit.cc:885:execute$449
1 1
.names $auto$clkbufmap.cc:339:execute$439 $auto$clkbufmap.cc:339:execute$439_output_0_0
1 1
.names $iopadmap$clk $iopadmap$clk_output_0_0
1 1
.names $iopadmap$en $iopadmap$en_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:339:execute$439_output_0_0 dffnre_$abc$186$lo0_clock_0_0
1 1
.names $iopadmap$clk_output_0_0 lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2
1 1
.names $iopadmap$en_output_0_0 lut_$iopadmap$data_o_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0 $auto$rs_design_edit.cc:885:execute$448_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0 $auto$rs_design_edit.cc:885:execute$449_input_0_0
1 1
.names lut_$iopadmap$data_o_output_0_0 $iopadmap$data_o_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4
1 1
.names lut_$true_output_0_0 dffnre_$abc$186$lo0_input_0_0
1 1
.names lut_$true_output_0_0 dffnre_$abc$186$lo0_input_2_0
1 1
.names dffnre_$abc$186$lo0_output_0_0 lut_$iopadmap$data_o_input_0_1
1 1
.names lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0 dffnre_$abc$186$lo0_input_1_0
1 1

#Cell instances
.names __vpr__unconn0 __vpr__unconn1 __vpr__unconn2 __vpr__unconn3 lut_$auto$rs_design_edit.cc:885:execute$449_input_0_4 lut_$auto$rs_design_edit.cc:885:execute$449_output_0_0 
00001 1

.names __vpr__unconn4 __vpr__unconn5 __vpr__unconn6 __vpr__unconn7 lut_$auto$rs_design_edit.cc:885:execute$448_input_0_4 lut_$auto$rs_design_edit.cc:885:execute$448_output_0_0 
00001 1

.names __vpr__unconn8 __vpr__unconn9 __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_$true_output_0_0 
00000 1

.names __vpr__unconn13 __vpr__unconn14 lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_input_0_2 __vpr__unconn15 __vpr__unconn16 lut_$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y_output_0_0 
00000 1

.subckt dffnre \
    C=dffnre_$abc$186$lo0_clock_0_0 \
    D=dffnre_$abc$186$lo0_input_0_0 \
    E=dffnre_$abc$186$lo0_input_2_0 \
    R=dffnre_$abc$186$lo0_input_1_0 \
    Q=dffnre_$abc$186$lo0_output_0_0

.names lut_$iopadmap$data_o_input_0_0 lut_$iopadmap$data_o_input_0_1 __vpr__unconn17 __vpr__unconn18 __vpr__unconn19 lut_$iopadmap$data_o_output_0_0 
10000 1


.end
