# compile vhdl design source files
vhdl xil_defaultlib  "../../../../progetto_RL.srcs/sim_1/new/testbench.vhd"

# Do not sort compile order
nosort
