-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_backproj is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut_backproj is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_st15_fsm_5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv20_BF680 : STD_LOGIC_VECTOR (19 downto 0) := "10111111011010000000";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv17_13240 : STD_LOGIC_VECTOR (16 downto 0) := "10011001001000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv10_30F : STD_LOGIC_VECTOR (9 downto 0) := "1100001111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_23 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_42 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal exitcond_flatten2_reg_320 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid2_reg_338 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_64 : BOOLEAN;
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_75 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal tmp_4_reg_367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_4_reg_367_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten2_reg_112 : STD_LOGIC_VECTOR (19 downto 0);
    signal indvar_flatten_reg_123 : STD_LOGIC_VECTOR (16 downto 0);
    signal j_reg_134 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_03_2_reg_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_157 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_flatten2_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_98 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next2_fu_183_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal indvar_flatten_next2_reg_324 : STD_LOGIC_VECTOR (19 downto 0);
    signal k_mid2_fu_245_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_mid2_reg_329 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_mid2_fu_259_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_mid2_fu_267_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_mid2_reg_342 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_next_fu_281_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal indvar_flatten_next_reg_347 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_352 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_126 : BOOLEAN;
    signal ap_reg_ppstg_tmp_1_reg_352_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_4_reg_367_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_2_fu_307_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_2_reg_371 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_151 : BOOLEAN;
    signal grp_fu_172_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_381 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_reg_391 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal indvar_flatten2_phi_fu_116_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal indvar_flatten_phi_fu_127_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal j_phi_fu_138_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_03_2_phi_fu_149_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_phi_fu_161_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_205 : BOOLEAN;
    signal grp_fu_168_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_flatten_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_mid_fu_195_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_mid_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_233_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_mid1_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_mid_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_op_fu_275_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_168_ce : STD_LOGIC;
    signal grp_fu_172_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st15_fsm_5 : STD_LOGIC;
    signal ap_sig_329 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component dut_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_backproj_A IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    A_U : component dut_backproj_A
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => strm_in_V_dout,
        q0 => A_q0);

    dut_fadd_32ns_32ns_32_5_full_dsp_U1 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_168_p0,
        din1 => tmp_3_reg_381,
        ce => grp_fu_168_ce,
        dout => grp_fu_168_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U2 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => A_q0,
        din1 => tmp_74_reg_362,
        ce => grp_fu_172_ce,
        dout => grp_fu_172_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not((ap_const_lv1_0 = exitcond_flatten2_fu_177_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((exitcond_flatten2_reg_320 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten2_reg_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then 
                indvar_flatten2_reg_112 <= indvar_flatten_next2_reg_324;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten2_reg_112 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then 
                indvar_flatten_reg_123 <= indvar_flatten_next_reg_347;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_123 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    j_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then 
                j_reg_134 <= j_mid2_reg_342;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_134 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    k_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then 
                k_reg_157 <= k_2_reg_371;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                k_reg_157 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_03_2_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2))) then 
                p_03_2_reg_145 <= grp_fu_168_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_03_2_reg_145 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then
                ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter1 <= exitcond_flatten2_reg_320;
                ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter1;
                exitcond_flatten2_reg_320 <= exitcond_flatten2_fu_177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126)))) then
                ap_reg_ppstg_tmp_1_reg_352_pp0_iter1 <= tmp_1_reg_352;
                ap_reg_ppstg_tmp_4_reg_367_pp0_iter1 <= tmp_4_reg_367;
                ap_reg_ppstg_tmp_4_reg_367_pp0_iter2 <= ap_reg_ppstg_tmp_4_reg_367_pp0_iter1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then
                indvar_flatten_next2_reg_324 <= indvar_flatten_next2_fu_183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and (ap_const_lv1_0 = exitcond_flatten2_fu_177_p2))) then
                indvar_flatten_next_reg_347 <= indvar_flatten_next_fu_281_p3;
                j_mid2_reg_342 <= j_mid2_fu_267_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126)))) then
                k_2_reg_371 <= k_2_fu_307_p2;
                tmp_74_reg_362 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and (ap_const_lv1_0 = exitcond_flatten2_fu_177_p2))) then
                k_mid2_reg_329 <= k_mid2_fu_245_p3;
                tmp_mid2_reg_338 <= tmp_mid2_fu_259_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2))) then
                result_reg_391 <= grp_fu_168_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126)))) then
                tmp_1_reg_352 <= tmp_1_fu_293_p2;
                tmp_4_reg_367 <= tmp_4_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter1))) then
                tmp_3_reg_381 <= grp_fu_172_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it3, exitcond_flatten2_fu_177_p2, ap_sig_98, ap_sig_126, ap_sig_205)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not((ap_const_lv1_0 = exitcond_flatten2_fu_177_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)) and not((ap_const_lv1_0 = exitcond_flatten2_fu_177_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                end if;
            when ap_ST_pp0_stg2_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                end if;
            when ap_ST_pp0_stg3_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
            when ap_ST_st15_fsm_5 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg2_fsm_3, tmp_s_fu_289_p1, tmp_2_fu_298_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2)) then 
                A_address0 <= tmp_s_fu_289_p1(10 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) then 
                A_address0 <= tmp_2_fu_298_p1(10 - 1 downto 0);
            else 
                A_address0 <= "XXXXXXXXXX";
            end if;
        else 
            A_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_126, ap_sig_205)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))))) then 
            A_ce0 <= ap_const_logic_1;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, exitcond_flatten2_reg_320, tmp_mid2_reg_338, ap_sig_205)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_mid2_reg_338)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))))) then 
            A_we0 <= ap_const_logic_1;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st15_fsm_5)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st15_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_126_assign_proc : process(strm_in_V_empty_n, exitcond_flatten2_reg_320)
    begin
                ap_sig_126 <= ((exitcond_flatten2_reg_320 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_151_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_151 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_205_assign_proc : process(strm_in_V_empty_n, exitcond_flatten2_reg_320, tmp_mid2_reg_338)
    begin
                ap_sig_205 <= ((exitcond_flatten2_reg_320 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_mid2_reg_338)) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_23_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_23 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_329_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_329 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_42_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_42 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_64_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_64 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_75_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_75 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_98_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_tmp_4_reg_367_pp0_iter2)
    begin
                ap_sig_98 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_367_pp0_iter2)) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_75)
    begin
        if (ap_sig_75) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_42)
    begin
        if (ap_sig_42) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_64)
    begin
        if (ap_sig_64) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_151)
    begin
        if (ap_sig_151) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_5_assign_proc : process(ap_sig_329)
    begin
        if (ap_sig_329) then 
            ap_sig_cseq_ST_st15_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_23)
    begin
        if (ap_sig_23) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten2_fu_177_p2 <= "1" when (indvar_flatten2_phi_fu_116_p4 = ap_const_lv20_BF680) else "0";
    exitcond_flatten_fu_189_p2 <= "1" when (indvar_flatten_phi_fu_127_p4 = ap_const_lv17_13240) else "0";
    exitcond_fu_221_p2 <= "1" when (k_phi_fu_161_p4 = ap_const_lv10_310) else "0";
    exitcond_mid_fu_227_p2 <= (exitcond_fu_221_p2 and not_exitcond_flatten_fu_215_p2);

    grp_fu_168_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it3, ap_sig_98, ap_sig_126, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_205)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126))) or (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))))) then 
            grp_fu_168_ce <= ap_const_logic_1;
        else 
            grp_fu_168_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_168_p0 <= 
        ap_const_lv32_0 when (ap_reg_ppstg_tmp_1_reg_352_pp0_iter1(0) = '1') else 
        p_03_2_phi_fu_149_p4;

    grp_fu_172_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it3, ap_sig_98, ap_sig_126, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_205)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126))) or (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))))) then 
            grp_fu_172_ce <= ap_const_logic_1;
        else 
            grp_fu_172_ce <= ap_const_logic_0;
        end if; 
    end process;


    indvar_flatten2_phi_fu_116_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_320, ap_sig_cseq_ST_pp0_stg0_fsm_1, indvar_flatten2_reg_112, indvar_flatten_next2_reg_324)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            indvar_flatten2_phi_fu_116_p4 <= indvar_flatten_next2_reg_324;
        else 
            indvar_flatten2_phi_fu_116_p4 <= indvar_flatten2_reg_112;
        end if; 
    end process;

    indvar_flatten_next2_fu_183_p2 <= std_logic_vector(unsigned(indvar_flatten2_phi_fu_116_p4) + unsigned(ap_const_lv20_1));
    indvar_flatten_next_fu_281_p3 <= 
        ap_const_lv17_1 when (exitcond_flatten_fu_189_p2(0) = '1') else 
        indvar_flatten_op_fu_275_p2;
    indvar_flatten_op_fu_275_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_127_p4) + unsigned(ap_const_lv17_1));

    indvar_flatten_phi_fu_127_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_320, ap_sig_cseq_ST_pp0_stg0_fsm_1, indvar_flatten_reg_123, indvar_flatten_next_reg_347)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            indvar_flatten_phi_fu_127_p4 <= indvar_flatten_next_reg_347;
        else 
            indvar_flatten_phi_fu_127_p4 <= indvar_flatten_reg_123;
        end if; 
    end process;

    j_2_fu_233_p2 <= std_logic_vector(unsigned(j_mid_fu_195_p3) + unsigned(ap_const_lv7_1));
    j_mid2_fu_267_p3 <= 
        j_2_fu_233_p2 when (exitcond_mid_fu_227_p2(0) = '1') else 
        j_mid_fu_195_p3;
    j_mid_fu_195_p3 <= 
        ap_const_lv7_0 when (exitcond_flatten_fu_189_p2(0) = '1') else 
        j_phi_fu_138_p4;

    j_phi_fu_138_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_320, ap_sig_cseq_ST_pp0_stg0_fsm_1, j_reg_134, j_mid2_reg_342)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            j_phi_fu_138_p4 <= j_mid2_reg_342;
        else 
            j_phi_fu_138_p4 <= j_reg_134;
        end if; 
    end process;

    k_2_fu_307_p2 <= std_logic_vector(unsigned(k_mid2_reg_329) + unsigned(ap_const_lv10_1));
    k_mid2_fu_245_p3 <= 
        ap_const_lv10_0 when (tmp_17_fu_239_p2(0) = '1') else 
        k_phi_fu_161_p4;

    k_phi_fu_161_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten2_reg_320, ap_sig_cseq_ST_pp0_stg0_fsm_1, k_reg_157, k_2_reg_371)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            k_phi_fu_161_p4 <= k_2_reg_371;
        else 
            k_phi_fu_161_p4 <= k_reg_157;
        end if; 
    end process;

    not_exitcond_flatten_fu_215_p2 <= (exitcond_flatten_fu_189_p2 xor ap_const_lv1_1);

    p_03_2_phi_fu_149_p4_assign_proc : process(ap_reg_ppiten_pp0_it2, p_03_2_reg_145, ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2, ap_sig_cseq_ST_pp0_stg3_fsm_4, grp_fu_168_p2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten2_reg_320_pp0_iter2))) then 
            p_03_2_phi_fu_149_p4 <= grp_fu_168_p2;
        else 
            p_03_2_phi_fu_149_p4 <= p_03_2_reg_145;
        end if; 
    end process;


    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, exitcond_flatten2_reg_320, tmp_mid2_reg_338, ap_sig_cseq_ST_pp0_stg2_fsm_3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_mid2_reg_338))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, exitcond_flatten2_reg_320, tmp_mid2_reg_338, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_126, ap_sig_205)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_126))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten2_reg_320 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_mid2_reg_338)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_205))))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_4_reg_367_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_367_pp0_iter2)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_din <= result_reg_391;

    strm_out_V_write_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_tmp_4_reg_367_pp0_iter2, ap_sig_98)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_4_reg_367_pp0_iter2)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_98)))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp31_fu_203_p2 <= "1" when (j_phi_fu_138_p4 = ap_const_lv7_0) else "0";
    tmp_17_fu_239_p2 <= (exitcond_mid_fu_227_p2 or exitcond_flatten_fu_189_p2);
    tmp_1_fu_293_p2 <= "1" when (k_mid2_reg_329 = ap_const_lv10_0) else "0";
    tmp_2_fu_298_p1 <= std_logic_vector(resize(unsigned(k_mid2_reg_329),64));
    tmp_4_fu_302_p2 <= "1" when (k_mid2_reg_329 = ap_const_lv10_30F) else "0";
    tmp_mid1_fu_253_p2 <= "1" when (j_2_fu_233_p2 = ap_const_lv7_0) else "0";
    tmp_mid2_fu_259_p3 <= 
        tmp_mid1_fu_253_p2 when (exitcond_mid_fu_227_p2(0) = '1') else 
        tmp_mid_fu_209_p2;
    tmp_mid_fu_209_p2 <= (exitcond_flatten_fu_189_p2 or tmp31_fu_203_p2);
    tmp_s_fu_289_p1 <= std_logic_vector(resize(unsigned(k_mid2_reg_329),64));
end behav;
