$date
	Fri May 16 09:15:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_memory_tb $end
$var wire 32 ! out_instruction [31:0] $end
$var reg 1 " clk $end
$var reg 32 # in_address [31:0] $end
$scope module DUT $end
$var wire 32 $ in_address [31:0] $end
$var wire 32 % out_instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001000110100010101100111 %
b0 $
b0 #
0"
b1001000110100010101100111 !
$end
#5
1"
#10
b10101010101010101010101010101010 !
b10101010101010101010101010101010 %
0"
b1 #
b1 $
#15
1"
#20
b10111011101110111011101110111011 !
b10111011101110111011101110111011 %
0"
b10 #
b10 $
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
