{
	"id": "1271",
	"name": "Uninitialized Value on Reset for Registers Holding Security Settings",
	"abstraction": "Base",
	"structure": "Simple",
	"status": "Incomplete",
	"description": "Security-critical logic is not set to a known value on reset.",
	"extended_description": "\n\t\t\t\t<xhtml:p>When the device is first brought out of reset, the state of registers will be indeterminate if they have not been initialized by the logic. Before the registers are initialized, there will be a window during which the device is in an insecure state and may be vulnerable to attack.</xhtml:p>\n\t\t\t",
	"related_weaknesses": [
		{
			"nature": "ChildOf",
			"cweid": "909",
			"view_id": "1000",
			"ordinal": "Primary"
		}
	],
	"applicable_platforms": {
		"language": [
			{
				"class": "Not Language-Specific",
				"prevalence": "Undetermined"
			}
		],
		"technology": [
			{
				"class": "Not Technology-Specific",
				"prevalence": "Undetermined"
			}
		],
		"operating_system": [
			{
				"class": "Not OS-Specific",
				"prevalence": "Undetermined"
			}
		],
		"architecture": [
			{
				"class": "Not Architecture-Specific",
				"prevalence": "Undetermined"
			}
		]
	},
	"modes_of_introduction": [
		{
			"phase": "Implementation"
		}
	],
	"common_consequences": [
		{
			"scope": [
				"Access Control",
				"Authentication",
				"Authorization"
			],
			"impact": [
				"Varies by Context"
			]
		}
	],
	"potential_mitigations": [
		{
			"phase": [
				"Implementation"
			],
			"description": [
				"Design checks should be performed to identify any uninitialized flip-flops used for security-critical functions."
			]
		},
		{
			"phase": [
				"Architecture and Design"
			],
			"description": [
				"All registers holding security-critical information should be set to a specific value on reset."
			]
		}
	],
	"demonstrative_examples": [
		{
			"text": "\n\t\t\t\t\t<Intro_Text>Shown below is a positive clock edge triggered flip-flop used to implement a lock bit for test and debug interface. When the circuit is first brought out of reset, the state of the flip-flop will be unknown until the enable input and D-input signals update the flip-flop state. In this example, an attacker can reset the device until the test and debug interface is unlocked and access the test interface until the lock signal is driven to a known state by the logic.</Intro_Text>\n\t\t\t\t\t<Example_Code Nature=\"Bad\" Language=\"Verilog\">\n\t\t\t\t\t    always @(posedge clk) begin<xhtml:br/>\n\t\t\t\t\t    <xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t      if (en) lock_jtag &lt;= d;<xhtml:br/>\n\t\t\t\t\t    </xhtml:div>\n\t\t\t\t\t    end\n\t\t\t\t\t</Example_Code>\n\t\t\t\t\t<Body_Text>The flip-flop can be set to a known value (0 or 1) on reset, but requires that the logic explicitly update the output of the flip-flop if the reset signal is active.</Body_Text>\n\t\t\t\t\t<Example_Code Nature=\"Good\" Language=\"Verilog\">\n\t\t\t\t\t  always @(posedge clk) begin<xhtml:br/>\n\t\t\t\t\t  <xhtml:div style=\"margin-left:1em;\">\n\t\t\t\t\t    if (~reset) lock_jtag &lt;= 0;<xhtml:br/>\n\t\t\t\t\t    else if (en) lock_jtag &lt;= d;<xhtml:br/>\n\t\t\t\t\t  </xhtml:div>\n\t\t\t\t\t  end<xhtml:br/>\n\t\t\t\t\t</Example_Code>\n\t\t\t\t"
		}
	],
	"content_history": {
		"submission": {
			"submission_name": "Nicole Fern",
			"submission_organization": "Cycuity (originally submitted as Tortuga Logic)",
			"submission_date": "2020-05-15"
		},
		"modification": [
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2020-08-20",
				"modification_comment": "updated Common_Consequences, Demonstrative_Examples, Description, Modes_of_Introduction, Name, Potential_Mitigations, Related_Attack_Patterns, Relationships"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2021-03-15",
				"modification_comment": "updated Name, Type"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2021-10-28",
				"modification_comment": "updated Weakness_Ordinalities"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2022-10-13",
				"modification_comment": "updated Demonstrative_Examples"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-01-31",
				"modification_comment": "updated Relationships"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-04-27",
				"modification_comment": "updated Relationships"
			},
			{
				"modification_name": "CWE Content Team",
				"modification_organization": "MITRE",
				"modification_date": "2023-06-29",
				"modification_comment": "updated Mapping_Notes"
			}
		],
		"previous_entry_name": [
			{
				"text": "Missing Known Value on Reset for Registers Holding Security Settings",
				"date": "2020-08-20"
			},
			{
				"text": "Unitialized Value on Reset for Registers Holding Security Settings",
				"date": "2021-03-15"
			}
		]
	},
	"weakness_ordinalities": [
		{
			"ordinality": "Primary"
		}
	],
	"related_attack_patterns": [
		"74"
	],
	"notes": [
		{
			"type": "Maintenance",
			"text": "This entry is still under development and will continue to see updates and content improvements."
		}
	]
}
