{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528315011210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528315011210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:56:50 2018 " "Processing started: Wed Jun  6 16:56:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528315011210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315011265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315011919 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528315014268 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528315014268 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315014343 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315014344 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315014355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315015784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.234 " "Worst-case setup slack is -3.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234           -4218.921 clk  " "   -3.234           -4218.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clk  " "    0.276               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.147 " "Worst-case minimum pulse width slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315015838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.234 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.234" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015919 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.234 (VIOLATED) " "Path #1: Setup slack is -3.234 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\] " "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.179      2.179  R                    clock network delay " "     2.179      2.179  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.179      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\] " "     2.179      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.179      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q " "     2.179      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.757 RR    IC  High Speed  main_inst\|Add7~29\|datab " "     2.936      0.757 RR    IC  High Speed  main_inst\|Add7~29\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.385      0.449 RR  CELL  High Speed  main_inst\|Add7~29\|cout " "     3.385      0.449 RR  CELL  High Speed  main_inst\|Add7~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.385      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin " "     3.385      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.023 RR  CELL  High Speed  main_inst\|Add7~5\|cout " "     3.408      0.023 RR  CELL  High Speed  main_inst\|Add7~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin " "     3.408      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout " "     3.408      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin " "     3.408      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431      0.023 RR  CELL  High Speed  main_inst\|Add7~17\|cout " "     3.431      0.023 RR  CELL  High Speed  main_inst\|Add7~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431      0.000 RR    IC  High Speed  main_inst\|Add7~21\|cin " "     3.431      0.000 RR    IC  High Speed  main_inst\|Add7~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.535      0.104 RR  CELL  High Speed  main_inst\|Add7~21\|sumout " "     3.535      0.104 RR  CELL  High Speed  main_inst\|Add7~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.444 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|datae " "     3.979      0.444 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.066      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|combout " "     4.066      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.480      0.414 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|datae " "     4.480      0.414 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|combout " "     4.564      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.061      0.497 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|dataf " "     5.061      0.497 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.107      0.046 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|combout " "     5.107      0.046 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.211      0.104 RR    IC  High Speed  memory_controller_inst\|Equal13~1\|datab " "     5.211      0.104 RR    IC  High Speed  memory_controller_inst\|Equal13~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.438      0.227 RF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout " "     5.438      0.227 RF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.689 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac " "     6.127      0.689 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259      0.132 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout " "     6.259      0.132 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.035      0.776 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     7.035      0.776 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.894      0.859 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     7.894      0.859 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.616      2.616  R                    clock network delay " "     4.616      2.616  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      0.074                       clock pessimism removed " "     4.690      0.074                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.660     -0.030                       clock uncertainty " "     4.660     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.660      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.660      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.894 " "Data Arrival Time  :     7.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.660 " "Data Required Time :     4.660" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.234 (VIOLATED) " "Slack              :    -3.234 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015920 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015965 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.276  " "Path #1: Hold slack is 0.276 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_10_reg_stage0\[22\] " "From Node    : main:main_inst\|main_1_10_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_scevgep24_reg_stage0\[29\] " "To Node      : main:main_inst\|main_1_scevgep24_reg_stage0\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      2.033  R                    clock network delay " "     2.033      2.033  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[22\] " "     2.033      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.000 FF  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[22\]\|q " "     2.033      0.000 FF  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[22\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.655 FF    IC       Mixed  main_inst\|Add30~1\|dataf " "     2.688      0.655 FF    IC       Mixed  main_inst\|Add30~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.206 FF  CELL   Low Power  main_inst\|Add30~1\|cout " "     2.894      0.206 FF  CELL   Low Power  main_inst\|Add30~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.000 FF    IC   Low Power  main_inst\|Add30~5\|cin " "     2.894      0.000 FF    IC   Low Power  main_inst\|Add30~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.000 FF  CELL   Low Power  main_inst\|Add30~5\|cout " "     2.894      0.000 FF  CELL   Low Power  main_inst\|Add30~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.000 FF    IC   Low Power  main_inst\|Add30~21\|cin " "     2.894      0.000 FF    IC   Low Power  main_inst\|Add30~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.021 FF  CELL   Low Power  main_inst\|Add30~21\|cout " "     2.915      0.021 FF  CELL   Low Power  main_inst\|Add30~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF    IC   Low Power  main_inst\|Add30~17\|cin " "     2.915      0.000 FF    IC   Low Power  main_inst\|Add30~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF  CELL   Low Power  main_inst\|Add30~17\|cout " "     2.915      0.000 FF  CELL   Low Power  main_inst\|Add30~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF    IC   Low Power  main_inst\|Add30~25\|cin " "     2.915      0.000 FF    IC   Low Power  main_inst\|Add30~25\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.069 FR  CELL   Low Power  main_inst\|Add30~25\|sumout " "     2.984      0.069 FR  CELL   Low Power  main_inst\|Add30~25\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.000 RR    IC   Low Power  main_inst\|main_1_scevgep24_reg_stage0\[29\]\|d " "     2.984      0.000 RR    IC   Low Power  main_inst\|main_1_scevgep24_reg_stage0\[29\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      0.100 RR  CELL   Low Power  main:main_inst\|main_1_scevgep24_reg_stage0\[29\] " "     3.084      0.100 RR  CELL   Low Power  main:main_inst\|main_1_scevgep24_reg_stage0\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.699      2.699  R                    clock network delay " "     2.699      2.699  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621     -0.078                       clock pessimism removed " "     2.621     -0.078                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.808      0.187      uTh              main:main_inst\|main_1_scevgep24_reg_stage0\[29\] " "     2.808      0.187      uTh              main:main_inst\|main_1_scevgep24_reg_stage0\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.084 " "Data Arrival Time  :     3.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.808 " "Data Required Time :     2.808" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.276  " "Slack              :     0.276 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315015966 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315015966 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315015967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315016040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315017820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315018377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.018 " "Worst-case setup slack is -3.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018           -3781.338 clk  " "   -3.018           -3781.338 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.273 " "Worst-case minimum pulse width slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk  " "    0.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315018431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.018 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018514 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.018 (VIOLATED) " "Path #1: Setup slack is -3.018 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\] " "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      2.254  R                    clock network delay " "     2.254      2.254  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\] " "     2.254      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q " "     2.254      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.715 RR    IC  High Speed  main_inst\|Add7~29\|datab " "     2.969      0.715 RR    IC  High Speed  main_inst\|Add7~29\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.472 RR  CELL  High Speed  main_inst\|Add7~29\|cout " "     3.441      0.472 RR  CELL  High Speed  main_inst\|Add7~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin " "     3.441      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.024 RR  CELL  High Speed  main_inst\|Add7~5\|cout " "     3.465      0.024 RR  CELL  High Speed  main_inst\|Add7~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin " "     3.465      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout " "     3.465      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.465      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin " "     3.465      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.024 RR  CELL  High Speed  main_inst\|Add7~17\|cout " "     3.489      0.024 RR  CELL  High Speed  main_inst\|Add7~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.000 RR    IC  High Speed  main_inst\|Add7~21\|cin " "     3.489      0.000 RR    IC  High Speed  main_inst\|Add7~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.591      0.102 RR  CELL  High Speed  main_inst\|Add7~21\|sumout " "     3.591      0.102 RR  CELL  High Speed  main_inst\|Add7~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.018      0.427 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|datae " "     4.018      0.427 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.105      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|combout " "     4.105      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~40\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.395 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|datae " "     4.500      0.395 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.585      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|combout " "     4.585      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.049      0.464 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|dataf " "     5.049      0.464 RR    IC  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.095      0.046 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|combout " "     5.095      0.046 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[28\]~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.190      0.095 RR    IC  High Speed  memory_controller_inst\|Equal13~1\|datab " "     5.190      0.095 RR    IC  High Speed  memory_controller_inst\|Equal13~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.430      0.240 RF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout " "     5.430      0.240 RF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.045      0.615 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac " "     6.045      0.615 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.185      0.140 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout " "     6.185      0.140 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.890      0.705 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     6.890      0.705 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.802      0.912 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     7.802      0.912 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.755      2.755  R                    clock network delay " "     4.755      2.755  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.814      0.059                       clock pessimism removed " "     4.814      0.059                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.784     -0.030                       clock uncertainty " "     4.784     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.784      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.784      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.802 " "Data Arrival Time  :     7.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.784 " "Data Required Time :     4.784" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.018 (VIOLATED) " "Slack              :    -3.018 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018515 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.288 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.288" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.288  " "Path #1: Hold slack is 0.288 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\] " "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_scevgep24_reg_stage0\[28\] " "To Node      : main:main_inst\|main_1_scevgep24_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.094      2.094  R                    clock network delay " "     2.094      2.094  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.094      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\] " "     2.094      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.094      0.000 FF  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q " "     2.094      0.000 FF  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.850      0.756 FF    IC       Mixed  main_inst\|Add30~17\|dataf " "     2.850      0.756 FF    IC       Mixed  main_inst\|Add30~17\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.174 FF  CELL   Low Power  main_inst\|Add30~17\|sumout " "     3.024      0.174 FF  CELL   Low Power  main_inst\|Add30~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep24_reg_stage0\[28\]\|d " "     3.024      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep24_reg_stage0\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      0.105 FF  CELL   Low Power  main:main_inst\|main_1_scevgep24_reg_stage0\[28\] " "     3.129      0.105 FF  CELL   Low Power  main:main_inst\|main_1_scevgep24_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.725      2.725  R                    clock network delay " "     2.725      2.725  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663     -0.062                       clock pessimism removed " "     2.663     -0.062                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.841      0.178      uTh              main:main_inst\|main_1_scevgep24_reg_stage0\[28\] " "     2.841      0.178      uTh              main:main_inst\|main_1_scevgep24_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.129 " "Data Arrival Time  :     3.129" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.841 " "Data Required Time :     2.841" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.288  " "Slack              :     0.288 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315018560 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018560 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315018562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315018727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315020506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315020886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315020953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315020953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315020954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315020954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460           -1269.603 clk  " "   -1.460           -1269.603 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315020954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315020954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.043 " "Worst-case minimum pulse width slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -6.015 clk  " "   -0.043              -6.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.460 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021114 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.460 (VIOLATED) " "Path #1: Setup slack is -1.460 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\] " "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      1.343  R                    clock network delay " "     1.343      1.343  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\] " "     1.343      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q " "     1.343      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.511 RR    IC  High Speed  main_inst\|Add7~29\|datab " "     1.854      0.511 RR    IC  High Speed  main_inst\|Add7~29\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.112      0.258 RR  CELL  High Speed  main_inst\|Add7~29\|cout " "     2.112      0.258 RR  CELL  High Speed  main_inst\|Add7~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.112      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin " "     2.112      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.015 RR  CELL  High Speed  main_inst\|Add7~5\|cout " "     2.127      0.015 RR  CELL  High Speed  main_inst\|Add7~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin " "     2.127      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout " "     2.127      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin " "     2.127      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.179      0.052 RR  CELL  High Speed  main_inst\|Add7~17\|sumout " "     2.179      0.052 RR  CELL  High Speed  main_inst\|Add7~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.551      0.372 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|datae " "     2.551      0.372 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.055 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|combout " "     2.606      0.055 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.938      0.332 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|datae " "     2.938      0.332 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.995      0.057 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|combout " "     2.995      0.057 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.280      0.285 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|dataf " "     3.280      0.285 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|combout " "     3.308      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.160 FF    IC  High Speed  memory_controller_inst\|Equal13~1\|dataf " "     3.468      0.160 FF    IC  High Speed  memory_controller_inst\|Equal13~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.027 FF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout " "     3.495      0.027 FF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      0.291 FF    IC  High Speed  memory_controller_inst\|BANANA_write_enable_b\|datad " "     3.786      0.291 FF    IC  High Speed  memory_controller_inst\|BANANA_write_enable_b\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      0.079 FF  CELL  High Speed  memory_controller_inst\|BANANA_write_enable_b\|combout " "     3.865      0.079 FF  CELL  High Speed  memory_controller_inst\|BANANA_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.492      0.627 FF    IC       Mixed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     4.492      0.627 FF    IC       Mixed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.989      0.497 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg " "     4.989      0.497 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.510      1.510  R                    clock network delay " "     3.510      1.510  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.559      0.049                       clock pessimism removed " "     3.559      0.049                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.529     -0.030                       clock uncertainty " "     3.529     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.529      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg " "     3.529      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.989 " "Data Arrival Time  :     4.989" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.529 " "Data Required Time :     3.529" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.460 (VIOLATED) " "Slack              :    -1.460 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021114 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021114 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.162  " "Path #1: Hold slack is 0.162 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\] " "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "To Node      : main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      1.208  R                    clock network delay " "     1.208      1.208  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\] " "     1.208      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.000 RR  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q " "     1.208      0.000 RR  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.725      0.517 RR    IC       Mixed  main_inst\|Add31~2\|dataa " "     1.725      0.517 RR    IC       Mixed  main_inst\|Add31~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      0.115 RF  CELL   Low Power  main_inst\|Add31~2\|combout " "     1.840      0.115 RF  CELL   Low Power  main_inst\|Add31~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep25_reg_stage0\[28\]\|d " "     1.840      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep25_reg_stage0\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.051 FF  CELL   Low Power  main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "     1.891      0.051 FF  CELL   Low Power  main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      1.691  R                    clock network delay " "     1.691      1.691  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642     -0.049                       clock pessimism removed " "     1.642     -0.049                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.087      uTh              main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "     1.729      0.087      uTh              main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.891 " "Data Arrival Time  :     1.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.729 " "Data Required Time :     1.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.162  " "Slack              :     0.162 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021157 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021157 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528315021158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528315021623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.231 " "Worst-case setup slack is -1.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231            -991.365 clk  " "   -1.231            -991.365 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk  " "    0.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.053 " "Worst-case minimum pulse width slack is -0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -9.207 clk  " "   -0.053              -9.207 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528315021686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.231 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.231" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021778 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021778 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021778 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.231 (VIOLATED) " "Path #1: Setup slack is -1.231 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\] " "From Node    : main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276      1.276  R                    clock network delay " "     1.276      1.276  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\] " "     1.276      0.000     uTco              main:main_inst\|main_1_4_reg_stage0\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.276      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q " "     1.276      0.000 RR  CELL  High Speed  main_inst\|main_1_4_reg_stage0\[22\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.465 RR    IC  High Speed  main_inst\|Add7~29\|datab " "     1.741      0.465 RR    IC  High Speed  main_inst\|Add7~29\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.992      0.251 RR  CELL  High Speed  main_inst\|Add7~29\|cout " "     1.992      0.251 RR  CELL  High Speed  main_inst\|Add7~29\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.992      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin " "     1.992      0.000 RR    IC  High Speed  main_inst\|Add7~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.015 RR  CELL  High Speed  main_inst\|Add7~5\|cout " "     2.007      0.015 RR  CELL  High Speed  main_inst\|Add7~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin " "     2.007      0.000 RR    IC  High Speed  main_inst\|Add7~1\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout " "     2.007      0.000 RR  CELL  High Speed  main_inst\|Add7~1\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin " "     2.007      0.000 RR    IC  High Speed  main_inst\|Add7~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.059      0.052 RR  CELL  High Speed  main_inst\|Add7~17\|sumout " "     2.059      0.052 RR  CELL  High Speed  main_inst\|Add7~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.399      0.340 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|datae " "     2.399      0.340 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|combout " "     2.452      0.053 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.749      0.297 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|datae " "     2.749      0.297 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.803      0.054 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|combout " "     2.803      0.054 RR  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      0.257 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|dataf " "     3.060      0.257 RR    IC  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|combout " "     3.088      0.028 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[27\]~39\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      0.146 FF    IC  High Speed  memory_controller_inst\|Equal13~1\|dataf " "     3.234      0.146 FF    IC  High Speed  memory_controller_inst\|Equal13~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.026 FF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout " "     3.260      0.026 FF  CELL  High Speed  memory_controller_inst\|Equal13~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.429 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac " "     3.689      0.429 FF    IC  High Speed  memory_controller_inst\|f_write_enable_b\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.078 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout " "     3.767      0.078 FF  CELL  High Speed  memory_controller_inst\|f_write_enable_b\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.278      0.511 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe " "     4.278      0.511 FF    IC  High Speed  memory_controller_inst\|f\|ram_rtl_0\|auto_generated\|ram_block1a20\|portbwe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.774      0.496 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     4.774      0.496 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      1.538  R                    clock network delay " "     3.538      1.538  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.573      0.035                       clock pessimism removed " "     3.573      0.035                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543     -0.030                       clock uncertainty " "     3.543     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg " "     3.543      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:f\|altsyncram:ram_rtl_0\|altsyncram_gr22:auto_generated\|ram_block1a20~portb_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.774 " "Data Arrival Time  :     4.774" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.543 " "Data Required Time :     3.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.231 (VIOLATED) " "Slack              :    -1.231 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021779 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021779 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.133 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.133" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021825 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.133  " "Path #1: Hold slack is 0.133 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\] " "From Node    : main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "To Node      : main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R                    clock network delay " "     1.137      1.137  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\] " "     1.137      0.000     uTco              main:main_inst\|main_1_10_reg_stage0\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      0.000 RR  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q " "     1.137      0.000 RR  CELL  High Speed  main_inst\|main_1_10_reg_stage0\[26\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      0.471 RR    IC       Mixed  main_inst\|Add31~2\|dataa " "     1.608      0.471 RR    IC       Mixed  main_inst\|Add31~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.725      0.117 RF  CELL   Low Power  main_inst\|Add31~2\|combout " "     1.725      0.117 RF  CELL   Low Power  main_inst\|Add31~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.725      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep25_reg_stage0\[28\]\|d " "     1.725      0.000 FF    IC   Low Power  main_inst\|main_1_scevgep25_reg_stage0\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.774      0.049 FF  CELL   Low Power  main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "     1.774      0.049 FF  CELL   Low Power  main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R                    clock network delay " "     1.591      1.591  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.554     -0.037                       clock pessimism removed " "     1.554     -0.037                       clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      0.087      uTh              main:main_inst\|main_1_scevgep25_reg_stage0\[28\] " "     1.641      0.087      uTh              main:main_inst\|main_1_scevgep25_reg_stage0\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.774 " "Data Arrival Time  :     1.774" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.641 " "Data Required Time :     1.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.133  " "Slack              :     0.133 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528315021826 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315021826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315022857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315022858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1653 " "Peak virtual memory: 1653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528315022929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:57:02 2018 " "Processing ended: Wed Jun  6 16:57:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528315022929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528315022929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528315022929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528315022929 ""}
