// Seed: 1626076937
module module_0 #(
    parameter id_2 = 32'd67
);
  logic [7:0] id_1;
  assign id_1[-1] = id_1;
  initial begin : LABEL_0
    $clog2(3);
    ;
    disable _id_2;
    id_1[id_2<id_2] <= id_1[1];
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input logic [7:0] id_2;
  inout tri id_1;
  logic id_4;
  ;
  assign id_1 = -1;
  module_0 modCall_1 ();
  logic id_5 [-1 : -1 'd0];
  reg   id_6;
  always @(posedge id_4) begin : LABEL_0
    if (1) begin : LABEL_1
      id_5 <= id_1;
      id_6 = {-1{id_2[1]}};
    end
  end
endmodule
