$date
	Sat May 15 22:21:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FullAdder_1_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var wire 1 # cin $end
$var wire 1 $ b $end
$var wire 1 % a $end
$var reg 3 & in [2:0] $end
$scope module fullAdder1Bit $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
x$
x#
x"
x!
$end
#2
0"
0!
0%
0$
0#
b0 &
#4
1!
1#
b1 &
#6
1!
1$
0#
b10 &
#8
1"
0!
1#
b11 &
#10
0"
1!
1%
0$
0#
b100 &
#12
1"
0!
1#
b101 &
#14
1"
0!
1$
0#
b110 &
#16
1!
1#
b111 &
#18
