Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.51 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.52 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: sdi_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : sdi_generator.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : sdi_generator
Output Format                      : NGC
Target Device                      : xc4vfx60-10-ff672

---- Source Options
Top Module Name                    : sdi_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Map on DSP48                       : auto
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : sdi_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../pack_reverse_bit_order.vhd in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../crc.vhd in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../state_counter.vhd in Library work.
Architecture behavioral of Entity state_counter is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../color_lut.vhd in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../hd_framegenerator.vhd in Library work.
Entity <hd_framegenerator> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../sd_framegenerator.vhd in Library work.
Architecture behavioral of Entity sd_framegenerator is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd in Library work.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 304. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 310. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 312. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 314. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 316. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 318. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 320. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../edh.vhd Line 322. Choice conv_std_logic_vector is not a locally static expression.
Architecture a of Entity edh is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/f4m_genlock_regen.vhd in Library work.
Architecture behavioral of Entity f4m_genlock_regen is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../sd_frame.vhd in Library work.
Architecture behavioral of Entity sd_frame is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../hd_frame.vhd in Library work.
Architecture behavioral of Entity hd_frame is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../video_sm.vhd in Library work.
Architecture behavioral of Entity video_sm is up to date.
Compiling vhdl file F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../sdigenerator.vhd in Library work.
ERROR:HDLParsers:164 - F:/PT8612/VHDL/xilinx/sdigen/sdigenerator/../sdigenerator.vhd Line 43. parse error, unexpected CLOSEPAR, expecting IDENTIFIER
--> 

Total memory usage is 50560 kilobytes


