module wideexpr_00710(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(-((2'sb01)==((5'sb10100)>>>((u3)<<(5'sb10001)))));
  assign y1 = {((-((+(s5))<<<(1'sb0)))==((($signed(s0))^~((ctrl[1]?s3:s5)))>>>(5'sb01110)))>>(((ctrl[7]?~&(1'sb1):((ctrl[2]?3'sb010:2'b01))-({1{s5}})))==((ctrl[4]?{s2,(5'b00000)|(3'b100),-(s7)}:(-(u0))>((ctrl[0]?4'sb0000:s3))))),4'sb1110,(($signed(5'sb10001))<<(u6))<<<(3'sb001),$signed(+({(u7)<<<((4'b0000)<<<(3'sb100)),((s2)<<<(4'sb0111))+((ctrl[3]?2'sb10:2'sb00)),((3'sb100)>>(u7))|(+(1'sb0))}))};
  assign y2 = s5;
  assign y3 = s3;
  assign y4 = {s0,$signed(5'sb11101),s6,(1'sb1)>>(s2)};
  assign y5 = ((((ctrl[0]?5'sb01100:$signed((ctrl[2]?6'sb010110:2'sb10))))>>>(-($signed((6'b101011)^~(~(((s7)>>>(s7))<<<(5'sb00100)))))))<<(+(2'b10)))>>>((ctrl[6]?(s6)>>((ctrl[7]?(s6)&(1'sb1):-($unsigned((6'b000000)>>>(s2))))):((ctrl[3]?((ctrl[0]?1'sb1:s5))<<<(s0):((ctrl[0]?(2'sb10)&(((s5)>>>(u7))+((s7)>>>(1'b0))):+($signed(2'sb01))))>>>(s3)))&(1'sb1)));
  assign y6 = (ctrl[7]?$signed((s0)+($signed(2'sb01))):6'sb100011);
  assign y7 = -(5'sb10000);
endmodule
