---
layout: default
title: conversion_prompt.md
permalink: /SoC_DesignKit_by_ChatGPT/c_to_hdl/prompt.html
---

---

# ğŸ§  conversion_prompt.mdï¼ˆCâ†’Verilogå¤‰æ›ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆï¼‰

---

**JP:**  
ã“ã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆã¯ã€**Cè¨€èªã§è¨˜è¿°ã•ã‚ŒãŸåˆ¶å¾¡å¼ã‚„ã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ **ã‚’ **Verilog HDL** ã«å¤‰æ›ã™ã‚‹ãŸã‚ã®ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆä¾‹ã‚’æä¾›ã—ã¾ã™ã€‚  
ChatGPTãªã©ã®LLMã¨çµ„ã¿åˆã‚ã›ã¦åˆ©ç”¨ã—ã€**HDLåˆå­¦è€…å‘ã‘ã®å®Ÿè£…æ¼”ç¿’**ã‚„**å›ºå®šå°æ•°ç‚¹å‡¦ç†ã®ç†è§£**ã‚’ä¿ƒé€²ã—ã¾ã™ã€‚

**EN:**  
This template provides example prompts for converting **control expressions or algorithms written in C** into **Verilog HDL**.  
It is intended for use with LLMs such as ChatGPT to support **beginner-friendly HDL implementation exercises** and **understanding of fixed-point processing**.

---

## ğŸ¯ ç›®çš„ / Purpose

- Cã‚³ãƒ¼ãƒ‰ã‹ã‚‰Verilog HDLã¸ã®å¤‰æ›ãƒ—ãƒ­ã‚»ã‚¹ã‚’å­¦ç¿’  
  Learn the process of converting C code to Verilog HDL
- å›ºå®šå°æ•°ç‚¹æ¼”ç®—ã‚„ãƒ“ãƒƒãƒˆå¹…ç®¡ç†ã®æ¼”ç¿’  
  Practice fixed-point arithmetic and bit-width handling
- FSMã‚„PIDåˆ¶å¾¡å™¨ãªã©ã®æ§‹é€ è¨­è¨ˆã«å±•é–‹å¯èƒ½  
  Expand to structural design such as FSM and PID controllers

---

## ğŸ“ å…¥åŠ›ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆï¼ˆCã‚³ãƒ¼ãƒ‰å½¢å¼ï¼‰ / Input Template (C Code)

```c
// ä¾‹: PIåˆ¶å¾¡ã®1ã‚¹ãƒ†ãƒƒãƒ—æ¼”ç®—
// Example: One-step PI control calculation
error = ref - meas;
integral = integral + error;
output = Kp * error + Ki * integral;
```

---

## ğŸ’¬ ChatGPTç”¨ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆä¾‹ / Example Prompt for ChatGPT

```
ä»¥ä¸‹ã®Cã‚³ãƒ¼ãƒ‰ã‚’ã€å›ºå®šå°æ•°ç‚¹ã‚’è€ƒæ…®ã—ãŸVerilog HDLã«å¤‰æ›ã—ã¦ãã ã•ã„ã€‚
Please convert the following C code into Verilog HDL with fixed-point arithmetic.

æ¡ä»¶ / Conditions:
- `ref`, `meas`, `output`, `integral`, `error` ã¯16ãƒ“ãƒƒãƒˆå¹…
- `Kp`, `Ki` ã¯å®šæ•°ï¼ˆparameterï¼‰ã¨ã—ã¦å®šç¾©
- é€æ¬¡å‡¦ç†ç”¨ã® always ãƒ–ãƒ­ãƒƒã‚¯å†…ã§è¨˜è¿°
- Use 16-bit width for `ref`, `meas`, `output`, `integral`, and `error`
- Define `Kp` and `Ki` as constants (parameter)
- Implement inside an always block for sequential logic

[Cã‚³ãƒ¼ãƒ‰ / C Code]
---
error = ref - meas;
integral = integral + error;
output = Kp * error + Ki * integral;
---
```

---

## âœ… æ³¨æ„ç‚¹ / Notes

- ç©å’Œæ¼”ç®—ï¼ˆmultiply-accumulateï¼‰ã®ãƒ“ãƒƒãƒˆå¹…æ‹¡å¼µã«æ³¨æ„  
  Pay attention to bit-width extension in multiply-accumulate operations
- `parameter` ã«ã‚ˆã‚‹ä¿‚æ•°å®šç¾©ã¨ `always_ff` / `always @ (posedge clk)` ã®ä½¿ã„åˆ†ã‘  
  Use `parameter` for coefficient definition and choose between `always_ff` or `always @ (posedge clk)`
- ãƒªã‚»ãƒƒãƒˆå‡¦ç†ã‚„åˆæœŸåŒ–ã‚³ãƒ¼ãƒ‰ã‚’å¿…è¦ã«å¿œã˜ã¦è¿½åŠ   
  Add reset or initialization logic as needed

---

## ğŸ§ª é–¢é€£ãƒªã‚½ãƒ¼ã‚¹ / Related Resources

- [ğŸ“‚ `testbench/`](https://samizo-aitl.github.io/EduController/SoC_DesignKit_by_ChatGPT/testbench/) â€” å‡ºåŠ›æ³¢å½¢ç¢ºèªç”¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ  
  Testbench for waveform verification

- [ğŸ“‚ `fsm/`](https://samizo-aitl.github.io/EduController/SoC_DesignKit_by_ChatGPT/fsm/) â€” FSMã¨ã®çµ„ã¿åˆã‚ã›ä¾‹  
  Example combination with FSM

- [ğŸ“‚ `pid/`](https://samizo-aitl.github.io/EduController/SoC_DesignKit_by_ChatGPT/pid/) â€” PIDåˆ¶å¾¡å™¨ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ  
  PID controller template

---

**ğŸ  [SoC_DesignKit_by_ChatGPTãƒˆãƒƒãƒ—ã¸ / Back to SoC_DesignKit_by_ChatGPT](https://samizo-aitl.github.io/EduController/SoC_DesignKit_by_ChatGPT/)**
