initSidebarItems({"mod":[["addr","Address for flash operation"],["bank_cfg_regwen","Bank configuration registers configuration enable."],["control","Control register"],["default_region","Default region permissions"],["fifo_lvl","Programmable depth where fifos should generate interrupts"],["intr_enable","Interrupt Enable Register"],["intr_state","Interrupt State Register"],["intr_test","Interrupt Test Register"],["mp_bank_cfg","Memory protect bank configuration"],["mp_region_cfg","Register block Memory protection configuration"],["op_status","Flash Operation Status"],["prog_fifo","Flash program fifo. The fifo is 16 entries of 4B flash words"],["rd_fifo","Flash read fifo. The fifo is 16 entries of 4B flash words"],["region_cfg_regwen","Memory region registers configuration enable."],["scratch","Flash Controller Scratch"],["status","Flash Controller Status"]],"struct":[["MP_REGION_CFG","Register block"],["RegisterBlock","Register block"]],"type":[["ADDR","Address for flash operation"],["BANK_CFG_REGWEN","Bank configuration registers configuration enable."],["CONTROL","Control register"],["DEFAULT_REGION","Default region permissions"],["FIFO_LVL","Programmable depth where fifos should generate interrupts"],["INTR_ENABLE","Interrupt Enable Register"],["INTR_STATE","Interrupt State Register"],["INTR_TEST","Interrupt Test Register"],["MP_BANK_CFG","Memory protect bank configuration"],["OP_STATUS","Flash Operation Status"],["PROG_FIFO","Flash program fifo. The fifo is 16 entries of 4B flash words"],["RD_FIFO","Flash read fifo. The fifo is 16 entries of 4B flash words"],["REGION_CFG_REGWEN","Memory region registers configuration enable."],["SCRATCH","Flash Controller Scratch"],["STATUS","Flash Controller Status"]]});