# verilog
study oriented project in sem1, mtech VLSI
