<profile>

<section name = "Vitis HLS Report for 'mp_mul_152'" level="0">
<item name = "Date">Tue May 20 14:35:11 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112">mp_mul_152_Pipeline_VITIS_LOOP_144_2, 10, 17, 0.100 us, 0.170 us, 2, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127">mp_mul_152_Pipeline_VITIS_LOOP_157_4, 10, 16, 0.100 us, 0.160 us, 2, 8, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_143_1">112, 168, 14 ~ 21, -, -, 8, no</column>
<column name="- VITIS_LOOP_156_3">98, 140, 14 ~ 20, -, -, 7, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 78, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 3019, 3019, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 389, -</column>
<column name="Register">-, -, 312, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 3, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112">mp_mul_152_Pipeline_VITIS_LOOP_144_2, 0, 0, 1178, 1413, 0</column>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127">mp_mul_152_Pipeline_VITIS_LOOP_157_4, 0, 0, 1181, 1406, 0</column>
<column name="mul_32ns_32ns_64_2_1_U277">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U278">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U279">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U280">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln143_12_fu_220_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln143_fu_181_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln156_12_fu_275_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln156_fu_248_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln143_fu_175_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln156_fu_242_p2">icmp, 0, 0, 13, 4, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">14, 3, 3, 9</column>
<column name="a_ce0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="b_address0">14, 3, 3, 9</column>
<column name="b_ce0">14, 3, 1, 3</column>
<column name="c_address0_local">20, 4, 4, 16</column>
<column name="c_d0_local">20, 4, 64, 256</column>
<column name="grp_fu_431_ce">14, 3, 1, 3</column>
<column name="grp_fu_431_p0">14, 3, 32, 96</column>
<column name="grp_fu_431_p1">14, 3, 32, 96</column>
<column name="grp_fu_435_ce">14, 3, 1, 3</column>
<column name="grp_fu_435_p0">14, 3, 32, 96</column>
<column name="grp_fu_435_p1">14, 3, 32, 96</column>
<column name="grp_fu_439_ce">14, 3, 1, 3</column>
<column name="grp_fu_439_p0">14, 3, 32, 96</column>
<column name="grp_fu_439_p1">14, 3, 32, 96</column>
<column name="grp_fu_443_ce">14, 3, 1, 3</column>
<column name="grp_fu_443_p0">14, 3, 32, 96</column>
<column name="grp_fu_443_p1">14, 3, 32, 96</column>
<column name="i_24_fu_78">9, 2, 4, 8</column>
<column name="i_fu_42">9, 2, 4, 8</column>
<column name="indvars_iv31_fu_38">9, 2, 4, 8</column>
<column name="indvars_iv_fu_74">9, 2, 4, 8</column>
<column name="u_016_fu_46">9, 2, 4, 8</column>
<column name="u_29_fu_66">9, 2, 4, 8</column>
<column name="v_017_fu_50">9, 2, 64, 128</column>
<column name="v_fu_70">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_144_2_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_152_Pipeline_VITIS_LOOP_157_4_fu_127_ap_start_reg">1, 0, 1, 0</column>
<column name="i_24_fu_78">4, 0, 4, 0</column>
<column name="i_56_reg_404">4, 0, 4, 0</column>
<column name="i_fu_42">4, 0, 4, 0</column>
<column name="indvars_iv31_fu_38">4, 0, 4, 0</column>
<column name="indvars_iv31_load_reg_399">4, 0, 4, 0</column>
<column name="indvars_iv_fu_74">4, 0, 4, 0</column>
<column name="trunc_ln143_reg_365">3, 0, 3, 0</column>
<column name="trunc_ln156_3_reg_426">3, 0, 3, 0</column>
<column name="trunc_ln156_reg_421">3, 0, 3, 0</column>
<column name="u_016_fu_46">4, 0, 4, 0</column>
<column name="u_29_fu_66">4, 0, 4, 0</column>
<column name="u_reg_352">4, 0, 4, 0</column>
<column name="v_017_fu_50">64, 0, 64, 0</column>
<column name="v_162_reg_357">64, 0, 64, 0</column>
<column name="v_fu_70">64, 0, 64, 0</column>
<column name="v_load_reg_413">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mp_mul.152, return value</column>
<column name="a_address0">out, 3, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 64, ap_memory, a, array</column>
<column name="b_address0">out, 3, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 64, ap_memory, b, array</column>
<column name="c_address0">out, 4, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_we0">out, 1, ap_memory, c, array</column>
<column name="c_d0">out, 64, ap_memory, c, array</column>
</table>
</item>
</section>
</profile>
