<?xml version="1.0" encoding="UTF-8"?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:y="http://www.yworks.com/xml/graphml">
  <key for="node" id="n" yfiles.type="nodegraphics"/>
  <key for="edge" id="e" yfiles.type="edgegraphics"/>
  <key for="node" id="d" attr.name="Description" attr.type="string"/>
  <graph id="G" edgedefault="directed">
    <node id="1">
      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">chiptop</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
      <data key="d">ChipTop (TestHarness.chiptop)</data>
      <graph id="1::" edgedefault="directed">
        <node id="1::2">
          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
          <data key="d">, 
</data>
        </node>
        <node id="1::1">
          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
          <data key="d">, 
</data>
        </node>
        <node id="1::0">
          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
          <data key="d">, 
</data>
        </node>
        <node id="159">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dividerOnlyClockGenerator_4</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">DividerOnlyClockGenerator (TestHarness.chiptop.dividerOnlyClockGenerator_4)</data>
          <graph id="159::" edgedefault="directed">
            <node id="159::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="158">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dividerOnlyClockGenerator_3</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">ClockGroupResetSynchronizer (TestHarness.chiptop.dividerOnlyClockGenerator_3)</data>
          <graph id="158::" edgedefault="directed">
            <node id="158::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="157">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dividerOnlyClockGenerator_2</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">ClockGroupParameterModifier_1 (TestHarness.chiptop.dividerOnlyClockGenerator_2)</data>
          <graph id="157::" edgedefault="directed">
            <node id="157::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="156">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dividerOnlyClockGenerator_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">ClockGroupParameterModifier (TestHarness.chiptop.dividerOnlyClockGenerator_1)</data>
          <graph id="156::" edgedefault="directed">
            <node id="156::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="155">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dividerOnlyClockGenerator</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
          <data key="d">ClockGroup_4 (TestHarness.chiptop.dividerOnlyClockGenerator)</data>
          <graph id="155::" edgedefault="directed">
            <node id="155::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="154">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">aggregator</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">ClockGroupAggregator_4 (TestHarness.chiptop.aggregator)</data>
          <graph id="154::" edgedefault="directed">
            <node id="154::0">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
          </graph>
        </node>
        <node id="2">
          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">system</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
          <data key="d">DigitalTop (TestHarness.chiptop.system)</data>
          <graph id="2::" edgedefault="directed">
            <node id="2::24">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
            <node id="2::23">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::21">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
            <node id="2::20">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
            <node id="2::14">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::13">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::12">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::10">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::9">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::6">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::5">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::4">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">Interrupt Node
, 
</data>
            </node>
            <node id="2::3">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
            <node id="2::1">
              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
              <data key="d">, 
</data>
            </node>
            <node id="148">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">domain_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">ClockSinkDomain_4 (TestHarness.chiptop.system.domain_1)</data>
              <graph id="148::" edgedefault="directed">
                <node id="148::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="149">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">resetCtrl</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLTileResetCtrl (TestHarness.chiptop.system.domain_1.resetCtrl)</data>
                  <graph id="149::" edgedefault="directed">
                    <node id="149::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="149::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="146">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_4</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncSyncCrossingSink_6 (TestHarness.chiptop.system.intsink_4)</data>
              <graph id="146::" edgedefault="directed">
                <node id="146::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
sync:0</data>
                </node>
              </graph>
            </node>
            <node id="141">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">uartClockDomainWrapper</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">ClockSinkDomain_3 (TestHarness.chiptop.system.uartClockDomainWrapper)</data>
              <graph id="141::" edgedefault="directed">
                <node id="141::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="142">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">uart_0</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLUART (TestHarness.chiptop.system.uartClockDomainWrapper.uart_0)</data>
                  <graph id="142::" edgedefault="directed">
                    <node id="142::4">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
</data>
                    </node>
                    <node id="142::3">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="142::2">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                    <node id="142::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
</data>
                    </node>
                    <node id="142::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="147">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">IntSyncCrossingSource_7 (TestHarness.chiptop.system.uartClockDomainWrapper.uart_0.intsource)</data>
                      <graph id="147::" edgedefault="directed">
                        <node id="147::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                        </node>
                      </graph>
                    </node>
                    <node id="144">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLBuffer_15 (TestHarness.chiptop.system.uartClockDomainWrapper.uart_0.buffer)</data>
                      <graph id="144::" edgedefault="directed">
                        <node id="144::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
a:BufferParams:0, b:BufferParams:0, c:BufferParams:0, d:BufferParams:0, e:BufferParams:0</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="133">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">domain</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">ClockSinkDomain_2 (TestHarness.chiptop.system.domain)</data>
              <graph id="133::" edgedefault="directed">
                <node id="133::1">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="133::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="136">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_14 (TestHarness.chiptop.system.domain.buffer)</data>
                  <graph id="136::" edgedefault="directed">
                    <node id="136::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="134">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">serdesser</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLSerdesser (TestHarness.chiptop.system.domain.serdesser)</data>
                  <graph id="134::" edgedefault="directed">
                    <node id="134::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">
---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                    <node id="134::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 6

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="129">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">bootROMDomainWrapper</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">ClockSinkDomain_1 (TestHarness.chiptop.system.bootROMDomainWrapper)</data>
              <graph id="129::" edgedefault="directed">
                <node id="129::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="130">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">bootrom</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLROM (TestHarness.chiptop.system.bootROMDomainWrapper.bootrom)</data>
                  <graph id="130::" edgedefault="directed">
                    <node id="130::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="116">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_3</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncSyncCrossingSink_5 (TestHarness.chiptop.system.intsink_3)</data>
              <graph id="116::" edgedefault="directed">
                <node id="116::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
sync:0</data>
                </node>
              </graph>
            </node>
            <node id="114">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_2</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncSyncCrossingSink_4 (TestHarness.chiptop.system.intsink_2)</data>
              <graph id="114::" edgedefault="directed">
                <node id="114::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
sync:0</data>
                </node>
              </graph>
            </node>
            <node id="112">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncSyncCrossingSink_3 (TestHarness.chiptop.system.intsink_1)</data>
              <graph id="112::" edgedefault="directed">
                <node id="112::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
sync:0</data>
                </node>
              </graph>
            </node>
            <node id="109">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncCrossingSource_6 (TestHarness.chiptop.system.intsource_1)</data>
              <graph id="109::" edgedefault="directed">
                <node id="109::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                </node>
              </graph>
            </node>
            <node id="107">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntSyncCrossingSource_5 (TestHarness.chiptop.system.intsource)</data>
              <graph id="107::" edgedefault="directed">
                <node id="107::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                </node>
              </graph>
            </node>
            <node id="97">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
              <data key="d">BundleBridgeNexus_14 (TestHarness.chiptop.system.broadcast)</data>
              <graph id="97::" edgedefault="directed">
                <node id="97::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
              </graph>
            </node>
            <node id="96">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tileHartIdNexusNode</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">BundleBridgeNexus_13 (TestHarness.chiptop.system.tileHartIdNexusNode)</data>
              <graph id="96::" edgedefault="directed">
                <node id="96::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
              </graph>
            </node>
            <node id="95">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">xbar_2</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntXbar_4 (TestHarness.chiptop.system.xbar_2)</data>
              <graph id="95::" edgedefault="directed">
                <node id="95::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
              </graph>
            </node>
            <node id="94">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">xbar_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntXbar_3 (TestHarness.chiptop.system.xbar_1)</data>
              <graph id="94::" edgedefault="directed">
                <node id="94::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
              </graph>
            </node>
            <node id="93">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">xbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">IntXbar_2 (TestHarness.chiptop.system.xbar)</data>
              <graph id="93::" edgedefault="directed">
                <node id="93::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
              </graph>
            </node>
            <node id="78">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">debug_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">TLDebugModule (TestHarness.chiptop.system.debug_1)</data>
              <graph id="78::" edgedefault="directed">
                <node id="88">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmInner</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLDebugModuleInnerAsync (TestHarness.chiptop.system.debug_1.dmInner)</data>
                  <graph id="88::" edgedefault="directed">
                    <node id="90">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmiXing</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLAsyncCrossingSink (TestHarness.chiptop.system.debug_1.dmInner.dmiXing)</data>
                      <graph id="90::" edgedefault="directed">
                        <node id="90::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="89">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmInner</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLDebugModuleInner (TestHarness.chiptop.system.debug_1.dmInner.dmInner)</data>
                      <graph id="89::" edgedefault="directed">
                        <node id="89::2">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="89::1">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                        <node id="89::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">
---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="79">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmOuter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLDebugModuleOuterAsync (TestHarness.chiptop.system.debug_1.dmOuter)</data>
                  <graph id="79::" edgedefault="directed">
                    <node id="87">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">asource</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLAsyncCrossingSource (TestHarness.chiptop.system.debug_1.dmOuter.asource)</data>
                      <graph id="87::" edgedefault="directed">
                        <node id="87::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="84">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmiBypass</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLBusBypass (TestHarness.chiptop.system.debug_1.dmOuter.dmiBypass)</data>
                      <graph id="84::" edgedefault="directed">
                        <node id="84::1">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="84::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="86">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">error</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">TLError_1 (TestHarness.chiptop.system.debug_1.dmOuter.dmiBypass.error)</data>
                          <graph id="86::" edgedefault="directed">
                            <node id="86::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">
---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x0, 0xffffffffffffffffffffffffffffffff))
supports = acquireT = TransferSizes[1, 4]
acquireB = TransferSizes[1, 4]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[1, 4]



, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="85">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">bar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">TLBusBypassBar (TestHarness.chiptop.system.debug_1.dmOuter.dmiBypass.bar)</data>
                          <graph id="85::" edgedefault="directed">
                            <node id="85::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x0, 0xffffffffffffffffffffffffffffffff))
supports = acquireT = TransferSizes[1, 4]
acquireB = TransferSizes[1, 4]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[1, 4]



On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                            </node>
                          </graph>
                        </node>
                      </graph>
                    </node>
                    <node id="83">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">IntSyncCrossingSource_4 (TestHarness.chiptop.system.debug_1.dmOuter.intsource)</data>
                      <graph id="83::" edgedefault="directed">
                        <node id="83::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
alreadyRegistered:true</data>
                        </node>
                      </graph>
                    </node>
                    <node id="82">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmOuter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLDebugModuleOuter (TestHarness.chiptop.system.debug_1.dmOuter.dmOuter)</data>
                      <graph id="82::" edgedefault="directed">
                        <node id="82::1">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">
---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmOuter
Slave Address = List(AddressSet(0x40, 0x3), AddressSet(0x48, 0x3), AddressSet(0x50, 0x3), AddressSet(0x54, 0x3))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                        <node id="82::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="81">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmi2tl</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">DMIToTL (TestHarness.chiptop.system.debug_1.dmOuter.dmi2tl)</data>
                      <graph id="81::" edgedefault="directed">
                        <node id="81::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



Slave Name = dmOuter
Slave Address = List(AddressSet(0x40, 0x3), AddressSet(0x48, 0x3), AddressSet(0x50, 0x3), AddressSet(0x54, 0x3))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="80">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dmiXbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLXbar_8 (TestHarness.chiptop.system.debug_1.dmOuter.dmiXbar)</data>
                      <graph id="80::" edgedefault="directed">
                        <node id="80::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmOuter
Slave Address = List(AddressSet(0x40, 0x3), AddressSet(0x48, 0x3), AddressSet(0x50, 0x3), AddressSet(0x54, 0x3))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = debug
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[4, 4]
putFull = TransferSizes[4, 4]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0x3f), AddressSet(0x44, 0x3), AddressSet(0x4c, 0x3), AddressSet(0x58, 0x7), AddressSet(0x60, 0x1f), AddressSet(0x80, 0x7f), AddressSet(0x100, 0xff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



Slave Name = dmOuter
Slave Address = List(AddressSet(0x40, 0x3), AddressSet(0x48, 0x3), AddressSet(0x50, 0x3), AddressSet(0x54, 0x3))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="77">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">debugCustomXbarOpt</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">DebugCustomXbar (TestHarness.chiptop.system.debugCustomXbarOpt)</data>
              <graph id="77::" edgedefault="directed">
                <node id="77::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
              </graph>
            </node>
            <node id="74">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clint</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">CLINT (TestHarness.chiptop.system.clint)</data>
              <graph id="74::" edgedefault="directed">
                <node id="74::1">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="74::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                </node>
              </graph>
            </node>
            <node id="70">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">plicDomainWrapper</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">ClockSinkDomain (TestHarness.chiptop.system.plicDomainWrapper)</data>
              <graph id="70::" edgedefault="directed">
                <node id="70::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="71">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">plic</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLPLIC (TestHarness.chiptop.system.plicDomainWrapper.plic)</data>
                  <graph id="71::" edgedefault="directed">
                    <node id="71::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
</data>
                    </node>
                    <node id="71::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="50">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tile_prci_domain</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">TilePRCIDomain (TestHarness.chiptop.system.tile_prci_domain)</data>
              <graph id="50::" edgedefault="directed">
                <node id="50::11">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="50::10">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="50::9">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="50::6">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="50::5">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">Interrupt Node
, 
</data>
                </node>
                <node id="50::4">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="50::3">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="50::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="119">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tracecore</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">BundleBridgeNexus_12 (TestHarness.chiptop.system.tile_prci_domain.tracecore)</data>
                  <graph id="119::" edgedefault="directed">
                    <node id="119::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="118">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">trace</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">BundleBridgeNexus_11 (TestHarness.chiptop.system.tile_prci_domain.trace)</data>
                  <graph id="118::" edgedefault="directed">
                    <node id="118::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="117">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource_3</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncCrossingSource_3 (TestHarness.chiptop.system.tile_prci_domain.intsource_3)</data>
                  <graph id="117::" edgedefault="directed">
                    <node id="117::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                    </node>
                  </graph>
                </node>
                <node id="115">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource_2</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncCrossingSource_2 (TestHarness.chiptop.system.tile_prci_domain.intsource_2)</data>
                  <graph id="115::" edgedefault="directed">
                    <node id="115::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                    </node>
                  </graph>
                </node>
                <node id="113">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsource_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncCrossingSource_1 (TestHarness.chiptop.system.tile_prci_domain.intsource_1)</data>
                  <graph id="113::" edgedefault="directed">
                    <node id="113::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
alreadyRegistered:false</data>
                    </node>
                  </graph>
                </node>
                <node id="108">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_2</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncSyncCrossingSink_1 (TestHarness.chiptop.system.tile_prci_domain.intsink_2)</data>
                  <graph id="108::" edgedefault="directed">
                    <node id="108::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
sync:0</data>
                    </node>
                  </graph>
                </node>
                <node id="106">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncSyncCrossingSink (TestHarness.chiptop.system.tile_prci_domain.intsink_1)</data>
                  <graph id="106::" edgedefault="directed">
                    <node id="106::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
sync:0</data>
                    </node>
                  </graph>
                </node>
                <node id="105">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intsink</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntSyncAsyncCrossingSink (TestHarness.chiptop.system.tile_prci_domain.intsink)</data>
                  <graph id="105::" edgedefault="directed">
                    <node id="105::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
sync:3</data>
                    </node>
                  </graph>
                </node>
                <node id="103">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_3</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_13 (TestHarness.chiptop.system.tile_prci_domain.buffer_3)</data>
                  <graph id="103::" edgedefault="directed">
                    <node id="103::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="102">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_2</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_12 (TestHarness.chiptop.system.tile_prci_domain.buffer_2)</data>
                  <graph id="102::" edgedefault="directed">
                    <node id="102::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
a:BufferParams:0, b:BufferParams:0, c:BufferParams:0, d:BufferParams:0, e:BufferParams:0</data>
                    </node>
                  </graph>
                </node>
                <node id="100">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_11 (TestHarness.chiptop.system.tile_prci_domain.buffer_1)</data>
                  <graph id="100::" edgedefault="directed">
                    <node id="100::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="99">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_10 (TestHarness.chiptop.system.tile_prci_domain.buffer)</data>
                  <graph id="99::" edgedefault="directed">
                    <node id="99::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
a:BufferParams:0, b:BufferParams:0, c:BufferParams:0, d:BufferParams:0, e:BufferParams:0</data>
                    </node>
                  </graph>
                </node>
                <node id="52">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clockNode</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">FixedClockBroadcast_4 (TestHarness.chiptop.system.tile_prci_domain.clockNode)</data>
                  <graph id="52::" edgedefault="directed">
                    <node id="52::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="51">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tile_reset_domain</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TileResetDomain (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain)</data>
                  <graph id="51::" edgedefault="directed">
                    <node id="51::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="53">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tile</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">RocketTile (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile)</data>
                      <graph id="53::" edgedefault="directed">
                        <node id="53::20">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::18">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                        <node id="53::17">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                        <node id="53::16">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                        <node id="53::15">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                        <node id="53::14">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">Interrupt Node
, 
</data>
                        </node>
                        <node id="53::12">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::10">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::9">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::8">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::6">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::5">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::4">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::3">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::2">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::1">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="53::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                        <node id="69">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">TLFragmenter_7 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.fragmenter_1)</data>
                          <graph id="69::" edgedefault="directed">
                            <node id="69::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,192)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="68">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dtim_adapter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">ScratchpadSlavePort (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.dtim_adapter)</data>
                          <graph id="68::" edgedefault="directed">
                            <node id="68::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">
---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,192)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="65">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">frontend</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">Frontend (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.frontend)</data>
                          <graph id="65::" edgedefault="directed">
                            <node id="65::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                            <node id="66">
                              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">icache</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                              <data key="d">ICache (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.frontend.icache)</data>
                              <graph id="66::" edgedefault="directed">
                                <node id="66::0">
                                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                                  <data key="d">On Output Edge:

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

, 
</data>
                                </node>
                              </graph>
                            </node>
                          </graph>
                        </node>
                        <node id="64">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">dcache</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">DCache (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.dcache)</data>
                          <graph id="64::" edgedefault="directed">
                            <node id="64::2">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                            <node id="64::1">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                            <node id="64::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">On Output Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="63">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast_4</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_10 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.broadcast_4)</data>
                          <graph id="63::" edgedefault="directed">
                            <node id="63::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="62">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">nexus_1</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_9 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.nexus_1)</data>
                          <graph id="62::" edgedefault="directed">
                            <node id="62::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="61">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast_3</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_8 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.broadcast_3)</data>
                          <graph id="61::" edgedefault="directed">
                            <node id="61::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="60">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">nexus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_7 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.nexus)</data>
                          <graph id="60::" edgedefault="directed">
                            <node id="60::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="59">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast_2</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_6 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.broadcast_2)</data>
                          <graph id="59::" edgedefault="directed">
                            <node id="59::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="58">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast_1</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_5 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.broadcast_1)</data>
                          <graph id="58::" edgedefault="directed">
                            <node id="58::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="57">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">broadcast</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">BundleBridgeNexus_4 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.broadcast)</data>
                          <graph id="57::" edgedefault="directed">
                            <node id="57::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="56">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">intXbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">IntXbar_1 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.intXbar)</data>
                          <graph id="56::" edgedefault="directed">
                            <node id="56::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">Interrupt Node
, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="55">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tlSlaveXbar</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                          <data key="d">TLXbar_7 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.tlSlaveXbar)</data>
                          <graph id="55::" edgedefault="directed">
                            <node id="55::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                              <data key="d">, 
</data>
                            </node>
                          </graph>
                        </node>
                        <node id="54">
                          <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">tlMasterXbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                          <data key="d">TLXbar_6 (TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.tile.tlMasterXbar)</data>
                          <graph id="54::" edgedefault="directed">
                            <node id="54::0">
                              <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                              <data key="d">On Output Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



On Input Edge:

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                            </node>
                          </graph>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="28">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_cbus</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">PeripheryBus_1 (TestHarness.chiptop.system.subsystem_cbus)</data>
              <graph id="28::" edgedefault="directed">
                <node id="28::1">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="28::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="131">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_bootrom</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_14 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_bootrom)</data>
                  <graph id="131::" edgedefault="directed">
                    <node id="131::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="132">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter_5 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_bootrom.fragmenter)</data>
                      <graph id="132::" edgedefault="directed">
                        <node id="132::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="101">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_tile</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_13 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_tile)</data>
                  <graph id="101::" edgedefault="directed">
                    <node id="101::2">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="101::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="101::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="104">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">widget</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLWidthWidget_6 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_tile.widget)</data>
                      <graph id="104::" edgedefault="directed">
                        <node id="104::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="91">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_debug</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_12 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_debug)</data>
                  <graph id="91::" edgedefault="directed">
                    <node id="91::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="92">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter_4 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_debug.fragmenter)</data>
                      <graph id="92::" edgedefault="directed">
                        <node id="92::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="75">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_clint</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_11 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_clint)</data>
                  <graph id="75::" edgedefault="directed">
                    <node id="75::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="76">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter_3 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_clint.fragmenter)</data>
                      <graph id="76::" edgedefault="directed">
                        <node id="76::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="72">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_plic</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_10 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_plic)</data>
                  <graph id="72::" edgedefault="directed">
                    <node id="72::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="73">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter_2 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_plic.fragmenter)</data>
                      <graph id="73::" edgedefault="directed">
                        <node id="73::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="44">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_bus_named_subsystem_pbus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_9 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_bus_named_subsystem_pbus)</data>
                  <graph id="44::" edgedefault="directed">
                    <node id="44::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="46">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">widget</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLWidthWidget_5 (TestHarness.chiptop.system.subsystem_cbus.coupler_to_bus_named_subsystem_pbus.widget)</data>
                      <graph id="46::" edgedefault="directed">
                        <node id="46::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="42">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_1</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_9 (TestHarness.chiptop.system.subsystem_cbus.buffer_1)</data>
                  <graph id="42::" edgedefault="directed">
                    <node id="42::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
a:BufferParams:0, b:BufferParams:0, c:BufferParams:0, d:BufferParams:0, e:BufferParams:0</data>
                    </node>
                  </graph>
                </node>
                <node id="38">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">wrapped_error_device</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">ErrorDeviceWrapper (TestHarness.chiptop.system.subsystem_cbus.wrapped_error_device)</data>
                  <graph id="38::" edgedefault="directed">
                    <node id="40">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLBuffer_8 (TestHarness.chiptop.system.subsystem_cbus.wrapped_error_device.buffer)</data>
                      <graph id="40::" edgedefault="directed">
                        <node id="40::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                        </node>
                      </graph>
                    </node>
                    <node id="39">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">error</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLError (TestHarness.chiptop.system.subsystem_cbus.wrapped_error_device.error)</data>
                      <graph id="39::" edgedefault="directed">
                        <node id="39::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">
---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="37">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">atomics</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLAtomicAutomata_1 (TestHarness.chiptop.system.subsystem_cbus.atomics)</data>
                  <graph id="37::" edgedefault="directed">
                    <node id="37::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="36">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_7 (TestHarness.chiptop.system.subsystem_cbus.buffer)</data>
                  <graph id="36::" edgedefault="directed">
                    <node id="36::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="35">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">out_xbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLXbar_5 (TestHarness.chiptop.system.subsystem_cbus.out_xbar)</data>
                  <graph id="35::" edgedefault="directed">
                    <node id="35::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 1

Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 3

Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="34">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">in_xbar</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLXbar_4 (TestHarness.chiptop.system.subsystem_cbus.in_xbar)</data>
                  <graph id="34::" edgedefault="directed">
                    <node id="34::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="33">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLFIFOFixer_2 (TestHarness.chiptop.system.subsystem_cbus.fixer)</data>
                  <graph id="33::" edgedefault="directed">
                    <node id="33::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[4, 4]
logical = TransferSizes[4, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="31">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixedClockNode</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">FixedClockBroadcast_3 (TestHarness.chiptop.system.subsystem_cbus.fixedClockNode)</data>
                  <graph id="31::" edgedefault="directed">
                    <node id="31::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="30">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clockGroup</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroup_3 (TestHarness.chiptop.system.subsystem_cbus.clockGroup)</data>
                  <graph id="30::" edgedefault="directed">
                    <node id="30::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="29">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_cbus_clock_groups</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroupAggregator_3 (TestHarness.chiptop.system.subsystem_cbus.subsystem_cbus_clock_groups)</data>
                  <graph id="29::" edgedefault="directed">
                    <node id="29::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="22">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_fbus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
              <data key="d">FrontBus (TestHarness.chiptop.system.subsystem_fbus)</data>
              <graph id="22::" edgedefault="directed">
                <node id="22::1">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="22::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="139">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_from_port_named_serial_tl_ctrl</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_8 (TestHarness.chiptop.system.subsystem_fbus.coupler_from_port_named_serial_tl_ctrl)</data>
                  <graph id="139::" edgedefault="directed">
                    <node id="139::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="140">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLBuffer_6 (TestHarness.chiptop.system.subsystem_fbus.coupler_from_port_named_serial_tl_ctrl.buffer)</data>
                      <graph id="140::" edgedefault="directed">
                        <node id="140::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 6

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="49">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_5 (TestHarness.chiptop.system.subsystem_fbus.buffer)</data>
                  <graph id="49::" edgedefault="directed">
                    <node id="49::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="27">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_fbus_xbar</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLXbar_3 (TestHarness.chiptop.system.subsystem_fbus.subsystem_fbus_xbar)</data>
                  <graph id="27::" edgedefault="directed">
                    <node id="27::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="25">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixedClockNode</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">FixedClockBroadcast_2 (TestHarness.chiptop.system.subsystem_fbus.fixedClockNode)</data>
                  <graph id="25::" edgedefault="directed">
                    <node id="25::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="24">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clockGroup</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroup_2 (TestHarness.chiptop.system.subsystem_fbus.clockGroup)</data>
                  <graph id="24::" edgedefault="directed">
                    <node id="24::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="23">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_fbus_clock_groups</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroupAggregator_2 (TestHarness.chiptop.system.subsystem_fbus.subsystem_fbus_clock_groups)</data>
                  <graph id="23::" edgedefault="directed">
                    <node id="23::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="12">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_pbus</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">PeripheryBus (TestHarness.chiptop.system.subsystem_pbus)</data>
              <graph id="12::" edgedefault="directed">
                <node id="12::1">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="12::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="150">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_slave_named_tileresetctrl</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_7 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_slave_named_tileresetctrl)</data>
                  <graph id="150::" edgedefault="directed">
                    <node id="153">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_1</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLBuffer_4 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_slave_named_tileresetctrl.buffer_1)</data>
                      <graph id="153::" edgedefault="directed">
                        <node id="153::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
a:BufferParams:0, b:BufferParams:0, c:BufferParams:0, d:BufferParams:0, e:BufferParams:0</data>
                        </node>
                      </graph>
                    </node>
                    <node id="152">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter_1 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_slave_named_tileresetctrl.fragmenter)</data>
                      <graph id="152::" edgedefault="directed">
                        <node id="152::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="151">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLBuffer_3 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_slave_named_tileresetctrl.buffer)</data>
                      <graph id="151::" edgedefault="directed">
                        <node id="151::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="143">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_device_named_uart_0</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_6 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_device_named_uart_0)</data>
                  <graph id="143::" edgedefault="directed">
                    <node id="143::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="143::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="145">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fragmenter</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                      <data key="d">TLFragmenter (TestHarness.chiptop.system.subsystem_pbus.coupler_to_device_named_uart_0.fragmenter)</data>
                      <graph id="145::" edgedefault="directed">
                        <node id="145::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                          <data key="d">On Output Edge:

Master Name = TLFragmenter
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,96)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 4]
putFull = TransferSizes[1, 4]
putPartial = TransferSizes[1, 4]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="135">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_port_named_serial_tl_mem</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_5 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_port_named_serial_tl_mem)</data>
                  <graph id="135::" edgedefault="directed">
                    <node id="135::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="135::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="138">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">widget</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLWidthWidget_4 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_port_named_serial_tl_mem.widget)</data>
                      <graph id="138::" edgedefault="directed">
                        <node id="138::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                    <node id="137">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">shrinker</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLSourceShrinker_1 (TestHarness.chiptop.system.subsystem_pbus.coupler_to_port_named_serial_tl_mem.shrinker)</data>
                      <graph id="137::" edgedefault="directed">
                        <node id="137::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="45">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer_1</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_2 (TestHarness.chiptop.system.subsystem_pbus.buffer_1)</data>
                  <graph id="45::" edgedefault="directed">
                    <node id="45::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 4

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="21">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">atomics</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLAtomicAutomata (TestHarness.chiptop.system.subsystem_pbus.atomics)</data>
                  <graph id="21::" edgedefault="directed">
                    <node id="21::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="20">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">buffer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLBuffer_1 (TestHarness.chiptop.system.subsystem_pbus.buffer)</data>
                  <graph id="20::" edgedefault="directed">
                    <node id="20::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
a:BufferParams:2, b:BufferParams:2, c:BufferParams:2, d:BufferParams:2, e:BufferParams:2</data>
                    </node>
                  </graph>
                </node>
                <node id="19">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">out_xbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLXbar_2 (TestHarness.chiptop.system.subsystem_pbus.out_xbar)</data>
                  <graph id="19::" edgedefault="directed">
                    <node id="19::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="18">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">in_xbar</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLXbar_1 (TestHarness.chiptop.system.subsystem_pbus.in_xbar)</data>
                  <graph id="18::" edgedefault="directed">
                    <node id="18::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="17">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLFIFOFixer_1 (TestHarness.chiptop.system.subsystem_pbus.fixer)</data>
                  <graph id="17::" edgedefault="directed">
                    <node id="17::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 0

Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="15">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixedClockNode</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">FixedClockBroadcast_1 (TestHarness.chiptop.system.subsystem_pbus.fixedClockNode)</data>
                  <graph id="15::" edgedefault="directed">
                    <node id="15::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="14">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clockGroup</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroup_1 (TestHarness.chiptop.system.subsystem_pbus.clockGroup)</data>
                  <graph id="14::" edgedefault="directed">
                    <node id="14::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="13">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_pbus_clock_groups</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroupAggregator_1 (TestHarness.chiptop.system.subsystem_pbus.subsystem_pbus_clock_groups)</data>
                  <graph id="13::" edgedefault="directed">
                    <node id="13::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="5">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_sbus</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
              <data key="d">SystemBus (TestHarness.chiptop.system.subsystem_sbus)</data>
              <graph id="5::" edgedefault="directed">
                <node id="5::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="98">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_from_tile</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_2 (TestHarness.chiptop.system.subsystem_sbus.coupler_from_tile)</data>
                  <graph id="98::" edgedefault="directed">
                    <node id="98::3">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="98::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="98::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="47">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_from_bus_named_subsystem_fbus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler_1 (TestHarness.chiptop.system.subsystem_sbus.coupler_from_bus_named_subsystem_fbus)</data>
                  <graph id="47::" edgedefault="directed">
                    <node id="47::1">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="48">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">widget</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLWidthWidget_1 (TestHarness.chiptop.system.subsystem_sbus.coupler_from_bus_named_subsystem_fbus.widget)</data>
                      <graph id="48::" edgedefault="directed">
                        <node id="48::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="41">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">coupler_to_bus_named_subsystem_cbus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">TLInterconnectCoupler (TestHarness.chiptop.system.subsystem_sbus.coupler_to_bus_named_subsystem_cbus)</data>
                  <graph id="41::" edgedefault="directed">
                    <node id="41::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                    <node id="43">
                      <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">widget</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                      <data key="d">TLWidthWidget (TestHarness.chiptop.system.subsystem_sbus.coupler_to_bus_named_subsystem_cbus.widget)</data>
                      <graph id="43::" edgedefault="directed">
                        <node id="43::0">
                          <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                          <data key="d">, 
</data>
                        </node>
                      </graph>
                    </node>
                  </graph>
                </node>
                <node id="11">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixer</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLFIFOFixer (TestHarness.chiptop.system.subsystem_sbus.fixer)</data>
                  <graph id="11::" edgedefault="directed">
                    <node id="11::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



On Output Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



On Input Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="10">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">system_bus_xbar</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">TLXbar (TestHarness.chiptop.system.subsystem_sbus.system_bus_xbar)</data>
                  <graph id="10::" edgedefault="directed">
                    <node id="10::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">On Output Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(2,3)

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]




---------------------------------------------

On Input Edge:

Master Name = serial-tl
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



On Input Edge:

Master Name = Core 0 DCache MMIO
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(1,2)

Master Name = Core 0 ICache
visibility = List(AddressSet(0x0, ~0x0))
emits = acquireT = TransferSizes[1, 4096]
acquireB = TransferSizes[1, 4096]
arithmetic = TransferSizes[1, 4096]
logical = TransferSizes[1, 4096]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]


sourceId = IdRange(0,1)


Slave Port Beatbytes = 4
Slave Port MinLatency = 2

Slave Name = error
Slave Address = List(AddressSet(0x3000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 4096]
putFull = TransferSizes[1, 4096]
putPartial = TransferSizes[1, 4096]
hint = TransferSizes[1, 4096]



Slave Name = serdesser
Slave Address = List(AddressSet(0x10000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = uart_0
Slave Address = List(AddressSet(0x54000000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = resetCtrl
Slave Address = List(AddressSet(0x100000, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = plic
Slave Address = List(AddressSet(0xc000000, 0x3ffffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = clint
Slave Address = List(AddressSet(0x2000000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dmInner
Slave Address = List(AddressSet(0x0, 0xfff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = dtim_adapter
Slave Address = List(AddressSet(0x80000000, 0x3fff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[1, 4]
logical = TransferSizes[1, 4]
get = TransferSizes[1, 64]
putFull = TransferSizes[1, 64]
putPartial = TransferSizes[1, 64]
hint = TransferSizes[0, 0]



Slave Name = bootrom
Slave Address = List(AddressSet(0x10000, 0xffff))
supports = acquireT = TransferSizes[0, 0]
acquireB = TransferSizes[0, 0]
arithmetic = TransferSizes[0, 0]
logical = TransferSizes[0, 0]
get = TransferSizes[1, 64]
putFull = TransferSizes[0, 0]
putPartial = TransferSizes[0, 0]
hint = TransferSizes[0, 0]



, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="8">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">fixedClockNode</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">FixedClockBroadcast (TestHarness.chiptop.system.subsystem_sbus.fixedClockNode)</data>
                  <graph id="8::" edgedefault="directed">
                    <node id="8::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="7">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">clockGroup</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroup (TestHarness.chiptop.system.subsystem_sbus.clockGroup)</data>
                  <graph id="7::" edgedefault="directed">
                    <node id="7::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
                <node id="6">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">subsystem_sbus_clock_groups</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
                  <data key="d">ClockGroupAggregator (TestHarness.chiptop.system.subsystem_sbus.subsystem_sbus_clock_groups)</data>
                  <graph id="6::" edgedefault="directed">
                    <node id="6::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="true"/></y:ShapeNode></data>
                      <data key="d">, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
            <node id="3">
              <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">ibus</y:NodeLabel><y:BorderStyle type="dotted"/></y:ShapeNode></data>
              <data key="d">InterruptBusWrapper (TestHarness.chiptop.system.ibus)</data>
              <graph id="3::" edgedefault="directed">
                <node id="3::0">
                  <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                  <data key="d">, 
</data>
                </node>
                <node id="4">
                  <data key="n"><y:ShapeNode><y:NodeLabel modelName="sides" modelPosition="w" rotationAngle="270.0">int_bus</y:NodeLabel><y:BorderStyle type="line"/></y:ShapeNode></data>
                  <data key="d">IntXbar (TestHarness.chiptop.system.ibus.int_bus)</data>
                  <graph id="4::" edgedefault="directed">
                    <node id="4::0">
                      <data key="n"><y:ShapeNode><y:Shape type="ellipse"/><y:Fill color="#FFCC00" transparent="false"/></y:ShapeNode></data>
                      <data key="d">Interrupt Node
, 
</data>
                    </node>
                  </graph>
                </node>
              </graph>
            </node>
          </graph>
        </node>
      </graph>
    </node>
    <edge source="1::2" target="159::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="159::0" target="158::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="158::0" target="157::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="157::0" target="154::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="156::0" target="149::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="156::0" target="149::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="156::0" target="149::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="156::0" target="149::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="155::0" target="1::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="154::0" target="155::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="154::0" target="156::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="154::0" target="156::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="154::0" target="156::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="154::0" target="156::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::23" source="146::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="2::20" target="97::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::14" source="116::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::13" source="114::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::12" source="112::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::10" source="50::6"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="2::9" source="50::5"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="2::3" target="53::6"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="149::1" target="6::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="149::1" target="13::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="149::1" target="23::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="149::1" target="29::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="146::0" source="4::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="142::4" source="2::23"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="142::3" target="144::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="142::1" source="147::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="142::0" target="2::24"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="147::0" source="142::4"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="144::0" target="142::2"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="133::1" target="136::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="136::0" target="134::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="134::0" target="140::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="116::0" source="95::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="114::0" source="94::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="112::0" source="93::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="109::0" source="2::10"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="107::0" source="2::9"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="97::0" target="53::4"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="96::0" target="53::2"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="95::0" source="2::6"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="94::0" source="2::5"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="93::0" source="2::4"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="90::0" target="89::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="87::0" target="90::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#ff0000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="84::1" target="87::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="84::0" target="85::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="85::0" target="86::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="85::0" target="84::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="83::0" source="105::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="82::0" source="83::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="81::0" target="80::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="80::0" target="84::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="80::0" target="82::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="77::0" target="89::2"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#20B2AA" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="74::1" source="107::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="71::1" source="109::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::11" source="2::14"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::10" source="2::13"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::9" source="2::12"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::6" source="108::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::5" source="106::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="50::4" source="103::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="50::3" target="98::3"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="50::0" target="52::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="117::0" source="50::11"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="115::0" source="50::10"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="113::0" source="50::9"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#ff00ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="108::0" source="53::14"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="106::0" source="53::14"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="105::0" source="53::14"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="103::0" source="102::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="102::0" source="53::20"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="100::0" target="50::3"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="99::0" target="100::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="52::0" target="51::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::20" target="55::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::18" source="115::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::17" source="117::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::16" source="113::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::14" source="56::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::14" source="56::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">2</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="53::14" source="56::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::12" target="63::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::9" target="119::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::8" target="61::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::6" target="59::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::4" target="58::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::2" target="57::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="53::0" target="99::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="69::0" target="68::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="66::0" target="54::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="64::0" target="54::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="62::0" target="53::10"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="61::0" target="118::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="61::0" target="2::21"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="60::0" target="64::2"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="59::0" target="53::5"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="58::0" target="53::3"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="58::0" target="65::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="57::0" target="53::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="57::0" target="64::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#cccc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="56::0" source="53::15"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">4</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="55::0" target="69::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="54::0" target="53::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="28::1" target="42::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="131::0" target="132::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="132::0" target="130::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="101::2" target="101::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="101::1" source="50::4"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="101::0" target="104::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="104::0" target="101::2"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="91::0" target="92::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="92::0" target="89::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="75::0" target="76::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="76::0" target="74::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="72::0" target="73::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="73::0" target="71::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="44::0" target="12::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="46::0" target="44::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="42::0" target="34::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="40::0" target="39::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="37::0" target="36::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="36::0" target="33::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="40::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="46::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="72::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="75::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="91::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="101::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="35::0" target="131::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="34::0" target="37::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="33::0" target="35::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="31::0" target="28::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="31::0" target="70::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="31::0" target="2::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="31::0" target="129::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="31::0" target="1::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="30::0" target="31::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="29::0" target="30::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="22::1" source="47::1"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="139::0" target="27::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="140::0" target="139::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="49::0" source="22::1"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="27::0" source="49::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="25::0" target="22::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="25::0" target="133::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="24::0" target="25::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="23::0" target="24::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="12::1" target="45::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="153::0" target="152::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="152::0" target="151::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="151::0" target="149::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="143::1" target="142::3"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="143::0" target="145::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="145::0" target="143::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="135::1" target="133::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="135::0" target="138::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="138::0" target="137::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="137::0" target="135::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="45::0" target="18::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="21::0" target="20::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="20::0" target="17::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="19::0" target="135::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="19::0" target="143::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="19::0" target="153::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="18::0" target="21::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="17::0" target="19::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="15::0" target="12::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="15::0" target="141::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="15::0" target="148::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="14::0" target="15::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="13::0" target="14::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="98::3" target="98::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="98::1" target="98::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="98::0" target="11::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="47::1" source="48::0"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="48::0" target="11::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="41::0" target="28::1"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="43::0" target="41::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="11::0" target="10::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="11::0" target="10::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="10::0" target="43::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#000000" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">32</y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="8::0" target="5::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="8::0" target="3::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="8::0" target="50::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="7::0" target="8::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge source="6::0" target="7::0"><data key="e"><y:PolyLineEdge><y:Arrows source="none" target="standard"/><y:LineStyle color="#00cc00" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0"></y:EdgeLabel></y:PolyLineEdge></data></edge>
    <edge target="4::0" source="71::1"><data key="e"><y:PolyLineEdge><y:Arrows source="standard" target="none"/><y:LineStyle color="#0000ff" type="line" width="1.0"/><y:EdgeLabel modelName="centered" rotationAngle="270.0">1</y:EdgeLabel></y:PolyLineEdge></data></edge>
  </graph>
</graphml>
