
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c6288.ckt: 0.0s 0.0s
#number of equivalent faults = 7808
#atpg: cputime for generating fault list ../sample_circuits/c6288.ckt: 0.0s 0.0s
T'01011110011010111000001011000111'
T'01100011101011111101001010100100'
T'01101110101011101011010100101000'
T'01111001101000011000100001100011'
T'01111111111110101000000000010010'
T'10111010111111111111011010110011'
T'10111110111000101000111010101111'
T'10111111110001011000000110000010'
T'10111111111111111000000001110011'
T'11010110101111101111011010011100'
T'11011111000001111000111001010101'
T'11011111111001101000000111010001'
T'11011111111111111000000000111001'
T'11101111100110001000111101011100'
T'10101111111111110111111111111111'
T'11110111111000001000111111000001'
T'01010111111111110111111111111111'
T'11111011111111001000000111111001'
T'11111101111001111111111111010011'
T'10000101111111110111111111111111'
T'11111111011111011111111111111001'
T'10000000101111110111111111111111'
T'11111111110111001111111111111000'
T'11111111111101111111111111111110'
T'11111111111110111111111111111111'
T'11111111111111101111011111111111'
T'11000110101000110110001011011111'
T'11100110110100000111001010000001'
T'11110101000100000111111100100111'
T'11111000100101110111111011001000'
T'00011111111111111001111111111111'
T'01000111111111111000011111111111'
T'00100011111111111000001111111111'
T'00000101100111111000000000011111'
T'10001001000011111000000000001111'
T'11111111111011101001111111111111'
T'11111111110111011011111111111111'
T'11111110111100101001111111101011'
T'11111111111111000111111111111111'
T'11111111011001000111111111110100'
T'11011000111100100111111101110101'
T'10110100000000101111111111111111'

#number of aborted faults = 11

#number of redundant faults = 210

#number of calling podem1 = 263

#total number of backtracks = 1217

#FAULT COVERAGE RESULTS :
#number of test vectors = 42
#total number of gate faults = 17376
#total number of detected faults = 17109
#total gate fault coverage = 98.46%
#number of equivalent gate faults = 7808
#number of equivalent detected faults = 7681
#equivalent gate fault coverage = 98.37%

#atpg: cputime for test pattern generation ../sample_circuits/c6288.ckt: 0.4s 0.4s
