$date
      Sat Jan 29 06:00:40 2022

$end
$version
      Veriwell 2.8.7
$end
$timescale
      1ns
$end


$scope module half_sub_tb $end
$var reg       1 !    a  $end
$var reg       1 "    b  $end
$var wire      1 #    sub  $end
$var wire      1 $    borrow  $end
$upscope $end

$enddefinitions      $end
#0
$dumpvars
0$
1#
0"
1!
$end
#5
1"
0#
#10
0!
0"
#15
1"
1$
1#
#20
1!
0"
0$
#25
1"
0#
#30
0!
0"
#35
1"
1$
1#
#40
1!
0"
0$
#45
1"
0#
#50
0!
0"
#55
1"
1$
1#
#60
1!
0"
0$
#65
1"
0#
#70
0!
0"
#75
1"
1$
1#
#80
1!
0"
0$
#85
1"
0#
#90
0!
0"
#95
1"
1$
1#
